
BOOTLOADER_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f94  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08004164  08004164  00005164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800437c  0800437c  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800437c  0800437c  0000537c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004384  08004384  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004384  08004384  00005384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004388  08004388  00005388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800438c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  20000068  080043f4  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  080043f4  00006280  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b5fb  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bb4  00000000  00000000  00011693  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a0  00000000  00000000  00013248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000068d  00000000  00000000  00013ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002a7c  00000000  00000000  00014175  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc6b  00000000  00000000  00016bf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee77b  00000000  00000000  0002285c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00110fd7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029bc  00000000  00000000  0011101c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  001139d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800414c 	.word	0x0800414c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	0800414c 	.word	0x0800414c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <Bootloader_JumpToApp>:

#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"

void Bootloader_JumpToApp(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 80005e2:	4b23      	ldr	r3, [pc, #140]	@ (8000670 <Bootloader_JumpToApp+0x94>)
 80005e4:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 80005e6:	693b      	ldr	r3, [r7, #16]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 80005ec:	693b      	ldr	r3, [r7, #16]
 80005ee:	3304      	adds	r3, #4
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	60bb      	str	r3, [r7, #8]

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d033      	beq.n	8000666 <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 2. DISABLE MPU & CACHE
    HAL_MPU_Disable();
 80005fe:	f000 fdc7 	bl	8001190 <HAL_MPU_Disable>


    // 3. DISABLE SYSTICK (Crucial!)
    SysTick->CTRL = 0;
 8000602:	4b1c      	ldr	r3, [pc, #112]	@ (8000674 <Bootloader_JumpToApp+0x98>)
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000608:	4b1a      	ldr	r3, [pc, #104]	@ (8000674 <Bootloader_JumpToApp+0x98>)
 800060a:	2200      	movs	r2, #0
 800060c:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 800060e:	4b19      	ldr	r3, [pc, #100]	@ (8000674 <Bootloader_JumpToApp+0x98>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
    // 5. DE-INIT
    HAL_DeInit();
 8000614:	f000 fc2e 	bl	8000e74 <HAL_DeInit>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000618:	b672      	cpsid	i
}
 800061a:	bf00      	nop

    // 6. DISABLE INTERRUPTS
    __disable_irq();

    // 7. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]
 8000620:	e010      	b.n	8000644 <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000622:	4a15      	ldr	r2, [pc, #84]	@ (8000678 <Bootloader_JumpToApp+0x9c>)
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	3320      	adds	r3, #32
 8000628:	f04f 31ff 	mov.w	r1, #4294967295
 800062c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000630:	4a11      	ldr	r2, [pc, #68]	@ (8000678 <Bootloader_JumpToApp+0x9c>)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3360      	adds	r3, #96	@ 0x60
 8000636:	f04f 31ff 	mov.w	r1, #4294967295
 800063a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	3301      	adds	r3, #1
 8000642:	617b      	str	r3, [r7, #20]
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	2b07      	cmp	r3, #7
 8000648:	ddeb      	ble.n	8000622 <Bootloader_JumpToApp+0x46>
    }

    // 8. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 800064a:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <Bootloader_JumpToApp+0xa0>)
 800064c:	693b      	ldr	r3, [r7, #16]
 800064e:	6093      	str	r3, [r2, #8]
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	f383 8808 	msr	MSP, r3
}
 800065a:	bf00      	nop

    // 9. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	607b      	str	r3, [r7, #4]
    pJump();
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4798      	blx	r3
 8000664:	e000      	b.n	8000668 <Bootloader_JumpToApp+0x8c>
        return;
 8000666:	bf00      	nop
}
 8000668:	3718      	adds	r7, #24
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	08010000 	.word	0x08010000
 8000674:	e000e010 	.word	0xe000e010
 8000678:	e000e100 	.word	0xe000e100
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000684:	f000 f9f0 	bl	8000a68 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000688:	f000 fbe7 	bl	8000e5a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800068c:	f000 f81c 	bl	80006c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000690:	f000 f8ce 	bl	8000830 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000694:	f000 f89c 	bl	80007d0 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000698:	f000 f874 	bl	8000784 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting Bootloader Version-(%d,%d)\r\n",MAJOR,MINOR);
 800069c:	2202      	movs	r2, #2
 800069e:	2101      	movs	r1, #1
 80006a0:	4807      	ldr	r0, [pc, #28]	@ (80006c0 <main+0x40>)
 80006a2:	f002 fe89 	bl	80033b8 <iprintf>

  Bootloader_JumpToApp();
 80006a6:	f7ff ff99 	bl	80005dc <Bootloader_JumpToApp>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 80006aa:	2102      	movs	r1, #2
 80006ac:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <main+0x44>)
 80006ae:	f000 ffac 	bl	800160a <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80006b2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006b6:	f000 fc61 	bl	8000f7c <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOI, USER_LED_Pin);
 80006ba:	bf00      	nop
 80006bc:	e7f5      	b.n	80006aa <main+0x2a>
 80006be:	bf00      	nop
 80006c0:	08004164 	.word	0x08004164
 80006c4:	40022000 	.word	0x40022000

080006c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b094      	sub	sp, #80	@ 0x50
 80006cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ce:	f107 0320 	add.w	r3, r7, #32
 80006d2:	2230      	movs	r2, #48	@ 0x30
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f002 ffb6 	bl	8003648 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ec:	4b23      	ldr	r3, [pc, #140]	@ (800077c <SystemClock_Config+0xb4>)
 80006ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f0:	4a22      	ldr	r2, [pc, #136]	@ (800077c <SystemClock_Config+0xb4>)
 80006f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006f8:	4b20      	ldr	r3, [pc, #128]	@ (800077c <SystemClock_Config+0xb4>)
 80006fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000700:	60bb      	str	r3, [r7, #8]
 8000702:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000704:	4b1e      	ldr	r3, [pc, #120]	@ (8000780 <SystemClock_Config+0xb8>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800070c:	4a1c      	ldr	r2, [pc, #112]	@ (8000780 <SystemClock_Config+0xb8>)
 800070e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000712:	6013      	str	r3, [r2, #0]
 8000714:	4b1a      	ldr	r3, [pc, #104]	@ (8000780 <SystemClock_Config+0xb8>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000720:	230a      	movs	r3, #10
 8000722:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000724:	2301      	movs	r3, #1
 8000726:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000728:	2310      	movs	r3, #16
 800072a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800072c:	2301      	movs	r3, #1
 800072e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000730:	2300      	movs	r3, #0
 8000732:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000734:	f107 0320 	add.w	r3, r7, #32
 8000738:	4618      	mov	r0, r3
 800073a:	f000 ff81 	bl	8001640 <HAL_RCC_OscConfig>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000744:	f000 f9bc 	bl	8000ac0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000748:	230f      	movs	r3, #15
 800074a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800075c:	f107 030c 	add.w	r3, r7, #12
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f001 fa10 	bl	8001b88 <HAL_RCC_ClockConfig>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800076e:	f000 f9a7 	bl	8000ac0 <Error_Handler>
  }
}
 8000772:	bf00      	nop
 8000774:	3750      	adds	r7, #80	@ 0x50
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800
 8000780:	40007000 	.word	0x40007000

08000784 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000788:	4b0f      	ldr	r3, [pc, #60]	@ (80007c8 <MX_RTC_Init+0x44>)
 800078a:	4a10      	ldr	r2, [pc, #64]	@ (80007cc <MX_RTC_Init+0x48>)
 800078c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800078e:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <MX_RTC_Init+0x44>)
 8000790:	2200      	movs	r2, #0
 8000792:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000794:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <MX_RTC_Init+0x44>)
 8000796:	227f      	movs	r2, #127	@ 0x7f
 8000798:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800079a:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_RTC_Init+0x44>)
 800079c:	22ff      	movs	r2, #255	@ 0xff
 800079e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_RTC_Init+0x44>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_RTC_Init+0x44>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_RTC_Init+0x44>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_RTC_Init+0x44>)
 80007b4:	f001 ffbe 	bl	8002734 <HAL_RTC_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80007be:	f000 f97f 	bl	8000ac0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000084 	.word	0x20000084
 80007cc:	40002800 	.word	0x40002800

080007d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007d4:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 80007d6:	4a15      	ldr	r2, [pc, #84]	@ (800082c <MX_USART1_UART_Init+0x5c>)
 80007d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007da:	4b13      	ldr	r3, [pc, #76]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 80007dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007e2:	4b11      	ldr	r3, [pc, #68]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 80007f6:	220c      	movs	r2, #12
 80007f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000800:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 8000802:	2200      	movs	r2, #0
 8000804:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000806:	4b08      	ldr	r3, [pc, #32]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 8000808:	2200      	movs	r2, #0
 800080a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800080c:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 800080e:	2200      	movs	r2, #0
 8000810:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000812:	4805      	ldr	r0, [pc, #20]	@ (8000828 <MX_USART1_UART_Init+0x58>)
 8000814:	f002 f892 	bl	800293c <HAL_UART_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800081e:	f000 f94f 	bl	8000ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200000a4 	.word	0x200000a4
 800082c:	40011000 	.word	0x40011000

08000830 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b088      	sub	sp, #32
 8000834:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000836:	f107 030c 	add.w	r3, r7, #12
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	60da      	str	r2, [r3, #12]
 8000844:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	4b1d      	ldr	r3, [pc, #116]	@ (80008bc <MX_GPIO_Init+0x8c>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	4a1c      	ldr	r2, [pc, #112]	@ (80008bc <MX_GPIO_Init+0x8c>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	@ 0x30
 8000852:	4b1a      	ldr	r3, [pc, #104]	@ (80008bc <MX_GPIO_Init+0x8c>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	4b17      	ldr	r3, [pc, #92]	@ (80008bc <MX_GPIO_Init+0x8c>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a16      	ldr	r2, [pc, #88]	@ (80008bc <MX_GPIO_Init+0x8c>)
 8000864:	f043 0302 	orr.w	r3, r3, #2
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b14      	ldr	r3, [pc, #80]	@ (80008bc <MX_GPIO_Init+0x8c>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000876:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <MX_GPIO_Init+0x8c>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a10      	ldr	r2, [pc, #64]	@ (80008bc <MX_GPIO_Init+0x8c>)
 800087c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <MX_GPIO_Init+0x8c>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	2102      	movs	r1, #2
 8000892:	480b      	ldr	r0, [pc, #44]	@ (80008c0 <MX_GPIO_Init+0x90>)
 8000894:	f000 fea0 	bl	80015d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000898:	2302      	movs	r3, #2
 800089a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	2301      	movs	r3, #1
 800089e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 80008a8:	f107 030c 	add.w	r3, r7, #12
 80008ac:	4619      	mov	r1, r3
 80008ae:	4804      	ldr	r0, [pc, #16]	@ (80008c0 <MX_GPIO_Init+0x90>)
 80008b0:	f000 fce6 	bl	8001280 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008b4:	bf00      	nop
 80008b6:	3720      	adds	r7, #32
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40023800 	.word	0x40023800
 80008c0:	40022000 	.word	0x40022000

080008c4 <_write>:
 * @return Number of bytes written
 *
 * @author Omert2004
 */
int _write(int file, char *ptr, int len)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b087      	sub	sp, #28
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++)
 80008d0:	2300      	movs	r3, #0
 80008d2:	617b      	str	r3, [r7, #20]
 80008d4:	e01f      	b.n	8000916 <_write+0x52>
    {
        // Check for new line character to fix terminal formatting
        if (ptr[i] == '\n')
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	68ba      	ldr	r2, [r7, #8]
 80008da:	4413      	add	r3, r2
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	2b0a      	cmp	r3, #10
 80008e0:	d109      	bne.n	80008f6 <_write+0x32>
        {
            while (!(USART1->ISR & USART_ISR_TXE));
 80008e2:	bf00      	nop
 80008e4:	4b11      	ldr	r3, [pc, #68]	@ (800092c <_write+0x68>)
 80008e6:	69db      	ldr	r3, [r3, #28]
 80008e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d0f9      	beq.n	80008e4 <_write+0x20>
            USART1->TDR = '\r'; // Send Carriage Return
 80008f0:	4b0e      	ldr	r3, [pc, #56]	@ (800092c <_write+0x68>)
 80008f2:	220d      	movs	r2, #13
 80008f4:	629a      	str	r2, [r3, #40]	@ 0x28
        }
        // 1. Wait for the Transmit Data Register Empty (TXE) flag
        while (!(USART1->ISR & USART_ISR_TXE));
 80008f6:	bf00      	nop
 80008f8:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <_write+0x68>)
 80008fa:	69db      	ldr	r3, [r3, #28]
 80008fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000900:	2b00      	cmp	r3, #0
 8000902:	d0f9      	beq.n	80008f8 <_write+0x34>

        // 2. Write the character to the Transmit Data Register (TDR)
        USART1->TDR = (uint8_t)ptr[i];
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	68ba      	ldr	r2, [r7, #8]
 8000908:	4413      	add	r3, r2
 800090a:	781a      	ldrb	r2, [r3, #0]
 800090c:	4b07      	ldr	r3, [pc, #28]	@ (800092c <_write+0x68>)
 800090e:	629a      	str	r2, [r3, #40]	@ 0x28
    for (int i = 0; i < len; i++)
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	3301      	adds	r3, #1
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	697a      	ldr	r2, [r7, #20]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	429a      	cmp	r2, r3
 800091c:	dbdb      	blt.n	80008d6 <_write+0x12>
    }
    return len;
 800091e:	687b      	ldr	r3, [r7, #4]
}
 8000920:	4618      	mov	r0, r3
 8000922:	371c      	adds	r7, #28
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	40011000 	.word	0x40011000

08000930 <print_hardfault_reason>:


void print_hardfault_reason(void) {
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
    volatile uint32_t cfsr  = SCB->CFSR;
 8000936:	4b3c      	ldr	r3, [pc, #240]	@ (8000a28 <print_hardfault_reason+0xf8>)
 8000938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800093a:	60fb      	str	r3, [r7, #12]
    volatile uint32_t hfsr  = SCB->HFSR;
 800093c:	4b3a      	ldr	r3, [pc, #232]	@ (8000a28 <print_hardfault_reason+0xf8>)
 800093e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000940:	60bb      	str	r3, [r7, #8]
    volatile uint32_t mmfar = SCB->MMFAR;
 8000942:	4b39      	ldr	r3, [pc, #228]	@ (8000a28 <print_hardfault_reason+0xf8>)
 8000944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000946:	607b      	str	r3, [r7, #4]
    volatile uint32_t bfar  = SCB->BFAR;
 8000948:	4b37      	ldr	r3, [pc, #220]	@ (8000a28 <print_hardfault_reason+0xf8>)
 800094a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800094c:	603b      	str	r3, [r7, #0]

    printf("\r\n--- Hard Fault Detected ---\r\n");
 800094e:	4837      	ldr	r0, [pc, #220]	@ (8000a2c <print_hardfault_reason+0xfc>)
 8000950:	f002 fd9a 	bl	8003488 <puts>
    printf("CFSR:  0x%08lX\r\n", cfsr);
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	4619      	mov	r1, r3
 8000958:	4835      	ldr	r0, [pc, #212]	@ (8000a30 <print_hardfault_reason+0x100>)
 800095a:	f002 fd2d 	bl	80033b8 <iprintf>
    printf("HFSR:  0x%08lX\r\n", hfsr);
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	4619      	mov	r1, r3
 8000962:	4834      	ldr	r0, [pc, #208]	@ (8000a34 <print_hardfault_reason+0x104>)
 8000964:	f002 fd28 	bl	80033b8 <iprintf>
    printf("MMFAR: 0x%08lX\r\n", mmfar);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4619      	mov	r1, r3
 800096c:	4832      	ldr	r0, [pc, #200]	@ (8000a38 <print_hardfault_reason+0x108>)
 800096e:	f002 fd23 	bl	80033b8 <iprintf>
    printf("BFAR:  0x%08lX\r\n", bfar);
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	4619      	mov	r1, r3
 8000976:	4831      	ldr	r0, [pc, #196]	@ (8000a3c <print_hardfault_reason+0x10c>)
 8000978:	f002 fd1e 	bl	80033b8 <iprintf>

    if (cfsr & (1 << 24)) printf(" -> Unaligned Access UsageFault\r\n");
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000982:	2b00      	cmp	r3, #0
 8000984:	d002      	beq.n	800098c <print_hardfault_reason+0x5c>
 8000986:	482e      	ldr	r0, [pc, #184]	@ (8000a40 <print_hardfault_reason+0x110>)
 8000988:	f002 fd7e 	bl	8003488 <puts>
    if (cfsr & (1 << 25)) printf(" -> Divide by Zero UsageFault\r\n");
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000992:	2b00      	cmp	r3, #0
 8000994:	d002      	beq.n	800099c <print_hardfault_reason+0x6c>
 8000996:	482b      	ldr	r0, [pc, #172]	@ (8000a44 <print_hardfault_reason+0x114>)
 8000998:	f002 fd76 	bl	8003488 <puts>
    if (cfsr & (1 << 18)) printf(" -> Integrity Check Error\r\n");
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d002      	beq.n	80009ac <print_hardfault_reason+0x7c>
 80009a6:	4828      	ldr	r0, [pc, #160]	@ (8000a48 <print_hardfault_reason+0x118>)
 80009a8:	f002 fd6e 	bl	8003488 <puts>
    if (cfsr & (1 << 17)) printf(" -> Invalid PC Load\r\n");
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d002      	beq.n	80009bc <print_hardfault_reason+0x8c>
 80009b6:	4825      	ldr	r0, [pc, #148]	@ (8000a4c <print_hardfault_reason+0x11c>)
 80009b8:	f002 fd66 	bl	8003488 <puts>
    if (cfsr & (1 << 16)) printf(" -> Invalid State\r\n");
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d002      	beq.n	80009cc <print_hardfault_reason+0x9c>
 80009c6:	4822      	ldr	r0, [pc, #136]	@ (8000a50 <print_hardfault_reason+0x120>)
 80009c8:	f002 fd5e 	bl	8003488 <puts>
    if (cfsr & (1 << 0))  printf(" -> Instruction Access Violation (MPU)\r\n");
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d002      	beq.n	80009dc <print_hardfault_reason+0xac>
 80009d6:	481f      	ldr	r0, [pc, #124]	@ (8000a54 <print_hardfault_reason+0x124>)
 80009d8:	f002 fd56 	bl	8003488 <puts>
    if (cfsr & (1 << 1))  printf(" -> Data Access Violation (MPU)\r\n");
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	f003 0302 	and.w	r3, r3, #2
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d002      	beq.n	80009ec <print_hardfault_reason+0xbc>
 80009e6:	481c      	ldr	r0, [pc, #112]	@ (8000a58 <print_hardfault_reason+0x128>)
 80009e8:	f002 fd4e 	bl	8003488 <puts>
    if (cfsr & (1 << 8))  printf(" -> Instruction Bus Error\r\n");
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d002      	beq.n	80009fc <print_hardfault_reason+0xcc>
 80009f6:	4819      	ldr	r0, [pc, #100]	@ (8000a5c <print_hardfault_reason+0x12c>)
 80009f8:	f002 fd46 	bl	8003488 <puts>
    if (cfsr & (1 << 9))  printf(" -> Precise Data Bus Error\r\n");
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d002      	beq.n	8000a0c <print_hardfault_reason+0xdc>
 8000a06:	4816      	ldr	r0, [pc, #88]	@ (8000a60 <print_hardfault_reason+0x130>)
 8000a08:	f002 fd3e 	bl	8003488 <puts>
    if (cfsr & (1 << 15)) printf(" -> BFAR Address Valid: 0x%08lX\r\n", bfar);
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d004      	beq.n	8000a20 <print_hardfault_reason+0xf0>
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4812      	ldr	r0, [pc, #72]	@ (8000a64 <print_hardfault_reason+0x134>)
 8000a1c:	f002 fccc 	bl	80033b8 <iprintf>
}
 8000a20:	bf00      	nop
 8000a22:	3710      	adds	r7, #16
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	e000ed00 	.word	0xe000ed00
 8000a2c:	0800418c 	.word	0x0800418c
 8000a30:	080041ac 	.word	0x080041ac
 8000a34:	080041c0 	.word	0x080041c0
 8000a38:	080041d4 	.word	0x080041d4
 8000a3c:	080041e8 	.word	0x080041e8
 8000a40:	080041fc 	.word	0x080041fc
 8000a44:	08004220 	.word	0x08004220
 8000a48:	08004240 	.word	0x08004240
 8000a4c:	0800425c 	.word	0x0800425c
 8000a50:	08004274 	.word	0x08004274
 8000a54:	08004288 	.word	0x08004288
 8000a58:	080042b0 	.word	0x080042b0
 8000a5c:	080042d4 	.word	0x080042d4
 8000a60:	080042f0 	.word	0x080042f0
 8000a64:	0800430c 	.word	0x0800430c

08000a68 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000a6e:	463b      	mov	r3, r7
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000a7a:	f000 fb89 	bl	8001190 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000a8a:	231f      	movs	r3, #31
 8000a8c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000a8e:	2387      	movs	r3, #135	@ 0x87
 8000a90:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000a96:	2300      	movs	r3, #0
 8000a98:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000aaa:	463b      	mov	r3, r7
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 fba7 	bl	8001200 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000ab2:	2004      	movs	r0, #4
 8000ab4:	f000 fb84 	bl	80011c0 <HAL_MPU_Enable>

}
 8000ab8:	bf00      	nop
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac4:	b672      	cpsid	i
}
 8000ac6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <Error_Handler+0x8>

08000acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b10 <HAL_MspInit+0x44>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad6:	4a0e      	ldr	r2, [pc, #56]	@ (8000b10 <HAL_MspInit+0x44>)
 8000ad8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000adc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ade:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <HAL_MspInit+0x44>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aea:	4b09      	ldr	r3, [pc, #36]	@ (8000b10 <HAL_MspInit+0x44>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aee:	4a08      	ldr	r2, [pc, #32]	@ (8000b10 <HAL_MspInit+0x44>)
 8000af0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000af4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000af6:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <HAL_MspInit+0x44>)
 8000af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000afa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	40023800 	.word	0x40023800

08000b14 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b0a4      	sub	sp, #144	@ 0x90
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	2284      	movs	r2, #132	@ 0x84
 8000b22:	2100      	movs	r1, #0
 8000b24:	4618      	mov	r0, r3
 8000b26:	f002 fd8f 	bl	8003648 <memset>
  if(hrtc->Instance==RTC)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a0e      	ldr	r2, [pc, #56]	@ (8000b68 <HAL_RTC_MspInit+0x54>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d114      	bne.n	8000b5e <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000b34:	2320      	movs	r3, #32
 8000b36:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b3e:	f107 030c 	add.w	r3, r7, #12
 8000b42:	4618      	mov	r0, r3
 8000b44:	f001 fa06 	bl	8001f54 <HAL_RCCEx_PeriphCLKConfig>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000b4e:	f7ff ffb7 	bl	8000ac0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b52:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <HAL_RTC_MspInit+0x58>)
 8000b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000b56:	4a05      	ldr	r2, [pc, #20]	@ (8000b6c <HAL_RTC_MspInit+0x58>)
 8000b58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b5c:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000b5e:	bf00      	nop
 8000b60:	3790      	adds	r7, #144	@ 0x90
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40002800 	.word	0x40002800
 8000b6c:	40023800 	.word	0x40023800

08000b70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b0ac      	sub	sp, #176	@ 0xb0
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b78:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
 8000b86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b88:	f107 0318 	add.w	r3, r7, #24
 8000b8c:	2284      	movs	r2, #132	@ 0x84
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4618      	mov	r0, r3
 8000b92:	f002 fd59 	bl	8003648 <memset>
  if(huart->Instance==USART1)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a32      	ldr	r2, [pc, #200]	@ (8000c64 <HAL_UART_MspInit+0xf4>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d15c      	bne.n	8000c5a <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ba0:	2340      	movs	r3, #64	@ 0x40
 8000ba2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ba8:	f107 0318 	add.w	r3, r7, #24
 8000bac:	4618      	mov	r0, r3
 8000bae:	f001 f9d1 	bl	8001f54 <HAL_RCCEx_PeriphCLKConfig>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000bb8:	f7ff ff82 	bl	8000ac0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bbc:	4b2a      	ldr	r3, [pc, #168]	@ (8000c68 <HAL_UART_MspInit+0xf8>)
 8000bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bc0:	4a29      	ldr	r2, [pc, #164]	@ (8000c68 <HAL_UART_MspInit+0xf8>)
 8000bc2:	f043 0310 	orr.w	r3, r3, #16
 8000bc6:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bc8:	4b27      	ldr	r3, [pc, #156]	@ (8000c68 <HAL_UART_MspInit+0xf8>)
 8000bca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bcc:	f003 0310 	and.w	r3, r3, #16
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd4:	4b24      	ldr	r3, [pc, #144]	@ (8000c68 <HAL_UART_MspInit+0xf8>)
 8000bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd8:	4a23      	ldr	r2, [pc, #140]	@ (8000c68 <HAL_UART_MspInit+0xf8>)
 8000bda:	f043 0302 	orr.w	r3, r3, #2
 8000bde:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be0:	4b21      	ldr	r3, [pc, #132]	@ (8000c68 <HAL_UART_MspInit+0xf8>)
 8000be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be4:	f003 0302 	and.w	r3, r3, #2
 8000be8:	613b      	str	r3, [r7, #16]
 8000bea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bec:	4b1e      	ldr	r3, [pc, #120]	@ (8000c68 <HAL_UART_MspInit+0xf8>)
 8000bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf0:	4a1d      	ldr	r2, [pc, #116]	@ (8000c68 <HAL_UART_MspInit+0xf8>)
 8000bf2:	f043 0301 	orr.w	r3, r3, #1
 8000bf6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c68 <HAL_UART_MspInit+0xf8>)
 8000bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c04:	2380      	movs	r3, #128	@ 0x80
 8000c06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c16:	2303      	movs	r3, #3
 8000c18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c1c:	2307      	movs	r3, #7
 8000c1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c22:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c26:	4619      	mov	r1, r3
 8000c28:	4810      	ldr	r0, [pc, #64]	@ (8000c6c <HAL_UART_MspInit+0xfc>)
 8000c2a:	f000 fb29 	bl	8001280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c36:	2302      	movs	r3, #2
 8000c38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c42:	2303      	movs	r3, #3
 8000c44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c48:	2307      	movs	r3, #7
 8000c4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c52:	4619      	mov	r1, r3
 8000c54:	4806      	ldr	r0, [pc, #24]	@ (8000c70 <HAL_UART_MspInit+0x100>)
 8000c56:	f000 fb13 	bl	8001280 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c5a:	bf00      	nop
 8000c5c:	37b0      	adds	r7, #176	@ 0xb0
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40011000 	.word	0x40011000
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40020400 	.word	0x40020400
 8000c70:	40020000 	.word	0x40020000

08000c74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c78:	bf00      	nop
 8000c7a:	e7fd      	b.n	8000c78 <NMI_Handler+0x4>

08000c7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	print_hardfault_reason();
 8000c80:	f7ff fe56 	bl	8000930 <print_hardfault_reason>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <HardFault_Handler+0x8>

08000c88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <MemManage_Handler+0x4>

08000c90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <BusFault_Handler+0x4>

08000c98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <UsageFault_Handler+0x4>

08000ca0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr

08000cca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cce:	f000 f935 	bl	8000f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b086      	sub	sp, #24
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	60f8      	str	r0, [r7, #12]
 8000cde:	60b9      	str	r1, [r7, #8]
 8000ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	e00a      	b.n	8000cfe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ce8:	f3af 8000 	nop.w
 8000cec:	4601      	mov	r1, r0
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	1c5a      	adds	r2, r3, #1
 8000cf2:	60ba      	str	r2, [r7, #8]
 8000cf4:	b2ca      	uxtb	r2, r1
 8000cf6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	617b      	str	r3, [r7, #20]
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	dbf0      	blt.n	8000ce8 <_read+0x12>
  }

  return len;
 8000d06:	687b      	ldr	r3, [r7, #4]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3718      	adds	r7, #24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d38:	605a      	str	r2, [r3, #4]
  return 0;
 8000d3a:	2300      	movs	r3, #0
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <_isatty>:

int _isatty(int file)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d50:	2301      	movs	r3, #1
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr

08000d5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b085      	sub	sp, #20
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	60f8      	str	r0, [r7, #12]
 8000d66:	60b9      	str	r1, [r7, #8]
 8000d68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d6a:	2300      	movs	r3, #0
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3714      	adds	r7, #20
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d80:	4a14      	ldr	r2, [pc, #80]	@ (8000dd4 <_sbrk+0x5c>)
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <_sbrk+0x60>)
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d8c:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d102      	bne.n	8000d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d94:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <_sbrk+0x64>)
 8000d96:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <_sbrk+0x68>)
 8000d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9a:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <_sbrk+0x64>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4413      	add	r3, r2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da8:	f002 fc9c 	bl	80036e4 <__errno>
 8000dac:	4603      	mov	r3, r0
 8000dae:	220c      	movs	r2, #12
 8000db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	e009      	b.n	8000dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <_sbrk+0x64>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4a05      	ldr	r2, [pc, #20]	@ (8000ddc <_sbrk+0x64>)
 8000dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dca:	68fb      	ldr	r3, [r7, #12]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20050000 	.word	0x20050000
 8000dd8:	00000400 	.word	0x00000400
 8000ddc:	2000012c 	.word	0x2000012c
 8000de0:	20000280 	.word	0x20000280

08000de4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <SystemInit+0x20>)
 8000dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dee:	4a05      	ldr	r2, [pc, #20]	@ (8000e04 <SystemInit+0x20>)
 8000df0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e0c:	f7ff ffea 	bl	8000de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e10:	480c      	ldr	r0, [pc, #48]	@ (8000e44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e12:	490d      	ldr	r1, [pc, #52]	@ (8000e48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e14:	4a0d      	ldr	r2, [pc, #52]	@ (8000e4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e18:	e002      	b.n	8000e20 <LoopCopyDataInit>

08000e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e1e:	3304      	adds	r3, #4

08000e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e24:	d3f9      	bcc.n	8000e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e26:	4a0a      	ldr	r2, [pc, #40]	@ (8000e50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e28:	4c0a      	ldr	r4, [pc, #40]	@ (8000e54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e2c:	e001      	b.n	8000e32 <LoopFillZerobss>

08000e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e30:	3204      	adds	r2, #4

08000e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e34:	d3fb      	bcc.n	8000e2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e36:	f002 fc5b 	bl	80036f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e3a:	f7ff fc21 	bl	8000680 <main>
  bx  lr    
 8000e3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e40:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e48:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e4c:	0800438c 	.word	0x0800438c
  ldr r2, =_sbss
 8000e50:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e54:	20000280 	.word	0x20000280

08000e58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e58:	e7fe      	b.n	8000e58 <ADC_IRQHandler>

08000e5a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e5e:	2003      	movs	r0, #3
 8000e60:	f000 f962 	bl	8001128 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e64:	200f      	movs	r0, #15
 8000e66:	f000 f839 	bl	8000edc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e6a:	f7ff fe2f 	bl	8000acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e6e:	2300      	movs	r3, #0
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000e78:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8000e7e:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000e80:	4b11      	ldr	r3, [pc, #68]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000e86:	4b10      	ldr	r3, [pc, #64]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000e88:	f04f 32ff 	mov.w	r2, #4294967295
 8000e8c:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000e94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000e96:	f04f 32ff 	mov.w	r2, #4294967295
 8000e9a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000ea2:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ea8:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000eaa:	4b07      	ldr	r3, [pc, #28]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000eb0:	4b05      	ldr	r3, [pc, #20]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb6:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000eb8:	4b03      	ldr	r3, [pc, #12]	@ (8000ec8 <HAL_DeInit+0x54>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000ebe:	f000 f805 	bl	8000ecc <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000ec2:	2300      	movs	r3, #0
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40023800 	.word	0x40023800

08000ecc <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000ed0:	bf00      	nop
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
	...

08000edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ee4:	4b12      	ldr	r3, [pc, #72]	@ (8000f30 <HAL_InitTick+0x54>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4b12      	ldr	r3, [pc, #72]	@ (8000f34 <HAL_InitTick+0x58>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	4619      	mov	r1, r3
 8000eee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ef2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000efa:	4618      	mov	r0, r3
 8000efc:	f000 f93b 	bl	8001176 <HAL_SYSTICK_Config>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e00e      	b.n	8000f28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2b0f      	cmp	r3, #15
 8000f0e:	d80a      	bhi.n	8000f26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f10:	2200      	movs	r2, #0
 8000f12:	6879      	ldr	r1, [r7, #4]
 8000f14:	f04f 30ff 	mov.w	r0, #4294967295
 8000f18:	f000 f911 	bl	800113e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f1c:	4a06      	ldr	r2, [pc, #24]	@ (8000f38 <HAL_InitTick+0x5c>)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f22:	2300      	movs	r3, #0
 8000f24:	e000      	b.n	8000f28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000000 	.word	0x20000000
 8000f34:	20000008 	.word	0x20000008
 8000f38:	20000004 	.word	0x20000004

08000f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <HAL_IncTick+0x20>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4a04      	ldr	r2, [pc, #16]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	20000130 	.word	0x20000130

08000f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  return uwTick;
 8000f68:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <HAL_GetTick+0x14>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	20000130 	.word	0x20000130

08000f7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f84:	f7ff ffee 	bl	8000f64 <HAL_GetTick>
 8000f88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f94:	d005      	beq.n	8000fa2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f96:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <HAL_Delay+0x44>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fa2:	bf00      	nop
 8000fa4:	f7ff ffde 	bl	8000f64 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d8f7      	bhi.n	8000fa4 <HAL_Delay+0x28>
  {
  }
}
 8000fb4:	bf00      	nop
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000008 	.word	0x20000008

08000fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <__NVIC_SetPriorityGrouping+0x40>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fda:	68ba      	ldr	r2, [r7, #8]
 8000fdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <__NVIC_SetPriorityGrouping+0x44>)
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ff2:	4a04      	ldr	r2, [pc, #16]	@ (8001004 <__NVIC_SetPriorityGrouping+0x40>)
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	60d3      	str	r3, [r2, #12]
}
 8000ff8:	bf00      	nop
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000ed00 	.word	0xe000ed00
 8001008:	05fa0000 	.word	0x05fa0000

0800100c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001010:	4b04      	ldr	r3, [pc, #16]	@ (8001024 <__NVIC_GetPriorityGrouping+0x18>)
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	0a1b      	lsrs	r3, r3, #8
 8001016:	f003 0307 	and.w	r3, r3, #7
}
 800101a:	4618      	mov	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	6039      	str	r1, [r7, #0]
 8001032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001038:	2b00      	cmp	r3, #0
 800103a:	db0a      	blt.n	8001052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	b2da      	uxtb	r2, r3
 8001040:	490c      	ldr	r1, [pc, #48]	@ (8001074 <__NVIC_SetPriority+0x4c>)
 8001042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001046:	0112      	lsls	r2, r2, #4
 8001048:	b2d2      	uxtb	r2, r2
 800104a:	440b      	add	r3, r1
 800104c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001050:	e00a      	b.n	8001068 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4908      	ldr	r1, [pc, #32]	@ (8001078 <__NVIC_SetPriority+0x50>)
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	f003 030f 	and.w	r3, r3, #15
 800105e:	3b04      	subs	r3, #4
 8001060:	0112      	lsls	r2, r2, #4
 8001062:	b2d2      	uxtb	r2, r2
 8001064:	440b      	add	r3, r1
 8001066:	761a      	strb	r2, [r3, #24]
}
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	e000e100 	.word	0xe000e100
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800107c:	b480      	push	{r7}
 800107e:	b089      	sub	sp, #36	@ 0x24
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f003 0307 	and.w	r3, r3, #7
 800108e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	f1c3 0307 	rsb	r3, r3, #7
 8001096:	2b04      	cmp	r3, #4
 8001098:	bf28      	it	cs
 800109a:	2304      	movcs	r3, #4
 800109c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	3304      	adds	r3, #4
 80010a2:	2b06      	cmp	r3, #6
 80010a4:	d902      	bls.n	80010ac <NVIC_EncodePriority+0x30>
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	3b03      	subs	r3, #3
 80010aa:	e000      	b.n	80010ae <NVIC_EncodePriority+0x32>
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b0:	f04f 32ff 	mov.w	r2, #4294967295
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ba:	43da      	mvns	r2, r3
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	401a      	ands	r2, r3
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010c4:	f04f 31ff 	mov.w	r1, #4294967295
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	fa01 f303 	lsl.w	r3, r1, r3
 80010ce:	43d9      	mvns	r1, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d4:	4313      	orrs	r3, r2
         );
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3724      	adds	r7, #36	@ 0x24
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
	...

080010e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010f4:	d301      	bcc.n	80010fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010f6:	2301      	movs	r3, #1
 80010f8:	e00f      	b.n	800111a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001124 <SysTick_Config+0x40>)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3b01      	subs	r3, #1
 8001100:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001102:	210f      	movs	r1, #15
 8001104:	f04f 30ff 	mov.w	r0, #4294967295
 8001108:	f7ff ff8e 	bl	8001028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800110c:	4b05      	ldr	r3, [pc, #20]	@ (8001124 <SysTick_Config+0x40>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001112:	4b04      	ldr	r3, [pc, #16]	@ (8001124 <SysTick_Config+0x40>)
 8001114:	2207      	movs	r2, #7
 8001116:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	e000e010 	.word	0xe000e010

08001128 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff ff47 	bl	8000fc4 <__NVIC_SetPriorityGrouping>
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800113e:	b580      	push	{r7, lr}
 8001140:	b086      	sub	sp, #24
 8001142:	af00      	add	r7, sp, #0
 8001144:	4603      	mov	r3, r0
 8001146:	60b9      	str	r1, [r7, #8]
 8001148:	607a      	str	r2, [r7, #4]
 800114a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001150:	f7ff ff5c 	bl	800100c <__NVIC_GetPriorityGrouping>
 8001154:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	68b9      	ldr	r1, [r7, #8]
 800115a:	6978      	ldr	r0, [r7, #20]
 800115c:	f7ff ff8e 	bl	800107c <NVIC_EncodePriority>
 8001160:	4602      	mov	r2, r0
 8001162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001166:	4611      	mov	r1, r2
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff ff5d 	bl	8001028 <__NVIC_SetPriority>
}
 800116e:	bf00      	nop
 8001170:	3718      	adds	r7, #24
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff ffb0 	bl	80010e4 <SysTick_Config>
 8001184:	4603      	mov	r3, r0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001194:	f3bf 8f5f 	dmb	sy
}
 8001198:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <HAL_MPU_Disable+0x28>)
 800119c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800119e:	4a06      	ldr	r2, [pc, #24]	@ (80011b8 <HAL_MPU_Disable+0x28>)
 80011a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011a4:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80011a6:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <HAL_MPU_Disable+0x2c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	605a      	str	r2, [r3, #4]
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	e000ed00 	.word	0xe000ed00
 80011bc:	e000ed90 	.word	0xe000ed90

080011c0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80011c8:	4a0b      	ldr	r2, [pc, #44]	@ (80011f8 <HAL_MPU_Enable+0x38>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80011d2:	4b0a      	ldr	r3, [pc, #40]	@ (80011fc <HAL_MPU_Enable+0x3c>)
 80011d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d6:	4a09      	ldr	r2, [pc, #36]	@ (80011fc <HAL_MPU_Enable+0x3c>)
 80011d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011dc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80011de:	f3bf 8f4f 	dsb	sy
}
 80011e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011e4:	f3bf 8f6f 	isb	sy
}
 80011e8:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	e000ed90 	.word	0xe000ed90
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	785a      	ldrb	r2, [r3, #1]
 800120c:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <HAL_MPU_ConfigRegion+0x7c>)
 800120e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001210:	4b1a      	ldr	r3, [pc, #104]	@ (800127c <HAL_MPU_ConfigRegion+0x7c>)
 8001212:	691b      	ldr	r3, [r3, #16]
 8001214:	4a19      	ldr	r2, [pc, #100]	@ (800127c <HAL_MPU_ConfigRegion+0x7c>)
 8001216:	f023 0301 	bic.w	r3, r3, #1
 800121a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800121c:	4a17      	ldr	r2, [pc, #92]	@ (800127c <HAL_MPU_ConfigRegion+0x7c>)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	7b1b      	ldrb	r3, [r3, #12]
 8001228:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	7adb      	ldrb	r3, [r3, #11]
 800122e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001230:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	7a9b      	ldrb	r3, [r3, #10]
 8001236:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001238:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	7b5b      	ldrb	r3, [r3, #13]
 800123e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001240:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	7b9b      	ldrb	r3, [r3, #14]
 8001246:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001248:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	7bdb      	ldrb	r3, [r3, #15]
 800124e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001250:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	7a5b      	ldrb	r3, [r3, #9]
 8001256:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001258:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	7a1b      	ldrb	r3, [r3, #8]
 800125e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001260:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	7812      	ldrb	r2, [r2, #0]
 8001266:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001268:	4a04      	ldr	r2, [pc, #16]	@ (800127c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800126a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800126c:	6113      	str	r3, [r2, #16]
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	e000ed90 	.word	0xe000ed90

08001280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	@ 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800128e:	2300      	movs	r3, #0
 8001290:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001296:	2300      	movs	r3, #0
 8001298:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800129a:	2300      	movs	r3, #0
 800129c:	61fb      	str	r3, [r7, #28]
 800129e:	e175      	b.n	800158c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80012a0:	2201      	movs	r2, #1
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	4013      	ands	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80012b4:	693a      	ldr	r2, [r7, #16]
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	f040 8164 	bne.w	8001586 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f003 0303 	and.w	r3, r3, #3
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d005      	beq.n	80012d6 <HAL_GPIO_Init+0x56>
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f003 0303 	and.w	r3, r3, #3
 80012d2:	2b02      	cmp	r3, #2
 80012d4:	d130      	bne.n	8001338 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	2203      	movs	r2, #3
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43db      	mvns	r3, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4013      	ands	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	68da      	ldr	r2, [r3, #12]
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800130c:	2201      	movs	r2, #1
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	43db      	mvns	r3, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	091b      	lsrs	r3, r3, #4
 8001322:	f003 0201 	and.w	r2, r3, #1
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4313      	orrs	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	2b03      	cmp	r3, #3
 8001342:	d017      	beq.n	8001374 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	2203      	movs	r2, #3
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	43db      	mvns	r3, r3
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	4013      	ands	r3, r2
 800135a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	689a      	ldr	r2, [r3, #8]
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4313      	orrs	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f003 0303 	and.w	r3, r3, #3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d123      	bne.n	80013c8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	08da      	lsrs	r2, r3, #3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3208      	adds	r2, #8
 8001388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800138c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	f003 0307 	and.w	r3, r3, #7
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	220f      	movs	r2, #15
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	43db      	mvns	r3, r3
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	4013      	ands	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	691a      	ldr	r2, [r3, #16]
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	f003 0307 	and.w	r3, r3, #7
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	08da      	lsrs	r2, r3, #3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3208      	adds	r2, #8
 80013c2:	69b9      	ldr	r1, [r7, #24]
 80013c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	2203      	movs	r2, #3
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	43db      	mvns	r3, r3
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	4013      	ands	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f003 0203 	and.w	r2, r3, #3
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001404:	2b00      	cmp	r3, #0
 8001406:	f000 80be 	beq.w	8001586 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140a:	4b66      	ldr	r3, [pc, #408]	@ (80015a4 <HAL_GPIO_Init+0x324>)
 800140c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140e:	4a65      	ldr	r2, [pc, #404]	@ (80015a4 <HAL_GPIO_Init+0x324>)
 8001410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001414:	6453      	str	r3, [r2, #68]	@ 0x44
 8001416:	4b63      	ldr	r3, [pc, #396]	@ (80015a4 <HAL_GPIO_Init+0x324>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001422:	4a61      	ldr	r2, [pc, #388]	@ (80015a8 <HAL_GPIO_Init+0x328>)
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	089b      	lsrs	r3, r3, #2
 8001428:	3302      	adds	r3, #2
 800142a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f003 0303 	and.w	r3, r3, #3
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	220f      	movs	r2, #15
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a58      	ldr	r2, [pc, #352]	@ (80015ac <HAL_GPIO_Init+0x32c>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d037      	beq.n	80014be <HAL_GPIO_Init+0x23e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a57      	ldr	r2, [pc, #348]	@ (80015b0 <HAL_GPIO_Init+0x330>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d031      	beq.n	80014ba <HAL_GPIO_Init+0x23a>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a56      	ldr	r2, [pc, #344]	@ (80015b4 <HAL_GPIO_Init+0x334>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d02b      	beq.n	80014b6 <HAL_GPIO_Init+0x236>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a55      	ldr	r2, [pc, #340]	@ (80015b8 <HAL_GPIO_Init+0x338>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d025      	beq.n	80014b2 <HAL_GPIO_Init+0x232>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a54      	ldr	r2, [pc, #336]	@ (80015bc <HAL_GPIO_Init+0x33c>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d01f      	beq.n	80014ae <HAL_GPIO_Init+0x22e>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a53      	ldr	r2, [pc, #332]	@ (80015c0 <HAL_GPIO_Init+0x340>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d019      	beq.n	80014aa <HAL_GPIO_Init+0x22a>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a52      	ldr	r2, [pc, #328]	@ (80015c4 <HAL_GPIO_Init+0x344>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d013      	beq.n	80014a6 <HAL_GPIO_Init+0x226>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a51      	ldr	r2, [pc, #324]	@ (80015c8 <HAL_GPIO_Init+0x348>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d00d      	beq.n	80014a2 <HAL_GPIO_Init+0x222>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a50      	ldr	r2, [pc, #320]	@ (80015cc <HAL_GPIO_Init+0x34c>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d007      	beq.n	800149e <HAL_GPIO_Init+0x21e>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a4f      	ldr	r2, [pc, #316]	@ (80015d0 <HAL_GPIO_Init+0x350>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d101      	bne.n	800149a <HAL_GPIO_Init+0x21a>
 8001496:	2309      	movs	r3, #9
 8001498:	e012      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 800149a:	230a      	movs	r3, #10
 800149c:	e010      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 800149e:	2308      	movs	r3, #8
 80014a0:	e00e      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 80014a2:	2307      	movs	r3, #7
 80014a4:	e00c      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 80014a6:	2306      	movs	r3, #6
 80014a8:	e00a      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 80014aa:	2305      	movs	r3, #5
 80014ac:	e008      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 80014ae:	2304      	movs	r3, #4
 80014b0:	e006      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 80014b2:	2303      	movs	r3, #3
 80014b4:	e004      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 80014b6:	2302      	movs	r3, #2
 80014b8:	e002      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 80014ba:	2301      	movs	r3, #1
 80014bc:	e000      	b.n	80014c0 <HAL_GPIO_Init+0x240>
 80014be:	2300      	movs	r3, #0
 80014c0:	69fa      	ldr	r2, [r7, #28]
 80014c2:	f002 0203 	and.w	r2, r2, #3
 80014c6:	0092      	lsls	r2, r2, #2
 80014c8:	4093      	lsls	r3, r2
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80014d0:	4935      	ldr	r1, [pc, #212]	@ (80015a8 <HAL_GPIO_Init+0x328>)
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	089b      	lsrs	r3, r3, #2
 80014d6:	3302      	adds	r3, #2
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014de:	4b3d      	ldr	r3, [pc, #244]	@ (80015d4 <HAL_GPIO_Init+0x354>)
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	43db      	mvns	r3, r3
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	4013      	ands	r3, r2
 80014ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	4313      	orrs	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001502:	4a34      	ldr	r2, [pc, #208]	@ (80015d4 <HAL_GPIO_Init+0x354>)
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001508:	4b32      	ldr	r3, [pc, #200]	@ (80015d4 <HAL_GPIO_Init+0x354>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	43db      	mvns	r3, r3
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	4013      	ands	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d003      	beq.n	800152c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800152c:	4a29      	ldr	r2, [pc, #164]	@ (80015d4 <HAL_GPIO_Init+0x354>)
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001532:	4b28      	ldr	r3, [pc, #160]	@ (80015d4 <HAL_GPIO_Init+0x354>)
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	43db      	mvns	r3, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4013      	ands	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	4313      	orrs	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001556:	4a1f      	ldr	r2, [pc, #124]	@ (80015d4 <HAL_GPIO_Init+0x354>)
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800155c:	4b1d      	ldr	r3, [pc, #116]	@ (80015d4 <HAL_GPIO_Init+0x354>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	43db      	mvns	r3, r3
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4013      	ands	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d003      	beq.n	8001580 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4313      	orrs	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001580:	4a14      	ldr	r2, [pc, #80]	@ (80015d4 <HAL_GPIO_Init+0x354>)
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3301      	adds	r3, #1
 800158a:	61fb      	str	r3, [r7, #28]
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	2b0f      	cmp	r3, #15
 8001590:	f67f ae86 	bls.w	80012a0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001594:	bf00      	nop
 8001596:	bf00      	nop
 8001598:	3724      	adds	r7, #36	@ 0x24
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40013800 	.word	0x40013800
 80015ac:	40020000 	.word	0x40020000
 80015b0:	40020400 	.word	0x40020400
 80015b4:	40020800 	.word	0x40020800
 80015b8:	40020c00 	.word	0x40020c00
 80015bc:	40021000 	.word	0x40021000
 80015c0:	40021400 	.word	0x40021400
 80015c4:	40021800 	.word	0x40021800
 80015c8:	40021c00 	.word	0x40021c00
 80015cc:	40022000 	.word	0x40022000
 80015d0:	40022400 	.word	0x40022400
 80015d4:	40013c00 	.word	0x40013c00

080015d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	460b      	mov	r3, r1
 80015e2:	807b      	strh	r3, [r7, #2]
 80015e4:	4613      	mov	r3, r2
 80015e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015e8:	787b      	ldrb	r3, [r7, #1]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015ee:	887a      	ldrh	r2, [r7, #2]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80015f4:	e003      	b.n	80015fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80015f6:	887b      	ldrh	r3, [r7, #2]
 80015f8:	041a      	lsls	r2, r3, #16
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	619a      	str	r2, [r3, #24]
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800160a:	b480      	push	{r7}
 800160c:	b085      	sub	sp, #20
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
 8001612:	460b      	mov	r3, r1
 8001614:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	695b      	ldr	r3, [r3, #20]
 800161a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800161c:	887a      	ldrh	r2, [r7, #2]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	4013      	ands	r3, r2
 8001622:	041a      	lsls	r2, r3, #16
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	43d9      	mvns	r1, r3
 8001628:	887b      	ldrh	r3, [r7, #2]
 800162a:	400b      	ands	r3, r1
 800162c:	431a      	orrs	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	619a      	str	r2, [r3, #24]
}
 8001632:	bf00      	nop
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
	...

08001640 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e291      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	f000 8087 	beq.w	8001772 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001664:	4b96      	ldr	r3, [pc, #600]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	f003 030c 	and.w	r3, r3, #12
 800166c:	2b04      	cmp	r3, #4
 800166e:	d00c      	beq.n	800168a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001670:	4b93      	ldr	r3, [pc, #588]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	f003 030c 	and.w	r3, r3, #12
 8001678:	2b08      	cmp	r3, #8
 800167a:	d112      	bne.n	80016a2 <HAL_RCC_OscConfig+0x62>
 800167c:	4b90      	ldr	r3, [pc, #576]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001684:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001688:	d10b      	bne.n	80016a2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800168a:	4b8d      	ldr	r3, [pc, #564]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d06c      	beq.n	8001770 <HAL_RCC_OscConfig+0x130>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d168      	bne.n	8001770 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e26b      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016aa:	d106      	bne.n	80016ba <HAL_RCC_OscConfig+0x7a>
 80016ac:	4b84      	ldr	r3, [pc, #528]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a83      	ldr	r2, [pc, #524]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	e02e      	b.n	8001718 <HAL_RCC_OscConfig+0xd8>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d10c      	bne.n	80016dc <HAL_RCC_OscConfig+0x9c>
 80016c2:	4b7f      	ldr	r3, [pc, #508]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a7e      	ldr	r2, [pc, #504]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016cc:	6013      	str	r3, [r2, #0]
 80016ce:	4b7c      	ldr	r3, [pc, #496]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a7b      	ldr	r2, [pc, #492]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	e01d      	b.n	8001718 <HAL_RCC_OscConfig+0xd8>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016e4:	d10c      	bne.n	8001700 <HAL_RCC_OscConfig+0xc0>
 80016e6:	4b76      	ldr	r3, [pc, #472]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a75      	ldr	r2, [pc, #468]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	4b73      	ldr	r3, [pc, #460]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a72      	ldr	r2, [pc, #456]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80016f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016fc:	6013      	str	r3, [r2, #0]
 80016fe:	e00b      	b.n	8001718 <HAL_RCC_OscConfig+0xd8>
 8001700:	4b6f      	ldr	r3, [pc, #444]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a6e      	ldr	r2, [pc, #440]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001706:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800170a:	6013      	str	r3, [r2, #0]
 800170c:	4b6c      	ldr	r3, [pc, #432]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a6b      	ldr	r2, [pc, #428]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001712:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001716:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d013      	beq.n	8001748 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001720:	f7ff fc20 	bl	8000f64 <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001728:	f7ff fc1c 	bl	8000f64 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b64      	cmp	r3, #100	@ 0x64
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e21f      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800173a:	4b61      	ldr	r3, [pc, #388]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d0f0      	beq.n	8001728 <HAL_RCC_OscConfig+0xe8>
 8001746:	e014      	b.n	8001772 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001748:	f7ff fc0c 	bl	8000f64 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001750:	f7ff fc08 	bl	8000f64 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b64      	cmp	r3, #100	@ 0x64
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e20b      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001762:	4b57      	ldr	r3, [pc, #348]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f0      	bne.n	8001750 <HAL_RCC_OscConfig+0x110>
 800176e:	e000      	b.n	8001772 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001770:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d069      	beq.n	8001852 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800177e:	4b50      	ldr	r3, [pc, #320]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f003 030c 	and.w	r3, r3, #12
 8001786:	2b00      	cmp	r3, #0
 8001788:	d00b      	beq.n	80017a2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800178a:	4b4d      	ldr	r3, [pc, #308]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 030c 	and.w	r3, r3, #12
 8001792:	2b08      	cmp	r3, #8
 8001794:	d11c      	bne.n	80017d0 <HAL_RCC_OscConfig+0x190>
 8001796:	4b4a      	ldr	r3, [pc, #296]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d116      	bne.n	80017d0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017a2:	4b47      	ldr	r3, [pc, #284]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d005      	beq.n	80017ba <HAL_RCC_OscConfig+0x17a>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d001      	beq.n	80017ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e1df      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ba:	4b41      	ldr	r3, [pc, #260]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	493d      	ldr	r1, [pc, #244]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ce:	e040      	b.n	8001852 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d023      	beq.n	8001820 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017d8:	4b39      	ldr	r3, [pc, #228]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a38      	ldr	r2, [pc, #224]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80017de:	f043 0301 	orr.w	r3, r3, #1
 80017e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e4:	f7ff fbbe 	bl	8000f64 <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017ec:	f7ff fbba 	bl	8000f64 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e1bd      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017fe:	4b30      	ldr	r3, [pc, #192]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0f0      	beq.n	80017ec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800180a:	4b2d      	ldr	r3, [pc, #180]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	691b      	ldr	r3, [r3, #16]
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	4929      	ldr	r1, [pc, #164]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800181a:	4313      	orrs	r3, r2
 800181c:	600b      	str	r3, [r1, #0]
 800181e:	e018      	b.n	8001852 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001820:	4b27      	ldr	r3, [pc, #156]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a26      	ldr	r2, [pc, #152]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001826:	f023 0301 	bic.w	r3, r3, #1
 800182a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800182c:	f7ff fb9a 	bl	8000f64 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001834:	f7ff fb96 	bl	8000f64 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b02      	cmp	r3, #2
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e199      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001846:	4b1e      	ldr	r3, [pc, #120]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1f0      	bne.n	8001834 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0308 	and.w	r3, r3, #8
 800185a:	2b00      	cmp	r3, #0
 800185c:	d038      	beq.n	80018d0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d019      	beq.n	800189a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001866:	4b16      	ldr	r3, [pc, #88]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 8001868:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800186a:	4a15      	ldr	r2, [pc, #84]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001872:	f7ff fb77 	bl	8000f64 <HAL_GetTick>
 8001876:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001878:	e008      	b.n	800188c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800187a:	f7ff fb73 	bl	8000f64 <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d901      	bls.n	800188c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	e176      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800188c:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800188e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d0f0      	beq.n	800187a <HAL_RCC_OscConfig+0x23a>
 8001898:	e01a      	b.n	80018d0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800189a:	4b09      	ldr	r3, [pc, #36]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 800189c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800189e:	4a08      	ldr	r2, [pc, #32]	@ (80018c0 <HAL_RCC_OscConfig+0x280>)
 80018a0:	f023 0301 	bic.w	r3, r3, #1
 80018a4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a6:	f7ff fb5d 	bl	8000f64 <HAL_GetTick>
 80018aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ac:	e00a      	b.n	80018c4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018ae:	f7ff fb59 	bl	8000f64 <HAL_GetTick>
 80018b2:	4602      	mov	r2, r0
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d903      	bls.n	80018c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e15c      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
 80018c0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018c4:	4b91      	ldr	r3, [pc, #580]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80018c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1ee      	bne.n	80018ae <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 80a4 	beq.w	8001a26 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018de:	4b8b      	ldr	r3, [pc, #556]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d10d      	bne.n	8001906 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ea:	4b88      	ldr	r3, [pc, #544]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ee:	4a87      	ldr	r2, [pc, #540]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80018f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018f6:	4b85      	ldr	r3, [pc, #532]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001902:	2301      	movs	r3, #1
 8001904:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001906:	4b82      	ldr	r3, [pc, #520]	@ (8001b10 <HAL_RCC_OscConfig+0x4d0>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800190e:	2b00      	cmp	r3, #0
 8001910:	d118      	bne.n	8001944 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001912:	4b7f      	ldr	r3, [pc, #508]	@ (8001b10 <HAL_RCC_OscConfig+0x4d0>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a7e      	ldr	r2, [pc, #504]	@ (8001b10 <HAL_RCC_OscConfig+0x4d0>)
 8001918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800191c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800191e:	f7ff fb21 	bl	8000f64 <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001926:	f7ff fb1d 	bl	8000f64 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b64      	cmp	r3, #100	@ 0x64
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e120      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001938:	4b75      	ldr	r3, [pc, #468]	@ (8001b10 <HAL_RCC_OscConfig+0x4d0>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0f0      	beq.n	8001926 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d106      	bne.n	800195a <HAL_RCC_OscConfig+0x31a>
 800194c:	4b6f      	ldr	r3, [pc, #444]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 800194e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001950:	4a6e      	ldr	r2, [pc, #440]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001952:	f043 0301 	orr.w	r3, r3, #1
 8001956:	6713      	str	r3, [r2, #112]	@ 0x70
 8001958:	e02d      	b.n	80019b6 <HAL_RCC_OscConfig+0x376>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d10c      	bne.n	800197c <HAL_RCC_OscConfig+0x33c>
 8001962:	4b6a      	ldr	r3, [pc, #424]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001966:	4a69      	ldr	r2, [pc, #420]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001968:	f023 0301 	bic.w	r3, r3, #1
 800196c:	6713      	str	r3, [r2, #112]	@ 0x70
 800196e:	4b67      	ldr	r3, [pc, #412]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001972:	4a66      	ldr	r2, [pc, #408]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001974:	f023 0304 	bic.w	r3, r3, #4
 8001978:	6713      	str	r3, [r2, #112]	@ 0x70
 800197a:	e01c      	b.n	80019b6 <HAL_RCC_OscConfig+0x376>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	2b05      	cmp	r3, #5
 8001982:	d10c      	bne.n	800199e <HAL_RCC_OscConfig+0x35e>
 8001984:	4b61      	ldr	r3, [pc, #388]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001988:	4a60      	ldr	r2, [pc, #384]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 800198a:	f043 0304 	orr.w	r3, r3, #4
 800198e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001990:	4b5e      	ldr	r3, [pc, #376]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001994:	4a5d      	ldr	r2, [pc, #372]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001996:	f043 0301 	orr.w	r3, r3, #1
 800199a:	6713      	str	r3, [r2, #112]	@ 0x70
 800199c:	e00b      	b.n	80019b6 <HAL_RCC_OscConfig+0x376>
 800199e:	4b5b      	ldr	r3, [pc, #364]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80019a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019a2:	4a5a      	ldr	r2, [pc, #360]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80019a4:	f023 0301 	bic.w	r3, r3, #1
 80019a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80019aa:	4b58      	ldr	r3, [pc, #352]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80019ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019ae:	4a57      	ldr	r2, [pc, #348]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80019b0:	f023 0304 	bic.w	r3, r3, #4
 80019b4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d015      	beq.n	80019ea <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019be:	f7ff fad1 	bl	8000f64 <HAL_GetTick>
 80019c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c4:	e00a      	b.n	80019dc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019c6:	f7ff facd 	bl	8000f64 <HAL_GetTick>
 80019ca:	4602      	mov	r2, r0
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e0ce      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019dc:	4b4b      	ldr	r3, [pc, #300]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 80019de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019e0:	f003 0302 	and.w	r3, r3, #2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0ee      	beq.n	80019c6 <HAL_RCC_OscConfig+0x386>
 80019e8:	e014      	b.n	8001a14 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019ea:	f7ff fabb 	bl	8000f64 <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019f0:	e00a      	b.n	8001a08 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019f2:	f7ff fab7 	bl	8000f64 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d901      	bls.n	8001a08 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e0b8      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a08:	4b40      	ldr	r3, [pc, #256]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001a0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1ee      	bne.n	80019f2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a14:	7dfb      	ldrb	r3, [r7, #23]
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d105      	bne.n	8001a26 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a1a:	4b3c      	ldr	r3, [pc, #240]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	4a3b      	ldr	r2, [pc, #236]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001a20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a24:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f000 80a4 	beq.w	8001b78 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a30:	4b36      	ldr	r3, [pc, #216]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f003 030c 	and.w	r3, r3, #12
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d06b      	beq.n	8001b14 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d149      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a44:	4b31      	ldr	r3, [pc, #196]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a30      	ldr	r2, [pc, #192]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001a4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a50:	f7ff fa88 	bl	8000f64 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a58:	f7ff fa84 	bl	8000f64 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e087      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a6a:	4b28      	ldr	r3, [pc, #160]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1f0      	bne.n	8001a58 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69da      	ldr	r2, [r3, #28]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a1b      	ldr	r3, [r3, #32]
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a84:	019b      	lsls	r3, r3, #6
 8001a86:	431a      	orrs	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a8c:	085b      	lsrs	r3, r3, #1
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	041b      	lsls	r3, r3, #16
 8001a92:	431a      	orrs	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a98:	061b      	lsls	r3, r3, #24
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001a9e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001aa2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aa4:	4b19      	ldr	r3, [pc, #100]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a18      	ldr	r2, [pc, #96]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001aaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001aae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab0:	f7ff fa58 	bl	8000f64 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ab8:	f7ff fa54 	bl	8000f64 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e057      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aca:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0f0      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x478>
 8001ad6:	e04f      	b.n	8001b78 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a0b      	ldr	r2, [pc, #44]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001ade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ae2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae4:	f7ff fa3e 	bl	8000f64 <HAL_GetTick>
 8001ae8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aec:	f7ff fa3a 	bl	8000f64 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e03d      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001afe:	4b03      	ldr	r3, [pc, #12]	@ (8001b0c <HAL_RCC_OscConfig+0x4cc>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f0      	bne.n	8001aec <HAL_RCC_OscConfig+0x4ac>
 8001b0a:	e035      	b.n	8001b78 <HAL_RCC_OscConfig+0x538>
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001b14:	4b1b      	ldr	r3, [pc, #108]	@ (8001b84 <HAL_RCC_OscConfig+0x544>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d028      	beq.n	8001b74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d121      	bne.n	8001b74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d11a      	bne.n	8001b74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001b44:	4013      	ands	r3, r2
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b4a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d111      	bne.n	8001b74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b5a:	085b      	lsrs	r3, r3, #1
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d107      	bne.n	8001b74 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b6e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d001      	beq.n	8001b78 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800

08001b88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d101      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e0d0      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba0:	4b6a      	ldr	r3, [pc, #424]	@ (8001d4c <HAL_RCC_ClockConfig+0x1c4>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 030f 	and.w	r3, r3, #15
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d910      	bls.n	8001bd0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bae:	4b67      	ldr	r3, [pc, #412]	@ (8001d4c <HAL_RCC_ClockConfig+0x1c4>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f023 020f 	bic.w	r2, r3, #15
 8001bb6:	4965      	ldr	r1, [pc, #404]	@ (8001d4c <HAL_RCC_ClockConfig+0x1c4>)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bbe:	4b63      	ldr	r3, [pc, #396]	@ (8001d4c <HAL_RCC_ClockConfig+0x1c4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 030f 	and.w	r3, r3, #15
 8001bc6:	683a      	ldr	r2, [r7, #0]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d001      	beq.n	8001bd0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e0b8      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d020      	beq.n	8001c1e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d005      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001be8:	4b59      	ldr	r3, [pc, #356]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	4a58      	ldr	r2, [pc, #352]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001bee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001bf2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0308 	and.w	r3, r3, #8
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d005      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c00:	4b53      	ldr	r3, [pc, #332]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	4a52      	ldr	r2, [pc, #328]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c06:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c0a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c0c:	4b50      	ldr	r3, [pc, #320]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	494d      	ldr	r1, [pc, #308]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d040      	beq.n	8001cac <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d107      	bne.n	8001c42 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c32:	4b47      	ldr	r3, [pc, #284]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d115      	bne.n	8001c6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e07f      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d107      	bne.n	8001c5a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c4a:	4b41      	ldr	r3, [pc, #260]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d109      	bne.n	8001c6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e073      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c5a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e06b      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c6a:	4b39      	ldr	r3, [pc, #228]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f023 0203 	bic.w	r2, r3, #3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	4936      	ldr	r1, [pc, #216]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c7c:	f7ff f972 	bl	8000f64 <HAL_GetTick>
 8001c80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c82:	e00a      	b.n	8001c9a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c84:	f7ff f96e 	bl	8000f64 <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e053      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c9a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f003 020c 	and.w	r2, r3, #12
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d1eb      	bne.n	8001c84 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cac:	4b27      	ldr	r3, [pc, #156]	@ (8001d4c <HAL_RCC_ClockConfig+0x1c4>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 030f 	and.w	r3, r3, #15
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d210      	bcs.n	8001cdc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cba:	4b24      	ldr	r3, [pc, #144]	@ (8001d4c <HAL_RCC_ClockConfig+0x1c4>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f023 020f 	bic.w	r2, r3, #15
 8001cc2:	4922      	ldr	r1, [pc, #136]	@ (8001d4c <HAL_RCC_ClockConfig+0x1c4>)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cca:	4b20      	ldr	r3, [pc, #128]	@ (8001d4c <HAL_RCC_ClockConfig+0x1c4>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 030f 	and.w	r3, r3, #15
 8001cd2:	683a      	ldr	r2, [r7, #0]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d001      	beq.n	8001cdc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e032      	b.n	8001d42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d008      	beq.n	8001cfa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ce8:	4b19      	ldr	r3, [pc, #100]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	4916      	ldr	r1, [pc, #88]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d009      	beq.n	8001d1a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d06:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	490e      	ldr	r1, [pc, #56]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d1a:	f000 f821 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <HAL_RCC_ClockConfig+0x1c8>)
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	091b      	lsrs	r3, r3, #4
 8001d26:	f003 030f 	and.w	r3, r3, #15
 8001d2a:	490a      	ldr	r1, [pc, #40]	@ (8001d54 <HAL_RCC_ClockConfig+0x1cc>)
 8001d2c:	5ccb      	ldrb	r3, [r1, r3]
 8001d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d32:	4a09      	ldr	r2, [pc, #36]	@ (8001d58 <HAL_RCC_ClockConfig+0x1d0>)
 8001d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <HAL_RCC_ClockConfig+0x1d4>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff f8ce 	bl	8000edc <HAL_InitTick>

  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40023c00 	.word	0x40023c00
 8001d50:	40023800 	.word	0x40023800
 8001d54:	08004330 	.word	0x08004330
 8001d58:	20000000 	.word	0x20000000
 8001d5c:	20000004 	.word	0x20000004

08001d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d64:	b090      	sub	sp, #64	@ 0x40
 8001d66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d70:	2300      	movs	r3, #0
 8001d72:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001d74:	2300      	movs	r3, #0
 8001d76:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d78:	4b59      	ldr	r3, [pc, #356]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d00d      	beq.n	8001da0 <HAL_RCC_GetSysClockFreq+0x40>
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	f200 80a1 	bhi.w	8001ecc <HAL_RCC_GetSysClockFreq+0x16c>
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d002      	beq.n	8001d94 <HAL_RCC_GetSysClockFreq+0x34>
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d003      	beq.n	8001d9a <HAL_RCC_GetSysClockFreq+0x3a>
 8001d92:	e09b      	b.n	8001ecc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d94:	4b53      	ldr	r3, [pc, #332]	@ (8001ee4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001d96:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d98:	e09b      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d9a:	4b53      	ldr	r3, [pc, #332]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d9c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d9e:	e098      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001da0:	4b4f      	ldr	r3, [pc, #316]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001da8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001daa:	4b4d      	ldr	r3, [pc, #308]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d028      	beq.n	8001e08 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001db6:	4b4a      	ldr	r3, [pc, #296]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	099b      	lsrs	r3, r3, #6
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	623b      	str	r3, [r7, #32]
 8001dc0:	627a      	str	r2, [r7, #36]	@ 0x24
 8001dc2:	6a3b      	ldr	r3, [r7, #32]
 8001dc4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001dc8:	2100      	movs	r1, #0
 8001dca:	4b47      	ldr	r3, [pc, #284]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001dcc:	fb03 f201 	mul.w	r2, r3, r1
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	fb00 f303 	mul.w	r3, r0, r3
 8001dd6:	4413      	add	r3, r2
 8001dd8:	4a43      	ldr	r2, [pc, #268]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001dda:	fba0 1202 	umull	r1, r2, r0, r2
 8001dde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001de0:	460a      	mov	r2, r1
 8001de2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001de4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001de6:	4413      	add	r3, r2
 8001de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dec:	2200      	movs	r2, #0
 8001dee:	61bb      	str	r3, [r7, #24]
 8001df0:	61fa      	str	r2, [r7, #28]
 8001df2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001df6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001dfa:	f7fe fa59 	bl	80002b0 <__aeabi_uldivmod>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	4613      	mov	r3, r2
 8001e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e06:	e053      	b.n	8001eb0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e08:	4b35      	ldr	r3, [pc, #212]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	099b      	lsrs	r3, r3, #6
 8001e0e:	2200      	movs	r2, #0
 8001e10:	613b      	str	r3, [r7, #16]
 8001e12:	617a      	str	r2, [r7, #20]
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001e1a:	f04f 0b00 	mov.w	fp, #0
 8001e1e:	4652      	mov	r2, sl
 8001e20:	465b      	mov	r3, fp
 8001e22:	f04f 0000 	mov.w	r0, #0
 8001e26:	f04f 0100 	mov.w	r1, #0
 8001e2a:	0159      	lsls	r1, r3, #5
 8001e2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e30:	0150      	lsls	r0, r2, #5
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	ebb2 080a 	subs.w	r8, r2, sl
 8001e3a:	eb63 090b 	sbc.w	r9, r3, fp
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	f04f 0300 	mov.w	r3, #0
 8001e46:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001e4a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001e4e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001e52:	ebb2 0408 	subs.w	r4, r2, r8
 8001e56:	eb63 0509 	sbc.w	r5, r3, r9
 8001e5a:	f04f 0200 	mov.w	r2, #0
 8001e5e:	f04f 0300 	mov.w	r3, #0
 8001e62:	00eb      	lsls	r3, r5, #3
 8001e64:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e68:	00e2      	lsls	r2, r4, #3
 8001e6a:	4614      	mov	r4, r2
 8001e6c:	461d      	mov	r5, r3
 8001e6e:	eb14 030a 	adds.w	r3, r4, sl
 8001e72:	603b      	str	r3, [r7, #0]
 8001e74:	eb45 030b 	adc.w	r3, r5, fp
 8001e78:	607b      	str	r3, [r7, #4]
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	f04f 0300 	mov.w	r3, #0
 8001e82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e86:	4629      	mov	r1, r5
 8001e88:	028b      	lsls	r3, r1, #10
 8001e8a:	4621      	mov	r1, r4
 8001e8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e90:	4621      	mov	r1, r4
 8001e92:	028a      	lsls	r2, r1, #10
 8001e94:	4610      	mov	r0, r2
 8001e96:	4619      	mov	r1, r3
 8001e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	60bb      	str	r3, [r7, #8]
 8001e9e:	60fa      	str	r2, [r7, #12]
 8001ea0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ea4:	f7fe fa04 	bl	80002b0 <__aeabi_uldivmod>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4613      	mov	r3, r2
 8001eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	0c1b      	lsrs	r3, r3, #16
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	3301      	adds	r3, #1
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001ec0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001eca:	e002      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ecc:	4b05      	ldr	r3, [pc, #20]	@ (8001ee4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ece:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ed0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3740      	adds	r7, #64	@ 0x40
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ede:	bf00      	nop
 8001ee0:	40023800 	.word	0x40023800
 8001ee4:	00f42400 	.word	0x00f42400
 8001ee8:	017d7840 	.word	0x017d7840

08001eec <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef0:	4b03      	ldr	r3, [pc, #12]	@ (8001f00 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	20000000 	.word	0x20000000

08001f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f08:	f7ff fff0 	bl	8001eec <HAL_RCC_GetHCLKFreq>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	0a9b      	lsrs	r3, r3, #10
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	4903      	ldr	r1, [pc, #12]	@ (8001f28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f1a:	5ccb      	ldrb	r3, [r1, r3]
 8001f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40023800 	.word	0x40023800
 8001f28:	08004340 	.word	0x08004340

08001f2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f30:	f7ff ffdc 	bl	8001eec <HAL_RCC_GetHCLKFreq>
 8001f34:	4602      	mov	r2, r0
 8001f36:	4b05      	ldr	r3, [pc, #20]	@ (8001f4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	0b5b      	lsrs	r3, r3, #13
 8001f3c:	f003 0307 	and.w	r3, r3, #7
 8001f40:	4903      	ldr	r1, [pc, #12]	@ (8001f50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f42:	5ccb      	ldrb	r3, [r1, r3]
 8001f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40023800 	.word	0x40023800
 8001f50:	08004340 	.word	0x08004340

08001f54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b088      	sub	sp, #32
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d012      	beq.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001f7c:	4b69      	ldr	r3, [pc, #420]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	4a68      	ldr	r2, [pc, #416]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f82:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001f86:	6093      	str	r3, [r2, #8]
 8001f88:	4b66      	ldr	r3, [pc, #408]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f90:	4964      	ldr	r1, [pc, #400]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d017      	beq.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001fae:	4b5d      	ldr	r3, [pc, #372]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fb4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fbc:	4959      	ldr	r1, [pc, #356]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fc8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001fcc:	d101      	bne.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d017      	beq.n	800201a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001fea:	4b4e      	ldr	r3, [pc, #312]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ff0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff8:	494a      	ldr	r1, [pc, #296]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002004:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002008:	d101      	bne.n	800200e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800200a:	2301      	movs	r3, #1
 800200c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002016:	2301      	movs	r3, #1
 8002018:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002026:	2301      	movs	r3, #1
 8002028:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0320 	and.w	r3, r3, #32
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 808b 	beq.w	800214e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002038:	4b3a      	ldr	r3, [pc, #232]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800203a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203c:	4a39      	ldr	r2, [pc, #228]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800203e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002042:	6413      	str	r3, [r2, #64]	@ 0x40
 8002044:	4b37      	ldr	r3, [pc, #220]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002050:	4b35      	ldr	r3, [pc, #212]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a34      	ldr	r2, [pc, #208]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800205a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800205c:	f7fe ff82 	bl	8000f64 <HAL_GetTick>
 8002060:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002064:	f7fe ff7e 	bl	8000f64 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b64      	cmp	r3, #100	@ 0x64
 8002070:	d901      	bls.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e357      	b.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002076:	4b2c      	ldr	r3, [pc, #176]	@ (8002128 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002082:	4b28      	ldr	r3, [pc, #160]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002086:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800208a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d035      	beq.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	429a      	cmp	r2, r3
 800209e:	d02e      	beq.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020a0:	4b20      	ldr	r3, [pc, #128]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020a8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020b4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ba:	4a1a      	ldr	r2, [pc, #104]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020c0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80020c2:	4a18      	ldr	r2, [pc, #96]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80020c8:	4b16      	ldr	r3, [pc, #88]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d114      	bne.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d4:	f7fe ff46 	bl	8000f64 <HAL_GetTick>
 80020d8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020da:	e00a      	b.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020dc:	f7fe ff42 	bl	8000f64 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e319      	b.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80020f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0ee      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002106:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800210a:	d111      	bne.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800210c:	4b05      	ldr	r3, [pc, #20]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002118:	4b04      	ldr	r3, [pc, #16]	@ (800212c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800211a:	400b      	ands	r3, r1
 800211c:	4901      	ldr	r1, [pc, #4]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800211e:	4313      	orrs	r3, r2
 8002120:	608b      	str	r3, [r1, #8]
 8002122:	e00b      	b.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002124:	40023800 	.word	0x40023800
 8002128:	40007000 	.word	0x40007000
 800212c:	0ffffcff 	.word	0x0ffffcff
 8002130:	4baa      	ldr	r3, [pc, #680]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	4aa9      	ldr	r2, [pc, #676]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002136:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800213a:	6093      	str	r3, [r2, #8]
 800213c:	4ba7      	ldr	r3, [pc, #668]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800213e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002144:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002148:	49a4      	ldr	r1, [pc, #656]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800214a:	4313      	orrs	r3, r2
 800214c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0310 	and.w	r3, r3, #16
 8002156:	2b00      	cmp	r3, #0
 8002158:	d010      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800215a:	4ba0      	ldr	r3, [pc, #640]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800215c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002160:	4a9e      	ldr	r2, [pc, #632]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002162:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002166:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800216a:	4b9c      	ldr	r3, [pc, #624]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800216c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002174:	4999      	ldr	r1, [pc, #612]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002176:	4313      	orrs	r3, r2
 8002178:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002188:	4b94      	ldr	r3, [pc, #592]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800218a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800218e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002196:	4991      	ldr	r1, [pc, #580]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002198:	4313      	orrs	r3, r2
 800219a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021aa:	4b8c      	ldr	r3, [pc, #560]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021b0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021b8:	4988      	ldr	r1, [pc, #544]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00a      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021cc:	4b83      	ldr	r3, [pc, #524]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80021da:	4980      	ldr	r1, [pc, #512]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00a      	beq.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80021ee:	4b7b      	ldr	r3, [pc, #492]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021fc:	4977      	ldr	r1, [pc, #476]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00a      	beq.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002210:	4b72      	ldr	r3, [pc, #456]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002216:	f023 0203 	bic.w	r2, r3, #3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	496f      	ldr	r1, [pc, #444]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002220:	4313      	orrs	r3, r2
 8002222:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800222e:	2b00      	cmp	r3, #0
 8002230:	d00a      	beq.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002232:	4b6a      	ldr	r3, [pc, #424]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002238:	f023 020c 	bic.w	r2, r3, #12
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002240:	4966      	ldr	r1, [pc, #408]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002242:	4313      	orrs	r3, r2
 8002244:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00a      	beq.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002254:	4b61      	ldr	r3, [pc, #388]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800225a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002262:	495e      	ldr	r1, [pc, #376]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002264:	4313      	orrs	r3, r2
 8002266:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00a      	beq.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002276:	4b59      	ldr	r3, [pc, #356]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800227c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002284:	4955      	ldr	r1, [pc, #340]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002286:	4313      	orrs	r3, r2
 8002288:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00a      	beq.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002298:	4b50      	ldr	r3, [pc, #320]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800229a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800229e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022a6:	494d      	ldr	r1, [pc, #308]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00a      	beq.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80022ba:	4b48      	ldr	r3, [pc, #288]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022c0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c8:	4944      	ldr	r1, [pc, #272]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d00a      	beq.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80022dc:	4b3f      	ldr	r3, [pc, #252]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022e2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ea:	493c      	ldr	r1, [pc, #240]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00a      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80022fe:	4b37      	ldr	r3, [pc, #220]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002304:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800230c:	4933      	ldr	r1, [pc, #204]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800230e:	4313      	orrs	r3, r2
 8002310:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00a      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002320:	4b2e      	ldr	r3, [pc, #184]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002326:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800232e:	492b      	ldr	r1, [pc, #172]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002330:	4313      	orrs	r3, r2
 8002332:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d011      	beq.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002342:	4b26      	ldr	r3, [pc, #152]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002348:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002350:	4922      	ldr	r1, [pc, #136]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002352:	4313      	orrs	r3, r2
 8002354:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800235c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002360:	d101      	bne.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002362:	2301      	movs	r3, #1
 8002364:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0308 	and.w	r3, r3, #8
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002372:	2301      	movs	r3, #1
 8002374:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00a      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002382:	4b16      	ldr	r3, [pc, #88]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002384:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002388:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002390:	4912      	ldr	r1, [pc, #72]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002392:	4313      	orrs	r3, r2
 8002394:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00b      	beq.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80023a4:	4b0d      	ldr	r3, [pc, #52]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80023a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023aa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023b4:	4909      	ldr	r1, [pc, #36]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d006      	beq.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	f000 80d9 	beq.w	8002582 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80023d0:	4b02      	ldr	r3, [pc, #8]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a01      	ldr	r2, [pc, #4]	@ (80023dc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80023d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80023da:	e001      	b.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80023dc:	40023800 	.word	0x40023800
 80023e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023e2:	f7fe fdbf 	bl	8000f64 <HAL_GetTick>
 80023e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80023ea:	f7fe fdbb 	bl	8000f64 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b64      	cmp	r3, #100	@ 0x64
 80023f6:	d901      	bls.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e194      	b.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80023fc:	4b6c      	ldr	r3, [pc, #432]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1f0      	bne.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0301 	and.w	r3, r3, #1
 8002410:	2b00      	cmp	r3, #0
 8002412:	d021      	beq.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002418:	2b00      	cmp	r3, #0
 800241a:	d11d      	bne.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800241c:	4b64      	ldr	r3, [pc, #400]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800241e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002422:	0c1b      	lsrs	r3, r3, #16
 8002424:	f003 0303 	and.w	r3, r3, #3
 8002428:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800242a:	4b61      	ldr	r3, [pc, #388]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800242c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002430:	0e1b      	lsrs	r3, r3, #24
 8002432:	f003 030f 	and.w	r3, r3, #15
 8002436:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	019a      	lsls	r2, r3, #6
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	041b      	lsls	r3, r3, #16
 8002442:	431a      	orrs	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	061b      	lsls	r3, r3, #24
 8002448:	431a      	orrs	r2, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	071b      	lsls	r3, r3, #28
 8002450:	4957      	ldr	r1, [pc, #348]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002452:	4313      	orrs	r3, r2
 8002454:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d004      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002468:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800246c:	d00a      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002476:	2b00      	cmp	r3, #0
 8002478:	d02e      	beq.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002482:	d129      	bne.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002484:	4b4a      	ldr	r3, [pc, #296]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002486:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800248a:	0c1b      	lsrs	r3, r3, #16
 800248c:	f003 0303 	and.w	r3, r3, #3
 8002490:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002492:	4b47      	ldr	r3, [pc, #284]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002494:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002498:	0f1b      	lsrs	r3, r3, #28
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	019a      	lsls	r2, r3, #6
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	041b      	lsls	r3, r3, #16
 80024aa:	431a      	orrs	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	061b      	lsls	r3, r3, #24
 80024b2:	431a      	orrs	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	071b      	lsls	r3, r3, #28
 80024b8:	493d      	ldr	r1, [pc, #244]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80024c0:	4b3b      	ldr	r3, [pc, #236]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80024c6:	f023 021f 	bic.w	r2, r3, #31
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ce:	3b01      	subs	r3, #1
 80024d0:	4937      	ldr	r1, [pc, #220]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d01d      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80024e4:	4b32      	ldr	r3, [pc, #200]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024ea:	0e1b      	lsrs	r3, r3, #24
 80024ec:	f003 030f 	and.w	r3, r3, #15
 80024f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80024f2:	4b2f      	ldr	r3, [pc, #188]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024f8:	0f1b      	lsrs	r3, r3, #28
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	019a      	lsls	r2, r3, #6
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	041b      	lsls	r3, r3, #16
 800250c:	431a      	orrs	r2, r3
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	061b      	lsls	r3, r3, #24
 8002512:	431a      	orrs	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	071b      	lsls	r3, r3, #28
 8002518:	4925      	ldr	r1, [pc, #148]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800251a:	4313      	orrs	r3, r2
 800251c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d011      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	019a      	lsls	r2, r3, #6
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	041b      	lsls	r3, r3, #16
 8002538:	431a      	orrs	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	061b      	lsls	r3, r3, #24
 8002540:	431a      	orrs	r2, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	071b      	lsls	r3, r3, #28
 8002548:	4919      	ldr	r1, [pc, #100]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800254a:	4313      	orrs	r3, r2
 800254c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002550:	4b17      	ldr	r3, [pc, #92]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a16      	ldr	r2, [pc, #88]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002556:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800255a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800255c:	f7fe fd02 	bl	8000f64 <HAL_GetTick>
 8002560:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002564:	f7fe fcfe 	bl	8000f64 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b64      	cmp	r3, #100	@ 0x64
 8002570:	d901      	bls.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e0d7      	b.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002576:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f0      	beq.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	2b01      	cmp	r3, #1
 8002586:	f040 80cd 	bne.w	8002724 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800258a:	4b09      	ldr	r3, [pc, #36]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a08      	ldr	r2, [pc, #32]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002590:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002594:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002596:	f7fe fce5 	bl	8000f64 <HAL_GetTick>
 800259a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800259c:	e00a      	b.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800259e:	f7fe fce1 	bl	8000f64 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b64      	cmp	r3, #100	@ 0x64
 80025aa:	d903      	bls.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e0ba      	b.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80025b0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80025b4:	4b5e      	ldr	r3, [pc, #376]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80025bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80025c0:	d0ed      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d009      	beq.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d02e      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d12a      	bne.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80025ea:	4b51      	ldr	r3, [pc, #324]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f0:	0c1b      	lsrs	r3, r3, #16
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80025f8:	4b4d      	ldr	r3, [pc, #308]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025fe:	0f1b      	lsrs	r3, r3, #28
 8002600:	f003 0307 	and.w	r3, r3, #7
 8002604:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	019a      	lsls	r2, r3, #6
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	041b      	lsls	r3, r3, #16
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	061b      	lsls	r3, r3, #24
 8002618:	431a      	orrs	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	071b      	lsls	r3, r3, #28
 800261e:	4944      	ldr	r1, [pc, #272]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002620:	4313      	orrs	r3, r2
 8002622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002626:	4b42      	ldr	r3, [pc, #264]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800262c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002634:	3b01      	subs	r3, #1
 8002636:	021b      	lsls	r3, r3, #8
 8002638:	493d      	ldr	r1, [pc, #244]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800263a:	4313      	orrs	r3, r2
 800263c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d022      	beq.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002650:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002654:	d11d      	bne.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002656:	4b36      	ldr	r3, [pc, #216]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800265c:	0e1b      	lsrs	r3, r3, #24
 800265e:	f003 030f 	and.w	r3, r3, #15
 8002662:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002664:	4b32      	ldr	r3, [pc, #200]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800266a:	0f1b      	lsrs	r3, r3, #28
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	019a      	lsls	r2, r3, #6
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	041b      	lsls	r3, r3, #16
 800267e:	431a      	orrs	r2, r3
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	061b      	lsls	r3, r3, #24
 8002684:	431a      	orrs	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	071b      	lsls	r3, r3, #28
 800268a:	4929      	ldr	r1, [pc, #164]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800268c:	4313      	orrs	r3, r2
 800268e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	2b00      	cmp	r3, #0
 800269c:	d028      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800269e:	4b24      	ldr	r3, [pc, #144]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026a4:	0e1b      	lsrs	r3, r3, #24
 80026a6:	f003 030f 	and.w	r3, r3, #15
 80026aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80026ac:	4b20      	ldr	r3, [pc, #128]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b2:	0c1b      	lsrs	r3, r3, #16
 80026b4:	f003 0303 	and.w	r3, r3, #3
 80026b8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	019a      	lsls	r2, r3, #6
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	041b      	lsls	r3, r3, #16
 80026c4:	431a      	orrs	r2, r3
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	061b      	lsls	r3, r3, #24
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	69db      	ldr	r3, [r3, #28]
 80026d0:	071b      	lsls	r3, r3, #28
 80026d2:	4917      	ldr	r1, [pc, #92]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80026da:	4b15      	ldr	r3, [pc, #84]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e8:	4911      	ldr	r1, [pc, #68]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80026f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a0e      	ldr	r2, [pc, #56]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80026f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026fc:	f7fe fc32 	bl	8000f64 <HAL_GetTick>
 8002700:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002702:	e008      	b.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002704:	f7fe fc2e 	bl	8000f64 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b64      	cmp	r3, #100	@ 0x64
 8002710:	d901      	bls.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e007      	b.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002716:	4b06      	ldr	r3, [pc, #24]	@ (8002730 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800271e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002722:	d1ef      	bne.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3720      	adds	r7, #32
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800

08002734 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e071      	b.n	800282a <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	7f5b      	ldrb	r3, [r3, #29]
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2b00      	cmp	r3, #0
 800274e:	d105      	bne.n	800275c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7fe f9dc 	bl	8000b14 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2202      	movs	r2, #2
 8002760:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f003 0310 	and.w	r3, r3, #16
 800276c:	2b10      	cmp	r3, #16
 800276e:	d053      	beq.n	8002818 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	22ca      	movs	r2, #202	@ 0xca
 8002776:	625a      	str	r2, [r3, #36]	@ 0x24
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2253      	movs	r2, #83	@ 0x53
 800277e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f000 f87f 	bl	8002884 <RTC_EnterInitMode>
 8002786:	4603      	mov	r3, r0
 8002788:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800278a:	7bfb      	ldrb	r3, [r7, #15]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d12a      	bne.n	80027e6 <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6899      	ldr	r1, [r3, #8]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	4b26      	ldr	r3, [pc, #152]	@ (8002834 <HAL_RTC_Init+0x100>)
 800279c:	400b      	ands	r3, r1
 800279e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6899      	ldr	r1, [r3, #8]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	431a      	orrs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	695b      	ldr	r3, [r3, #20]
 80027b4:	431a      	orrs	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	430a      	orrs	r2, r1
 80027bc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	68d2      	ldr	r2, [r2, #12]
 80027c6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6919      	ldr	r1, [r3, #16]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	041a      	lsls	r2, r3, #16
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	430a      	orrs	r2, r1
 80027da:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 f888 	bl	80028f2 <RTC_ExitInitMode>
 80027e2:	4603      	mov	r3, r0
 80027e4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d110      	bne.n	800280e <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 0208 	bic.w	r2, r2, #8
 80027fa:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	699a      	ldr	r2, [r3, #24]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	22ff      	movs	r2, #255	@ 0xff
 8002814:	625a      	str	r2, [r3, #36]	@ 0x24
 8002816:	e001      	b.n	800281c <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002818:	2300      	movs	r3, #0
 800281a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800281c:	7bfb      	ldrb	r3, [r7, #15]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d102      	bne.n	8002828 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002828:	7bfb      	ldrb	r3, [r7, #15]
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	ff8fffbf 	.word	0xff8fffbf

08002838 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002840:	2300      	movs	r3, #0
 8002842:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a0d      	ldr	r2, [pc, #52]	@ (8002880 <HAL_RTC_WaitForSynchro+0x48>)
 800284a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800284c:	f7fe fb8a 	bl	8000f64 <HAL_GetTick>
 8002850:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002852:	e009      	b.n	8002868 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002854:	f7fe fb86 	bl	8000f64 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002862:	d901      	bls.n	8002868 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e007      	b.n	8002878 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	f003 0320 	and.w	r3, r3, #32
 8002872:	2b00      	cmp	r3, #0
 8002874:	d0ee      	beq.n	8002854 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3710      	adds	r7, #16
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	0001ff5f 	.word	0x0001ff5f

08002884 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d122      	bne.n	80028e8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	68da      	ldr	r2, [r3, #12]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80028b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028b2:	f7fe fb57 	bl	8000f64 <HAL_GetTick>
 80028b6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80028b8:	e00c      	b.n	80028d4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80028ba:	f7fe fb53 	bl	8000f64 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80028c8:	d904      	bls.n	80028d4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2204      	movs	r2, #4
 80028ce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d102      	bne.n	80028e8 <RTC_EnterInitMode+0x64>
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d1e8      	bne.n	80028ba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80028e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b084      	sub	sp, #16
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68da      	ldr	r2, [r3, #12]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800290c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 0320 	and.w	r3, r3, #32
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10a      	bne.n	8002932 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff ff8b 	bl	8002838 <HAL_RTC_WaitForSynchro>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d004      	beq.n	8002932 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2204      	movs	r2, #4
 800292c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002932:	7bfb      	ldrb	r3, [r7, #15]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e040      	b.n	80029d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002952:	2b00      	cmp	r3, #0
 8002954:	d106      	bne.n	8002964 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7fe f906 	bl	8000b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2224      	movs	r2, #36	@ 0x24
 8002968:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0201 	bic.w	r2, r2, #1
 8002978:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297e:	2b00      	cmp	r3, #0
 8002980:	d002      	beq.n	8002988 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 fa8c 	bl	8002ea0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f825 	bl	80029d8 <UART_SetConfig>
 800298e:	4603      	mov	r3, r0
 8002990:	2b01      	cmp	r3, #1
 8002992:	d101      	bne.n	8002998 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e01b      	b.n	80029d0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685a      	ldr	r2, [r3, #4]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80029a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f042 0201 	orr.w	r2, r2, #1
 80029c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 fb0b 	bl	8002fe4 <UART_CheckIdleState>
 80029ce:	4603      	mov	r3, r0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b088      	sub	sp, #32
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029e0:	2300      	movs	r3, #0
 80029e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689a      	ldr	r2, [r3, #8]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	431a      	orrs	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	69db      	ldr	r3, [r3, #28]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	4ba6      	ldr	r3, [pc, #664]	@ (8002c9c <UART_SetConfig+0x2c4>)
 8002a04:	4013      	ands	r3, r2
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6812      	ldr	r2, [r2, #0]
 8002a0a:	6979      	ldr	r1, [r7, #20]
 8002a0c:	430b      	orrs	r3, r1
 8002a0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68da      	ldr	r2, [r3, #12]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a1b      	ldr	r3, [r3, #32]
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	697a      	ldr	r2, [r7, #20]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a94      	ldr	r2, [pc, #592]	@ (8002ca0 <UART_SetConfig+0x2c8>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d120      	bne.n	8002a96 <UART_SetConfig+0xbe>
 8002a54:	4b93      	ldr	r3, [pc, #588]	@ (8002ca4 <UART_SetConfig+0x2cc>)
 8002a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	d816      	bhi.n	8002a90 <UART_SetConfig+0xb8>
 8002a62:	a201      	add	r2, pc, #4	@ (adr r2, 8002a68 <UART_SetConfig+0x90>)
 8002a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a68:	08002a79 	.word	0x08002a79
 8002a6c:	08002a85 	.word	0x08002a85
 8002a70:	08002a7f 	.word	0x08002a7f
 8002a74:	08002a8b 	.word	0x08002a8b
 8002a78:	2301      	movs	r3, #1
 8002a7a:	77fb      	strb	r3, [r7, #31]
 8002a7c:	e150      	b.n	8002d20 <UART_SetConfig+0x348>
 8002a7e:	2302      	movs	r3, #2
 8002a80:	77fb      	strb	r3, [r7, #31]
 8002a82:	e14d      	b.n	8002d20 <UART_SetConfig+0x348>
 8002a84:	2304      	movs	r3, #4
 8002a86:	77fb      	strb	r3, [r7, #31]
 8002a88:	e14a      	b.n	8002d20 <UART_SetConfig+0x348>
 8002a8a:	2308      	movs	r3, #8
 8002a8c:	77fb      	strb	r3, [r7, #31]
 8002a8e:	e147      	b.n	8002d20 <UART_SetConfig+0x348>
 8002a90:	2310      	movs	r3, #16
 8002a92:	77fb      	strb	r3, [r7, #31]
 8002a94:	e144      	b.n	8002d20 <UART_SetConfig+0x348>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a83      	ldr	r2, [pc, #524]	@ (8002ca8 <UART_SetConfig+0x2d0>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d132      	bne.n	8002b06 <UART_SetConfig+0x12e>
 8002aa0:	4b80      	ldr	r3, [pc, #512]	@ (8002ca4 <UART_SetConfig+0x2cc>)
 8002aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aa6:	f003 030c 	and.w	r3, r3, #12
 8002aaa:	2b0c      	cmp	r3, #12
 8002aac:	d828      	bhi.n	8002b00 <UART_SetConfig+0x128>
 8002aae:	a201      	add	r2, pc, #4	@ (adr r2, 8002ab4 <UART_SetConfig+0xdc>)
 8002ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab4:	08002ae9 	.word	0x08002ae9
 8002ab8:	08002b01 	.word	0x08002b01
 8002abc:	08002b01 	.word	0x08002b01
 8002ac0:	08002b01 	.word	0x08002b01
 8002ac4:	08002af5 	.word	0x08002af5
 8002ac8:	08002b01 	.word	0x08002b01
 8002acc:	08002b01 	.word	0x08002b01
 8002ad0:	08002b01 	.word	0x08002b01
 8002ad4:	08002aef 	.word	0x08002aef
 8002ad8:	08002b01 	.word	0x08002b01
 8002adc:	08002b01 	.word	0x08002b01
 8002ae0:	08002b01 	.word	0x08002b01
 8002ae4:	08002afb 	.word	0x08002afb
 8002ae8:	2300      	movs	r3, #0
 8002aea:	77fb      	strb	r3, [r7, #31]
 8002aec:	e118      	b.n	8002d20 <UART_SetConfig+0x348>
 8002aee:	2302      	movs	r3, #2
 8002af0:	77fb      	strb	r3, [r7, #31]
 8002af2:	e115      	b.n	8002d20 <UART_SetConfig+0x348>
 8002af4:	2304      	movs	r3, #4
 8002af6:	77fb      	strb	r3, [r7, #31]
 8002af8:	e112      	b.n	8002d20 <UART_SetConfig+0x348>
 8002afa:	2308      	movs	r3, #8
 8002afc:	77fb      	strb	r3, [r7, #31]
 8002afe:	e10f      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b00:	2310      	movs	r3, #16
 8002b02:	77fb      	strb	r3, [r7, #31]
 8002b04:	e10c      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a68      	ldr	r2, [pc, #416]	@ (8002cac <UART_SetConfig+0x2d4>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d120      	bne.n	8002b52 <UART_SetConfig+0x17a>
 8002b10:	4b64      	ldr	r3, [pc, #400]	@ (8002ca4 <UART_SetConfig+0x2cc>)
 8002b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b16:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002b1a:	2b30      	cmp	r3, #48	@ 0x30
 8002b1c:	d013      	beq.n	8002b46 <UART_SetConfig+0x16e>
 8002b1e:	2b30      	cmp	r3, #48	@ 0x30
 8002b20:	d814      	bhi.n	8002b4c <UART_SetConfig+0x174>
 8002b22:	2b20      	cmp	r3, #32
 8002b24:	d009      	beq.n	8002b3a <UART_SetConfig+0x162>
 8002b26:	2b20      	cmp	r3, #32
 8002b28:	d810      	bhi.n	8002b4c <UART_SetConfig+0x174>
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d002      	beq.n	8002b34 <UART_SetConfig+0x15c>
 8002b2e:	2b10      	cmp	r3, #16
 8002b30:	d006      	beq.n	8002b40 <UART_SetConfig+0x168>
 8002b32:	e00b      	b.n	8002b4c <UART_SetConfig+0x174>
 8002b34:	2300      	movs	r3, #0
 8002b36:	77fb      	strb	r3, [r7, #31]
 8002b38:	e0f2      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	77fb      	strb	r3, [r7, #31]
 8002b3e:	e0ef      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b40:	2304      	movs	r3, #4
 8002b42:	77fb      	strb	r3, [r7, #31]
 8002b44:	e0ec      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b46:	2308      	movs	r3, #8
 8002b48:	77fb      	strb	r3, [r7, #31]
 8002b4a:	e0e9      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b4c:	2310      	movs	r3, #16
 8002b4e:	77fb      	strb	r3, [r7, #31]
 8002b50:	e0e6      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a56      	ldr	r2, [pc, #344]	@ (8002cb0 <UART_SetConfig+0x2d8>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d120      	bne.n	8002b9e <UART_SetConfig+0x1c6>
 8002b5c:	4b51      	ldr	r3, [pc, #324]	@ (8002ca4 <UART_SetConfig+0x2cc>)
 8002b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b62:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002b66:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b68:	d013      	beq.n	8002b92 <UART_SetConfig+0x1ba>
 8002b6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b6c:	d814      	bhi.n	8002b98 <UART_SetConfig+0x1c0>
 8002b6e:	2b80      	cmp	r3, #128	@ 0x80
 8002b70:	d009      	beq.n	8002b86 <UART_SetConfig+0x1ae>
 8002b72:	2b80      	cmp	r3, #128	@ 0x80
 8002b74:	d810      	bhi.n	8002b98 <UART_SetConfig+0x1c0>
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <UART_SetConfig+0x1a8>
 8002b7a:	2b40      	cmp	r3, #64	@ 0x40
 8002b7c:	d006      	beq.n	8002b8c <UART_SetConfig+0x1b4>
 8002b7e:	e00b      	b.n	8002b98 <UART_SetConfig+0x1c0>
 8002b80:	2300      	movs	r3, #0
 8002b82:	77fb      	strb	r3, [r7, #31]
 8002b84:	e0cc      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b86:	2302      	movs	r3, #2
 8002b88:	77fb      	strb	r3, [r7, #31]
 8002b8a:	e0c9      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b8c:	2304      	movs	r3, #4
 8002b8e:	77fb      	strb	r3, [r7, #31]
 8002b90:	e0c6      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b92:	2308      	movs	r3, #8
 8002b94:	77fb      	strb	r3, [r7, #31]
 8002b96:	e0c3      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b98:	2310      	movs	r3, #16
 8002b9a:	77fb      	strb	r3, [r7, #31]
 8002b9c:	e0c0      	b.n	8002d20 <UART_SetConfig+0x348>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a44      	ldr	r2, [pc, #272]	@ (8002cb4 <UART_SetConfig+0x2dc>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d125      	bne.n	8002bf4 <UART_SetConfig+0x21c>
 8002ba8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ca4 <UART_SetConfig+0x2cc>)
 8002baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002bb6:	d017      	beq.n	8002be8 <UART_SetConfig+0x210>
 8002bb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002bbc:	d817      	bhi.n	8002bee <UART_SetConfig+0x216>
 8002bbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bc2:	d00b      	beq.n	8002bdc <UART_SetConfig+0x204>
 8002bc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bc8:	d811      	bhi.n	8002bee <UART_SetConfig+0x216>
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <UART_SetConfig+0x1fe>
 8002bce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bd2:	d006      	beq.n	8002be2 <UART_SetConfig+0x20a>
 8002bd4:	e00b      	b.n	8002bee <UART_SetConfig+0x216>
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	77fb      	strb	r3, [r7, #31]
 8002bda:	e0a1      	b.n	8002d20 <UART_SetConfig+0x348>
 8002bdc:	2302      	movs	r3, #2
 8002bde:	77fb      	strb	r3, [r7, #31]
 8002be0:	e09e      	b.n	8002d20 <UART_SetConfig+0x348>
 8002be2:	2304      	movs	r3, #4
 8002be4:	77fb      	strb	r3, [r7, #31]
 8002be6:	e09b      	b.n	8002d20 <UART_SetConfig+0x348>
 8002be8:	2308      	movs	r3, #8
 8002bea:	77fb      	strb	r3, [r7, #31]
 8002bec:	e098      	b.n	8002d20 <UART_SetConfig+0x348>
 8002bee:	2310      	movs	r3, #16
 8002bf0:	77fb      	strb	r3, [r7, #31]
 8002bf2:	e095      	b.n	8002d20 <UART_SetConfig+0x348>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a2f      	ldr	r2, [pc, #188]	@ (8002cb8 <UART_SetConfig+0x2e0>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d125      	bne.n	8002c4a <UART_SetConfig+0x272>
 8002bfe:	4b29      	ldr	r3, [pc, #164]	@ (8002ca4 <UART_SetConfig+0x2cc>)
 8002c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c08:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c0c:	d017      	beq.n	8002c3e <UART_SetConfig+0x266>
 8002c0e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c12:	d817      	bhi.n	8002c44 <UART_SetConfig+0x26c>
 8002c14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c18:	d00b      	beq.n	8002c32 <UART_SetConfig+0x25a>
 8002c1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c1e:	d811      	bhi.n	8002c44 <UART_SetConfig+0x26c>
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d003      	beq.n	8002c2c <UART_SetConfig+0x254>
 8002c24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c28:	d006      	beq.n	8002c38 <UART_SetConfig+0x260>
 8002c2a:	e00b      	b.n	8002c44 <UART_SetConfig+0x26c>
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	77fb      	strb	r3, [r7, #31]
 8002c30:	e076      	b.n	8002d20 <UART_SetConfig+0x348>
 8002c32:	2302      	movs	r3, #2
 8002c34:	77fb      	strb	r3, [r7, #31]
 8002c36:	e073      	b.n	8002d20 <UART_SetConfig+0x348>
 8002c38:	2304      	movs	r3, #4
 8002c3a:	77fb      	strb	r3, [r7, #31]
 8002c3c:	e070      	b.n	8002d20 <UART_SetConfig+0x348>
 8002c3e:	2308      	movs	r3, #8
 8002c40:	77fb      	strb	r3, [r7, #31]
 8002c42:	e06d      	b.n	8002d20 <UART_SetConfig+0x348>
 8002c44:	2310      	movs	r3, #16
 8002c46:	77fb      	strb	r3, [r7, #31]
 8002c48:	e06a      	b.n	8002d20 <UART_SetConfig+0x348>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a1b      	ldr	r2, [pc, #108]	@ (8002cbc <UART_SetConfig+0x2e4>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d138      	bne.n	8002cc6 <UART_SetConfig+0x2ee>
 8002c54:	4b13      	ldr	r3, [pc, #76]	@ (8002ca4 <UART_SetConfig+0x2cc>)
 8002c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c5a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002c5e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002c62:	d017      	beq.n	8002c94 <UART_SetConfig+0x2bc>
 8002c64:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002c68:	d82a      	bhi.n	8002cc0 <UART_SetConfig+0x2e8>
 8002c6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c6e:	d00b      	beq.n	8002c88 <UART_SetConfig+0x2b0>
 8002c70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c74:	d824      	bhi.n	8002cc0 <UART_SetConfig+0x2e8>
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <UART_SetConfig+0x2aa>
 8002c7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c7e:	d006      	beq.n	8002c8e <UART_SetConfig+0x2b6>
 8002c80:	e01e      	b.n	8002cc0 <UART_SetConfig+0x2e8>
 8002c82:	2300      	movs	r3, #0
 8002c84:	77fb      	strb	r3, [r7, #31]
 8002c86:	e04b      	b.n	8002d20 <UART_SetConfig+0x348>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	77fb      	strb	r3, [r7, #31]
 8002c8c:	e048      	b.n	8002d20 <UART_SetConfig+0x348>
 8002c8e:	2304      	movs	r3, #4
 8002c90:	77fb      	strb	r3, [r7, #31]
 8002c92:	e045      	b.n	8002d20 <UART_SetConfig+0x348>
 8002c94:	2308      	movs	r3, #8
 8002c96:	77fb      	strb	r3, [r7, #31]
 8002c98:	e042      	b.n	8002d20 <UART_SetConfig+0x348>
 8002c9a:	bf00      	nop
 8002c9c:	efff69f3 	.word	0xefff69f3
 8002ca0:	40011000 	.word	0x40011000
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	40004400 	.word	0x40004400
 8002cac:	40004800 	.word	0x40004800
 8002cb0:	40004c00 	.word	0x40004c00
 8002cb4:	40005000 	.word	0x40005000
 8002cb8:	40011400 	.word	0x40011400
 8002cbc:	40007800 	.word	0x40007800
 8002cc0:	2310      	movs	r3, #16
 8002cc2:	77fb      	strb	r3, [r7, #31]
 8002cc4:	e02c      	b.n	8002d20 <UART_SetConfig+0x348>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a72      	ldr	r2, [pc, #456]	@ (8002e94 <UART_SetConfig+0x4bc>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d125      	bne.n	8002d1c <UART_SetConfig+0x344>
 8002cd0:	4b71      	ldr	r3, [pc, #452]	@ (8002e98 <UART_SetConfig+0x4c0>)
 8002cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002cda:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002cde:	d017      	beq.n	8002d10 <UART_SetConfig+0x338>
 8002ce0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002ce4:	d817      	bhi.n	8002d16 <UART_SetConfig+0x33e>
 8002ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cea:	d00b      	beq.n	8002d04 <UART_SetConfig+0x32c>
 8002cec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cf0:	d811      	bhi.n	8002d16 <UART_SetConfig+0x33e>
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <UART_SetConfig+0x326>
 8002cf6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cfa:	d006      	beq.n	8002d0a <UART_SetConfig+0x332>
 8002cfc:	e00b      	b.n	8002d16 <UART_SetConfig+0x33e>
 8002cfe:	2300      	movs	r3, #0
 8002d00:	77fb      	strb	r3, [r7, #31]
 8002d02:	e00d      	b.n	8002d20 <UART_SetConfig+0x348>
 8002d04:	2302      	movs	r3, #2
 8002d06:	77fb      	strb	r3, [r7, #31]
 8002d08:	e00a      	b.n	8002d20 <UART_SetConfig+0x348>
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	77fb      	strb	r3, [r7, #31]
 8002d0e:	e007      	b.n	8002d20 <UART_SetConfig+0x348>
 8002d10:	2308      	movs	r3, #8
 8002d12:	77fb      	strb	r3, [r7, #31]
 8002d14:	e004      	b.n	8002d20 <UART_SetConfig+0x348>
 8002d16:	2310      	movs	r3, #16
 8002d18:	77fb      	strb	r3, [r7, #31]
 8002d1a:	e001      	b.n	8002d20 <UART_SetConfig+0x348>
 8002d1c:	2310      	movs	r3, #16
 8002d1e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d28:	d15b      	bne.n	8002de2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8002d2a:	7ffb      	ldrb	r3, [r7, #31]
 8002d2c:	2b08      	cmp	r3, #8
 8002d2e:	d828      	bhi.n	8002d82 <UART_SetConfig+0x3aa>
 8002d30:	a201      	add	r2, pc, #4	@ (adr r2, 8002d38 <UART_SetConfig+0x360>)
 8002d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d36:	bf00      	nop
 8002d38:	08002d5d 	.word	0x08002d5d
 8002d3c:	08002d65 	.word	0x08002d65
 8002d40:	08002d6d 	.word	0x08002d6d
 8002d44:	08002d83 	.word	0x08002d83
 8002d48:	08002d73 	.word	0x08002d73
 8002d4c:	08002d83 	.word	0x08002d83
 8002d50:	08002d83 	.word	0x08002d83
 8002d54:	08002d83 	.word	0x08002d83
 8002d58:	08002d7b 	.word	0x08002d7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d5c:	f7ff f8d2 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002d60:	61b8      	str	r0, [r7, #24]
        break;
 8002d62:	e013      	b.n	8002d8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d64:	f7ff f8e2 	bl	8001f2c <HAL_RCC_GetPCLK2Freq>
 8002d68:	61b8      	str	r0, [r7, #24]
        break;
 8002d6a:	e00f      	b.n	8002d8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d6c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e9c <UART_SetConfig+0x4c4>)
 8002d6e:	61bb      	str	r3, [r7, #24]
        break;
 8002d70:	e00c      	b.n	8002d8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d72:	f7fe fff5 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 8002d76:	61b8      	str	r0, [r7, #24]
        break;
 8002d78:	e008      	b.n	8002d8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d7e:	61bb      	str	r3, [r7, #24]
        break;
 8002d80:	e004      	b.n	8002d8c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8002d82:	2300      	movs	r3, #0
 8002d84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	77bb      	strb	r3, [r7, #30]
        break;
 8002d8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d074      	beq.n	8002e7c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	005a      	lsls	r2, r3, #1
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	085b      	lsrs	r3, r3, #1
 8002d9c:	441a      	add	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	2b0f      	cmp	r3, #15
 8002dac:	d916      	bls.n	8002ddc <UART_SetConfig+0x404>
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002db4:	d212      	bcs.n	8002ddc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	f023 030f 	bic.w	r3, r3, #15
 8002dbe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	085b      	lsrs	r3, r3, #1
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	89fb      	ldrh	r3, [r7, #14]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	89fa      	ldrh	r2, [r7, #14]
 8002dd8:	60da      	str	r2, [r3, #12]
 8002dda:	e04f      	b.n	8002e7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	77bb      	strb	r3, [r7, #30]
 8002de0:	e04c      	b.n	8002e7c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002de2:	7ffb      	ldrb	r3, [r7, #31]
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d828      	bhi.n	8002e3a <UART_SetConfig+0x462>
 8002de8:	a201      	add	r2, pc, #4	@ (adr r2, 8002df0 <UART_SetConfig+0x418>)
 8002dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dee:	bf00      	nop
 8002df0:	08002e15 	.word	0x08002e15
 8002df4:	08002e1d 	.word	0x08002e1d
 8002df8:	08002e25 	.word	0x08002e25
 8002dfc:	08002e3b 	.word	0x08002e3b
 8002e00:	08002e2b 	.word	0x08002e2b
 8002e04:	08002e3b 	.word	0x08002e3b
 8002e08:	08002e3b 	.word	0x08002e3b
 8002e0c:	08002e3b 	.word	0x08002e3b
 8002e10:	08002e33 	.word	0x08002e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e14:	f7ff f876 	bl	8001f04 <HAL_RCC_GetPCLK1Freq>
 8002e18:	61b8      	str	r0, [r7, #24]
        break;
 8002e1a:	e013      	b.n	8002e44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e1c:	f7ff f886 	bl	8001f2c <HAL_RCC_GetPCLK2Freq>
 8002e20:	61b8      	str	r0, [r7, #24]
        break;
 8002e22:	e00f      	b.n	8002e44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e24:	4b1d      	ldr	r3, [pc, #116]	@ (8002e9c <UART_SetConfig+0x4c4>)
 8002e26:	61bb      	str	r3, [r7, #24]
        break;
 8002e28:	e00c      	b.n	8002e44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e2a:	f7fe ff99 	bl	8001d60 <HAL_RCC_GetSysClockFreq>
 8002e2e:	61b8      	str	r0, [r7, #24]
        break;
 8002e30:	e008      	b.n	8002e44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e36:	61bb      	str	r3, [r7, #24]
        break;
 8002e38:	e004      	b.n	8002e44 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	77bb      	strb	r3, [r7, #30]
        break;
 8002e42:	bf00      	nop
    }

    if (pclk != 0U)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d018      	beq.n	8002e7c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	085a      	lsrs	r2, r3, #1
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	441a      	add	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e5c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	2b0f      	cmp	r3, #15
 8002e62:	d909      	bls.n	8002e78 <UART_SetConfig+0x4a0>
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e6a:	d205      	bcs.n	8002e78 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	60da      	str	r2, [r3, #12]
 8002e76:	e001      	b.n	8002e7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002e88:	7fbb      	ldrb	r3, [r7, #30]
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3720      	adds	r7, #32
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40007c00 	.word	0x40007c00
 8002e98:	40023800 	.word	0x40023800
 8002e9c:	00f42400 	.word	0x00f42400

08002ea0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00a      	beq.n	8002f0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f34:	f003 0310 	and.w	r3, r3, #16
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00a      	beq.n	8002f52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f56:	f003 0320 	and.w	r3, r3, #32
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00a      	beq.n	8002f74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d01a      	beq.n	8002fb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f9e:	d10a      	bne.n	8002fb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00a      	beq.n	8002fd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	605a      	str	r2, [r3, #4]
  }
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b08c      	sub	sp, #48	@ 0x30
 8002fe8:	af02      	add	r7, sp, #8
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ff4:	f7fd ffb6 	bl	8000f64 <HAL_GetTick>
 8002ff8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b08      	cmp	r3, #8
 8003006:	d12e      	bne.n	8003066 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003008:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003010:	2200      	movs	r2, #0
 8003012:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 f83b 	bl	8003092 <UART_WaitOnFlagUntilTimeout>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d021      	beq.n	8003066 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	e853 3f00 	ldrex	r3, [r3]
 800302e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003036:	623b      	str	r3, [r7, #32]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	461a      	mov	r2, r3
 800303e:	6a3b      	ldr	r3, [r7, #32]
 8003040:	61fb      	str	r3, [r7, #28]
 8003042:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003044:	69b9      	ldr	r1, [r7, #24]
 8003046:	69fa      	ldr	r2, [r7, #28]
 8003048:	e841 2300 	strex	r3, r2, [r1]
 800304c:	617b      	str	r3, [r7, #20]
   return(result);
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1e6      	bne.n	8003022 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e011      	b.n	800308a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2220      	movs	r2, #32
 800306a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2220      	movs	r2, #32
 8003070:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3728      	adds	r7, #40	@ 0x28
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b084      	sub	sp, #16
 8003096:	af00      	add	r7, sp, #0
 8003098:	60f8      	str	r0, [r7, #12]
 800309a:	60b9      	str	r1, [r7, #8]
 800309c:	603b      	str	r3, [r7, #0]
 800309e:	4613      	mov	r3, r2
 80030a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030a2:	e04f      	b.n	8003144 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030aa:	d04b      	beq.n	8003144 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ac:	f7fd ff5a 	bl	8000f64 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d302      	bcc.n	80030c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e04e      	b.n	8003164 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0304 	and.w	r3, r3, #4
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d037      	beq.n	8003144 <UART_WaitOnFlagUntilTimeout+0xb2>
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2b80      	cmp	r3, #128	@ 0x80
 80030d8:	d034      	beq.n	8003144 <UART_WaitOnFlagUntilTimeout+0xb2>
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	2b40      	cmp	r3, #64	@ 0x40
 80030de:	d031      	beq.n	8003144 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	69db      	ldr	r3, [r3, #28]
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	2b08      	cmp	r3, #8
 80030ec:	d110      	bne.n	8003110 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2208      	movs	r2, #8
 80030f4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f000 f838 	bl	800316c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2208      	movs	r2, #8
 8003100:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e029      	b.n	8003164 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800311a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800311e:	d111      	bne.n	8003144 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003128:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f000 f81e 	bl	800316c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2220      	movs	r2, #32
 8003134:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e00f      	b.n	8003164 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	69da      	ldr	r2, [r3, #28]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	4013      	ands	r3, r2
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	429a      	cmp	r2, r3
 8003152:	bf0c      	ite	eq
 8003154:	2301      	moveq	r3, #1
 8003156:	2300      	movne	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	429a      	cmp	r2, r3
 8003160:	d0a0      	beq.n	80030a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800316c:	b480      	push	{r7}
 800316e:	b095      	sub	sp, #84	@ 0x54
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800317c:	e853 3f00 	ldrex	r3, [r3]
 8003180:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003184:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003188:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	461a      	mov	r2, r3
 8003190:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003192:	643b      	str	r3, [r7, #64]	@ 0x40
 8003194:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003196:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003198:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800319a:	e841 2300 	strex	r3, r2, [r1]
 800319e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80031a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1e6      	bne.n	8003174 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	3308      	adds	r3, #8
 80031ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ae:	6a3b      	ldr	r3, [r7, #32]
 80031b0:	e853 3f00 	ldrex	r3, [r3]
 80031b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	f023 0301 	bic.w	r3, r3, #1
 80031bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	3308      	adds	r3, #8
 80031c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031ce:	e841 2300 	strex	r3, r2, [r1]
 80031d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80031d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1e5      	bne.n	80031a6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d118      	bne.n	8003214 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	e853 3f00 	ldrex	r3, [r3]
 80031ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	f023 0310 	bic.w	r3, r3, #16
 80031f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	461a      	mov	r2, r3
 80031fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003200:	61bb      	str	r3, [r7, #24]
 8003202:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003204:	6979      	ldr	r1, [r7, #20]
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	e841 2300 	strex	r3, r2, [r1]
 800320c:	613b      	str	r3, [r7, #16]
   return(result);
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1e6      	bne.n	80031e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2220      	movs	r2, #32
 8003218:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003228:	bf00      	nop
 800322a:	3754      	adds	r7, #84	@ 0x54
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <std>:
 8003234:	2300      	movs	r3, #0
 8003236:	b510      	push	{r4, lr}
 8003238:	4604      	mov	r4, r0
 800323a:	e9c0 3300 	strd	r3, r3, [r0]
 800323e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003242:	6083      	str	r3, [r0, #8]
 8003244:	8181      	strh	r1, [r0, #12]
 8003246:	6643      	str	r3, [r0, #100]	@ 0x64
 8003248:	81c2      	strh	r2, [r0, #14]
 800324a:	6183      	str	r3, [r0, #24]
 800324c:	4619      	mov	r1, r3
 800324e:	2208      	movs	r2, #8
 8003250:	305c      	adds	r0, #92	@ 0x5c
 8003252:	f000 f9f9 	bl	8003648 <memset>
 8003256:	4b0d      	ldr	r3, [pc, #52]	@ (800328c <std+0x58>)
 8003258:	6263      	str	r3, [r4, #36]	@ 0x24
 800325a:	4b0d      	ldr	r3, [pc, #52]	@ (8003290 <std+0x5c>)
 800325c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800325e:	4b0d      	ldr	r3, [pc, #52]	@ (8003294 <std+0x60>)
 8003260:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003262:	4b0d      	ldr	r3, [pc, #52]	@ (8003298 <std+0x64>)
 8003264:	6323      	str	r3, [r4, #48]	@ 0x30
 8003266:	4b0d      	ldr	r3, [pc, #52]	@ (800329c <std+0x68>)
 8003268:	6224      	str	r4, [r4, #32]
 800326a:	429c      	cmp	r4, r3
 800326c:	d006      	beq.n	800327c <std+0x48>
 800326e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003272:	4294      	cmp	r4, r2
 8003274:	d002      	beq.n	800327c <std+0x48>
 8003276:	33d0      	adds	r3, #208	@ 0xd0
 8003278:	429c      	cmp	r4, r3
 800327a:	d105      	bne.n	8003288 <std+0x54>
 800327c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003284:	f000 ba58 	b.w	8003738 <__retarget_lock_init_recursive>
 8003288:	bd10      	pop	{r4, pc}
 800328a:	bf00      	nop
 800328c:	08003499 	.word	0x08003499
 8003290:	080034bb 	.word	0x080034bb
 8003294:	080034f3 	.word	0x080034f3
 8003298:	08003517 	.word	0x08003517
 800329c:	20000134 	.word	0x20000134

080032a0 <stdio_exit_handler>:
 80032a0:	4a02      	ldr	r2, [pc, #8]	@ (80032ac <stdio_exit_handler+0xc>)
 80032a2:	4903      	ldr	r1, [pc, #12]	@ (80032b0 <stdio_exit_handler+0x10>)
 80032a4:	4803      	ldr	r0, [pc, #12]	@ (80032b4 <stdio_exit_handler+0x14>)
 80032a6:	f000 b869 	b.w	800337c <_fwalk_sglue>
 80032aa:	bf00      	nop
 80032ac:	2000000c 	.word	0x2000000c
 80032b0:	08003fd5 	.word	0x08003fd5
 80032b4:	2000001c 	.word	0x2000001c

080032b8 <cleanup_stdio>:
 80032b8:	6841      	ldr	r1, [r0, #4]
 80032ba:	4b0c      	ldr	r3, [pc, #48]	@ (80032ec <cleanup_stdio+0x34>)
 80032bc:	4299      	cmp	r1, r3
 80032be:	b510      	push	{r4, lr}
 80032c0:	4604      	mov	r4, r0
 80032c2:	d001      	beq.n	80032c8 <cleanup_stdio+0x10>
 80032c4:	f000 fe86 	bl	8003fd4 <_fflush_r>
 80032c8:	68a1      	ldr	r1, [r4, #8]
 80032ca:	4b09      	ldr	r3, [pc, #36]	@ (80032f0 <cleanup_stdio+0x38>)
 80032cc:	4299      	cmp	r1, r3
 80032ce:	d002      	beq.n	80032d6 <cleanup_stdio+0x1e>
 80032d0:	4620      	mov	r0, r4
 80032d2:	f000 fe7f 	bl	8003fd4 <_fflush_r>
 80032d6:	68e1      	ldr	r1, [r4, #12]
 80032d8:	4b06      	ldr	r3, [pc, #24]	@ (80032f4 <cleanup_stdio+0x3c>)
 80032da:	4299      	cmp	r1, r3
 80032dc:	d004      	beq.n	80032e8 <cleanup_stdio+0x30>
 80032de:	4620      	mov	r0, r4
 80032e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032e4:	f000 be76 	b.w	8003fd4 <_fflush_r>
 80032e8:	bd10      	pop	{r4, pc}
 80032ea:	bf00      	nop
 80032ec:	20000134 	.word	0x20000134
 80032f0:	2000019c 	.word	0x2000019c
 80032f4:	20000204 	.word	0x20000204

080032f8 <global_stdio_init.part.0>:
 80032f8:	b510      	push	{r4, lr}
 80032fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003328 <global_stdio_init.part.0+0x30>)
 80032fc:	4c0b      	ldr	r4, [pc, #44]	@ (800332c <global_stdio_init.part.0+0x34>)
 80032fe:	4a0c      	ldr	r2, [pc, #48]	@ (8003330 <global_stdio_init.part.0+0x38>)
 8003300:	601a      	str	r2, [r3, #0]
 8003302:	4620      	mov	r0, r4
 8003304:	2200      	movs	r2, #0
 8003306:	2104      	movs	r1, #4
 8003308:	f7ff ff94 	bl	8003234 <std>
 800330c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003310:	2201      	movs	r2, #1
 8003312:	2109      	movs	r1, #9
 8003314:	f7ff ff8e 	bl	8003234 <std>
 8003318:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800331c:	2202      	movs	r2, #2
 800331e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003322:	2112      	movs	r1, #18
 8003324:	f7ff bf86 	b.w	8003234 <std>
 8003328:	2000026c 	.word	0x2000026c
 800332c:	20000134 	.word	0x20000134
 8003330:	080032a1 	.word	0x080032a1

08003334 <__sfp_lock_acquire>:
 8003334:	4801      	ldr	r0, [pc, #4]	@ (800333c <__sfp_lock_acquire+0x8>)
 8003336:	f000 ba00 	b.w	800373a <__retarget_lock_acquire_recursive>
 800333a:	bf00      	nop
 800333c:	20000275 	.word	0x20000275

08003340 <__sfp_lock_release>:
 8003340:	4801      	ldr	r0, [pc, #4]	@ (8003348 <__sfp_lock_release+0x8>)
 8003342:	f000 b9fb 	b.w	800373c <__retarget_lock_release_recursive>
 8003346:	bf00      	nop
 8003348:	20000275 	.word	0x20000275

0800334c <__sinit>:
 800334c:	b510      	push	{r4, lr}
 800334e:	4604      	mov	r4, r0
 8003350:	f7ff fff0 	bl	8003334 <__sfp_lock_acquire>
 8003354:	6a23      	ldr	r3, [r4, #32]
 8003356:	b11b      	cbz	r3, 8003360 <__sinit+0x14>
 8003358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800335c:	f7ff bff0 	b.w	8003340 <__sfp_lock_release>
 8003360:	4b04      	ldr	r3, [pc, #16]	@ (8003374 <__sinit+0x28>)
 8003362:	6223      	str	r3, [r4, #32]
 8003364:	4b04      	ldr	r3, [pc, #16]	@ (8003378 <__sinit+0x2c>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d1f5      	bne.n	8003358 <__sinit+0xc>
 800336c:	f7ff ffc4 	bl	80032f8 <global_stdio_init.part.0>
 8003370:	e7f2      	b.n	8003358 <__sinit+0xc>
 8003372:	bf00      	nop
 8003374:	080032b9 	.word	0x080032b9
 8003378:	2000026c 	.word	0x2000026c

0800337c <_fwalk_sglue>:
 800337c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003380:	4607      	mov	r7, r0
 8003382:	4688      	mov	r8, r1
 8003384:	4614      	mov	r4, r2
 8003386:	2600      	movs	r6, #0
 8003388:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800338c:	f1b9 0901 	subs.w	r9, r9, #1
 8003390:	d505      	bpl.n	800339e <_fwalk_sglue+0x22>
 8003392:	6824      	ldr	r4, [r4, #0]
 8003394:	2c00      	cmp	r4, #0
 8003396:	d1f7      	bne.n	8003388 <_fwalk_sglue+0xc>
 8003398:	4630      	mov	r0, r6
 800339a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800339e:	89ab      	ldrh	r3, [r5, #12]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d907      	bls.n	80033b4 <_fwalk_sglue+0x38>
 80033a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80033a8:	3301      	adds	r3, #1
 80033aa:	d003      	beq.n	80033b4 <_fwalk_sglue+0x38>
 80033ac:	4629      	mov	r1, r5
 80033ae:	4638      	mov	r0, r7
 80033b0:	47c0      	blx	r8
 80033b2:	4306      	orrs	r6, r0
 80033b4:	3568      	adds	r5, #104	@ 0x68
 80033b6:	e7e9      	b.n	800338c <_fwalk_sglue+0x10>

080033b8 <iprintf>:
 80033b8:	b40f      	push	{r0, r1, r2, r3}
 80033ba:	b507      	push	{r0, r1, r2, lr}
 80033bc:	4906      	ldr	r1, [pc, #24]	@ (80033d8 <iprintf+0x20>)
 80033be:	ab04      	add	r3, sp, #16
 80033c0:	6808      	ldr	r0, [r1, #0]
 80033c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80033c6:	6881      	ldr	r1, [r0, #8]
 80033c8:	9301      	str	r3, [sp, #4]
 80033ca:	f000 fadb 	bl	8003984 <_vfiprintf_r>
 80033ce:	b003      	add	sp, #12
 80033d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80033d4:	b004      	add	sp, #16
 80033d6:	4770      	bx	lr
 80033d8:	20000018 	.word	0x20000018

080033dc <_puts_r>:
 80033dc:	6a03      	ldr	r3, [r0, #32]
 80033de:	b570      	push	{r4, r5, r6, lr}
 80033e0:	6884      	ldr	r4, [r0, #8]
 80033e2:	4605      	mov	r5, r0
 80033e4:	460e      	mov	r6, r1
 80033e6:	b90b      	cbnz	r3, 80033ec <_puts_r+0x10>
 80033e8:	f7ff ffb0 	bl	800334c <__sinit>
 80033ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80033ee:	07db      	lsls	r3, r3, #31
 80033f0:	d405      	bmi.n	80033fe <_puts_r+0x22>
 80033f2:	89a3      	ldrh	r3, [r4, #12]
 80033f4:	0598      	lsls	r0, r3, #22
 80033f6:	d402      	bmi.n	80033fe <_puts_r+0x22>
 80033f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80033fa:	f000 f99e 	bl	800373a <__retarget_lock_acquire_recursive>
 80033fe:	89a3      	ldrh	r3, [r4, #12]
 8003400:	0719      	lsls	r1, r3, #28
 8003402:	d502      	bpl.n	800340a <_puts_r+0x2e>
 8003404:	6923      	ldr	r3, [r4, #16]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d135      	bne.n	8003476 <_puts_r+0x9a>
 800340a:	4621      	mov	r1, r4
 800340c:	4628      	mov	r0, r5
 800340e:	f000 f8c5 	bl	800359c <__swsetup_r>
 8003412:	b380      	cbz	r0, 8003476 <_puts_r+0x9a>
 8003414:	f04f 35ff 	mov.w	r5, #4294967295
 8003418:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800341a:	07da      	lsls	r2, r3, #31
 800341c:	d405      	bmi.n	800342a <_puts_r+0x4e>
 800341e:	89a3      	ldrh	r3, [r4, #12]
 8003420:	059b      	lsls	r3, r3, #22
 8003422:	d402      	bmi.n	800342a <_puts_r+0x4e>
 8003424:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003426:	f000 f989 	bl	800373c <__retarget_lock_release_recursive>
 800342a:	4628      	mov	r0, r5
 800342c:	bd70      	pop	{r4, r5, r6, pc}
 800342e:	2b00      	cmp	r3, #0
 8003430:	da04      	bge.n	800343c <_puts_r+0x60>
 8003432:	69a2      	ldr	r2, [r4, #24]
 8003434:	429a      	cmp	r2, r3
 8003436:	dc17      	bgt.n	8003468 <_puts_r+0x8c>
 8003438:	290a      	cmp	r1, #10
 800343a:	d015      	beq.n	8003468 <_puts_r+0x8c>
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	6022      	str	r2, [r4, #0]
 8003442:	7019      	strb	r1, [r3, #0]
 8003444:	68a3      	ldr	r3, [r4, #8]
 8003446:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800344a:	3b01      	subs	r3, #1
 800344c:	60a3      	str	r3, [r4, #8]
 800344e:	2900      	cmp	r1, #0
 8003450:	d1ed      	bne.n	800342e <_puts_r+0x52>
 8003452:	2b00      	cmp	r3, #0
 8003454:	da11      	bge.n	800347a <_puts_r+0x9e>
 8003456:	4622      	mov	r2, r4
 8003458:	210a      	movs	r1, #10
 800345a:	4628      	mov	r0, r5
 800345c:	f000 f85f 	bl	800351e <__swbuf_r>
 8003460:	3001      	adds	r0, #1
 8003462:	d0d7      	beq.n	8003414 <_puts_r+0x38>
 8003464:	250a      	movs	r5, #10
 8003466:	e7d7      	b.n	8003418 <_puts_r+0x3c>
 8003468:	4622      	mov	r2, r4
 800346a:	4628      	mov	r0, r5
 800346c:	f000 f857 	bl	800351e <__swbuf_r>
 8003470:	3001      	adds	r0, #1
 8003472:	d1e7      	bne.n	8003444 <_puts_r+0x68>
 8003474:	e7ce      	b.n	8003414 <_puts_r+0x38>
 8003476:	3e01      	subs	r6, #1
 8003478:	e7e4      	b.n	8003444 <_puts_r+0x68>
 800347a:	6823      	ldr	r3, [r4, #0]
 800347c:	1c5a      	adds	r2, r3, #1
 800347e:	6022      	str	r2, [r4, #0]
 8003480:	220a      	movs	r2, #10
 8003482:	701a      	strb	r2, [r3, #0]
 8003484:	e7ee      	b.n	8003464 <_puts_r+0x88>
	...

08003488 <puts>:
 8003488:	4b02      	ldr	r3, [pc, #8]	@ (8003494 <puts+0xc>)
 800348a:	4601      	mov	r1, r0
 800348c:	6818      	ldr	r0, [r3, #0]
 800348e:	f7ff bfa5 	b.w	80033dc <_puts_r>
 8003492:	bf00      	nop
 8003494:	20000018 	.word	0x20000018

08003498 <__sread>:
 8003498:	b510      	push	{r4, lr}
 800349a:	460c      	mov	r4, r1
 800349c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034a0:	f000 f8fc 	bl	800369c <_read_r>
 80034a4:	2800      	cmp	r0, #0
 80034a6:	bfab      	itete	ge
 80034a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80034aa:	89a3      	ldrhlt	r3, [r4, #12]
 80034ac:	181b      	addge	r3, r3, r0
 80034ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80034b2:	bfac      	ite	ge
 80034b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80034b6:	81a3      	strhlt	r3, [r4, #12]
 80034b8:	bd10      	pop	{r4, pc}

080034ba <__swrite>:
 80034ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034be:	461f      	mov	r7, r3
 80034c0:	898b      	ldrh	r3, [r1, #12]
 80034c2:	05db      	lsls	r3, r3, #23
 80034c4:	4605      	mov	r5, r0
 80034c6:	460c      	mov	r4, r1
 80034c8:	4616      	mov	r6, r2
 80034ca:	d505      	bpl.n	80034d8 <__swrite+0x1e>
 80034cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034d0:	2302      	movs	r3, #2
 80034d2:	2200      	movs	r2, #0
 80034d4:	f000 f8d0 	bl	8003678 <_lseek_r>
 80034d8:	89a3      	ldrh	r3, [r4, #12]
 80034da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80034de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80034e2:	81a3      	strh	r3, [r4, #12]
 80034e4:	4632      	mov	r2, r6
 80034e6:	463b      	mov	r3, r7
 80034e8:	4628      	mov	r0, r5
 80034ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80034ee:	f000 b8e7 	b.w	80036c0 <_write_r>

080034f2 <__sseek>:
 80034f2:	b510      	push	{r4, lr}
 80034f4:	460c      	mov	r4, r1
 80034f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034fa:	f000 f8bd 	bl	8003678 <_lseek_r>
 80034fe:	1c43      	adds	r3, r0, #1
 8003500:	89a3      	ldrh	r3, [r4, #12]
 8003502:	bf15      	itete	ne
 8003504:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003506:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800350a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800350e:	81a3      	strheq	r3, [r4, #12]
 8003510:	bf18      	it	ne
 8003512:	81a3      	strhne	r3, [r4, #12]
 8003514:	bd10      	pop	{r4, pc}

08003516 <__sclose>:
 8003516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800351a:	f000 b89d 	b.w	8003658 <_close_r>

0800351e <__swbuf_r>:
 800351e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003520:	460e      	mov	r6, r1
 8003522:	4614      	mov	r4, r2
 8003524:	4605      	mov	r5, r0
 8003526:	b118      	cbz	r0, 8003530 <__swbuf_r+0x12>
 8003528:	6a03      	ldr	r3, [r0, #32]
 800352a:	b90b      	cbnz	r3, 8003530 <__swbuf_r+0x12>
 800352c:	f7ff ff0e 	bl	800334c <__sinit>
 8003530:	69a3      	ldr	r3, [r4, #24]
 8003532:	60a3      	str	r3, [r4, #8]
 8003534:	89a3      	ldrh	r3, [r4, #12]
 8003536:	071a      	lsls	r2, r3, #28
 8003538:	d501      	bpl.n	800353e <__swbuf_r+0x20>
 800353a:	6923      	ldr	r3, [r4, #16]
 800353c:	b943      	cbnz	r3, 8003550 <__swbuf_r+0x32>
 800353e:	4621      	mov	r1, r4
 8003540:	4628      	mov	r0, r5
 8003542:	f000 f82b 	bl	800359c <__swsetup_r>
 8003546:	b118      	cbz	r0, 8003550 <__swbuf_r+0x32>
 8003548:	f04f 37ff 	mov.w	r7, #4294967295
 800354c:	4638      	mov	r0, r7
 800354e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003550:	6823      	ldr	r3, [r4, #0]
 8003552:	6922      	ldr	r2, [r4, #16]
 8003554:	1a98      	subs	r0, r3, r2
 8003556:	6963      	ldr	r3, [r4, #20]
 8003558:	b2f6      	uxtb	r6, r6
 800355a:	4283      	cmp	r3, r0
 800355c:	4637      	mov	r7, r6
 800355e:	dc05      	bgt.n	800356c <__swbuf_r+0x4e>
 8003560:	4621      	mov	r1, r4
 8003562:	4628      	mov	r0, r5
 8003564:	f000 fd36 	bl	8003fd4 <_fflush_r>
 8003568:	2800      	cmp	r0, #0
 800356a:	d1ed      	bne.n	8003548 <__swbuf_r+0x2a>
 800356c:	68a3      	ldr	r3, [r4, #8]
 800356e:	3b01      	subs	r3, #1
 8003570:	60a3      	str	r3, [r4, #8]
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	1c5a      	adds	r2, r3, #1
 8003576:	6022      	str	r2, [r4, #0]
 8003578:	701e      	strb	r6, [r3, #0]
 800357a:	6962      	ldr	r2, [r4, #20]
 800357c:	1c43      	adds	r3, r0, #1
 800357e:	429a      	cmp	r2, r3
 8003580:	d004      	beq.n	800358c <__swbuf_r+0x6e>
 8003582:	89a3      	ldrh	r3, [r4, #12]
 8003584:	07db      	lsls	r3, r3, #31
 8003586:	d5e1      	bpl.n	800354c <__swbuf_r+0x2e>
 8003588:	2e0a      	cmp	r6, #10
 800358a:	d1df      	bne.n	800354c <__swbuf_r+0x2e>
 800358c:	4621      	mov	r1, r4
 800358e:	4628      	mov	r0, r5
 8003590:	f000 fd20 	bl	8003fd4 <_fflush_r>
 8003594:	2800      	cmp	r0, #0
 8003596:	d0d9      	beq.n	800354c <__swbuf_r+0x2e>
 8003598:	e7d6      	b.n	8003548 <__swbuf_r+0x2a>
	...

0800359c <__swsetup_r>:
 800359c:	b538      	push	{r3, r4, r5, lr}
 800359e:	4b29      	ldr	r3, [pc, #164]	@ (8003644 <__swsetup_r+0xa8>)
 80035a0:	4605      	mov	r5, r0
 80035a2:	6818      	ldr	r0, [r3, #0]
 80035a4:	460c      	mov	r4, r1
 80035a6:	b118      	cbz	r0, 80035b0 <__swsetup_r+0x14>
 80035a8:	6a03      	ldr	r3, [r0, #32]
 80035aa:	b90b      	cbnz	r3, 80035b0 <__swsetup_r+0x14>
 80035ac:	f7ff fece 	bl	800334c <__sinit>
 80035b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035b4:	0719      	lsls	r1, r3, #28
 80035b6:	d422      	bmi.n	80035fe <__swsetup_r+0x62>
 80035b8:	06da      	lsls	r2, r3, #27
 80035ba:	d407      	bmi.n	80035cc <__swsetup_r+0x30>
 80035bc:	2209      	movs	r2, #9
 80035be:	602a      	str	r2, [r5, #0]
 80035c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035c4:	81a3      	strh	r3, [r4, #12]
 80035c6:	f04f 30ff 	mov.w	r0, #4294967295
 80035ca:	e033      	b.n	8003634 <__swsetup_r+0x98>
 80035cc:	0758      	lsls	r0, r3, #29
 80035ce:	d512      	bpl.n	80035f6 <__swsetup_r+0x5a>
 80035d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80035d2:	b141      	cbz	r1, 80035e6 <__swsetup_r+0x4a>
 80035d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80035d8:	4299      	cmp	r1, r3
 80035da:	d002      	beq.n	80035e2 <__swsetup_r+0x46>
 80035dc:	4628      	mov	r0, r5
 80035de:	f000 f8af 	bl	8003740 <_free_r>
 80035e2:	2300      	movs	r3, #0
 80035e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80035e6:	89a3      	ldrh	r3, [r4, #12]
 80035e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80035ec:	81a3      	strh	r3, [r4, #12]
 80035ee:	2300      	movs	r3, #0
 80035f0:	6063      	str	r3, [r4, #4]
 80035f2:	6923      	ldr	r3, [r4, #16]
 80035f4:	6023      	str	r3, [r4, #0]
 80035f6:	89a3      	ldrh	r3, [r4, #12]
 80035f8:	f043 0308 	orr.w	r3, r3, #8
 80035fc:	81a3      	strh	r3, [r4, #12]
 80035fe:	6923      	ldr	r3, [r4, #16]
 8003600:	b94b      	cbnz	r3, 8003616 <__swsetup_r+0x7a>
 8003602:	89a3      	ldrh	r3, [r4, #12]
 8003604:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800360c:	d003      	beq.n	8003616 <__swsetup_r+0x7a>
 800360e:	4621      	mov	r1, r4
 8003610:	4628      	mov	r0, r5
 8003612:	f000 fd2d 	bl	8004070 <__smakebuf_r>
 8003616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800361a:	f013 0201 	ands.w	r2, r3, #1
 800361e:	d00a      	beq.n	8003636 <__swsetup_r+0x9a>
 8003620:	2200      	movs	r2, #0
 8003622:	60a2      	str	r2, [r4, #8]
 8003624:	6962      	ldr	r2, [r4, #20]
 8003626:	4252      	negs	r2, r2
 8003628:	61a2      	str	r2, [r4, #24]
 800362a:	6922      	ldr	r2, [r4, #16]
 800362c:	b942      	cbnz	r2, 8003640 <__swsetup_r+0xa4>
 800362e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003632:	d1c5      	bne.n	80035c0 <__swsetup_r+0x24>
 8003634:	bd38      	pop	{r3, r4, r5, pc}
 8003636:	0799      	lsls	r1, r3, #30
 8003638:	bf58      	it	pl
 800363a:	6962      	ldrpl	r2, [r4, #20]
 800363c:	60a2      	str	r2, [r4, #8]
 800363e:	e7f4      	b.n	800362a <__swsetup_r+0x8e>
 8003640:	2000      	movs	r0, #0
 8003642:	e7f7      	b.n	8003634 <__swsetup_r+0x98>
 8003644:	20000018 	.word	0x20000018

08003648 <memset>:
 8003648:	4402      	add	r2, r0
 800364a:	4603      	mov	r3, r0
 800364c:	4293      	cmp	r3, r2
 800364e:	d100      	bne.n	8003652 <memset+0xa>
 8003650:	4770      	bx	lr
 8003652:	f803 1b01 	strb.w	r1, [r3], #1
 8003656:	e7f9      	b.n	800364c <memset+0x4>

08003658 <_close_r>:
 8003658:	b538      	push	{r3, r4, r5, lr}
 800365a:	4d06      	ldr	r5, [pc, #24]	@ (8003674 <_close_r+0x1c>)
 800365c:	2300      	movs	r3, #0
 800365e:	4604      	mov	r4, r0
 8003660:	4608      	mov	r0, r1
 8003662:	602b      	str	r3, [r5, #0]
 8003664:	f7fd fb54 	bl	8000d10 <_close>
 8003668:	1c43      	adds	r3, r0, #1
 800366a:	d102      	bne.n	8003672 <_close_r+0x1a>
 800366c:	682b      	ldr	r3, [r5, #0]
 800366e:	b103      	cbz	r3, 8003672 <_close_r+0x1a>
 8003670:	6023      	str	r3, [r4, #0]
 8003672:	bd38      	pop	{r3, r4, r5, pc}
 8003674:	20000270 	.word	0x20000270

08003678 <_lseek_r>:
 8003678:	b538      	push	{r3, r4, r5, lr}
 800367a:	4d07      	ldr	r5, [pc, #28]	@ (8003698 <_lseek_r+0x20>)
 800367c:	4604      	mov	r4, r0
 800367e:	4608      	mov	r0, r1
 8003680:	4611      	mov	r1, r2
 8003682:	2200      	movs	r2, #0
 8003684:	602a      	str	r2, [r5, #0]
 8003686:	461a      	mov	r2, r3
 8003688:	f7fd fb69 	bl	8000d5e <_lseek>
 800368c:	1c43      	adds	r3, r0, #1
 800368e:	d102      	bne.n	8003696 <_lseek_r+0x1e>
 8003690:	682b      	ldr	r3, [r5, #0]
 8003692:	b103      	cbz	r3, 8003696 <_lseek_r+0x1e>
 8003694:	6023      	str	r3, [r4, #0]
 8003696:	bd38      	pop	{r3, r4, r5, pc}
 8003698:	20000270 	.word	0x20000270

0800369c <_read_r>:
 800369c:	b538      	push	{r3, r4, r5, lr}
 800369e:	4d07      	ldr	r5, [pc, #28]	@ (80036bc <_read_r+0x20>)
 80036a0:	4604      	mov	r4, r0
 80036a2:	4608      	mov	r0, r1
 80036a4:	4611      	mov	r1, r2
 80036a6:	2200      	movs	r2, #0
 80036a8:	602a      	str	r2, [r5, #0]
 80036aa:	461a      	mov	r2, r3
 80036ac:	f7fd fb13 	bl	8000cd6 <_read>
 80036b0:	1c43      	adds	r3, r0, #1
 80036b2:	d102      	bne.n	80036ba <_read_r+0x1e>
 80036b4:	682b      	ldr	r3, [r5, #0]
 80036b6:	b103      	cbz	r3, 80036ba <_read_r+0x1e>
 80036b8:	6023      	str	r3, [r4, #0]
 80036ba:	bd38      	pop	{r3, r4, r5, pc}
 80036bc:	20000270 	.word	0x20000270

080036c0 <_write_r>:
 80036c0:	b538      	push	{r3, r4, r5, lr}
 80036c2:	4d07      	ldr	r5, [pc, #28]	@ (80036e0 <_write_r+0x20>)
 80036c4:	4604      	mov	r4, r0
 80036c6:	4608      	mov	r0, r1
 80036c8:	4611      	mov	r1, r2
 80036ca:	2200      	movs	r2, #0
 80036cc:	602a      	str	r2, [r5, #0]
 80036ce:	461a      	mov	r2, r3
 80036d0:	f7fd f8f8 	bl	80008c4 <_write>
 80036d4:	1c43      	adds	r3, r0, #1
 80036d6:	d102      	bne.n	80036de <_write_r+0x1e>
 80036d8:	682b      	ldr	r3, [r5, #0]
 80036da:	b103      	cbz	r3, 80036de <_write_r+0x1e>
 80036dc:	6023      	str	r3, [r4, #0]
 80036de:	bd38      	pop	{r3, r4, r5, pc}
 80036e0:	20000270 	.word	0x20000270

080036e4 <__errno>:
 80036e4:	4b01      	ldr	r3, [pc, #4]	@ (80036ec <__errno+0x8>)
 80036e6:	6818      	ldr	r0, [r3, #0]
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	20000018 	.word	0x20000018

080036f0 <__libc_init_array>:
 80036f0:	b570      	push	{r4, r5, r6, lr}
 80036f2:	4d0d      	ldr	r5, [pc, #52]	@ (8003728 <__libc_init_array+0x38>)
 80036f4:	4c0d      	ldr	r4, [pc, #52]	@ (800372c <__libc_init_array+0x3c>)
 80036f6:	1b64      	subs	r4, r4, r5
 80036f8:	10a4      	asrs	r4, r4, #2
 80036fa:	2600      	movs	r6, #0
 80036fc:	42a6      	cmp	r6, r4
 80036fe:	d109      	bne.n	8003714 <__libc_init_array+0x24>
 8003700:	4d0b      	ldr	r5, [pc, #44]	@ (8003730 <__libc_init_array+0x40>)
 8003702:	4c0c      	ldr	r4, [pc, #48]	@ (8003734 <__libc_init_array+0x44>)
 8003704:	f000 fd22 	bl	800414c <_init>
 8003708:	1b64      	subs	r4, r4, r5
 800370a:	10a4      	asrs	r4, r4, #2
 800370c:	2600      	movs	r6, #0
 800370e:	42a6      	cmp	r6, r4
 8003710:	d105      	bne.n	800371e <__libc_init_array+0x2e>
 8003712:	bd70      	pop	{r4, r5, r6, pc}
 8003714:	f855 3b04 	ldr.w	r3, [r5], #4
 8003718:	4798      	blx	r3
 800371a:	3601      	adds	r6, #1
 800371c:	e7ee      	b.n	80036fc <__libc_init_array+0xc>
 800371e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003722:	4798      	blx	r3
 8003724:	3601      	adds	r6, #1
 8003726:	e7f2      	b.n	800370e <__libc_init_array+0x1e>
 8003728:	08004384 	.word	0x08004384
 800372c:	08004384 	.word	0x08004384
 8003730:	08004384 	.word	0x08004384
 8003734:	08004388 	.word	0x08004388

08003738 <__retarget_lock_init_recursive>:
 8003738:	4770      	bx	lr

0800373a <__retarget_lock_acquire_recursive>:
 800373a:	4770      	bx	lr

0800373c <__retarget_lock_release_recursive>:
 800373c:	4770      	bx	lr
	...

08003740 <_free_r>:
 8003740:	b538      	push	{r3, r4, r5, lr}
 8003742:	4605      	mov	r5, r0
 8003744:	2900      	cmp	r1, #0
 8003746:	d041      	beq.n	80037cc <_free_r+0x8c>
 8003748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800374c:	1f0c      	subs	r4, r1, #4
 800374e:	2b00      	cmp	r3, #0
 8003750:	bfb8      	it	lt
 8003752:	18e4      	addlt	r4, r4, r3
 8003754:	f000 f8e0 	bl	8003918 <__malloc_lock>
 8003758:	4a1d      	ldr	r2, [pc, #116]	@ (80037d0 <_free_r+0x90>)
 800375a:	6813      	ldr	r3, [r2, #0]
 800375c:	b933      	cbnz	r3, 800376c <_free_r+0x2c>
 800375e:	6063      	str	r3, [r4, #4]
 8003760:	6014      	str	r4, [r2, #0]
 8003762:	4628      	mov	r0, r5
 8003764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003768:	f000 b8dc 	b.w	8003924 <__malloc_unlock>
 800376c:	42a3      	cmp	r3, r4
 800376e:	d908      	bls.n	8003782 <_free_r+0x42>
 8003770:	6820      	ldr	r0, [r4, #0]
 8003772:	1821      	adds	r1, r4, r0
 8003774:	428b      	cmp	r3, r1
 8003776:	bf01      	itttt	eq
 8003778:	6819      	ldreq	r1, [r3, #0]
 800377a:	685b      	ldreq	r3, [r3, #4]
 800377c:	1809      	addeq	r1, r1, r0
 800377e:	6021      	streq	r1, [r4, #0]
 8003780:	e7ed      	b.n	800375e <_free_r+0x1e>
 8003782:	461a      	mov	r2, r3
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	b10b      	cbz	r3, 800378c <_free_r+0x4c>
 8003788:	42a3      	cmp	r3, r4
 800378a:	d9fa      	bls.n	8003782 <_free_r+0x42>
 800378c:	6811      	ldr	r1, [r2, #0]
 800378e:	1850      	adds	r0, r2, r1
 8003790:	42a0      	cmp	r0, r4
 8003792:	d10b      	bne.n	80037ac <_free_r+0x6c>
 8003794:	6820      	ldr	r0, [r4, #0]
 8003796:	4401      	add	r1, r0
 8003798:	1850      	adds	r0, r2, r1
 800379a:	4283      	cmp	r3, r0
 800379c:	6011      	str	r1, [r2, #0]
 800379e:	d1e0      	bne.n	8003762 <_free_r+0x22>
 80037a0:	6818      	ldr	r0, [r3, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	6053      	str	r3, [r2, #4]
 80037a6:	4408      	add	r0, r1
 80037a8:	6010      	str	r0, [r2, #0]
 80037aa:	e7da      	b.n	8003762 <_free_r+0x22>
 80037ac:	d902      	bls.n	80037b4 <_free_r+0x74>
 80037ae:	230c      	movs	r3, #12
 80037b0:	602b      	str	r3, [r5, #0]
 80037b2:	e7d6      	b.n	8003762 <_free_r+0x22>
 80037b4:	6820      	ldr	r0, [r4, #0]
 80037b6:	1821      	adds	r1, r4, r0
 80037b8:	428b      	cmp	r3, r1
 80037ba:	bf04      	itt	eq
 80037bc:	6819      	ldreq	r1, [r3, #0]
 80037be:	685b      	ldreq	r3, [r3, #4]
 80037c0:	6063      	str	r3, [r4, #4]
 80037c2:	bf04      	itt	eq
 80037c4:	1809      	addeq	r1, r1, r0
 80037c6:	6021      	streq	r1, [r4, #0]
 80037c8:	6054      	str	r4, [r2, #4]
 80037ca:	e7ca      	b.n	8003762 <_free_r+0x22>
 80037cc:	bd38      	pop	{r3, r4, r5, pc}
 80037ce:	bf00      	nop
 80037d0:	2000027c 	.word	0x2000027c

080037d4 <sbrk_aligned>:
 80037d4:	b570      	push	{r4, r5, r6, lr}
 80037d6:	4e0f      	ldr	r6, [pc, #60]	@ (8003814 <sbrk_aligned+0x40>)
 80037d8:	460c      	mov	r4, r1
 80037da:	6831      	ldr	r1, [r6, #0]
 80037dc:	4605      	mov	r5, r0
 80037de:	b911      	cbnz	r1, 80037e6 <sbrk_aligned+0x12>
 80037e0:	f000 fca4 	bl	800412c <_sbrk_r>
 80037e4:	6030      	str	r0, [r6, #0]
 80037e6:	4621      	mov	r1, r4
 80037e8:	4628      	mov	r0, r5
 80037ea:	f000 fc9f 	bl	800412c <_sbrk_r>
 80037ee:	1c43      	adds	r3, r0, #1
 80037f0:	d103      	bne.n	80037fa <sbrk_aligned+0x26>
 80037f2:	f04f 34ff 	mov.w	r4, #4294967295
 80037f6:	4620      	mov	r0, r4
 80037f8:	bd70      	pop	{r4, r5, r6, pc}
 80037fa:	1cc4      	adds	r4, r0, #3
 80037fc:	f024 0403 	bic.w	r4, r4, #3
 8003800:	42a0      	cmp	r0, r4
 8003802:	d0f8      	beq.n	80037f6 <sbrk_aligned+0x22>
 8003804:	1a21      	subs	r1, r4, r0
 8003806:	4628      	mov	r0, r5
 8003808:	f000 fc90 	bl	800412c <_sbrk_r>
 800380c:	3001      	adds	r0, #1
 800380e:	d1f2      	bne.n	80037f6 <sbrk_aligned+0x22>
 8003810:	e7ef      	b.n	80037f2 <sbrk_aligned+0x1e>
 8003812:	bf00      	nop
 8003814:	20000278 	.word	0x20000278

08003818 <_malloc_r>:
 8003818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800381c:	1ccd      	adds	r5, r1, #3
 800381e:	f025 0503 	bic.w	r5, r5, #3
 8003822:	3508      	adds	r5, #8
 8003824:	2d0c      	cmp	r5, #12
 8003826:	bf38      	it	cc
 8003828:	250c      	movcc	r5, #12
 800382a:	2d00      	cmp	r5, #0
 800382c:	4606      	mov	r6, r0
 800382e:	db01      	blt.n	8003834 <_malloc_r+0x1c>
 8003830:	42a9      	cmp	r1, r5
 8003832:	d904      	bls.n	800383e <_malloc_r+0x26>
 8003834:	230c      	movs	r3, #12
 8003836:	6033      	str	r3, [r6, #0]
 8003838:	2000      	movs	r0, #0
 800383a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800383e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003914 <_malloc_r+0xfc>
 8003842:	f000 f869 	bl	8003918 <__malloc_lock>
 8003846:	f8d8 3000 	ldr.w	r3, [r8]
 800384a:	461c      	mov	r4, r3
 800384c:	bb44      	cbnz	r4, 80038a0 <_malloc_r+0x88>
 800384e:	4629      	mov	r1, r5
 8003850:	4630      	mov	r0, r6
 8003852:	f7ff ffbf 	bl	80037d4 <sbrk_aligned>
 8003856:	1c43      	adds	r3, r0, #1
 8003858:	4604      	mov	r4, r0
 800385a:	d158      	bne.n	800390e <_malloc_r+0xf6>
 800385c:	f8d8 4000 	ldr.w	r4, [r8]
 8003860:	4627      	mov	r7, r4
 8003862:	2f00      	cmp	r7, #0
 8003864:	d143      	bne.n	80038ee <_malloc_r+0xd6>
 8003866:	2c00      	cmp	r4, #0
 8003868:	d04b      	beq.n	8003902 <_malloc_r+0xea>
 800386a:	6823      	ldr	r3, [r4, #0]
 800386c:	4639      	mov	r1, r7
 800386e:	4630      	mov	r0, r6
 8003870:	eb04 0903 	add.w	r9, r4, r3
 8003874:	f000 fc5a 	bl	800412c <_sbrk_r>
 8003878:	4581      	cmp	r9, r0
 800387a:	d142      	bne.n	8003902 <_malloc_r+0xea>
 800387c:	6821      	ldr	r1, [r4, #0]
 800387e:	1a6d      	subs	r5, r5, r1
 8003880:	4629      	mov	r1, r5
 8003882:	4630      	mov	r0, r6
 8003884:	f7ff ffa6 	bl	80037d4 <sbrk_aligned>
 8003888:	3001      	adds	r0, #1
 800388a:	d03a      	beq.n	8003902 <_malloc_r+0xea>
 800388c:	6823      	ldr	r3, [r4, #0]
 800388e:	442b      	add	r3, r5
 8003890:	6023      	str	r3, [r4, #0]
 8003892:	f8d8 3000 	ldr.w	r3, [r8]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	bb62      	cbnz	r2, 80038f4 <_malloc_r+0xdc>
 800389a:	f8c8 7000 	str.w	r7, [r8]
 800389e:	e00f      	b.n	80038c0 <_malloc_r+0xa8>
 80038a0:	6822      	ldr	r2, [r4, #0]
 80038a2:	1b52      	subs	r2, r2, r5
 80038a4:	d420      	bmi.n	80038e8 <_malloc_r+0xd0>
 80038a6:	2a0b      	cmp	r2, #11
 80038a8:	d917      	bls.n	80038da <_malloc_r+0xc2>
 80038aa:	1961      	adds	r1, r4, r5
 80038ac:	42a3      	cmp	r3, r4
 80038ae:	6025      	str	r5, [r4, #0]
 80038b0:	bf18      	it	ne
 80038b2:	6059      	strne	r1, [r3, #4]
 80038b4:	6863      	ldr	r3, [r4, #4]
 80038b6:	bf08      	it	eq
 80038b8:	f8c8 1000 	streq.w	r1, [r8]
 80038bc:	5162      	str	r2, [r4, r5]
 80038be:	604b      	str	r3, [r1, #4]
 80038c0:	4630      	mov	r0, r6
 80038c2:	f000 f82f 	bl	8003924 <__malloc_unlock>
 80038c6:	f104 000b 	add.w	r0, r4, #11
 80038ca:	1d23      	adds	r3, r4, #4
 80038cc:	f020 0007 	bic.w	r0, r0, #7
 80038d0:	1ac2      	subs	r2, r0, r3
 80038d2:	bf1c      	itt	ne
 80038d4:	1a1b      	subne	r3, r3, r0
 80038d6:	50a3      	strne	r3, [r4, r2]
 80038d8:	e7af      	b.n	800383a <_malloc_r+0x22>
 80038da:	6862      	ldr	r2, [r4, #4]
 80038dc:	42a3      	cmp	r3, r4
 80038de:	bf0c      	ite	eq
 80038e0:	f8c8 2000 	streq.w	r2, [r8]
 80038e4:	605a      	strne	r2, [r3, #4]
 80038e6:	e7eb      	b.n	80038c0 <_malloc_r+0xa8>
 80038e8:	4623      	mov	r3, r4
 80038ea:	6864      	ldr	r4, [r4, #4]
 80038ec:	e7ae      	b.n	800384c <_malloc_r+0x34>
 80038ee:	463c      	mov	r4, r7
 80038f0:	687f      	ldr	r7, [r7, #4]
 80038f2:	e7b6      	b.n	8003862 <_malloc_r+0x4a>
 80038f4:	461a      	mov	r2, r3
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	42a3      	cmp	r3, r4
 80038fa:	d1fb      	bne.n	80038f4 <_malloc_r+0xdc>
 80038fc:	2300      	movs	r3, #0
 80038fe:	6053      	str	r3, [r2, #4]
 8003900:	e7de      	b.n	80038c0 <_malloc_r+0xa8>
 8003902:	230c      	movs	r3, #12
 8003904:	6033      	str	r3, [r6, #0]
 8003906:	4630      	mov	r0, r6
 8003908:	f000 f80c 	bl	8003924 <__malloc_unlock>
 800390c:	e794      	b.n	8003838 <_malloc_r+0x20>
 800390e:	6005      	str	r5, [r0, #0]
 8003910:	e7d6      	b.n	80038c0 <_malloc_r+0xa8>
 8003912:	bf00      	nop
 8003914:	2000027c 	.word	0x2000027c

08003918 <__malloc_lock>:
 8003918:	4801      	ldr	r0, [pc, #4]	@ (8003920 <__malloc_lock+0x8>)
 800391a:	f7ff bf0e 	b.w	800373a <__retarget_lock_acquire_recursive>
 800391e:	bf00      	nop
 8003920:	20000274 	.word	0x20000274

08003924 <__malloc_unlock>:
 8003924:	4801      	ldr	r0, [pc, #4]	@ (800392c <__malloc_unlock+0x8>)
 8003926:	f7ff bf09 	b.w	800373c <__retarget_lock_release_recursive>
 800392a:	bf00      	nop
 800392c:	20000274 	.word	0x20000274

08003930 <__sfputc_r>:
 8003930:	6893      	ldr	r3, [r2, #8]
 8003932:	3b01      	subs	r3, #1
 8003934:	2b00      	cmp	r3, #0
 8003936:	b410      	push	{r4}
 8003938:	6093      	str	r3, [r2, #8]
 800393a:	da08      	bge.n	800394e <__sfputc_r+0x1e>
 800393c:	6994      	ldr	r4, [r2, #24]
 800393e:	42a3      	cmp	r3, r4
 8003940:	db01      	blt.n	8003946 <__sfputc_r+0x16>
 8003942:	290a      	cmp	r1, #10
 8003944:	d103      	bne.n	800394e <__sfputc_r+0x1e>
 8003946:	f85d 4b04 	ldr.w	r4, [sp], #4
 800394a:	f7ff bde8 	b.w	800351e <__swbuf_r>
 800394e:	6813      	ldr	r3, [r2, #0]
 8003950:	1c58      	adds	r0, r3, #1
 8003952:	6010      	str	r0, [r2, #0]
 8003954:	7019      	strb	r1, [r3, #0]
 8003956:	4608      	mov	r0, r1
 8003958:	f85d 4b04 	ldr.w	r4, [sp], #4
 800395c:	4770      	bx	lr

0800395e <__sfputs_r>:
 800395e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003960:	4606      	mov	r6, r0
 8003962:	460f      	mov	r7, r1
 8003964:	4614      	mov	r4, r2
 8003966:	18d5      	adds	r5, r2, r3
 8003968:	42ac      	cmp	r4, r5
 800396a:	d101      	bne.n	8003970 <__sfputs_r+0x12>
 800396c:	2000      	movs	r0, #0
 800396e:	e007      	b.n	8003980 <__sfputs_r+0x22>
 8003970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003974:	463a      	mov	r2, r7
 8003976:	4630      	mov	r0, r6
 8003978:	f7ff ffda 	bl	8003930 <__sfputc_r>
 800397c:	1c43      	adds	r3, r0, #1
 800397e:	d1f3      	bne.n	8003968 <__sfputs_r+0xa>
 8003980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003984 <_vfiprintf_r>:
 8003984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003988:	460d      	mov	r5, r1
 800398a:	b09d      	sub	sp, #116	@ 0x74
 800398c:	4614      	mov	r4, r2
 800398e:	4698      	mov	r8, r3
 8003990:	4606      	mov	r6, r0
 8003992:	b118      	cbz	r0, 800399c <_vfiprintf_r+0x18>
 8003994:	6a03      	ldr	r3, [r0, #32]
 8003996:	b90b      	cbnz	r3, 800399c <_vfiprintf_r+0x18>
 8003998:	f7ff fcd8 	bl	800334c <__sinit>
 800399c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800399e:	07d9      	lsls	r1, r3, #31
 80039a0:	d405      	bmi.n	80039ae <_vfiprintf_r+0x2a>
 80039a2:	89ab      	ldrh	r3, [r5, #12]
 80039a4:	059a      	lsls	r2, r3, #22
 80039a6:	d402      	bmi.n	80039ae <_vfiprintf_r+0x2a>
 80039a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80039aa:	f7ff fec6 	bl	800373a <__retarget_lock_acquire_recursive>
 80039ae:	89ab      	ldrh	r3, [r5, #12]
 80039b0:	071b      	lsls	r3, r3, #28
 80039b2:	d501      	bpl.n	80039b8 <_vfiprintf_r+0x34>
 80039b4:	692b      	ldr	r3, [r5, #16]
 80039b6:	b99b      	cbnz	r3, 80039e0 <_vfiprintf_r+0x5c>
 80039b8:	4629      	mov	r1, r5
 80039ba:	4630      	mov	r0, r6
 80039bc:	f7ff fdee 	bl	800359c <__swsetup_r>
 80039c0:	b170      	cbz	r0, 80039e0 <_vfiprintf_r+0x5c>
 80039c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80039c4:	07dc      	lsls	r4, r3, #31
 80039c6:	d504      	bpl.n	80039d2 <_vfiprintf_r+0x4e>
 80039c8:	f04f 30ff 	mov.w	r0, #4294967295
 80039cc:	b01d      	add	sp, #116	@ 0x74
 80039ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039d2:	89ab      	ldrh	r3, [r5, #12]
 80039d4:	0598      	lsls	r0, r3, #22
 80039d6:	d4f7      	bmi.n	80039c8 <_vfiprintf_r+0x44>
 80039d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80039da:	f7ff feaf 	bl	800373c <__retarget_lock_release_recursive>
 80039de:	e7f3      	b.n	80039c8 <_vfiprintf_r+0x44>
 80039e0:	2300      	movs	r3, #0
 80039e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80039e4:	2320      	movs	r3, #32
 80039e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80039ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80039ee:	2330      	movs	r3, #48	@ 0x30
 80039f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003ba0 <_vfiprintf_r+0x21c>
 80039f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80039f8:	f04f 0901 	mov.w	r9, #1
 80039fc:	4623      	mov	r3, r4
 80039fe:	469a      	mov	sl, r3
 8003a00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a04:	b10a      	cbz	r2, 8003a0a <_vfiprintf_r+0x86>
 8003a06:	2a25      	cmp	r2, #37	@ 0x25
 8003a08:	d1f9      	bne.n	80039fe <_vfiprintf_r+0x7a>
 8003a0a:	ebba 0b04 	subs.w	fp, sl, r4
 8003a0e:	d00b      	beq.n	8003a28 <_vfiprintf_r+0xa4>
 8003a10:	465b      	mov	r3, fp
 8003a12:	4622      	mov	r2, r4
 8003a14:	4629      	mov	r1, r5
 8003a16:	4630      	mov	r0, r6
 8003a18:	f7ff ffa1 	bl	800395e <__sfputs_r>
 8003a1c:	3001      	adds	r0, #1
 8003a1e:	f000 80a7 	beq.w	8003b70 <_vfiprintf_r+0x1ec>
 8003a22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a24:	445a      	add	r2, fp
 8003a26:	9209      	str	r2, [sp, #36]	@ 0x24
 8003a28:	f89a 3000 	ldrb.w	r3, [sl]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 809f 	beq.w	8003b70 <_vfiprintf_r+0x1ec>
 8003a32:	2300      	movs	r3, #0
 8003a34:	f04f 32ff 	mov.w	r2, #4294967295
 8003a38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a3c:	f10a 0a01 	add.w	sl, sl, #1
 8003a40:	9304      	str	r3, [sp, #16]
 8003a42:	9307      	str	r3, [sp, #28]
 8003a44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003a48:	931a      	str	r3, [sp, #104]	@ 0x68
 8003a4a:	4654      	mov	r4, sl
 8003a4c:	2205      	movs	r2, #5
 8003a4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a52:	4853      	ldr	r0, [pc, #332]	@ (8003ba0 <_vfiprintf_r+0x21c>)
 8003a54:	f7fc fbdc 	bl	8000210 <memchr>
 8003a58:	9a04      	ldr	r2, [sp, #16]
 8003a5a:	b9d8      	cbnz	r0, 8003a94 <_vfiprintf_r+0x110>
 8003a5c:	06d1      	lsls	r1, r2, #27
 8003a5e:	bf44      	itt	mi
 8003a60:	2320      	movmi	r3, #32
 8003a62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a66:	0713      	lsls	r3, r2, #28
 8003a68:	bf44      	itt	mi
 8003a6a:	232b      	movmi	r3, #43	@ 0x2b
 8003a6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a70:	f89a 3000 	ldrb.w	r3, [sl]
 8003a74:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a76:	d015      	beq.n	8003aa4 <_vfiprintf_r+0x120>
 8003a78:	9a07      	ldr	r2, [sp, #28]
 8003a7a:	4654      	mov	r4, sl
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	f04f 0c0a 	mov.w	ip, #10
 8003a82:	4621      	mov	r1, r4
 8003a84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a88:	3b30      	subs	r3, #48	@ 0x30
 8003a8a:	2b09      	cmp	r3, #9
 8003a8c:	d94b      	bls.n	8003b26 <_vfiprintf_r+0x1a2>
 8003a8e:	b1b0      	cbz	r0, 8003abe <_vfiprintf_r+0x13a>
 8003a90:	9207      	str	r2, [sp, #28]
 8003a92:	e014      	b.n	8003abe <_vfiprintf_r+0x13a>
 8003a94:	eba0 0308 	sub.w	r3, r0, r8
 8003a98:	fa09 f303 	lsl.w	r3, r9, r3
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	9304      	str	r3, [sp, #16]
 8003aa0:	46a2      	mov	sl, r4
 8003aa2:	e7d2      	b.n	8003a4a <_vfiprintf_r+0xc6>
 8003aa4:	9b03      	ldr	r3, [sp, #12]
 8003aa6:	1d19      	adds	r1, r3, #4
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	9103      	str	r1, [sp, #12]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	bfbb      	ittet	lt
 8003ab0:	425b      	neglt	r3, r3
 8003ab2:	f042 0202 	orrlt.w	r2, r2, #2
 8003ab6:	9307      	strge	r3, [sp, #28]
 8003ab8:	9307      	strlt	r3, [sp, #28]
 8003aba:	bfb8      	it	lt
 8003abc:	9204      	strlt	r2, [sp, #16]
 8003abe:	7823      	ldrb	r3, [r4, #0]
 8003ac0:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ac2:	d10a      	bne.n	8003ada <_vfiprintf_r+0x156>
 8003ac4:	7863      	ldrb	r3, [r4, #1]
 8003ac6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ac8:	d132      	bne.n	8003b30 <_vfiprintf_r+0x1ac>
 8003aca:	9b03      	ldr	r3, [sp, #12]
 8003acc:	1d1a      	adds	r2, r3, #4
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	9203      	str	r2, [sp, #12]
 8003ad2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003ad6:	3402      	adds	r4, #2
 8003ad8:	9305      	str	r3, [sp, #20]
 8003ada:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003bb0 <_vfiprintf_r+0x22c>
 8003ade:	7821      	ldrb	r1, [r4, #0]
 8003ae0:	2203      	movs	r2, #3
 8003ae2:	4650      	mov	r0, sl
 8003ae4:	f7fc fb94 	bl	8000210 <memchr>
 8003ae8:	b138      	cbz	r0, 8003afa <_vfiprintf_r+0x176>
 8003aea:	9b04      	ldr	r3, [sp, #16]
 8003aec:	eba0 000a 	sub.w	r0, r0, sl
 8003af0:	2240      	movs	r2, #64	@ 0x40
 8003af2:	4082      	lsls	r2, r0
 8003af4:	4313      	orrs	r3, r2
 8003af6:	3401      	adds	r4, #1
 8003af8:	9304      	str	r3, [sp, #16]
 8003afa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003afe:	4829      	ldr	r0, [pc, #164]	@ (8003ba4 <_vfiprintf_r+0x220>)
 8003b00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003b04:	2206      	movs	r2, #6
 8003b06:	f7fc fb83 	bl	8000210 <memchr>
 8003b0a:	2800      	cmp	r0, #0
 8003b0c:	d03f      	beq.n	8003b8e <_vfiprintf_r+0x20a>
 8003b0e:	4b26      	ldr	r3, [pc, #152]	@ (8003ba8 <_vfiprintf_r+0x224>)
 8003b10:	bb1b      	cbnz	r3, 8003b5a <_vfiprintf_r+0x1d6>
 8003b12:	9b03      	ldr	r3, [sp, #12]
 8003b14:	3307      	adds	r3, #7
 8003b16:	f023 0307 	bic.w	r3, r3, #7
 8003b1a:	3308      	adds	r3, #8
 8003b1c:	9303      	str	r3, [sp, #12]
 8003b1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b20:	443b      	add	r3, r7
 8003b22:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b24:	e76a      	b.n	80039fc <_vfiprintf_r+0x78>
 8003b26:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b2a:	460c      	mov	r4, r1
 8003b2c:	2001      	movs	r0, #1
 8003b2e:	e7a8      	b.n	8003a82 <_vfiprintf_r+0xfe>
 8003b30:	2300      	movs	r3, #0
 8003b32:	3401      	adds	r4, #1
 8003b34:	9305      	str	r3, [sp, #20]
 8003b36:	4619      	mov	r1, r3
 8003b38:	f04f 0c0a 	mov.w	ip, #10
 8003b3c:	4620      	mov	r0, r4
 8003b3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b42:	3a30      	subs	r2, #48	@ 0x30
 8003b44:	2a09      	cmp	r2, #9
 8003b46:	d903      	bls.n	8003b50 <_vfiprintf_r+0x1cc>
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0c6      	beq.n	8003ada <_vfiprintf_r+0x156>
 8003b4c:	9105      	str	r1, [sp, #20]
 8003b4e:	e7c4      	b.n	8003ada <_vfiprintf_r+0x156>
 8003b50:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b54:	4604      	mov	r4, r0
 8003b56:	2301      	movs	r3, #1
 8003b58:	e7f0      	b.n	8003b3c <_vfiprintf_r+0x1b8>
 8003b5a:	ab03      	add	r3, sp, #12
 8003b5c:	9300      	str	r3, [sp, #0]
 8003b5e:	462a      	mov	r2, r5
 8003b60:	4b12      	ldr	r3, [pc, #72]	@ (8003bac <_vfiprintf_r+0x228>)
 8003b62:	a904      	add	r1, sp, #16
 8003b64:	4630      	mov	r0, r6
 8003b66:	f3af 8000 	nop.w
 8003b6a:	4607      	mov	r7, r0
 8003b6c:	1c78      	adds	r0, r7, #1
 8003b6e:	d1d6      	bne.n	8003b1e <_vfiprintf_r+0x19a>
 8003b70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b72:	07d9      	lsls	r1, r3, #31
 8003b74:	d405      	bmi.n	8003b82 <_vfiprintf_r+0x1fe>
 8003b76:	89ab      	ldrh	r3, [r5, #12]
 8003b78:	059a      	lsls	r2, r3, #22
 8003b7a:	d402      	bmi.n	8003b82 <_vfiprintf_r+0x1fe>
 8003b7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b7e:	f7ff fddd 	bl	800373c <__retarget_lock_release_recursive>
 8003b82:	89ab      	ldrh	r3, [r5, #12]
 8003b84:	065b      	lsls	r3, r3, #25
 8003b86:	f53f af1f 	bmi.w	80039c8 <_vfiprintf_r+0x44>
 8003b8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003b8c:	e71e      	b.n	80039cc <_vfiprintf_r+0x48>
 8003b8e:	ab03      	add	r3, sp, #12
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	462a      	mov	r2, r5
 8003b94:	4b05      	ldr	r3, [pc, #20]	@ (8003bac <_vfiprintf_r+0x228>)
 8003b96:	a904      	add	r1, sp, #16
 8003b98:	4630      	mov	r0, r6
 8003b9a:	f000 f879 	bl	8003c90 <_printf_i>
 8003b9e:	e7e4      	b.n	8003b6a <_vfiprintf_r+0x1e6>
 8003ba0:	08004348 	.word	0x08004348
 8003ba4:	08004352 	.word	0x08004352
 8003ba8:	00000000 	.word	0x00000000
 8003bac:	0800395f 	.word	0x0800395f
 8003bb0:	0800434e 	.word	0x0800434e

08003bb4 <_printf_common>:
 8003bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb8:	4616      	mov	r6, r2
 8003bba:	4698      	mov	r8, r3
 8003bbc:	688a      	ldr	r2, [r1, #8]
 8003bbe:	690b      	ldr	r3, [r1, #16]
 8003bc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	bfb8      	it	lt
 8003bc8:	4613      	movlt	r3, r2
 8003bca:	6033      	str	r3, [r6, #0]
 8003bcc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003bd0:	4607      	mov	r7, r0
 8003bd2:	460c      	mov	r4, r1
 8003bd4:	b10a      	cbz	r2, 8003bda <_printf_common+0x26>
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	6033      	str	r3, [r6, #0]
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	0699      	lsls	r1, r3, #26
 8003bde:	bf42      	ittt	mi
 8003be0:	6833      	ldrmi	r3, [r6, #0]
 8003be2:	3302      	addmi	r3, #2
 8003be4:	6033      	strmi	r3, [r6, #0]
 8003be6:	6825      	ldr	r5, [r4, #0]
 8003be8:	f015 0506 	ands.w	r5, r5, #6
 8003bec:	d106      	bne.n	8003bfc <_printf_common+0x48>
 8003bee:	f104 0a19 	add.w	sl, r4, #25
 8003bf2:	68e3      	ldr	r3, [r4, #12]
 8003bf4:	6832      	ldr	r2, [r6, #0]
 8003bf6:	1a9b      	subs	r3, r3, r2
 8003bf8:	42ab      	cmp	r3, r5
 8003bfa:	dc26      	bgt.n	8003c4a <_printf_common+0x96>
 8003bfc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003c00:	6822      	ldr	r2, [r4, #0]
 8003c02:	3b00      	subs	r3, #0
 8003c04:	bf18      	it	ne
 8003c06:	2301      	movne	r3, #1
 8003c08:	0692      	lsls	r2, r2, #26
 8003c0a:	d42b      	bmi.n	8003c64 <_printf_common+0xb0>
 8003c0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003c10:	4641      	mov	r1, r8
 8003c12:	4638      	mov	r0, r7
 8003c14:	47c8      	blx	r9
 8003c16:	3001      	adds	r0, #1
 8003c18:	d01e      	beq.n	8003c58 <_printf_common+0xa4>
 8003c1a:	6823      	ldr	r3, [r4, #0]
 8003c1c:	6922      	ldr	r2, [r4, #16]
 8003c1e:	f003 0306 	and.w	r3, r3, #6
 8003c22:	2b04      	cmp	r3, #4
 8003c24:	bf02      	ittt	eq
 8003c26:	68e5      	ldreq	r5, [r4, #12]
 8003c28:	6833      	ldreq	r3, [r6, #0]
 8003c2a:	1aed      	subeq	r5, r5, r3
 8003c2c:	68a3      	ldr	r3, [r4, #8]
 8003c2e:	bf0c      	ite	eq
 8003c30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c34:	2500      	movne	r5, #0
 8003c36:	4293      	cmp	r3, r2
 8003c38:	bfc4      	itt	gt
 8003c3a:	1a9b      	subgt	r3, r3, r2
 8003c3c:	18ed      	addgt	r5, r5, r3
 8003c3e:	2600      	movs	r6, #0
 8003c40:	341a      	adds	r4, #26
 8003c42:	42b5      	cmp	r5, r6
 8003c44:	d11a      	bne.n	8003c7c <_printf_common+0xc8>
 8003c46:	2000      	movs	r0, #0
 8003c48:	e008      	b.n	8003c5c <_printf_common+0xa8>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	4652      	mov	r2, sl
 8003c4e:	4641      	mov	r1, r8
 8003c50:	4638      	mov	r0, r7
 8003c52:	47c8      	blx	r9
 8003c54:	3001      	adds	r0, #1
 8003c56:	d103      	bne.n	8003c60 <_printf_common+0xac>
 8003c58:	f04f 30ff 	mov.w	r0, #4294967295
 8003c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c60:	3501      	adds	r5, #1
 8003c62:	e7c6      	b.n	8003bf2 <_printf_common+0x3e>
 8003c64:	18e1      	adds	r1, r4, r3
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	2030      	movs	r0, #48	@ 0x30
 8003c6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c6e:	4422      	add	r2, r4
 8003c70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c78:	3302      	adds	r3, #2
 8003c7a:	e7c7      	b.n	8003c0c <_printf_common+0x58>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	4622      	mov	r2, r4
 8003c80:	4641      	mov	r1, r8
 8003c82:	4638      	mov	r0, r7
 8003c84:	47c8      	blx	r9
 8003c86:	3001      	adds	r0, #1
 8003c88:	d0e6      	beq.n	8003c58 <_printf_common+0xa4>
 8003c8a:	3601      	adds	r6, #1
 8003c8c:	e7d9      	b.n	8003c42 <_printf_common+0x8e>
	...

08003c90 <_printf_i>:
 8003c90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c94:	7e0f      	ldrb	r7, [r1, #24]
 8003c96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c98:	2f78      	cmp	r7, #120	@ 0x78
 8003c9a:	4691      	mov	r9, r2
 8003c9c:	4680      	mov	r8, r0
 8003c9e:	460c      	mov	r4, r1
 8003ca0:	469a      	mov	sl, r3
 8003ca2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003ca6:	d807      	bhi.n	8003cb8 <_printf_i+0x28>
 8003ca8:	2f62      	cmp	r7, #98	@ 0x62
 8003caa:	d80a      	bhi.n	8003cc2 <_printf_i+0x32>
 8003cac:	2f00      	cmp	r7, #0
 8003cae:	f000 80d1 	beq.w	8003e54 <_printf_i+0x1c4>
 8003cb2:	2f58      	cmp	r7, #88	@ 0x58
 8003cb4:	f000 80b8 	beq.w	8003e28 <_printf_i+0x198>
 8003cb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003cc0:	e03a      	b.n	8003d38 <_printf_i+0xa8>
 8003cc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003cc6:	2b15      	cmp	r3, #21
 8003cc8:	d8f6      	bhi.n	8003cb8 <_printf_i+0x28>
 8003cca:	a101      	add	r1, pc, #4	@ (adr r1, 8003cd0 <_printf_i+0x40>)
 8003ccc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003cd0:	08003d29 	.word	0x08003d29
 8003cd4:	08003d3d 	.word	0x08003d3d
 8003cd8:	08003cb9 	.word	0x08003cb9
 8003cdc:	08003cb9 	.word	0x08003cb9
 8003ce0:	08003cb9 	.word	0x08003cb9
 8003ce4:	08003cb9 	.word	0x08003cb9
 8003ce8:	08003d3d 	.word	0x08003d3d
 8003cec:	08003cb9 	.word	0x08003cb9
 8003cf0:	08003cb9 	.word	0x08003cb9
 8003cf4:	08003cb9 	.word	0x08003cb9
 8003cf8:	08003cb9 	.word	0x08003cb9
 8003cfc:	08003e3b 	.word	0x08003e3b
 8003d00:	08003d67 	.word	0x08003d67
 8003d04:	08003df5 	.word	0x08003df5
 8003d08:	08003cb9 	.word	0x08003cb9
 8003d0c:	08003cb9 	.word	0x08003cb9
 8003d10:	08003e5d 	.word	0x08003e5d
 8003d14:	08003cb9 	.word	0x08003cb9
 8003d18:	08003d67 	.word	0x08003d67
 8003d1c:	08003cb9 	.word	0x08003cb9
 8003d20:	08003cb9 	.word	0x08003cb9
 8003d24:	08003dfd 	.word	0x08003dfd
 8003d28:	6833      	ldr	r3, [r6, #0]
 8003d2a:	1d1a      	adds	r2, r3, #4
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	6032      	str	r2, [r6, #0]
 8003d30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e09c      	b.n	8003e76 <_printf_i+0x1e6>
 8003d3c:	6833      	ldr	r3, [r6, #0]
 8003d3e:	6820      	ldr	r0, [r4, #0]
 8003d40:	1d19      	adds	r1, r3, #4
 8003d42:	6031      	str	r1, [r6, #0]
 8003d44:	0606      	lsls	r6, r0, #24
 8003d46:	d501      	bpl.n	8003d4c <_printf_i+0xbc>
 8003d48:	681d      	ldr	r5, [r3, #0]
 8003d4a:	e003      	b.n	8003d54 <_printf_i+0xc4>
 8003d4c:	0645      	lsls	r5, r0, #25
 8003d4e:	d5fb      	bpl.n	8003d48 <_printf_i+0xb8>
 8003d50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d54:	2d00      	cmp	r5, #0
 8003d56:	da03      	bge.n	8003d60 <_printf_i+0xd0>
 8003d58:	232d      	movs	r3, #45	@ 0x2d
 8003d5a:	426d      	negs	r5, r5
 8003d5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d60:	4858      	ldr	r0, [pc, #352]	@ (8003ec4 <_printf_i+0x234>)
 8003d62:	230a      	movs	r3, #10
 8003d64:	e011      	b.n	8003d8a <_printf_i+0xfa>
 8003d66:	6821      	ldr	r1, [r4, #0]
 8003d68:	6833      	ldr	r3, [r6, #0]
 8003d6a:	0608      	lsls	r0, r1, #24
 8003d6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d70:	d402      	bmi.n	8003d78 <_printf_i+0xe8>
 8003d72:	0649      	lsls	r1, r1, #25
 8003d74:	bf48      	it	mi
 8003d76:	b2ad      	uxthmi	r5, r5
 8003d78:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d7a:	4852      	ldr	r0, [pc, #328]	@ (8003ec4 <_printf_i+0x234>)
 8003d7c:	6033      	str	r3, [r6, #0]
 8003d7e:	bf14      	ite	ne
 8003d80:	230a      	movne	r3, #10
 8003d82:	2308      	moveq	r3, #8
 8003d84:	2100      	movs	r1, #0
 8003d86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d8a:	6866      	ldr	r6, [r4, #4]
 8003d8c:	60a6      	str	r6, [r4, #8]
 8003d8e:	2e00      	cmp	r6, #0
 8003d90:	db05      	blt.n	8003d9e <_printf_i+0x10e>
 8003d92:	6821      	ldr	r1, [r4, #0]
 8003d94:	432e      	orrs	r6, r5
 8003d96:	f021 0104 	bic.w	r1, r1, #4
 8003d9a:	6021      	str	r1, [r4, #0]
 8003d9c:	d04b      	beq.n	8003e36 <_printf_i+0x1a6>
 8003d9e:	4616      	mov	r6, r2
 8003da0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003da4:	fb03 5711 	mls	r7, r3, r1, r5
 8003da8:	5dc7      	ldrb	r7, [r0, r7]
 8003daa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003dae:	462f      	mov	r7, r5
 8003db0:	42bb      	cmp	r3, r7
 8003db2:	460d      	mov	r5, r1
 8003db4:	d9f4      	bls.n	8003da0 <_printf_i+0x110>
 8003db6:	2b08      	cmp	r3, #8
 8003db8:	d10b      	bne.n	8003dd2 <_printf_i+0x142>
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	07df      	lsls	r7, r3, #31
 8003dbe:	d508      	bpl.n	8003dd2 <_printf_i+0x142>
 8003dc0:	6923      	ldr	r3, [r4, #16]
 8003dc2:	6861      	ldr	r1, [r4, #4]
 8003dc4:	4299      	cmp	r1, r3
 8003dc6:	bfde      	ittt	le
 8003dc8:	2330      	movle	r3, #48	@ 0x30
 8003dca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003dce:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003dd2:	1b92      	subs	r2, r2, r6
 8003dd4:	6122      	str	r2, [r4, #16]
 8003dd6:	f8cd a000 	str.w	sl, [sp]
 8003dda:	464b      	mov	r3, r9
 8003ddc:	aa03      	add	r2, sp, #12
 8003dde:	4621      	mov	r1, r4
 8003de0:	4640      	mov	r0, r8
 8003de2:	f7ff fee7 	bl	8003bb4 <_printf_common>
 8003de6:	3001      	adds	r0, #1
 8003de8:	d14a      	bne.n	8003e80 <_printf_i+0x1f0>
 8003dea:	f04f 30ff 	mov.w	r0, #4294967295
 8003dee:	b004      	add	sp, #16
 8003df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003df4:	6823      	ldr	r3, [r4, #0]
 8003df6:	f043 0320 	orr.w	r3, r3, #32
 8003dfa:	6023      	str	r3, [r4, #0]
 8003dfc:	4832      	ldr	r0, [pc, #200]	@ (8003ec8 <_printf_i+0x238>)
 8003dfe:	2778      	movs	r7, #120	@ 0x78
 8003e00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003e04:	6823      	ldr	r3, [r4, #0]
 8003e06:	6831      	ldr	r1, [r6, #0]
 8003e08:	061f      	lsls	r7, r3, #24
 8003e0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003e0e:	d402      	bmi.n	8003e16 <_printf_i+0x186>
 8003e10:	065f      	lsls	r7, r3, #25
 8003e12:	bf48      	it	mi
 8003e14:	b2ad      	uxthmi	r5, r5
 8003e16:	6031      	str	r1, [r6, #0]
 8003e18:	07d9      	lsls	r1, r3, #31
 8003e1a:	bf44      	itt	mi
 8003e1c:	f043 0320 	orrmi.w	r3, r3, #32
 8003e20:	6023      	strmi	r3, [r4, #0]
 8003e22:	b11d      	cbz	r5, 8003e2c <_printf_i+0x19c>
 8003e24:	2310      	movs	r3, #16
 8003e26:	e7ad      	b.n	8003d84 <_printf_i+0xf4>
 8003e28:	4826      	ldr	r0, [pc, #152]	@ (8003ec4 <_printf_i+0x234>)
 8003e2a:	e7e9      	b.n	8003e00 <_printf_i+0x170>
 8003e2c:	6823      	ldr	r3, [r4, #0]
 8003e2e:	f023 0320 	bic.w	r3, r3, #32
 8003e32:	6023      	str	r3, [r4, #0]
 8003e34:	e7f6      	b.n	8003e24 <_printf_i+0x194>
 8003e36:	4616      	mov	r6, r2
 8003e38:	e7bd      	b.n	8003db6 <_printf_i+0x126>
 8003e3a:	6833      	ldr	r3, [r6, #0]
 8003e3c:	6825      	ldr	r5, [r4, #0]
 8003e3e:	6961      	ldr	r1, [r4, #20]
 8003e40:	1d18      	adds	r0, r3, #4
 8003e42:	6030      	str	r0, [r6, #0]
 8003e44:	062e      	lsls	r6, r5, #24
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	d501      	bpl.n	8003e4e <_printf_i+0x1be>
 8003e4a:	6019      	str	r1, [r3, #0]
 8003e4c:	e002      	b.n	8003e54 <_printf_i+0x1c4>
 8003e4e:	0668      	lsls	r0, r5, #25
 8003e50:	d5fb      	bpl.n	8003e4a <_printf_i+0x1ba>
 8003e52:	8019      	strh	r1, [r3, #0]
 8003e54:	2300      	movs	r3, #0
 8003e56:	6123      	str	r3, [r4, #16]
 8003e58:	4616      	mov	r6, r2
 8003e5a:	e7bc      	b.n	8003dd6 <_printf_i+0x146>
 8003e5c:	6833      	ldr	r3, [r6, #0]
 8003e5e:	1d1a      	adds	r2, r3, #4
 8003e60:	6032      	str	r2, [r6, #0]
 8003e62:	681e      	ldr	r6, [r3, #0]
 8003e64:	6862      	ldr	r2, [r4, #4]
 8003e66:	2100      	movs	r1, #0
 8003e68:	4630      	mov	r0, r6
 8003e6a:	f7fc f9d1 	bl	8000210 <memchr>
 8003e6e:	b108      	cbz	r0, 8003e74 <_printf_i+0x1e4>
 8003e70:	1b80      	subs	r0, r0, r6
 8003e72:	6060      	str	r0, [r4, #4]
 8003e74:	6863      	ldr	r3, [r4, #4]
 8003e76:	6123      	str	r3, [r4, #16]
 8003e78:	2300      	movs	r3, #0
 8003e7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e7e:	e7aa      	b.n	8003dd6 <_printf_i+0x146>
 8003e80:	6923      	ldr	r3, [r4, #16]
 8003e82:	4632      	mov	r2, r6
 8003e84:	4649      	mov	r1, r9
 8003e86:	4640      	mov	r0, r8
 8003e88:	47d0      	blx	sl
 8003e8a:	3001      	adds	r0, #1
 8003e8c:	d0ad      	beq.n	8003dea <_printf_i+0x15a>
 8003e8e:	6823      	ldr	r3, [r4, #0]
 8003e90:	079b      	lsls	r3, r3, #30
 8003e92:	d413      	bmi.n	8003ebc <_printf_i+0x22c>
 8003e94:	68e0      	ldr	r0, [r4, #12]
 8003e96:	9b03      	ldr	r3, [sp, #12]
 8003e98:	4298      	cmp	r0, r3
 8003e9a:	bfb8      	it	lt
 8003e9c:	4618      	movlt	r0, r3
 8003e9e:	e7a6      	b.n	8003dee <_printf_i+0x15e>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	4632      	mov	r2, r6
 8003ea4:	4649      	mov	r1, r9
 8003ea6:	4640      	mov	r0, r8
 8003ea8:	47d0      	blx	sl
 8003eaa:	3001      	adds	r0, #1
 8003eac:	d09d      	beq.n	8003dea <_printf_i+0x15a>
 8003eae:	3501      	adds	r5, #1
 8003eb0:	68e3      	ldr	r3, [r4, #12]
 8003eb2:	9903      	ldr	r1, [sp, #12]
 8003eb4:	1a5b      	subs	r3, r3, r1
 8003eb6:	42ab      	cmp	r3, r5
 8003eb8:	dcf2      	bgt.n	8003ea0 <_printf_i+0x210>
 8003eba:	e7eb      	b.n	8003e94 <_printf_i+0x204>
 8003ebc:	2500      	movs	r5, #0
 8003ebe:	f104 0619 	add.w	r6, r4, #25
 8003ec2:	e7f5      	b.n	8003eb0 <_printf_i+0x220>
 8003ec4:	08004359 	.word	0x08004359
 8003ec8:	0800436a 	.word	0x0800436a

08003ecc <__sflush_r>:
 8003ecc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ed4:	0716      	lsls	r6, r2, #28
 8003ed6:	4605      	mov	r5, r0
 8003ed8:	460c      	mov	r4, r1
 8003eda:	d454      	bmi.n	8003f86 <__sflush_r+0xba>
 8003edc:	684b      	ldr	r3, [r1, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	dc02      	bgt.n	8003ee8 <__sflush_r+0x1c>
 8003ee2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	dd48      	ble.n	8003f7a <__sflush_r+0xae>
 8003ee8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003eea:	2e00      	cmp	r6, #0
 8003eec:	d045      	beq.n	8003f7a <__sflush_r+0xae>
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003ef4:	682f      	ldr	r7, [r5, #0]
 8003ef6:	6a21      	ldr	r1, [r4, #32]
 8003ef8:	602b      	str	r3, [r5, #0]
 8003efa:	d030      	beq.n	8003f5e <__sflush_r+0x92>
 8003efc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003efe:	89a3      	ldrh	r3, [r4, #12]
 8003f00:	0759      	lsls	r1, r3, #29
 8003f02:	d505      	bpl.n	8003f10 <__sflush_r+0x44>
 8003f04:	6863      	ldr	r3, [r4, #4]
 8003f06:	1ad2      	subs	r2, r2, r3
 8003f08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003f0a:	b10b      	cbz	r3, 8003f10 <__sflush_r+0x44>
 8003f0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003f0e:	1ad2      	subs	r2, r2, r3
 8003f10:	2300      	movs	r3, #0
 8003f12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003f14:	6a21      	ldr	r1, [r4, #32]
 8003f16:	4628      	mov	r0, r5
 8003f18:	47b0      	blx	r6
 8003f1a:	1c43      	adds	r3, r0, #1
 8003f1c:	89a3      	ldrh	r3, [r4, #12]
 8003f1e:	d106      	bne.n	8003f2e <__sflush_r+0x62>
 8003f20:	6829      	ldr	r1, [r5, #0]
 8003f22:	291d      	cmp	r1, #29
 8003f24:	d82b      	bhi.n	8003f7e <__sflush_r+0xb2>
 8003f26:	4a2a      	ldr	r2, [pc, #168]	@ (8003fd0 <__sflush_r+0x104>)
 8003f28:	40ca      	lsrs	r2, r1
 8003f2a:	07d6      	lsls	r6, r2, #31
 8003f2c:	d527      	bpl.n	8003f7e <__sflush_r+0xb2>
 8003f2e:	2200      	movs	r2, #0
 8003f30:	6062      	str	r2, [r4, #4]
 8003f32:	04d9      	lsls	r1, r3, #19
 8003f34:	6922      	ldr	r2, [r4, #16]
 8003f36:	6022      	str	r2, [r4, #0]
 8003f38:	d504      	bpl.n	8003f44 <__sflush_r+0x78>
 8003f3a:	1c42      	adds	r2, r0, #1
 8003f3c:	d101      	bne.n	8003f42 <__sflush_r+0x76>
 8003f3e:	682b      	ldr	r3, [r5, #0]
 8003f40:	b903      	cbnz	r3, 8003f44 <__sflush_r+0x78>
 8003f42:	6560      	str	r0, [r4, #84]	@ 0x54
 8003f44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f46:	602f      	str	r7, [r5, #0]
 8003f48:	b1b9      	cbz	r1, 8003f7a <__sflush_r+0xae>
 8003f4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f4e:	4299      	cmp	r1, r3
 8003f50:	d002      	beq.n	8003f58 <__sflush_r+0x8c>
 8003f52:	4628      	mov	r0, r5
 8003f54:	f7ff fbf4 	bl	8003740 <_free_r>
 8003f58:	2300      	movs	r3, #0
 8003f5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f5c:	e00d      	b.n	8003f7a <__sflush_r+0xae>
 8003f5e:	2301      	movs	r3, #1
 8003f60:	4628      	mov	r0, r5
 8003f62:	47b0      	blx	r6
 8003f64:	4602      	mov	r2, r0
 8003f66:	1c50      	adds	r0, r2, #1
 8003f68:	d1c9      	bne.n	8003efe <__sflush_r+0x32>
 8003f6a:	682b      	ldr	r3, [r5, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d0c6      	beq.n	8003efe <__sflush_r+0x32>
 8003f70:	2b1d      	cmp	r3, #29
 8003f72:	d001      	beq.n	8003f78 <__sflush_r+0xac>
 8003f74:	2b16      	cmp	r3, #22
 8003f76:	d11e      	bne.n	8003fb6 <__sflush_r+0xea>
 8003f78:	602f      	str	r7, [r5, #0]
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	e022      	b.n	8003fc4 <__sflush_r+0xf8>
 8003f7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f82:	b21b      	sxth	r3, r3
 8003f84:	e01b      	b.n	8003fbe <__sflush_r+0xf2>
 8003f86:	690f      	ldr	r7, [r1, #16]
 8003f88:	2f00      	cmp	r7, #0
 8003f8a:	d0f6      	beq.n	8003f7a <__sflush_r+0xae>
 8003f8c:	0793      	lsls	r3, r2, #30
 8003f8e:	680e      	ldr	r6, [r1, #0]
 8003f90:	bf08      	it	eq
 8003f92:	694b      	ldreq	r3, [r1, #20]
 8003f94:	600f      	str	r7, [r1, #0]
 8003f96:	bf18      	it	ne
 8003f98:	2300      	movne	r3, #0
 8003f9a:	eba6 0807 	sub.w	r8, r6, r7
 8003f9e:	608b      	str	r3, [r1, #8]
 8003fa0:	f1b8 0f00 	cmp.w	r8, #0
 8003fa4:	dde9      	ble.n	8003f7a <__sflush_r+0xae>
 8003fa6:	6a21      	ldr	r1, [r4, #32]
 8003fa8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003faa:	4643      	mov	r3, r8
 8003fac:	463a      	mov	r2, r7
 8003fae:	4628      	mov	r0, r5
 8003fb0:	47b0      	blx	r6
 8003fb2:	2800      	cmp	r0, #0
 8003fb4:	dc08      	bgt.n	8003fc8 <__sflush_r+0xfc>
 8003fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fbe:	81a3      	strh	r3, [r4, #12]
 8003fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fc8:	4407      	add	r7, r0
 8003fca:	eba8 0800 	sub.w	r8, r8, r0
 8003fce:	e7e7      	b.n	8003fa0 <__sflush_r+0xd4>
 8003fd0:	20400001 	.word	0x20400001

08003fd4 <_fflush_r>:
 8003fd4:	b538      	push	{r3, r4, r5, lr}
 8003fd6:	690b      	ldr	r3, [r1, #16]
 8003fd8:	4605      	mov	r5, r0
 8003fda:	460c      	mov	r4, r1
 8003fdc:	b913      	cbnz	r3, 8003fe4 <_fflush_r+0x10>
 8003fde:	2500      	movs	r5, #0
 8003fe0:	4628      	mov	r0, r5
 8003fe2:	bd38      	pop	{r3, r4, r5, pc}
 8003fe4:	b118      	cbz	r0, 8003fee <_fflush_r+0x1a>
 8003fe6:	6a03      	ldr	r3, [r0, #32]
 8003fe8:	b90b      	cbnz	r3, 8003fee <_fflush_r+0x1a>
 8003fea:	f7ff f9af 	bl	800334c <__sinit>
 8003fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d0f3      	beq.n	8003fde <_fflush_r+0xa>
 8003ff6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ff8:	07d0      	lsls	r0, r2, #31
 8003ffa:	d404      	bmi.n	8004006 <_fflush_r+0x32>
 8003ffc:	0599      	lsls	r1, r3, #22
 8003ffe:	d402      	bmi.n	8004006 <_fflush_r+0x32>
 8004000:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004002:	f7ff fb9a 	bl	800373a <__retarget_lock_acquire_recursive>
 8004006:	4628      	mov	r0, r5
 8004008:	4621      	mov	r1, r4
 800400a:	f7ff ff5f 	bl	8003ecc <__sflush_r>
 800400e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004010:	07da      	lsls	r2, r3, #31
 8004012:	4605      	mov	r5, r0
 8004014:	d4e4      	bmi.n	8003fe0 <_fflush_r+0xc>
 8004016:	89a3      	ldrh	r3, [r4, #12]
 8004018:	059b      	lsls	r3, r3, #22
 800401a:	d4e1      	bmi.n	8003fe0 <_fflush_r+0xc>
 800401c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800401e:	f7ff fb8d 	bl	800373c <__retarget_lock_release_recursive>
 8004022:	e7dd      	b.n	8003fe0 <_fflush_r+0xc>

08004024 <__swhatbuf_r>:
 8004024:	b570      	push	{r4, r5, r6, lr}
 8004026:	460c      	mov	r4, r1
 8004028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800402c:	2900      	cmp	r1, #0
 800402e:	b096      	sub	sp, #88	@ 0x58
 8004030:	4615      	mov	r5, r2
 8004032:	461e      	mov	r6, r3
 8004034:	da0d      	bge.n	8004052 <__swhatbuf_r+0x2e>
 8004036:	89a3      	ldrh	r3, [r4, #12]
 8004038:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800403c:	f04f 0100 	mov.w	r1, #0
 8004040:	bf14      	ite	ne
 8004042:	2340      	movne	r3, #64	@ 0x40
 8004044:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004048:	2000      	movs	r0, #0
 800404a:	6031      	str	r1, [r6, #0]
 800404c:	602b      	str	r3, [r5, #0]
 800404e:	b016      	add	sp, #88	@ 0x58
 8004050:	bd70      	pop	{r4, r5, r6, pc}
 8004052:	466a      	mov	r2, sp
 8004054:	f000 f848 	bl	80040e8 <_fstat_r>
 8004058:	2800      	cmp	r0, #0
 800405a:	dbec      	blt.n	8004036 <__swhatbuf_r+0x12>
 800405c:	9901      	ldr	r1, [sp, #4]
 800405e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004062:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004066:	4259      	negs	r1, r3
 8004068:	4159      	adcs	r1, r3
 800406a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800406e:	e7eb      	b.n	8004048 <__swhatbuf_r+0x24>

08004070 <__smakebuf_r>:
 8004070:	898b      	ldrh	r3, [r1, #12]
 8004072:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004074:	079d      	lsls	r5, r3, #30
 8004076:	4606      	mov	r6, r0
 8004078:	460c      	mov	r4, r1
 800407a:	d507      	bpl.n	800408c <__smakebuf_r+0x1c>
 800407c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004080:	6023      	str	r3, [r4, #0]
 8004082:	6123      	str	r3, [r4, #16]
 8004084:	2301      	movs	r3, #1
 8004086:	6163      	str	r3, [r4, #20]
 8004088:	b003      	add	sp, #12
 800408a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800408c:	ab01      	add	r3, sp, #4
 800408e:	466a      	mov	r2, sp
 8004090:	f7ff ffc8 	bl	8004024 <__swhatbuf_r>
 8004094:	9f00      	ldr	r7, [sp, #0]
 8004096:	4605      	mov	r5, r0
 8004098:	4639      	mov	r1, r7
 800409a:	4630      	mov	r0, r6
 800409c:	f7ff fbbc 	bl	8003818 <_malloc_r>
 80040a0:	b948      	cbnz	r0, 80040b6 <__smakebuf_r+0x46>
 80040a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040a6:	059a      	lsls	r2, r3, #22
 80040a8:	d4ee      	bmi.n	8004088 <__smakebuf_r+0x18>
 80040aa:	f023 0303 	bic.w	r3, r3, #3
 80040ae:	f043 0302 	orr.w	r3, r3, #2
 80040b2:	81a3      	strh	r3, [r4, #12]
 80040b4:	e7e2      	b.n	800407c <__smakebuf_r+0xc>
 80040b6:	89a3      	ldrh	r3, [r4, #12]
 80040b8:	6020      	str	r0, [r4, #0]
 80040ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040be:	81a3      	strh	r3, [r4, #12]
 80040c0:	9b01      	ldr	r3, [sp, #4]
 80040c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80040c6:	b15b      	cbz	r3, 80040e0 <__smakebuf_r+0x70>
 80040c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040cc:	4630      	mov	r0, r6
 80040ce:	f000 f81d 	bl	800410c <_isatty_r>
 80040d2:	b128      	cbz	r0, 80040e0 <__smakebuf_r+0x70>
 80040d4:	89a3      	ldrh	r3, [r4, #12]
 80040d6:	f023 0303 	bic.w	r3, r3, #3
 80040da:	f043 0301 	orr.w	r3, r3, #1
 80040de:	81a3      	strh	r3, [r4, #12]
 80040e0:	89a3      	ldrh	r3, [r4, #12]
 80040e2:	431d      	orrs	r5, r3
 80040e4:	81a5      	strh	r5, [r4, #12]
 80040e6:	e7cf      	b.n	8004088 <__smakebuf_r+0x18>

080040e8 <_fstat_r>:
 80040e8:	b538      	push	{r3, r4, r5, lr}
 80040ea:	4d07      	ldr	r5, [pc, #28]	@ (8004108 <_fstat_r+0x20>)
 80040ec:	2300      	movs	r3, #0
 80040ee:	4604      	mov	r4, r0
 80040f0:	4608      	mov	r0, r1
 80040f2:	4611      	mov	r1, r2
 80040f4:	602b      	str	r3, [r5, #0]
 80040f6:	f7fc fe17 	bl	8000d28 <_fstat>
 80040fa:	1c43      	adds	r3, r0, #1
 80040fc:	d102      	bne.n	8004104 <_fstat_r+0x1c>
 80040fe:	682b      	ldr	r3, [r5, #0]
 8004100:	b103      	cbz	r3, 8004104 <_fstat_r+0x1c>
 8004102:	6023      	str	r3, [r4, #0]
 8004104:	bd38      	pop	{r3, r4, r5, pc}
 8004106:	bf00      	nop
 8004108:	20000270 	.word	0x20000270

0800410c <_isatty_r>:
 800410c:	b538      	push	{r3, r4, r5, lr}
 800410e:	4d06      	ldr	r5, [pc, #24]	@ (8004128 <_isatty_r+0x1c>)
 8004110:	2300      	movs	r3, #0
 8004112:	4604      	mov	r4, r0
 8004114:	4608      	mov	r0, r1
 8004116:	602b      	str	r3, [r5, #0]
 8004118:	f7fc fe16 	bl	8000d48 <_isatty>
 800411c:	1c43      	adds	r3, r0, #1
 800411e:	d102      	bne.n	8004126 <_isatty_r+0x1a>
 8004120:	682b      	ldr	r3, [r5, #0]
 8004122:	b103      	cbz	r3, 8004126 <_isatty_r+0x1a>
 8004124:	6023      	str	r3, [r4, #0]
 8004126:	bd38      	pop	{r3, r4, r5, pc}
 8004128:	20000270 	.word	0x20000270

0800412c <_sbrk_r>:
 800412c:	b538      	push	{r3, r4, r5, lr}
 800412e:	4d06      	ldr	r5, [pc, #24]	@ (8004148 <_sbrk_r+0x1c>)
 8004130:	2300      	movs	r3, #0
 8004132:	4604      	mov	r4, r0
 8004134:	4608      	mov	r0, r1
 8004136:	602b      	str	r3, [r5, #0]
 8004138:	f7fc fe1e 	bl	8000d78 <_sbrk>
 800413c:	1c43      	adds	r3, r0, #1
 800413e:	d102      	bne.n	8004146 <_sbrk_r+0x1a>
 8004140:	682b      	ldr	r3, [r5, #0]
 8004142:	b103      	cbz	r3, 8004146 <_sbrk_r+0x1a>
 8004144:	6023      	str	r3, [r4, #0]
 8004146:	bd38      	pop	{r3, r4, r5, pc}
 8004148:	20000270 	.word	0x20000270

0800414c <_init>:
 800414c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800414e:	bf00      	nop
 8004150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004152:	bc08      	pop	{r3}
 8004154:	469e      	mov	lr, r3
 8004156:	4770      	bx	lr

08004158 <_fini>:
 8004158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800415a:	bf00      	nop
 800415c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800415e:	bc08      	pop	{r3}
 8004160:	469e      	mov	lr, r3
 8004162:	4770      	bx	lr
