INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece_exp2/updowncounter/updowncounter.srcs/sources_1/new/updowncounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updowncounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece_exp2/updowncounter/updowncounter.srcs/sim_1/new/updowncounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
