----------------------------------------------------------------------
Report for cell number_transform.verilog

Register bits: 0 of 4320 (0%)
Latch bits:      14
PIC Latch:       0
I/O cells:       84
                                          Cell usage:
                               cell       count    Res Usage(%)
                             FD1S1A        1       100.0
                             FD1S1D       13       100.0
                                GSR        1       100.0
                                 IB        4       100.0
                                INV        3       100.0
                                 OB       80       100.0
                           ORCALUT4       27       100.0
                                PUR        1       100.0
                                VHI        1       100.0
                                VLO        1       100.0
                            
                         TOTAL           132           
