module uart_fpga_top_mux_3 (
    input  logic        sel,
    input  logic [7:0]  in0,
    input  logic [7:0]  in1,
    output logic [7:0]  out
);
    assign out = (sel & in1) | (~sel & in0);
endmodule