// Seed: 1459076074
module module_0 ();
  wire id_1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1
);
  wire id_3;
  module_0 modCall_1 ();
  id_4 :
  assert property (@(posedge 1) id_4)
  else $display;
  wire id_5;
endmodule
module module_2 (
    output wire  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    output tri1  id_6,
    input  tri0  id_7,
    output tri   id_8,
    output tri0  id_9
);
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
  id_13(
      .id_0(1'b0), .id_1("" + (1))
  );
endmodule
