![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# Tiny Tapeout SPI FPU

- [Read the documentation for project](docs/info.md)

## Set up your Verilog project

4. Adapt the testbench to your design. See [test/README.md](test/README.md) for more information.

