# RISCV-CPU
This project uses Verilog language to complete a simple RISC-V CPU circuit design.
For more info, see: https://github.com/ACMClassCourse-2023/CPU2024.