<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>COLLABORATIVE RESEARCH:     Modeling, Simulation, Circuit Design, Logic Synthesis, Testing and Defect Tolerance of Resonant Tunneling Device Based Nanotechnology</AwardTitle>
<AwardEffectiveDate>08/15/2004</AwardEffectiveDate>
<AwardExpirationDate>07/31/2007</AwardExpirationDate>
<AwardAmount>126000</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Proposal No: 429745 &lt;br/&gt;Prinipal Investigator: Niraj Jha (Princeton U) and Pinaki Mazumder (U Michigan)&lt;br/&gt;Title: COLLABORATIVE RESEARCH: Modeling, Simulation, Circuit Design, Logic Synthesis, Testing and Defect Tolerance of Resonant Tunneling Device based Nanotechnology&lt;br/&gt;&lt;br/&gt;Abstract:&lt;br/&gt;Nanotechnologies, such as resonant-tunneling devices (RTDs), quantum cellular automata, single electron transistors, atom relays, refined molecular relays, carbon nanotube transistors, etc., have seen significant advances in the last few years. They offer orders of magnitude improvements in chip density, performance and power consumption, making many as-yet undreamed-of applications feasible. However, comprehensive circuit analysis/synthesis methodologies and tools have not yet been developed for any nanotechnology. Such tools are urgently needed in order to realize their potential. In this proposal, the investigators will target RTD-based nanotechnology, which has already shown industrial promise. Specifically, we will develop an electronic circuit design optimization environment, and techniques for circuit design, logic synthesis, testing and fault tolerance for this nanotechnology.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/05/2004</MinAmdLetterDate>
<MaxAmdLetterDate>06/12/2006</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0429745</AwardID>
<Investigator>
<FirstName>Niraj</FirstName>
<LastName>Jha</LastName>
<EmailAddress>jha@princeton.edu</EmailAddress>
<StartDate>08/05/2004</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Princeton University</Name>
<CityName>Princeton</CityName>
<ZipCode>085442020</ZipCode>
<PhoneNumber>6092583090</PhoneNumber>
<StreetAddress>Off. of Research &amp; Proj. Admin.</StreetAddress>
<CountryName>United States</CountryName>
<StateName>New Jersey</StateName>
<StateCode>NJ</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramElement>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
