Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 23:44:02 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.937        0.000                      0                 1026        2.552        0.000                       0                  1722  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.937        0.000                      0                 1026        2.552        0.000                       0                  1234  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.937ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_4_12.idx_ret_67[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[77]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.906ns (28.725%)  route 2.248ns (71.275%))
  Logic Levels:           7  (LUT3=2 LUT5=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 8.393 - 6.250 ) 
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.616ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.562ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.556     2.697    dut_inst/clk_c
    SLICE_X106Y583       FDRE                                         r  dut_inst/ret_array_4_12.idx_ret_67[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y583       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.793 r  dut_inst/ret_array_4_12.idx_ret_67[8]/Q
                         net (fo=2, routed)           0.472     3.265    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/idx_o_10[8]
    SLICE_X99Y581        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     3.412 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m12_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.240     3.652    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_674
    SLICE_X103Y582       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.089     3.741 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m674_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.194     3.935    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_675
    SLICE_X103Y583       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     3.999 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m675_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.112     4.111    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_687
    SLICE_X101Y583       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     4.249 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m688_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.502     4.751    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_689
    SLICE_X95Y583        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     4.887 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m689_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.348     5.235    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_690
    SLICE_X96Y584        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.089     5.324 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m690_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.298     5.622    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_691
    SLICE_X95Y584        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     5.769 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_696_i_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.082     5.851    shift_reg_tap_o/N_696_i_lut6_2_o6
    SLICE_X95Y584        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.313     8.393    shift_reg_tap_o/clk_c
    SLICE_X95Y584        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[77]/C
                         clock pessimism              0.404     8.797    
                         clock uncertainty           -0.035     8.762    
    SLICE_X95Y584        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     8.789    shift_reg_tap_o/sr_p.sr_1[77]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_4_12.idx_ret_67[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[77]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.906ns (28.725%)  route 2.248ns (71.275%))
  Logic Levels:           7  (LUT3=2 LUT5=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 8.393 - 6.250 ) 
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.616ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.562ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.556     2.697    dut_inst/clk_c
    SLICE_X106Y583       FDRE                                         r  dut_inst/ret_array_4_12.idx_ret_67[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y583       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.793 f  dut_inst/ret_array_4_12.idx_ret_67[8]/Q
                         net (fo=2, routed)           0.472     3.265    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/idx_o_10[8]
    SLICE_X99Y581        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     3.412 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m12_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.240     3.652    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_674
    SLICE_X103Y582       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.089     3.741 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m674_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.194     3.935    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_675
    SLICE_X103Y583       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     3.999 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m675_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.112     4.111    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_687
    SLICE_X101Y583       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     4.249 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m688_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.502     4.751    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_689
    SLICE_X95Y583        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     4.887 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m689_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.348     5.235    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_690
    SLICE_X96Y584        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.089     5.324 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m690_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.298     5.622    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_691
    SLICE_X95Y584        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     5.769 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_696_i_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.082     5.851    shift_reg_tap_o/N_696_i_lut6_2_o6
    SLICE_X95Y584        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.313     8.393    shift_reg_tap_o/clk_c
    SLICE_X95Y584        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[77]/C
                         clock pessimism              0.404     8.797    
                         clock uncertainty           -0.035     8.762    
    SLICE_X95Y584        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     8.789    shift_reg_tap_o/sr_p.sr_1[77]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_4_12.idx_ret_67[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[90]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.926ns (29.585%)  route 2.204ns (70.415%))
  Logic Levels:           7  (LUT3=2 LUT5=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 8.393 - 6.250 ) 
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.616ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.562ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.556     2.697    dut_inst/clk_c
    SLICE_X106Y583       FDRE                                         r  dut_inst/ret_array_4_12.idx_ret_67[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y583       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.793 r  dut_inst/ret_array_4_12.idx_ret_67[8]/Q
                         net (fo=2, routed)           0.472     3.265    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/idx_o_10[8]
    SLICE_X99Y581        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     3.412 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m12_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.240     3.652    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_674
    SLICE_X103Y582       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.089     3.741 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m674_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.194     3.935    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_675
    SLICE_X103Y583       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     3.999 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m675_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.112     4.111    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_687
    SLICE_X101Y583       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     4.249 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m688_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.502     4.751    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_689
    SLICE_X95Y583        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     4.887 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m689_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.348     5.235    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_690
    SLICE_X96Y584        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.089     5.324 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m690_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.298     5.622    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_691
    SLICE_X95Y584        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     5.789 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_696_i_lut6_2_o5_lut6_2_o6/O
                         net (fo=1, routed)           0.038     5.827    shift_reg_tap_o/N_696_i_lut6_2_o5
    SLICE_X95Y584        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.313     8.393    shift_reg_tap_o/clk_c
    SLICE_X95Y584        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[90]/C
                         clock pessimism              0.404     8.797    
                         clock uncertainty           -0.035     8.762    
    SLICE_X95Y584        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     8.789    shift_reg_tap_o/sr_p.sr_1[90]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_4_12.idx_ret_67[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[90]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.926ns (29.585%)  route 2.204ns (70.415%))
  Logic Levels:           7  (LUT3=2 LUT5=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 8.393 - 6.250 ) 
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.616ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.562ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.556     2.697    dut_inst/clk_c
    SLICE_X106Y583       FDRE                                         r  dut_inst/ret_array_4_12.idx_ret_67[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y583       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.793 f  dut_inst/ret_array_4_12.idx_ret_67[8]/Q
                         net (fo=2, routed)           0.472     3.265    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/idx_o_10[8]
    SLICE_X99Y581        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     3.412 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m12_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.240     3.652    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_674
    SLICE_X103Y582       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.089     3.741 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m674_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.194     3.935    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_675
    SLICE_X103Y583       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     3.999 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m675_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.112     4.111    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_687
    SLICE_X101Y583       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.138     4.249 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m688_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.502     4.751    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_689
    SLICE_X95Y583        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     4.887 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m689_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.348     5.235    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_690
    SLICE_X96Y584        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.089     5.324 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m690_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.298     5.622    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_691
    SLICE_X95Y584        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     5.789 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_696_i_lut6_2_o5_lut6_2_o6/O
                         net (fo=1, routed)           0.038     5.827    shift_reg_tap_o/N_696_i_lut6_2_o5
    SLICE_X95Y584        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.313     8.393    shift_reg_tap_o/clk_c
    SLICE_X95Y584        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[90]/C
                         clock pessimism              0.404     8.797    
                         clock uncertainty           -0.035     8.762    
    SLICE_X95Y584        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     8.789    shift_reg_tap_o/sr_p.sr_1[90]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_2_12.idx_ret_70_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[109]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.155ns (36.737%)  route 1.989ns (63.263%))
  Logic Levels:           7  (LUT3=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 8.418 - 6.250 ) 
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.616ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.562ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.566     2.707    dut_inst/clk_c
    SLICE_X107Y589       FDRE                                         r  dut_inst/ret_array_2_12.idx_ret_70_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y589       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.802 r  dut_inst/ret_array_2_12.idx_ret_70_0_DOUT[0]/Q
                         net (fo=21, routed)          0.427     3.229    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/un1_b_i_o_o_o_o_17
    SLICE_X105Y584       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.142     3.371 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m134_lut6_2_o5_lut6_2_o5/O
                         net (fo=3, routed)           0.338     3.709    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_135_0
    SLICE_X102Y586       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     3.827 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m167_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.258     4.085    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_168_0
    SLICE_X102Y586       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.170     4.255 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m171_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.251     4.506    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_172_0
    SLICE_X102Y586       LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.176     4.682 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m172_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.314     4.996    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_173_0
    SLICE_X100Y590       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.151     5.147 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m723_lut6_2_o5_lut6_2_o6/O
                         net (fo=2, routed)           0.145     5.292    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_174_0
    SLICE_X99Y590        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.205     5.497 f  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/m174_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.174     5.671    dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_175_0
    SLICE_X97Y590        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.769 r  dut_inst/stage_g.8.pair_g.4.csn_cmp_inst/N_179_0_i/O
                         net (fo=1, routed)           0.082     5.851    shift_reg_tap_o/N_179_0_i
    SLICE_X97Y590        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1233, routed)        1.338     8.418    shift_reg_tap_o/clk_c
    SLICE_X97Y590        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[109]/C
                         clock pessimism              0.404     8.822    
                         clock uncertainty           -0.035     8.786    
    SLICE_X97Y590        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     8.813    shift_reg_tap_o/sr_p.sr_1[109]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  2.962    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X100Y571  dut_inst/ret_array_1_12.idx_ret_0_0_ret_array_1_12.idx_ret_8_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X100Y571  dut_inst/ret_array_1_12.idx_ret_0_10_ret_array_1_12.idx_ret_8_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X100Y571  dut_inst/ret_array_1_12.idx_ret_0_11_ret_array_1_12.idx_ret_8_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X100Y571  dut_inst/ret_array_1_12.idx_ret_0_12_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X107Y581  dut_inst/ret_array_1_12.idx_ret_14_14_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X107Y581  dut_inst/ret_array_1_12.idx_ret_14_5_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X107Y581  dut_inst/ret_array_1_12.idx_ret_13_0_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X107Y581  dut_inst/ret_array_1_12.idx_ret_13_1_ret_array_1_12.idx_ret_8_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X107Y581  dut_inst/ret_array_1_12.idx_ret_13_2_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y582  dut_inst/ret_array_1_12.idx_ret_14_15_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y582  dut_inst/ret_array_1_12.idx_ret_14_16_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y582  dut_inst/ret_array_1_12.idx_ret_14_17_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X108Y583  dut_inst/ret_array_1_12.idx_ret_14_2_ret_array_1_12.idx_ret_8_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X108Y583  dut_inst/ret_array_1_12.idx_ret_14_3_ret_array_1_12.idx_ret_8_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y576         lsfr_1/shiftreg_vector[195]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y576         lsfr_1/shiftreg_vector[196]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X96Y576          lsfr_1/shiftreg_vector[197]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y576          lsfr_1/shiftreg_vector[197]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y576          lsfr_1/shiftreg_vector[198]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y576          lsfr_1/shiftreg_vector[199]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y576         lsfr_1/shiftreg_vector[195]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y576         lsfr_1/shiftreg_vector[196]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y576          lsfr_1/shiftreg_vector[197]/C



