{
	"Submitter": "Alexander Montgomerie-Corcoran",
	"Division": "closed",
	"Status": "Available",

	"Board Name": "ZC706 Development Board",
	"Board Memory capacity (not including SoC, processor, or accelerator)": "2GB",
	"Board Memory type": "DDR3",
	"Board storage capacity": "32MB",
	"Board storage type": "QSPI Flash",
	"SoC Name": "ZYNQ XC7Z045-FFG900",
	"SoC Memory capacity (not including processor or accelerator)": "256 KB",
	"SoC Memory type": "SRAM",
	"SoC storage capacity": "",
	"SoC storage type": "",
	"Processor(s) Name": "ARM Cortex A9 Based",
	"Processor(s) Frequencies": "650Mhz",
	"Processor memory type and capacity": "32 KB L1 Cache per Core, 512 KB L2 Cache",
	"Processor storage type and capacity": "",
	"Accelerator": "XC7Z045",
	"Accelerator(s) Frequencies": "187-200MHz",
	"Accelerator memory type and capacity": "SRAM 2.4MB",
	"Accelerator storage type and capacity": "",
	"Hardware Notes": "Overlay generated by fpgaConvNet HDL",

	"Inference Framework": "fpgaConvNet (Model + Optimiser)",
	"Software Libraries": "Xilinx SDK 2019.1, Vivado 2019.1, ONNX 1.12.0",
	"Operating System ": "Bare Metal",
	"Other Software Stack": "",
	"Software Notes": "",

	"Quantization Method": "INT8",
	"Training framework (open division)": "",
	"ML Model Compiler(s)": "ONNX + fpgaConvNet Model",
	"General Compiler(s)": "",
	"Other Software": "",
	"Training and Quantization Notes": ""
}
