WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1252113 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 19 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1252113 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 22303098 heartbeat IPC: 0.4484 cumulative IPC: 0.2375 (Simulation time: 00 hr 02 min 10 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 21050986 cumulative IPC: 0.2375 (Simulation time: 00 hr 02 min 10 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 21050986 cumulative IPC: 0.2375 (Simulation time: 00 hr 02 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_99B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2375 instructions: 5000001 cycles: 21050986
CPU 0 Branch Prediction Accuracy: 57.06% MPKI: 130 Average ROB Occupancy at Mispredict: 1.308
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0136
BRANCH_INDIRECT: 0.0086
BRANCH_CONDITIONAL: 130
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.0284
BRANCH_RETURN: 0.053

LLC TOTAL        ACCESS:     170178 HIT:      20448 MISS:     149730
LLC LOAD         ACCESS:     160460 HIT:      17674 MISS:     142786
LLC RFO          ACCESS:        340 HIT:         37 MISS:        303
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        933 HIT:        919 MISS:         14
LLC TRANSLATION  ACCESS:       8445 HIT:       1818 MISS:       6627
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 223.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1357547 HIT:    1310437 MISS:      47110
cpu0_DTLB LOAD         ACCESS:    1357547 HIT:    1310437 MISS:      47110
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 58.46 cycles
cpu0_ITLB TOTAL        ACCESS:      17289 HIT:      14909 MISS:       2380
cpu0_ITLB LOAD         ACCESS:      17289 HIT:      14909 MISS:       2380
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 34.69 cycles
cpu0_L1D TOTAL        ACCESS:    1548029 HIT:    1312842 MISS:     235187
cpu0_L1D LOAD         ACCESS:    1439007 HIT:    1219083 MISS:     219924
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      89940 HIT:      88228 MISS:       1712
cpu0_L1D TRANSLATION  ACCESS:      19082 HIT:       5531 MISS:      13551
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 162.4 cycles
cpu0_L1I TOTAL        ACCESS:      19332 HIT:      12706 MISS:       6626
cpu0_L1I LOAD         ACCESS:      19332 HIT:      12706 MISS:       6626
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 94.54 cycles
cpu0_L2C TOTAL        ACCESS:     183291 HIT:      14022 MISS:     169269
cpu0_L2C LOAD         ACCESS:     166740 HIT:       6280 MISS:     160460
cpu0_L2C RFO          ACCESS:        728 HIT:        388 MISS:        340
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2310 HIT:       2286 MISS:         24
cpu0_L2C TRANSLATION  ACCESS:      13513 HIT:       5068 MISS:       8445
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 218.6 cycles
cpu0_STLB TOTAL        ACCESS:      25194 HIT:       7676 MISS:      17518
cpu0_STLB LOAD         ACCESS:      25194 HIT:       7676 MISS:      17518
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 155.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     102563
  ROW_BUFFER_MISS:      47153
 AVG DBUS CONGESTED CYCLE: 3.907
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         30
  FULL:        509
