Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Dec 23 19:52:35 2018
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topmodule_timing_summary_routed.rpt -rpx topmodule_timing_summary_routed.rpx
| Design       : topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: e_scene (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: a_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: b_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: d_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: e_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: g_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: h_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg[0][0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: state_reg[0][1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: state_reg[0][2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.742    -2119.922                    252                  695        0.183        0.000                      0                  695        4.500        0.000                       0                   400  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -20.742    -2119.922                    252                  659        0.183        0.000                      0                  659        4.500        0.000                       0                   400  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.192        0.000                      0                   36        1.096        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          252  Failing Endpoints,  Worst Slack      -20.742ns,  Total Violation    -2119.922ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.742ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.757ns  (logic 12.566ns (40.855%)  route 18.191ns (59.145%))
  Logic Levels:           50  (CARRY4=22 LUT2=1 LUT3=2 LUT4=8 LUT5=8 LUT6=9)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 r  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.901     9.568    floor_3_cnt[3]_i_19_n_0
    SLICE_X40Y0          LUT5 (Prop_lut5_I3_O)        0.124     9.692 r  floor_2_cnt[3]_i_8/O
                         net (fo=1, routed)           0.000     9.692    floor_2_cnt[3]_i_8_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.242 r  floor_2_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.242    floor_2_cnt_reg[3]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  floor_2_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.356    floor_2_cnt_reg[7]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.578 f  floor_2_cnt_reg[11]_i_2/O[0]
                         net (fo=11, routed)          1.176    11.754    floor_2_cnt_reg[11]_i_2_n_7
    SLICE_X42Y5          LUT6 (Prop_lut6_I2_O)        0.299    12.053 f  image_red[6][7]_i_237/O
                         net (fo=1, routed)           0.481    12.534    image_red[6][7]_i_237_n_0
    SLICE_X43Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.658 f  image_red[6][7]_i_186/O
                         net (fo=2, routed)           0.164    12.821    image_red[6][7]_i_186_n_0
    SLICE_X43Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.945 f  image_red[6][7]_i_96/O
                         net (fo=5, routed)           0.968    13.913    image_red[6][7]_i_96_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.037 r  image_red[5][7]_i_261/O
                         net (fo=6, routed)           1.057    15.094    image_red[5][7]_i_261_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.218 r  image_red[3][7]_i_322/O
                         net (fo=1, routed)           0.000    15.218    image_red[3][7]_i_322_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.470 r  image_red_reg[3][7]_i_272/O[0]
                         net (fo=2, routed)           0.832    16.302    image_red_reg[3][7]_i_272_n_7
    SLICE_X29Y20         LUT4 (Prop_lut4_I2_O)        0.295    16.597 r  image_red[3][7]_i_131/O
                         net (fo=1, routed)           0.000    16.597    image_red[3][7]_i_131_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.844 r  image_red_reg[3][7]_i_82/O[0]
                         net (fo=2, routed)           0.658    17.502    image_red_reg[3][7]_i_82_n_7
    SLICE_X28Y21         LUT4 (Prop_lut4_I2_O)        0.299    17.801 r  image_red[3][7]_i_28/O
                         net (fo=1, routed)           0.000    17.801    image_red[3][7]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.048 r  image_red_reg[3][7]_i_12/O[0]
                         net (fo=5, routed)           0.659    18.707    image_red_reg[3][7]_i_12_n_7
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.299    19.006 r  image_red[3][4]_i_2/O
                         net (fo=3, routed)           0.430    19.436    image_red[3][4]_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124    19.560 r  image_red[3][7]_i_295/O
                         net (fo=1, routed)           0.000    19.560    image_red[3][7]_i_295_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.807 r  image_red_reg[3][7]_i_180/O[0]
                         net (fo=3, routed)           0.791    20.598    image_red_reg[3][7]_i_180_n_7
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.299    20.897 r  image_red[3][7]_i_186/O
                         net (fo=1, routed)           0.000    20.897    image_red[3][7]_i_186_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    21.149 r  image_red_reg[3][7]_i_92/O[0]
                         net (fo=3, routed)           0.786    21.935    image_red_reg[3][7]_i_92_n_7
    SLICE_X15Y23         LUT5 (Prop_lut5_I0_O)        0.295    22.230 r  image_red[3][7]_i_42/O
                         net (fo=1, routed)           0.000    22.230    image_red[3][7]_i_42_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.477 r  image_red_reg[3][7]_i_14/O[0]
                         net (fo=4, routed)           0.638    23.115    image_red_reg[3][7]_i_14_n_7
    SLICE_X15Y21         LUT5 (Prop_lut5_I1_O)        0.299    23.414 r  image_red[3][7]_i_282/O
                         net (fo=1, routed)           0.000    23.414    image_red[3][7]_i_282_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.661 r  image_red_reg[3][7]_i_147/O[0]
                         net (fo=3, routed)           0.474    24.135    image_red_reg[3][7]_i_147_n_7
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.299    24.434 r  image_red[3][7]_i_153/O
                         net (fo=1, routed)           0.000    24.434    image_red[3][7]_i_153_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    24.681 r  image_red_reg[3][7]_i_86/O[0]
                         net (fo=3, routed)           0.594    25.275    image_red_reg[3][7]_i_86_n_7
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.299    25.574 r  image_red[3][7]_i_35/O
                         net (fo=1, routed)           0.000    25.574    image_red[3][7]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    25.826 r  image_red_reg[3][7]_i_13/O[0]
                         net (fo=2, routed)           0.591    26.417    image_red_reg[3][7]_i_13_n_7
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.295    26.712 f  image_red[3][7]_i_372/O
                         net (fo=1, routed)           0.351    27.063    image_red[3][7]_i_372_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    27.187 r  image_red[3][7]_i_301/O
                         net (fo=2, routed)           0.419    27.606    image_red[3][7]_i_301_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.124    27.730 r  image_red[3][7]_i_305/O
                         net (fo=1, routed)           0.000    27.730    image_red[3][7]_i_305_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.977 r  image_red_reg[3][7]_i_212/O[0]
                         net (fo=1, routed)           0.595    28.573    image_red_reg[3][7]_i_212_n_7
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.299    28.872 r  image_red[3][7]_i_217/O
                         net (fo=1, routed)           0.000    28.872    image_red[3][7]_i_217_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    29.119 r  image_red_reg[3][7]_i_98/O[0]
                         net (fo=3, routed)           0.799    29.918    image_red_reg[3][7]_i_98_n_7
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.299    30.217 r  image_red[3][7]_i_49/O
                         net (fo=1, routed)           0.000    30.217    image_red[3][7]_i_49_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    30.464 r  image_red_reg[3][7]_i_15/O[0]
                         net (fo=1, routed)           0.438    30.902    image_red_reg[3][7]_i_15_n_7
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.299    31.201 f  image_red[3][4]_i_3/O
                         net (fo=2, routed)           0.175    31.376    image_red[3][4]_i_3_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124    31.500 r  image_red[3][7]_i_105/O
                         net (fo=2, routed)           0.559    32.059    image_red[3][7]_i_105_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I3_O)        0.124    32.183 r  image_red[3][7]_i_109/O
                         net (fo=1, routed)           0.000    32.183    image_red[3][7]_i_109_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    32.435 r  image_red_reg[3][7]_i_50/O[0]
                         net (fo=1, routed)           0.587    33.021    image_red_reg[3][7]_i_50_n_7
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.295    33.316 r  image_red[3][7]_i_55/O
                         net (fo=1, routed)           0.000    33.316    image_red[3][7]_i_55_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.740 r  image_red_reg[3][7]_i_16/O[1]
                         net (fo=3, routed)           0.424    34.164    image_red_reg[3][7]_i_16_n_6
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.303    34.467 r  image_red[3][7]_i_5/O
                         net (fo=1, routed)           0.338    34.806    image_red[3][7]_i_5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    35.244 r  image_red_reg[3][7]_i_2/O[3]
                         net (fo=1, routed)           0.295    35.539    image_red_reg[3][7]_i_2_n_4
    SLICE_X4Y19          LUT6 (Prop_lut6_I2_O)        0.306    35.845 r  image_red[3][7]_i_1/O
                         net (fo=1, routed)           0.000    35.845    image_red[3][7]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  image_red_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  image_red_reg[3][7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.031    15.103    image_red_reg[3][7]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -35.845    
  -------------------------------------------------------------------
                         slack                                -20.742    

Slack (VIOLATED) :        -20.696ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.713ns  (logic 12.480ns (40.634%)  route 18.233ns (59.366%))
  Logic Levels:           50  (CARRY4=22 LUT2=1 LUT3=2 LUT4=8 LUT5=8 LUT6=9)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 r  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.901     9.568    floor_3_cnt[3]_i_19_n_0
    SLICE_X40Y0          LUT5 (Prop_lut5_I3_O)        0.124     9.692 r  floor_2_cnt[3]_i_8/O
                         net (fo=1, routed)           0.000     9.692    floor_2_cnt[3]_i_8_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.242 r  floor_2_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.242    floor_2_cnt_reg[3]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.356 r  floor_2_cnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.356    floor_2_cnt_reg[7]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.578 f  floor_2_cnt_reg[11]_i_2/O[0]
                         net (fo=11, routed)          1.176    11.754    floor_2_cnt_reg[11]_i_2_n_7
    SLICE_X42Y5          LUT6 (Prop_lut6_I2_O)        0.299    12.053 f  image_red[6][7]_i_237/O
                         net (fo=1, routed)           0.481    12.534    image_red[6][7]_i_237_n_0
    SLICE_X43Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.658 f  image_red[6][7]_i_186/O
                         net (fo=2, routed)           0.164    12.821    image_red[6][7]_i_186_n_0
    SLICE_X43Y7          LUT4 (Prop_lut4_I3_O)        0.124    12.945 f  image_red[6][7]_i_96/O
                         net (fo=5, routed)           0.968    13.913    image_red[6][7]_i_96_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I3_O)        0.124    14.037 r  image_red[5][7]_i_261/O
                         net (fo=6, routed)           1.057    15.094    image_red[5][7]_i_261_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.218 r  image_red[3][7]_i_322/O
                         net (fo=1, routed)           0.000    15.218    image_red[3][7]_i_322_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.470 r  image_red_reg[3][7]_i_272/O[0]
                         net (fo=2, routed)           0.832    16.302    image_red_reg[3][7]_i_272_n_7
    SLICE_X29Y20         LUT4 (Prop_lut4_I2_O)        0.295    16.597 r  image_red[3][7]_i_131/O
                         net (fo=1, routed)           0.000    16.597    image_red[3][7]_i_131_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.844 r  image_red_reg[3][7]_i_82/O[0]
                         net (fo=2, routed)           0.658    17.502    image_red_reg[3][7]_i_82_n_7
    SLICE_X28Y21         LUT4 (Prop_lut4_I2_O)        0.299    17.801 r  image_red[3][7]_i_28/O
                         net (fo=1, routed)           0.000    17.801    image_red[3][7]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.048 r  image_red_reg[3][7]_i_12/O[0]
                         net (fo=5, routed)           0.659    18.707    image_red_reg[3][7]_i_12_n_7
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.299    19.006 r  image_red[3][4]_i_2/O
                         net (fo=3, routed)           0.430    19.436    image_red[3][4]_i_2_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I4_O)        0.124    19.560 r  image_red[3][7]_i_295/O
                         net (fo=1, routed)           0.000    19.560    image_red[3][7]_i_295_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.807 r  image_red_reg[3][7]_i_180/O[0]
                         net (fo=3, routed)           0.791    20.598    image_red_reg[3][7]_i_180_n_7
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.299    20.897 r  image_red[3][7]_i_186/O
                         net (fo=1, routed)           0.000    20.897    image_red[3][7]_i_186_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    21.149 r  image_red_reg[3][7]_i_92/O[0]
                         net (fo=3, routed)           0.786    21.935    image_red_reg[3][7]_i_92_n_7
    SLICE_X15Y23         LUT5 (Prop_lut5_I0_O)        0.295    22.230 r  image_red[3][7]_i_42/O
                         net (fo=1, routed)           0.000    22.230    image_red[3][7]_i_42_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.477 r  image_red_reg[3][7]_i_14/O[0]
                         net (fo=4, routed)           0.638    23.115    image_red_reg[3][7]_i_14_n_7
    SLICE_X15Y21         LUT5 (Prop_lut5_I1_O)        0.299    23.414 r  image_red[3][7]_i_282/O
                         net (fo=1, routed)           0.000    23.414    image_red[3][7]_i_282_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.661 r  image_red_reg[3][7]_i_147/O[0]
                         net (fo=3, routed)           0.474    24.135    image_red_reg[3][7]_i_147_n_7
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.299    24.434 r  image_red[3][7]_i_153/O
                         net (fo=1, routed)           0.000    24.434    image_red[3][7]_i_153_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    24.681 r  image_red_reg[3][7]_i_86/O[0]
                         net (fo=3, routed)           0.594    25.275    image_red_reg[3][7]_i_86_n_7
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.299    25.574 r  image_red[3][7]_i_35/O
                         net (fo=1, routed)           0.000    25.574    image_red[3][7]_i_35_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    25.826 r  image_red_reg[3][7]_i_13/O[0]
                         net (fo=2, routed)           0.591    26.417    image_red_reg[3][7]_i_13_n_7
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.295    26.712 f  image_red[3][7]_i_372/O
                         net (fo=1, routed)           0.351    27.063    image_red[3][7]_i_372_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124    27.187 r  image_red[3][7]_i_301/O
                         net (fo=2, routed)           0.419    27.606    image_red[3][7]_i_301_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.124    27.730 r  image_red[3][7]_i_305/O
                         net (fo=1, routed)           0.000    27.730    image_red[3][7]_i_305_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.977 r  image_red_reg[3][7]_i_212/O[0]
                         net (fo=1, routed)           0.595    28.573    image_red_reg[3][7]_i_212_n_7
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.299    28.872 r  image_red[3][7]_i_217/O
                         net (fo=1, routed)           0.000    28.872    image_red[3][7]_i_217_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    29.119 r  image_red_reg[3][7]_i_98/O[0]
                         net (fo=3, routed)           0.799    29.918    image_red_reg[3][7]_i_98_n_7
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.299    30.217 r  image_red[3][7]_i_49/O
                         net (fo=1, routed)           0.000    30.217    image_red[3][7]_i_49_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    30.464 r  image_red_reg[3][7]_i_15/O[0]
                         net (fo=1, routed)           0.438    30.902    image_red_reg[3][7]_i_15_n_7
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.299    31.201 f  image_red[3][4]_i_3/O
                         net (fo=2, routed)           0.175    31.376    image_red[3][4]_i_3_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124    31.500 r  image_red[3][7]_i_105/O
                         net (fo=2, routed)           0.559    32.059    image_red[3][7]_i_105_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I3_O)        0.124    32.183 r  image_red[3][7]_i_109/O
                         net (fo=1, routed)           0.000    32.183    image_red[3][7]_i_109_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    32.435 r  image_red_reg[3][7]_i_50/O[0]
                         net (fo=1, routed)           0.587    33.021    image_red_reg[3][7]_i_50_n_7
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.295    33.316 r  image_red[3][7]_i_55/O
                         net (fo=1, routed)           0.000    33.316    image_red[3][7]_i_55_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.563 r  image_red_reg[3][7]_i_16/O[0]
                         net (fo=3, routed)           0.327    33.891    image_red_reg[3][7]_i_16_n_7
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.299    34.190 r  image_red[3][7]_i_6/O
                         net (fo=1, routed)           0.338    34.528    image_red[3][7]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    35.065 r  image_red_reg[3][7]_i_2/O[2]
                         net (fo=1, routed)           0.433    35.498    image_red_reg[3][7]_i_2_n_5
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.302    35.800 r  image_red[3][6]_i_1/O
                         net (fo=1, routed)           0.000    35.800    image_red[3][6]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  image_red_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_red_reg[3][6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.032    15.104    image_red_reg[3][6]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -35.800    
  -------------------------------------------------------------------
                         slack                                -20.696    

Slack (VIOLATED) :        -20.638ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.509ns  (logic 12.694ns (41.608%)  route 17.815ns (58.392%))
  Logic Levels:           50  (CARRY4=20 LUT2=4 LUT3=4 LUT4=7 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 f  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 f  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.726     9.393    floor_3_cnt[3]_i_19_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  floor_1_cnt[3]_i_5/O
                         net (fo=3, routed)           0.539    10.056    floor_1_cnt[3]_i_5_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.563 r  floor_1_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.563    floor_1_cnt_reg[3]_i_2_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.876 f  floor_1_cnt_reg[7]_i_3/O[3]
                         net (fo=11, routed)          1.206    12.081    floor_1_cnt_reg[7]_i_3_n_4
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.306    12.387 r  image_red[6][7]_i_191/O
                         net (fo=3, routed)           0.475    12.863    image_red[6][7]_i_191_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.124    12.987 r  image_red[4][7]_i_294/O
                         net (fo=2, routed)           0.462    13.449    image_red[4][7]_i_294_n_0
    SLICE_X37Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.573 r  image_red[2][7]_i_529/O
                         net (fo=2, routed)           0.451    14.024    image_red[2][7]_i_529_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.124    14.148 r  image_red[2][7]_i_406/O
                         net (fo=4, routed)           0.473    14.621    image_red[2][7]_i_406_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.745 f  image_red[2][7]_i_332/O
                         net (fo=2, routed)           0.580    15.325    image_red[2][7]_i_332_n_0
    SLICE_X41Y7          LUT2 (Prop_lut2_I0_O)        0.153    15.478 r  image_red[2][7]_i_153/O
                         net (fo=2, routed)           0.422    15.900    image_red[2][7]_i_153_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I3_O)        0.327    16.227 r  image_red[2][7]_i_154/O
                         net (fo=1, routed)           0.000    16.227    image_red[2][7]_i_154_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.475 r  image_red_reg[2][7]_i_90/O[3]
                         net (fo=2, routed)           0.868    17.343    image_red_reg[2][7]_i_90_n_4
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.306    17.649 r  image_red[2][3]_i_19/O
                         net (fo=1, routed)           0.000    17.649    image_red[2][3]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.897 r  image_red_reg[2][3]_i_5/O[3]
                         net (fo=5, routed)           0.781    18.679    image_red_reg[2][3]_i_5_n_4
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.306    18.985 r  image_red[2][7]_i_501/O
                         net (fo=1, routed)           0.000    18.985    image_red[2][7]_i_501_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.233 r  image_red_reg[2][7]_i_385/O[3]
                         net (fo=2, routed)           0.653    19.886    image_red_reg[2][7]_i_385_n_4
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.306    20.192 r  image_red[2][7]_i_271/O
                         net (fo=1, routed)           0.000    20.192    image_red[2][7]_i_271_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.440 r  image_red_reg[2][7]_i_109/O[3]
                         net (fo=2, routed)           0.445    20.885    image_red_reg[2][7]_i_109_n_4
    SLICE_X34Y16         LUT3 (Prop_lut3_I1_O)        0.306    21.191 r  image_red[2][3]_i_40/O
                         net (fo=1, routed)           0.000    21.191    image_red[2][3]_i_40_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.446 r  image_red_reg[2][3]_i_8/O[3]
                         net (fo=4, routed)           0.792    22.238    image_red_reg[2][3]_i_8_n_4
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.307    22.545 r  image_red[2][7]_i_473/O
                         net (fo=1, routed)           0.000    22.545    image_red[2][7]_i_473_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.793 r  image_red_reg[2][7]_i_363/O[3]
                         net (fo=3, routed)           0.450    23.243    image_red_reg[2][7]_i_363_n_4
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.306    23.549 r  image_red[2][7]_i_233/O
                         net (fo=1, routed)           0.000    23.549    image_red[2][7]_i_233_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.797 r  image_red_reg[2][7]_i_103/O[3]
                         net (fo=3, routed)           0.746    24.542    image_red_reg[2][7]_i_103_n_4
    SLICE_X32Y18         LUT4 (Prop_lut4_I3_O)        0.306    24.848 r  image_red[2][3]_i_33/O
                         net (fo=1, routed)           0.000    24.848    image_red[2][3]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.096 r  image_red_reg[2][3]_i_7/O[3]
                         net (fo=2, routed)           0.617    25.713    image_red_reg[2][3]_i_7_n_4
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.306    26.019 f  image_red[2][7]_i_534/O
                         net (fo=1, routed)           0.303    26.322    image_red[2][7]_i_534_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.124    26.446 r  image_red[2][7]_i_442/O
                         net (fo=2, routed)           0.426    26.872    image_red[2][7]_i_442_n_0
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.996 r  image_red[2][7]_i_433/O
                         net (fo=1, routed)           0.000    26.996    image_red[2][7]_i_433_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    27.244 r  image_red_reg[2][7]_i_339/O[3]
                         net (fo=3, routed)           0.711    27.955    image_red_reg[2][7]_i_339_n_4
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.306    28.261 r  image_red[2][7]_i_195/O
                         net (fo=1, routed)           0.000    28.261    image_red[2][7]_i_195_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    28.509 r  image_red_reg[2][7]_i_97/O[3]
                         net (fo=3, routed)           0.445    28.954    image_red_reg[2][7]_i_97_n_4
    SLICE_X38Y19         LUT4 (Prop_lut4_I3_O)        0.306    29.260 r  image_red[2][3]_i_26/O
                         net (fo=1, routed)           0.000    29.260    image_red[2][3]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    29.515 r  image_red_reg[2][3]_i_6/O[3]
                         net (fo=1, routed)           0.294    29.809    image_red_reg[2][3]_i_6_n_4
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.307    30.116 f  image_red[2][3]_i_3/O
                         net (fo=2, routed)           0.167    30.282    image_red[2][3]_i_3_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124    30.406 r  image_red[2][7]_i_297/O
                         net (fo=2, routed)           0.548    30.954    image_red[2][7]_i_297_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124    31.078 r  image_red[2][7]_i_286/O
                         net (fo=1, routed)           0.000    31.078    image_red[2][7]_i_286_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    31.326 r  image_red_reg[2][7]_i_116/O[3]
                         net (fo=2, routed)           0.439    31.765    image_red_reg[2][7]_i_116_n_4
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.306    32.071 r  image_red[2][7]_i_58/O
                         net (fo=2, routed)           0.568    32.639    image_red[2][7]_i_58_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.763 r  image_red[2][7]_i_62/O
                         net (fo=1, routed)           0.000    32.763    image_red[2][7]_i_62_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.010 r  image_red_reg[2][7]_i_18/O[0]
                         net (fo=2, routed)           0.362    33.372    image_red_reg[2][7]_i_18_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.299    33.671 r  image_red[2][7]_i_7/O
                         net (fo=2, routed)           0.558    34.229    image_red[2][7]_i_7_n_0
    SLICE_X37Y20         LUT4 (Prop_lut4_I0_O)        0.124    34.353 r  image_red[2][7]_i_11/O
                         net (fo=1, routed)           0.000    34.353    image_red[2][7]_i_11_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    34.993 r  image_red_reg[2][7]_i_2/O[3]
                         net (fo=1, routed)           0.297    35.290    image_red_reg[2][7]_i_2_n_4
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.306    35.596 r  image_red[2][7]_i_1/O
                         net (fo=1, routed)           0.000    35.596    image_red[2][7]_i_1_n_0
    SLICE_X39Y21         FDRE                                         r  image_red_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  image_red_reg[2][7]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X39Y21         FDRE (Setup_fdre_C_D)        0.031    14.958    image_red_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -35.596    
  -------------------------------------------------------------------
                         slack                                -20.638    

Slack (VIOLATED) :        -20.604ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.607ns  (logic 13.017ns (42.529%)  route 17.590ns (57.471%))
  Logic Levels:           53  (CARRY4=25 LUT2=5 LUT3=3 LUT4=6 LUT5=8 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 f  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 f  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.726     9.393    floor_3_cnt[3]_i_19_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  floor_1_cnt[3]_i_5/O
                         net (fo=3, routed)           0.539    10.056    floor_1_cnt[3]_i_5_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.563 r  floor_1_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.563    floor_1_cnt_reg[3]_i_2_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  floor_1_cnt_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.677    floor_1_cnt_reg[7]_i_3_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  floor_1_cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.791    floor_1_cnt_reg[11]_i_3_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  floor_1_cnt_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.905    floor_1_cnt_reg[15]_i_2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  floor_1_cnt_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.019    floor_1_cnt_reg[19]_i_3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.258 r  floor_1_cnt_reg[23]_i_3/O[2]
                         net (fo=10, routed)          0.843    12.100    floor_1_cnt_reg[23]_i_3_n_5
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.302    12.402 r  image_red[6][7]_i_240/O
                         net (fo=1, routed)           0.423    12.825    image_red[6][7]_i_240_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.949 r  image_red[6][7]_i_188/O
                         net (fo=18, routed)          0.654    13.603    image_red[6][7]_i_188_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124    13.727 r  image_red[7][7]_i_95/O
                         net (fo=13, routed)          0.935    14.662    image_red[7][7]_i_95_n_0
    SLICE_X30Y15         LUT4 (Prop_lut4_I0_O)        0.124    14.786 r  image_red[4][7]_i_283/O
                         net (fo=2, routed)           0.505    15.291    image_red[4][7]_i_283_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.415 r  image_red[4][7]_i_284/O
                         net (fo=1, routed)           0.000    15.415    image_red[4][7]_i_284_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.663 r  image_red_reg[4][7]_i_235/O[3]
                         net (fo=1, routed)           0.313    15.976    image_red_reg[4][7]_i_235_n_4
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    16.530 r  image_red_reg[4][7]_i_79/O[3]
                         net (fo=2, routed)           0.460    16.990    image_red_reg[4][7]_i_79_n_4
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306    17.296 r  image_red[4][7]_i_24/O
                         net (fo=2, routed)           0.564    17.860    image_red[4][7]_i_24_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.984 r  image_red[4][7]_i_28/O
                         net (fo=1, routed)           0.000    17.984    image_red[4][7]_i_28_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.231 r  image_red_reg[4][7]_i_12/O[0]
                         net (fo=5, routed)           0.337    18.568    image_red_reg[4][7]_i_12_n_7
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.299    18.867 r  image_red[4][4]_i_2/O
                         net (fo=3, routed)           0.317    19.184    image_red[4][4]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.308 r  image_red[4][7]_i_277/O
                         net (fo=1, routed)           0.000    19.308    image_red[4][7]_i_277_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.555 r  image_red_reg[4][7]_i_194/O[0]
                         net (fo=2, routed)           0.476    20.032    image_red_reg[4][7]_i_194_n_7
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.299    20.331 r  image_red[4][7]_i_199/O
                         net (fo=1, routed)           0.000    20.331    image_red[4][7]_i_199_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.578 r  image_red_reg[4][7]_i_94/O[0]
                         net (fo=2, routed)           0.476    21.054    image_red_reg[4][7]_i_94_n_7
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.299    21.353 r  image_red[4][7]_i_49/O
                         net (fo=1, routed)           0.000    21.353    image_red[4][7]_i_49_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.600 r  image_red_reg[4][7]_i_15/O[0]
                         net (fo=4, routed)           0.613    22.213    image_red0_in[4]
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.299    22.512 r  image_red[4][7]_i_265/O
                         net (fo=1, routed)           0.000    22.512    image_red[4][7]_i_265_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.764 r  image_red_reg[4][7]_i_166/O[0]
                         net (fo=2, routed)           0.472    23.236    image_red_reg[4][7]_i_166_n_7
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.295    23.531 r  image_red[4][7]_i_171/O
                         net (fo=1, routed)           0.000    23.531    image_red[4][7]_i_171_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.778 r  image_red_reg[4][7]_i_88/O[0]
                         net (fo=2, routed)           0.710    24.488    image_red_reg[4][7]_i_88_n_7
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.299    24.787 r  image_red[4][7]_i_42/O
                         net (fo=1, routed)           0.000    24.787    image_red[4][7]_i_42_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    25.039 r  image_red_reg[4][7]_i_14/O[0]
                         net (fo=2, routed)           0.712    25.751    image_red1_in[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.295    26.046 f  image_red[4][7]_i_300/O
                         net (fo=1, routed)           0.302    26.349    image_red[4][7]_i_300_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    26.473 r  image_red[4][7]_i_248/O
                         net (fo=2, routed)           0.884    27.357    image_red[4][7]_i_248_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.124    27.481 r  image_red[4][7]_i_252/O
                         net (fo=1, routed)           0.000    27.481    image_red[4][7]_i_252_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.728 r  image_red_reg[4][7]_i_138/O[0]
                         net (fo=3, routed)           0.438    28.166    image_red_reg[4][7]_i_138_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299    28.465 r  image_red[4][7]_i_143/O
                         net (fo=1, routed)           0.000    28.465    image_red[4][7]_i_143_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    28.717 r  image_red_reg[4][7]_i_82/O[0]
                         net (fo=3, routed)           0.622    29.338    image_red_reg[4][7]_i_82_n_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I0_O)        0.295    29.633 r  image_red[4][7]_i_35/O
                         net (fo=1, routed)           0.000    29.633    image_red[4][7]_i_35_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    29.880 r  image_red_reg[4][7]_i_13/O[0]
                         net (fo=1, routed)           0.307    30.187    image_red2_in[4]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    30.486 f  image_red[4][4]_i_3/O
                         net (fo=2, routed)           0.464    30.950    image_red[4][4]_i_3_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    31.074 r  image_red[4][7]_i_101/O
                         net (fo=2, routed)           0.437    31.511    image_red[4][7]_i_101_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I3_O)        0.124    31.635 r  image_red[4][7]_i_105/O
                         net (fo=1, routed)           0.000    31.635    image_red[4][7]_i_105_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    31.887 r  image_red_reg[4][7]_i_50/O[0]
                         net (fo=3, routed)           0.637    32.524    image_red_reg[4][7]_i_50_n_7
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.295    32.819 r  image_red[4][7]_i_55/O
                         net (fo=1, routed)           0.000    32.819    image_red[4][7]_i_55_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.066 r  image_red_reg[4][7]_i_16/O[0]
                         net (fo=2, routed)           0.448    33.515    image_red_reg[4][7]_i_16_n_7
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.299    33.814 r  image_red[4][7]_i_6/O
                         net (fo=2, routed)           0.483    34.297    image_red[4][7]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    34.907 r  image_red_reg[4][7]_i_2/O[3]
                         net (fo=1, routed)           0.481    35.387    image_red_reg[4][7]_i_2_n_4
    SLICE_X12Y13         LUT6 (Prop_lut6_I2_O)        0.307    35.694 r  image_red[4][7]_i_1/O
                         net (fo=1, routed)           0.000    35.694    image_red[4][7]_i_1_n_0
    SLICE_X12Y13         FDRE                                         r  image_red_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  image_red_reg[4][7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.079    15.090    image_red_reg[4][7]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -35.694    
  -------------------------------------------------------------------
                         slack                                -20.604    

Slack (VIOLATED) :        -20.580ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.452ns  (logic 12.630ns (41.475%)  route 17.822ns (58.525%))
  Logic Levels:           50  (CARRY4=20 LUT2=4 LUT3=4 LUT4=7 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 f  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 f  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.726     9.393    floor_3_cnt[3]_i_19_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  floor_1_cnt[3]_i_5/O
                         net (fo=3, routed)           0.539    10.056    floor_1_cnt[3]_i_5_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.563 r  floor_1_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.563    floor_1_cnt_reg[3]_i_2_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.876 f  floor_1_cnt_reg[7]_i_3/O[3]
                         net (fo=11, routed)          1.206    12.081    floor_1_cnt_reg[7]_i_3_n_4
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.306    12.387 r  image_red[6][7]_i_191/O
                         net (fo=3, routed)           0.475    12.863    image_red[6][7]_i_191_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.124    12.987 r  image_red[4][7]_i_294/O
                         net (fo=2, routed)           0.462    13.449    image_red[4][7]_i_294_n_0
    SLICE_X37Y8          LUT4 (Prop_lut4_I0_O)        0.124    13.573 r  image_red[2][7]_i_529/O
                         net (fo=2, routed)           0.451    14.024    image_red[2][7]_i_529_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.124    14.148 r  image_red[2][7]_i_406/O
                         net (fo=4, routed)           0.473    14.621    image_red[2][7]_i_406_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.745 f  image_red[2][7]_i_332/O
                         net (fo=2, routed)           0.580    15.325    image_red[2][7]_i_332_n_0
    SLICE_X41Y7          LUT2 (Prop_lut2_I0_O)        0.153    15.478 r  image_red[2][7]_i_153/O
                         net (fo=2, routed)           0.422    15.900    image_red[2][7]_i_153_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I3_O)        0.327    16.227 r  image_red[2][7]_i_154/O
                         net (fo=1, routed)           0.000    16.227    image_red[2][7]_i_154_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.475 r  image_red_reg[2][7]_i_90/O[3]
                         net (fo=2, routed)           0.868    17.343    image_red_reg[2][7]_i_90_n_4
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.306    17.649 r  image_red[2][3]_i_19/O
                         net (fo=1, routed)           0.000    17.649    image_red[2][3]_i_19_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.897 r  image_red_reg[2][3]_i_5/O[3]
                         net (fo=5, routed)           0.781    18.679    image_red_reg[2][3]_i_5_n_4
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.306    18.985 r  image_red[2][7]_i_501/O
                         net (fo=1, routed)           0.000    18.985    image_red[2][7]_i_501_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    19.233 r  image_red_reg[2][7]_i_385/O[3]
                         net (fo=2, routed)           0.653    19.886    image_red_reg[2][7]_i_385_n_4
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.306    20.192 r  image_red[2][7]_i_271/O
                         net (fo=1, routed)           0.000    20.192    image_red[2][7]_i_271_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.440 r  image_red_reg[2][7]_i_109/O[3]
                         net (fo=2, routed)           0.445    20.885    image_red_reg[2][7]_i_109_n_4
    SLICE_X34Y16         LUT3 (Prop_lut3_I1_O)        0.306    21.191 r  image_red[2][3]_i_40/O
                         net (fo=1, routed)           0.000    21.191    image_red[2][3]_i_40_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.446 r  image_red_reg[2][3]_i_8/O[3]
                         net (fo=4, routed)           0.792    22.238    image_red_reg[2][3]_i_8_n_4
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.307    22.545 r  image_red[2][7]_i_473/O
                         net (fo=1, routed)           0.000    22.545    image_red[2][7]_i_473_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.793 r  image_red_reg[2][7]_i_363/O[3]
                         net (fo=3, routed)           0.450    23.243    image_red_reg[2][7]_i_363_n_4
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.306    23.549 r  image_red[2][7]_i_233/O
                         net (fo=1, routed)           0.000    23.549    image_red[2][7]_i_233_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.797 r  image_red_reg[2][7]_i_103/O[3]
                         net (fo=3, routed)           0.746    24.542    image_red_reg[2][7]_i_103_n_4
    SLICE_X32Y18         LUT4 (Prop_lut4_I3_O)        0.306    24.848 r  image_red[2][3]_i_33/O
                         net (fo=1, routed)           0.000    24.848    image_red[2][3]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    25.096 r  image_red_reg[2][3]_i_7/O[3]
                         net (fo=2, routed)           0.617    25.713    image_red_reg[2][3]_i_7_n_4
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.306    26.019 f  image_red[2][7]_i_534/O
                         net (fo=1, routed)           0.303    26.322    image_red[2][7]_i_534_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.124    26.446 r  image_red[2][7]_i_442/O
                         net (fo=2, routed)           0.426    26.872    image_red[2][7]_i_442_n_0
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.996 r  image_red[2][7]_i_433/O
                         net (fo=1, routed)           0.000    26.996    image_red[2][7]_i_433_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    27.244 r  image_red_reg[2][7]_i_339/O[3]
                         net (fo=3, routed)           0.711    27.955    image_red_reg[2][7]_i_339_n_4
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.306    28.261 r  image_red[2][7]_i_195/O
                         net (fo=1, routed)           0.000    28.261    image_red[2][7]_i_195_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    28.509 r  image_red_reg[2][7]_i_97/O[3]
                         net (fo=3, routed)           0.445    28.954    image_red_reg[2][7]_i_97_n_4
    SLICE_X38Y19         LUT4 (Prop_lut4_I3_O)        0.306    29.260 r  image_red[2][3]_i_26/O
                         net (fo=1, routed)           0.000    29.260    image_red[2][3]_i_26_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    29.515 r  image_red_reg[2][3]_i_6/O[3]
                         net (fo=1, routed)           0.294    29.809    image_red_reg[2][3]_i_6_n_4
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.307    30.116 f  image_red[2][3]_i_3/O
                         net (fo=2, routed)           0.167    30.282    image_red[2][3]_i_3_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124    30.406 r  image_red[2][7]_i_297/O
                         net (fo=2, routed)           0.548    30.954    image_red[2][7]_i_297_n_0
    SLICE_X37Y16         LUT5 (Prop_lut5_I3_O)        0.124    31.078 r  image_red[2][7]_i_286/O
                         net (fo=1, routed)           0.000    31.078    image_red[2][7]_i_286_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    31.326 r  image_red_reg[2][7]_i_116/O[3]
                         net (fo=2, routed)           0.439    31.765    image_red_reg[2][7]_i_116_n_4
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.306    32.071 r  image_red[2][7]_i_58/O
                         net (fo=2, routed)           0.568    32.639    image_red[2][7]_i_58_n_0
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124    32.763 r  image_red[2][7]_i_62/O
                         net (fo=1, routed)           0.000    32.763    image_red[2][7]_i_62_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.010 r  image_red_reg[2][7]_i_18/O[0]
                         net (fo=2, routed)           0.362    33.372    image_red_reg[2][7]_i_18_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.299    33.671 r  image_red[2][7]_i_7/O
                         net (fo=2, routed)           0.558    34.229    image_red[2][7]_i_7_n_0
    SLICE_X37Y20         LUT4 (Prop_lut4_I0_O)        0.124    34.353 r  image_red[2][7]_i_11/O
                         net (fo=1, routed)           0.000    34.353    image_red[2][7]_i_11_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.933 r  image_red_reg[2][7]_i_2/O[2]
                         net (fo=1, routed)           0.304    35.237    image_red_reg[2][7]_i_2_n_5
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.302    35.539 r  image_red[2][6]_i_1/O
                         net (fo=1, routed)           0.000    35.539    image_red[2][6]_i_1_n_0
    SLICE_X36Y19         FDRE                                         r  image_red_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  image_red_reg[2][6]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.031    14.959    image_red_reg[2][6]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -35.539    
  -------------------------------------------------------------------
                         slack                                -20.580    

Slack (VIOLATED) :        -20.517ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.398ns  (logic 13.136ns (43.213%)  route 17.262ns (56.786%))
  Logic Levels:           50  (CARRY4=23 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 f  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 f  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.726     9.393    floor_3_cnt[3]_i_19_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  floor_1_cnt[3]_i_5/O
                         net (fo=3, routed)           0.539    10.056    floor_1_cnt[3]_i_5_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.563 r  floor_1_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.563    floor_1_cnt_reg[3]_i_2_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  floor_1_cnt_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.677    floor_1_cnt_reg[7]_i_3_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  floor_1_cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.791    floor_1_cnt_reg[11]_i_3_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.013 r  floor_1_cnt_reg[15]_i_2/O[0]
                         net (fo=11, routed)          0.824    11.837    floor_1_cnt_reg[15]_i_2_n_7
    SLICE_X37Y8          LUT6 (Prop_lut6_I0_O)        0.299    12.136 f  image_red[6][7]_i_192/O
                         net (fo=2, routed)           0.311    12.447    image_red[6][7]_i_192_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.571 r  image_red[7][7]_i_142/O
                         net (fo=2, routed)           0.451    13.022    image_red[7][7]_i_142_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.146 r  image_red[7][7]_i_132/O
                         net (fo=2, routed)           0.598    13.744    image_red[7][7]_i_132_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I1_O)        0.124    13.868 r  image_red[6][7]_i_189/O
                         net (fo=11, routed)          0.348    14.215    image_red[6][7]_i_189_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I1_O)        0.124    14.339 r  image_red[5][7]_i_258/O
                         net (fo=1, routed)           0.000    14.339    image_red[5][7]_i_258_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.587 r  image_red_reg[5][7]_i_217/O[2]
                         net (fo=2, routed)           0.498    15.085    image_red_reg[5][7]_i_217_n_5
    SLICE_X30Y9          LUT4 (Prop_lut4_I3_O)        0.302    15.387 r  image_red[5][7]_i_122/O
                         net (fo=1, routed)           0.000    15.387    image_red[5][7]_i_122_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.637 r  image_red_reg[5][7]_i_76/O[2]
                         net (fo=1, routed)           0.464    16.101    image_red_reg[5][7]_i_76_n_5
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.549    16.650 r  image_red_reg[5][3]_i_5/O[2]
                         net (fo=4, routed)           0.668    17.318    image_red_reg[5][3]_i_5_n_5
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.302    17.620 r  image_red[5][7]_i_277/O
                         net (fo=1, routed)           0.000    17.620    image_red[5][7]_i_277_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.868 r  image_red_reg[5][7]_i_236/O[2]
                         net (fo=2, routed)           0.760    18.628    image_red_reg[5][7]_i_236_n_5
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.298    18.926 r  image_red[5][7]_i_171/O
                         net (fo=2, routed)           0.641    19.567    image_red[5][7]_i_171_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.327    19.894 r  image_red[5][7]_i_172/O
                         net (fo=1, routed)           0.000    19.894    image_red[5][7]_i_172_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.142 r  image_red_reg[5][7]_i_88/O[3]
                         net (fo=2, routed)           0.408    20.550    image_red_reg[5][7]_i_88_n_4
    SLICE_X33Y18         LUT2 (Prop_lut2_I1_O)        0.306    20.856 r  image_red[5][3]_i_40/O
                         net (fo=1, routed)           0.000    20.856    image_red[5][3]_i_40_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.104 r  image_red_reg[5][3]_i_8/O[3]
                         net (fo=4, routed)           0.716    21.820    image_red_reg[5][3]_i_8_n_4
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.306    22.126 r  image_red[5][7]_i_264/O
                         net (fo=1, routed)           0.000    22.126    image_red[5][7]_i_264_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.381 r  image_red_reg[5][7]_i_228/O[3]
                         net (fo=2, routed)           0.772    23.152    image_red_reg[5][7]_i_228_n_4
    SLICE_X36Y14         LUT2 (Prop_lut2_I0_O)        0.332    23.484 r  image_red[5][7]_i_135/O
                         net (fo=2, routed)           0.601    24.085    image_red[5][7]_i_135_n_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.332    24.417 r  image_red[5][7]_i_139/O
                         net (fo=1, routed)           0.000    24.417    image_red[5][7]_i_139_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    24.664 r  image_red_reg[5][7]_i_79/O[0]
                         net (fo=2, routed)           0.551    25.215    image_red_reg[5][7]_i_79_n_7
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.293    25.508 r  image_red[5][7]_i_30/O
                         net (fo=2, routed)           0.666    26.174    image_red[5][7]_i_30_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I3_O)        0.326    26.500 r  image_red[5][7]_i_34/O
                         net (fo=1, routed)           0.000    26.500    image_red[5][7]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.727 r  image_red_reg[5][7]_i_13/O[1]
                         net (fo=3, routed)           0.654    27.381    image_red_reg[5][7]_i_13_n_6
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.303    27.684 r  image_red[5][7]_i_246/O
                         net (fo=1, routed)           0.000    27.684    image_red[5][7]_i_246_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    27.911 r  image_red_reg[5][7]_i_183/O[1]
                         net (fo=2, routed)           0.502    28.413    image_red_reg[5][7]_i_183_n_6
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.303    28.716 r  image_red[5][7]_i_187/O
                         net (fo=1, routed)           0.000    28.716    image_red[5][7]_i_187_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.943 r  image_red_reg[5][7]_i_91/O[1]
                         net (fo=2, routed)           0.922    29.865    image_red_reg[5][7]_i_91_n_6
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.331    30.196 r  image_red[5][7]_i_43/O
                         net (fo=2, routed)           0.353    30.549    image_red[5][7]_i_43_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.332    30.881 r  image_red[5][7]_i_47/O
                         net (fo=1, routed)           0.000    30.881    image_red[5][7]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    31.129 r  image_red_reg[5][7]_i_15/O[2]
                         net (fo=3, routed)           0.553    31.683    image_red_reg[5][7]_i_15_n_5
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.302    31.985 r  image_red[5][7]_i_209/O
                         net (fo=1, routed)           0.293    32.278    image_red[5][7]_i_209_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    32.402 r  image_red[5][7]_i_98/O
                         net (fo=1, routed)           0.000    32.402    image_red[5][7]_i_98_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    32.650 r  image_red_reg[5][7]_i_54/O[2]
                         net (fo=2, routed)           0.504    33.154    image_red_reg[5][7]_i_54_n_5
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.302    33.456 r  image_red[5][7]_i_57/O
                         net (fo=1, routed)           0.000    33.456    image_red[5][7]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.706 r  image_red_reg[5][7]_i_18/O[2]
                         net (fo=2, routed)           0.476    34.181    image_red_reg[5][7]_i_18_n_5
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.301    34.482 r  image_red[5][7]_i_9/O
                         net (fo=1, routed)           0.000    34.482    image_red[5][7]_i_9_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    34.730 r  image_red_reg[5][7]_i_2/O[2]
                         net (fo=1, routed)           0.453    35.183    image_red3_in[6]
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.302    35.485 r  image_red[5][6]_i_1/O
                         net (fo=1, routed)           0.000    35.485    image_red[5][6]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  image_red_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  image_red_reg[5][6]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.032    14.968    image_red_reg[5][6]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -35.485    
  -------------------------------------------------------------------
                         slack                                -20.517    

Slack (VIOLATED) :        -20.490ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.372ns  (logic 13.244ns (43.606%)  route 17.128ns (56.394%))
  Logic Levels:           50  (CARRY4=23 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 f  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 f  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.726     9.393    floor_3_cnt[3]_i_19_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  floor_1_cnt[3]_i_5/O
                         net (fo=3, routed)           0.539    10.056    floor_1_cnt[3]_i_5_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.563 r  floor_1_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.563    floor_1_cnt_reg[3]_i_2_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  floor_1_cnt_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.677    floor_1_cnt_reg[7]_i_3_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  floor_1_cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.791    floor_1_cnt_reg[11]_i_3_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.013 r  floor_1_cnt_reg[15]_i_2/O[0]
                         net (fo=11, routed)          0.824    11.837    floor_1_cnt_reg[15]_i_2_n_7
    SLICE_X37Y8          LUT6 (Prop_lut6_I0_O)        0.299    12.136 f  image_red[6][7]_i_192/O
                         net (fo=2, routed)           0.311    12.447    image_red[6][7]_i_192_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.571 r  image_red[7][7]_i_142/O
                         net (fo=2, routed)           0.451    13.022    image_red[7][7]_i_142_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.146 r  image_red[7][7]_i_132/O
                         net (fo=2, routed)           0.598    13.744    image_red[7][7]_i_132_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I1_O)        0.124    13.868 r  image_red[6][7]_i_189/O
                         net (fo=11, routed)          0.348    14.215    image_red[6][7]_i_189_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I1_O)        0.124    14.339 r  image_red[5][7]_i_258/O
                         net (fo=1, routed)           0.000    14.339    image_red[5][7]_i_258_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.587 r  image_red_reg[5][7]_i_217/O[2]
                         net (fo=2, routed)           0.498    15.085    image_red_reg[5][7]_i_217_n_5
    SLICE_X30Y9          LUT4 (Prop_lut4_I3_O)        0.302    15.387 r  image_red[5][7]_i_122/O
                         net (fo=1, routed)           0.000    15.387    image_red[5][7]_i_122_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.637 r  image_red_reg[5][7]_i_76/O[2]
                         net (fo=1, routed)           0.464    16.101    image_red_reg[5][7]_i_76_n_5
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.549    16.650 r  image_red_reg[5][3]_i_5/O[2]
                         net (fo=4, routed)           0.668    17.318    image_red_reg[5][3]_i_5_n_5
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.302    17.620 r  image_red[5][7]_i_277/O
                         net (fo=1, routed)           0.000    17.620    image_red[5][7]_i_277_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.868 r  image_red_reg[5][7]_i_236/O[2]
                         net (fo=2, routed)           0.760    18.628    image_red_reg[5][7]_i_236_n_5
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.298    18.926 r  image_red[5][7]_i_171/O
                         net (fo=2, routed)           0.641    19.567    image_red[5][7]_i_171_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I2_O)        0.327    19.894 r  image_red[5][7]_i_172/O
                         net (fo=1, routed)           0.000    19.894    image_red[5][7]_i_172_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.142 r  image_red_reg[5][7]_i_88/O[3]
                         net (fo=2, routed)           0.408    20.550    image_red_reg[5][7]_i_88_n_4
    SLICE_X33Y18         LUT2 (Prop_lut2_I1_O)        0.306    20.856 r  image_red[5][3]_i_40/O
                         net (fo=1, routed)           0.000    20.856    image_red[5][3]_i_40_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.104 r  image_red_reg[5][3]_i_8/O[3]
                         net (fo=4, routed)           0.716    21.820    image_red_reg[5][3]_i_8_n_4
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.306    22.126 r  image_red[5][7]_i_264/O
                         net (fo=1, routed)           0.000    22.126    image_red[5][7]_i_264_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.381 r  image_red_reg[5][7]_i_228/O[3]
                         net (fo=2, routed)           0.772    23.152    image_red_reg[5][7]_i_228_n_4
    SLICE_X36Y14         LUT2 (Prop_lut2_I0_O)        0.332    23.484 r  image_red[5][7]_i_135/O
                         net (fo=2, routed)           0.601    24.085    image_red[5][7]_i_135_n_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.332    24.417 r  image_red[5][7]_i_139/O
                         net (fo=1, routed)           0.000    24.417    image_red[5][7]_i_139_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    24.664 r  image_red_reg[5][7]_i_79/O[0]
                         net (fo=2, routed)           0.551    25.215    image_red_reg[5][7]_i_79_n_7
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.293    25.508 r  image_red[5][7]_i_30/O
                         net (fo=2, routed)           0.666    26.174    image_red[5][7]_i_30_n_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I3_O)        0.326    26.500 r  image_red[5][7]_i_34/O
                         net (fo=1, routed)           0.000    26.500    image_red[5][7]_i_34_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    26.727 r  image_red_reg[5][7]_i_13/O[1]
                         net (fo=3, routed)           0.654    27.381    image_red_reg[5][7]_i_13_n_6
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.303    27.684 r  image_red[5][7]_i_246/O
                         net (fo=1, routed)           0.000    27.684    image_red[5][7]_i_246_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    27.911 r  image_red_reg[5][7]_i_183/O[1]
                         net (fo=2, routed)           0.502    28.413    image_red_reg[5][7]_i_183_n_6
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.303    28.716 r  image_red[5][7]_i_187/O
                         net (fo=1, routed)           0.000    28.716    image_red[5][7]_i_187_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.943 r  image_red_reg[5][7]_i_91/O[1]
                         net (fo=2, routed)           0.922    29.865    image_red_reg[5][7]_i_91_n_6
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.331    30.196 r  image_red[5][7]_i_43/O
                         net (fo=2, routed)           0.353    30.549    image_red[5][7]_i_43_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.332    30.881 r  image_red[5][7]_i_47/O
                         net (fo=1, routed)           0.000    30.881    image_red[5][7]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    31.129 r  image_red_reg[5][7]_i_15/O[2]
                         net (fo=3, routed)           0.553    31.683    image_red_reg[5][7]_i_15_n_5
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.302    31.985 r  image_red[5][7]_i_209/O
                         net (fo=1, routed)           0.293    32.278    image_red[5][7]_i_209_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124    32.402 r  image_red[5][7]_i_98/O
                         net (fo=1, routed)           0.000    32.402    image_red[5][7]_i_98_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    32.650 r  image_red_reg[5][7]_i_54/O[2]
                         net (fo=2, routed)           0.504    33.154    image_red_reg[5][7]_i_54_n_5
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.302    33.456 r  image_red[5][7]_i_57/O
                         net (fo=1, routed)           0.000    33.456    image_red[5][7]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.706 r  image_red_reg[5][7]_i_18/O[2]
                         net (fo=2, routed)           0.476    34.181    image_red_reg[5][7]_i_18_n_5
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.301    34.482 r  image_red[5][7]_i_9/O
                         net (fo=1, routed)           0.000    34.482    image_red[5][7]_i_9_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.834 r  image_red_reg[5][7]_i_2/O[3]
                         net (fo=1, routed)           0.319    35.153    image_red3_in[7]
    SLICE_X40Y12         LUT6 (Prop_lut6_I2_O)        0.306    35.459 r  image_red[5][7]_i_1/O
                         net (fo=1, routed)           0.000    35.459    image_red[5][7]_i_1_n_0
    SLICE_X40Y12         FDRE                                         r  image_red_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X40Y12         FDRE                                         r  image_red_reg[5][7]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X40Y12         FDRE (Setup_fdre_C_D)        0.032    14.969    image_red_reg[5][7]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -35.459    
  -------------------------------------------------------------------
                         slack                                -20.490    

Slack (VIOLATED) :        -20.430ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.378ns  (logic 12.717ns (41.863%)  route 17.661ns (58.137%))
  Logic Levels:           52  (CARRY4=23 LUT2=4 LUT3=2 LUT4=5 LUT5=7 LUT6=11)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 f  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 f  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.726     9.393    floor_3_cnt[3]_i_19_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  floor_1_cnt[3]_i_5/O
                         net (fo=3, routed)           0.539    10.056    floor_1_cnt[3]_i_5_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.563 r  floor_1_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.563    floor_1_cnt_reg[3]_i_2_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  floor_1_cnt_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.677    floor_1_cnt_reg[7]_i_3_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  floor_1_cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.791    floor_1_cnt_reg[11]_i_3_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.013 r  floor_1_cnt_reg[15]_i_2/O[0]
                         net (fo=11, routed)          0.824    11.837    floor_1_cnt_reg[15]_i_2_n_7
    SLICE_X37Y8          LUT6 (Prop_lut6_I0_O)        0.299    12.136 f  image_red[6][7]_i_192/O
                         net (fo=2, routed)           0.311    12.447    image_red[6][7]_i_192_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.571 r  image_red[7][7]_i_142/O
                         net (fo=2, routed)           0.451    13.022    image_red[7][7]_i_142_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.146 r  image_red[7][7]_i_132/O
                         net (fo=2, routed)           0.598    13.744    image_red[7][7]_i_132_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I1_O)        0.124    13.868 r  image_red[6][7]_i_189/O
                         net (fo=11, routed)          0.479    14.347    image_red[6][7]_i_189_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124    14.471 r  image_red[3][7]_i_316/O
                         net (fo=1, routed)           0.000    14.471    image_red[3][7]_i_316_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.721 r  image_red_reg[3][7]_i_263/O[2]
                         net (fo=2, routed)           0.460    15.181    image_red_reg[3][7]_i_263_n_5
    SLICE_X29Y13         LUT5 (Prop_lut5_I3_O)        0.301    15.482 r  image_red[3][7]_i_134/O
                         net (fo=1, routed)           0.000    15.482    image_red[3][7]_i_134_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.730 r  image_red_reg[3][7]_i_83/O[2]
                         net (fo=2, routed)           0.649    16.379    image_red_reg[3][7]_i_83_n_5
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.302    16.681 r  image_red[3][3]_i_20/O
                         net (fo=1, routed)           0.000    16.681    image_red[3][3]_i_20_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.929 r  image_red_reg[3][3]_i_5/O[2]
                         net (fo=5, routed)           0.616    17.544    image_red_reg[3][3]_i_5_n_5
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.302    17.846 r  image_red[3][7]_i_352/O
                         net (fo=1, routed)           0.000    17.846    image_red[3][7]_i_352_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.094 r  image_red_reg[3][7]_i_290/O[2]
                         net (fo=3, routed)           1.037    19.131    image_red_reg[3][7]_i_290_n_5
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.302    19.433 r  image_red[3][7]_i_199/O
                         net (fo=1, routed)           0.000    19.433    image_red[3][7]_i_199_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    19.683 r  image_red_reg[3][7]_i_95/O[2]
                         net (fo=3, routed)           0.623    20.306    image_red_reg[3][7]_i_95_n_5
    SLICE_X15Y22         LUT2 (Prop_lut2_I1_O)        0.301    20.607 r  image_red[3][3]_i_41/O
                         net (fo=1, routed)           0.000    20.607    image_red[3][3]_i_41_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.855 r  image_red_reg[3][3]_i_15/O[2]
                         net (fo=4, routed)           0.506    21.361    image_red_reg[3][3]_i_15_n_5
    SLICE_X11Y21         LUT6 (Prop_lut6_I3_O)        0.302    21.663 r  image_red[3][7]_i_329/O
                         net (fo=2, routed)           0.704    22.367    image_red[3][7]_i_329_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    22.491 r  image_red[3][7]_i_330/O
                         net (fo=1, routed)           0.000    22.491    image_red[3][7]_i_330_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.739 r  image_red_reg[3][7]_i_277/O[3]
                         net (fo=3, routed)           0.627    23.366    image_red_reg[3][7]_i_277_n_4
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.306    23.672 r  image_red[3][7]_i_166/O
                         net (fo=1, routed)           0.000    23.672    image_red[3][7]_i_166_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.920 r  image_red_reg[3][7]_i_89/O[3]
                         net (fo=3, routed)           0.694    24.613    image_red_reg[3][7]_i_89_n_4
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.919 r  image_red[3][3]_i_33/O
                         net (fo=1, routed)           0.000    24.919    image_red[3][3]_i_33_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    25.174 r  image_red_reg[3][3]_i_14/O[3]
                         net (fo=2, routed)           0.600    25.775    image_red_reg[3][3]_i_14_n_4
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.307    26.082 f  image_red[3][7]_i_393/O
                         net (fo=1, routed)           0.292    26.373    image_red[3][7]_i_393_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.124    26.497 r  image_red[3][7]_i_376/O
                         net (fo=2, routed)           0.527    27.025    image_red[3][7]_i_376_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.124    27.149 r  image_red[3][7]_i_368/O
                         net (fo=1, routed)           0.000    27.149    image_red[3][7]_i_368_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    27.397 r  image_red_reg[3][7]_i_300/O[3]
                         net (fo=3, routed)           0.317    27.714    image_red_reg[3][7]_i_300_n_4
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.306    28.020 r  image_red[3][7]_i_229/O
                         net (fo=1, routed)           0.000    28.020    image_red[3][7]_i_229_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    28.268 r  image_red_reg[3][7]_i_101/O[3]
                         net (fo=3, routed)           0.785    29.053    image_red_reg[3][7]_i_101_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I3_O)        0.306    29.359 r  image_red[3][3]_i_26/O
                         net (fo=1, routed)           0.000    29.359    image_red[3][3]_i_26_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    29.607 r  image_red_reg[3][3]_i_13/O[3]
                         net (fo=1, routed)           0.437    30.044    image_red_reg[3][3]_i_13_n_4
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.306    30.350 f  image_red[3][3]_i_4/O
                         net (fo=2, routed)           0.173    30.523    image_red[3][3]_i_4_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124    30.647 r  image_red[3][7]_i_252/O
                         net (fo=2, routed)           0.459    31.106    image_red[3][7]_i_252_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124    31.230 r  image_red[3][7]_i_244/O
                         net (fo=1, routed)           0.000    31.230    image_red[3][7]_i_244_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.485 r  image_red_reg[3][7]_i_104/O[3]
                         net (fo=3, routed)           0.456    31.941    image_red_reg[3][7]_i_104_n_4
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.307    32.248 r  image_red[3][7]_i_66/O
                         net (fo=1, routed)           0.000    32.248    image_red[3][7]_i_66_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.496 r  image_red_reg[3][7]_i_19/O[3]
                         net (fo=2, routed)           0.569    33.064    image_red_reg[3][7]_i_19_n_4
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.331    33.395 r  image_red[3][7]_i_7/O
                         net (fo=2, routed)           0.645    34.041    image_red[3][7]_i_7_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.332    34.373 r  image_red[3][7]_i_11/O
                         net (fo=1, routed)           0.000    34.373    image_red[3][7]_i_11_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    34.620 r  image_red_reg[3][7]_i_2/O[0]
                         net (fo=1, routed)           0.546    35.166    image_red_reg[3][7]_i_2_n_7
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.299    35.465 r  image_red[3][4]_i_1/O
                         net (fo=1, routed)           0.000    35.465    image_red[3][4]_i_1_n_0
    SLICE_X11Y20         FDRE                                         r  image_red_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  image_red_reg[3][4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.029    15.035    image_red_reg[3][4]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -35.465    
  -------------------------------------------------------------------
                         slack                                -20.430    

Slack (VIOLATED) :        -20.426ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.439ns  (logic 12.898ns (42.373%)  route 17.541ns (57.627%))
  Logic Levels:           52  (CARRY4=23 LUT2=4 LUT3=2 LUT4=5 LUT5=7 LUT6=11)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 f  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 f  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.726     9.393    floor_3_cnt[3]_i_19_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  floor_1_cnt[3]_i_5/O
                         net (fo=3, routed)           0.539    10.056    floor_1_cnt[3]_i_5_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.563 r  floor_1_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.563    floor_1_cnt_reg[3]_i_2_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  floor_1_cnt_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.677    floor_1_cnt_reg[7]_i_3_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  floor_1_cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.791    floor_1_cnt_reg[11]_i_3_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.013 r  floor_1_cnt_reg[15]_i_2/O[0]
                         net (fo=11, routed)          0.824    11.837    floor_1_cnt_reg[15]_i_2_n_7
    SLICE_X37Y8          LUT6 (Prop_lut6_I0_O)        0.299    12.136 f  image_red[6][7]_i_192/O
                         net (fo=2, routed)           0.311    12.447    image_red[6][7]_i_192_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.571 r  image_red[7][7]_i_142/O
                         net (fo=2, routed)           0.451    13.022    image_red[7][7]_i_142_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I0_O)        0.124    13.146 r  image_red[7][7]_i_132/O
                         net (fo=2, routed)           0.598    13.744    image_red[7][7]_i_132_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I1_O)        0.124    13.868 r  image_red[6][7]_i_189/O
                         net (fo=11, routed)          0.479    14.347    image_red[6][7]_i_189_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124    14.471 r  image_red[3][7]_i_316/O
                         net (fo=1, routed)           0.000    14.471    image_red[3][7]_i_316_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.721 r  image_red_reg[3][7]_i_263/O[2]
                         net (fo=2, routed)           0.460    15.181    image_red_reg[3][7]_i_263_n_5
    SLICE_X29Y13         LUT5 (Prop_lut5_I3_O)        0.301    15.482 r  image_red[3][7]_i_134/O
                         net (fo=1, routed)           0.000    15.482    image_red[3][7]_i_134_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.730 r  image_red_reg[3][7]_i_83/O[2]
                         net (fo=2, routed)           0.649    16.379    image_red_reg[3][7]_i_83_n_5
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.302    16.681 r  image_red[3][3]_i_20/O
                         net (fo=1, routed)           0.000    16.681    image_red[3][3]_i_20_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.929 r  image_red_reg[3][3]_i_5/O[2]
                         net (fo=5, routed)           0.616    17.544    image_red_reg[3][3]_i_5_n_5
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.302    17.846 r  image_red[3][7]_i_352/O
                         net (fo=1, routed)           0.000    17.846    image_red[3][7]_i_352_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.094 r  image_red_reg[3][7]_i_290/O[2]
                         net (fo=3, routed)           1.037    19.131    image_red_reg[3][7]_i_290_n_5
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.302    19.433 r  image_red[3][7]_i_199/O
                         net (fo=1, routed)           0.000    19.433    image_red[3][7]_i_199_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    19.683 r  image_red_reg[3][7]_i_95/O[2]
                         net (fo=3, routed)           0.623    20.306    image_red_reg[3][7]_i_95_n_5
    SLICE_X15Y22         LUT2 (Prop_lut2_I1_O)        0.301    20.607 r  image_red[3][3]_i_41/O
                         net (fo=1, routed)           0.000    20.607    image_red[3][3]_i_41_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.855 r  image_red_reg[3][3]_i_15/O[2]
                         net (fo=4, routed)           0.506    21.361    image_red_reg[3][3]_i_15_n_5
    SLICE_X11Y21         LUT6 (Prop_lut6_I3_O)        0.302    21.663 r  image_red[3][7]_i_329/O
                         net (fo=2, routed)           0.704    22.367    image_red[3][7]_i_329_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    22.491 r  image_red[3][7]_i_330/O
                         net (fo=1, routed)           0.000    22.491    image_red[3][7]_i_330_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.739 r  image_red_reg[3][7]_i_277/O[3]
                         net (fo=3, routed)           0.627    23.366    image_red_reg[3][7]_i_277_n_4
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.306    23.672 r  image_red[3][7]_i_166/O
                         net (fo=1, routed)           0.000    23.672    image_red[3][7]_i_166_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    23.920 r  image_red_reg[3][7]_i_89/O[3]
                         net (fo=3, routed)           0.694    24.613    image_red_reg[3][7]_i_89_n_4
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.306    24.919 r  image_red[3][3]_i_33/O
                         net (fo=1, routed)           0.000    24.919    image_red[3][3]_i_33_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    25.174 r  image_red_reg[3][3]_i_14/O[3]
                         net (fo=2, routed)           0.600    25.775    image_red_reg[3][3]_i_14_n_4
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.307    26.082 f  image_red[3][7]_i_393/O
                         net (fo=1, routed)           0.292    26.373    image_red[3][7]_i_393_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.124    26.497 r  image_red[3][7]_i_376/O
                         net (fo=2, routed)           0.527    27.025    image_red[3][7]_i_376_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.124    27.149 r  image_red[3][7]_i_368/O
                         net (fo=1, routed)           0.000    27.149    image_red[3][7]_i_368_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    27.397 r  image_red_reg[3][7]_i_300/O[3]
                         net (fo=3, routed)           0.317    27.714    image_red_reg[3][7]_i_300_n_4
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.306    28.020 r  image_red[3][7]_i_229/O
                         net (fo=1, routed)           0.000    28.020    image_red[3][7]_i_229_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    28.268 r  image_red_reg[3][7]_i_101/O[3]
                         net (fo=3, routed)           0.785    29.053    image_red_reg[3][7]_i_101_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I3_O)        0.306    29.359 r  image_red[3][3]_i_26/O
                         net (fo=1, routed)           0.000    29.359    image_red[3][3]_i_26_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    29.607 r  image_red_reg[3][3]_i_13/O[3]
                         net (fo=1, routed)           0.437    30.044    image_red_reg[3][3]_i_13_n_4
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.306    30.350 f  image_red[3][3]_i_4/O
                         net (fo=2, routed)           0.173    30.523    image_red[3][3]_i_4_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124    30.647 r  image_red[3][7]_i_252/O
                         net (fo=2, routed)           0.459    31.106    image_red[3][7]_i_252_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124    31.230 r  image_red[3][7]_i_244/O
                         net (fo=1, routed)           0.000    31.230    image_red[3][7]_i_244_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    31.485 r  image_red_reg[3][7]_i_104/O[3]
                         net (fo=3, routed)           0.456    31.941    image_red_reg[3][7]_i_104_n_4
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.307    32.248 r  image_red[3][7]_i_66/O
                         net (fo=1, routed)           0.000    32.248    image_red[3][7]_i_66_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.496 r  image_red_reg[3][7]_i_19/O[3]
                         net (fo=2, routed)           0.569    33.064    image_red_reg[3][7]_i_19_n_4
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.331    33.395 r  image_red[3][7]_i_7/O
                         net (fo=2, routed)           0.645    34.041    image_red[3][7]_i_7_n_0
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.332    34.373 r  image_red[3][7]_i_11/O
                         net (fo=1, routed)           0.000    34.373    image_red[3][7]_i_11_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.797 r  image_red_reg[3][7]_i_2/O[1]
                         net (fo=1, routed)           0.427    35.224    image_red_reg[3][7]_i_2_n_6
    SLICE_X4Y19          LUT6 (Prop_lut6_I2_O)        0.303    35.527 r  image_red[3][5]_i_1/O
                         net (fo=1, routed)           0.000    35.527    image_red[3][5]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  image_red_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  image_red_reg[3][5]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.029    15.101    image_red_reg[3][5]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -35.527    
  -------------------------------------------------------------------
                         slack                                -20.426    

Slack (VIOLATED) :        -20.397ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_red_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.353ns  (logic 12.948ns (42.658%)  route 17.405ns (57.342%))
  Logic Levels:           53  (CARRY4=25 LUT2=5 LUT3=3 LUT4=6 LUT5=8 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          0.847     6.390    floor_3_cnt_reg_n_0_[1]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.514 r  floor_2_cnt[3]_i_81/O
                         net (fo=1, routed)           0.000     6.514    floor_2_cnt[3]_i_81_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.027 r  floor_2_cnt_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.027    floor_2_cnt_reg[3]_i_63_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  floor_2_cnt_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.144    floor_2_cnt_reg[3]_i_49_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  floor_2_cnt_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.261    floor_2_cnt_reg[3]_i_35_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 f  floor_2_cnt_reg[3]_i_19/CO[3]
                         net (fo=5, routed)           1.164     8.543    floor_3_cnt219_in
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.667 f  floor_3_cnt[3]_i_19/O
                         net (fo=5, routed)           0.726     9.393    floor_3_cnt[3]_i_19_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  floor_1_cnt[3]_i_5/O
                         net (fo=3, routed)           0.539    10.056    floor_1_cnt[3]_i_5_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.563 r  floor_1_cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.563    floor_1_cnt_reg[3]_i_2_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.677 r  floor_1_cnt_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.677    floor_1_cnt_reg[7]_i_3_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.791 r  floor_1_cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.791    floor_1_cnt_reg[11]_i_3_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.905 r  floor_1_cnt_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.905    floor_1_cnt_reg[15]_i_2_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  floor_1_cnt_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.019    floor_1_cnt_reg[19]_i_3_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.258 r  floor_1_cnt_reg[23]_i_3/O[2]
                         net (fo=10, routed)          0.843    12.100    floor_1_cnt_reg[23]_i_3_n_5
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.302    12.402 r  image_red[6][7]_i_240/O
                         net (fo=1, routed)           0.423    12.825    image_red[6][7]_i_240_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.949 r  image_red[6][7]_i_188/O
                         net (fo=18, routed)          0.654    13.603    image_red[6][7]_i_188_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.124    13.727 r  image_red[7][7]_i_95/O
                         net (fo=13, routed)          0.935    14.662    image_red[7][7]_i_95_n_0
    SLICE_X30Y15         LUT4 (Prop_lut4_I0_O)        0.124    14.786 r  image_red[4][7]_i_283/O
                         net (fo=2, routed)           0.505    15.291    image_red[4][7]_i_283_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.415 r  image_red[4][7]_i_284/O
                         net (fo=1, routed)           0.000    15.415    image_red[4][7]_i_284_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.663 r  image_red_reg[4][7]_i_235/O[3]
                         net (fo=1, routed)           0.313    15.976    image_red_reg[4][7]_i_235_n_4
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    16.530 r  image_red_reg[4][7]_i_79/O[3]
                         net (fo=2, routed)           0.460    16.990    image_red_reg[4][7]_i_79_n_4
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.306    17.296 r  image_red[4][7]_i_24/O
                         net (fo=2, routed)           0.564    17.860    image_red[4][7]_i_24_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.984 r  image_red[4][7]_i_28/O
                         net (fo=1, routed)           0.000    17.984    image_red[4][7]_i_28_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.231 r  image_red_reg[4][7]_i_12/O[0]
                         net (fo=5, routed)           0.337    18.568    image_red_reg[4][7]_i_12_n_7
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.299    18.867 r  image_red[4][4]_i_2/O
                         net (fo=3, routed)           0.317    19.184    image_red[4][4]_i_2_n_0
    SLICE_X28Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.308 r  image_red[4][7]_i_277/O
                         net (fo=1, routed)           0.000    19.308    image_red[4][7]_i_277_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.555 r  image_red_reg[4][7]_i_194/O[0]
                         net (fo=2, routed)           0.476    20.032    image_red_reg[4][7]_i_194_n_7
    SLICE_X28Y16         LUT2 (Prop_lut2_I1_O)        0.299    20.331 r  image_red[4][7]_i_199/O
                         net (fo=1, routed)           0.000    20.331    image_red[4][7]_i_199_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.578 r  image_red_reg[4][7]_i_94/O[0]
                         net (fo=2, routed)           0.476    21.054    image_red_reg[4][7]_i_94_n_7
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.299    21.353 r  image_red[4][7]_i_49/O
                         net (fo=1, routed)           0.000    21.353    image_red[4][7]_i_49_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.600 r  image_red_reg[4][7]_i_15/O[0]
                         net (fo=4, routed)           0.613    22.213    image_red0_in[4]
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.299    22.512 r  image_red[4][7]_i_265/O
                         net (fo=1, routed)           0.000    22.512    image_red[4][7]_i_265_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.764 r  image_red_reg[4][7]_i_166/O[0]
                         net (fo=2, routed)           0.472    23.236    image_red_reg[4][7]_i_166_n_7
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.295    23.531 r  image_red[4][7]_i_171/O
                         net (fo=1, routed)           0.000    23.531    image_red[4][7]_i_171_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    23.778 r  image_red_reg[4][7]_i_88/O[0]
                         net (fo=2, routed)           0.710    24.488    image_red_reg[4][7]_i_88_n_7
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.299    24.787 r  image_red[4][7]_i_42/O
                         net (fo=1, routed)           0.000    24.787    image_red[4][7]_i_42_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    25.039 r  image_red_reg[4][7]_i_14/O[0]
                         net (fo=2, routed)           0.712    25.751    image_red1_in[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.295    26.046 f  image_red[4][7]_i_300/O
                         net (fo=1, routed)           0.302    26.349    image_red[4][7]_i_300_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I0_O)        0.124    26.473 r  image_red[4][7]_i_248/O
                         net (fo=2, routed)           0.884    27.357    image_red[4][7]_i_248_n_0
    SLICE_X11Y17         LUT4 (Prop_lut4_I3_O)        0.124    27.481 r  image_red[4][7]_i_252/O
                         net (fo=1, routed)           0.000    27.481    image_red[4][7]_i_252_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.728 r  image_red_reg[4][7]_i_138/O[0]
                         net (fo=3, routed)           0.438    28.166    image_red_reg[4][7]_i_138_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299    28.465 r  image_red[4][7]_i_143/O
                         net (fo=1, routed)           0.000    28.465    image_red[4][7]_i_143_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    28.717 r  image_red_reg[4][7]_i_82/O[0]
                         net (fo=3, routed)           0.622    29.338    image_red_reg[4][7]_i_82_n_7
    SLICE_X9Y17          LUT5 (Prop_lut5_I0_O)        0.295    29.633 r  image_red[4][7]_i_35/O
                         net (fo=1, routed)           0.000    29.633    image_red[4][7]_i_35_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    29.880 r  image_red_reg[4][7]_i_13/O[0]
                         net (fo=1, routed)           0.307    30.187    image_red2_in[4]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    30.486 f  image_red[4][4]_i_3/O
                         net (fo=2, routed)           0.464    30.950    image_red[4][4]_i_3_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    31.074 r  image_red[4][7]_i_101/O
                         net (fo=2, routed)           0.437    31.511    image_red[4][7]_i_101_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I3_O)        0.124    31.635 r  image_red[4][7]_i_105/O
                         net (fo=1, routed)           0.000    31.635    image_red[4][7]_i_105_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    31.887 r  image_red_reg[4][7]_i_50/O[0]
                         net (fo=3, routed)           0.637    32.524    image_red_reg[4][7]_i_50_n_7
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.295    32.819 r  image_red[4][7]_i_55/O
                         net (fo=1, routed)           0.000    32.819    image_red[4][7]_i_55_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.066 r  image_red_reg[4][7]_i_16/O[0]
                         net (fo=2, routed)           0.448    33.515    image_red_reg[4][7]_i_16_n_7
    SLICE_X10Y15         LUT3 (Prop_lut3_I0_O)        0.299    33.814 r  image_red[4][7]_i_6/O
                         net (fo=2, routed)           0.483    34.297    image_red[4][7]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    34.844 r  image_red_reg[4][7]_i_2/O[2]
                         net (fo=1, routed)           0.296    35.139    image_red_reg[4][7]_i_2_n_5
    SLICE_X11Y14         LUT6 (Prop_lut6_I2_O)        0.301    35.440 r  image_red[4][6]_i_1/O
                         net (fo=1, routed)           0.000    35.440    image_red[4][6]_i_1_n_0
    SLICE_X11Y14         FDRE                                         r  image_red_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  image_red_reg[4][6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.031    15.043    image_red_reg[4][6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -35.440    
  -------------------------------------------------------------------
                         slack                                -20.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.434%)  route 0.079ns (32.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.558     1.441    keypad4X4_inst0/clk
    SLICE_X14Y30         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  keypad4X4_inst0/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.079     1.684    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[1]
    SLICE_X14Y30         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.826     1.953    keypad4X4_inst0/clk
    SLICE_X14Y30         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.060     1.501    keypad4X4_inst0/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.562     1.445    keypad4X4_inst0/clk
    SLICE_X30Y8          FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.148     1.593 f  keypad4X4_inst0/finish_del_reg/Q
                         net (fo=1, routed)           0.059     1.652    keypad4X4_inst0/finish_del
    SLICE_X30Y8          LUT2 (Prop_lut2_I1_O)        0.098     1.750 r  keypad4X4_inst0/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.750    keypad4X4_inst0/key_valid_pre_i_1_n_0
    SLICE_X30Y8          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.831     1.958    keypad4X4_inst0/clk
    SLICE_X30Y8          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.120     1.565    keypad4X4_inst0/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.257%)  route 0.084ns (28.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.558     1.441    keypad4X4_inst0/clk
    SLICE_X14Y30         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  keypad4X4_inst0/FSM_onehot_row_reg[4]/Q
                         net (fo=6, routed)           0.084     1.689    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[4]
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.734 r  keypad4X4_inst0/value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.734    keypad4X4_inst0/row_encoded[0]
    SLICE_X15Y30         FDRE                                         r  keypad4X4_inst0/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.826     1.953    keypad4X4_inst0/clk
    SLICE_X15Y30         FDRE                                         r  keypad4X4_inst0/value_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.092     1.546    keypad4X4_inst0/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.015%)  route 0.085ns (28.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.558     1.441    keypad4X4_inst0/clk
    SLICE_X14Y30         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  keypad4X4_inst0/FSM_onehot_row_reg[4]/Q
                         net (fo=6, routed)           0.085     1.690    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[4]
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.735 r  keypad4X4_inst0/value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.735    keypad4X4_inst0/row_encoded[1]
    SLICE_X15Y30         FDRE                                         r  keypad4X4_inst0/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.826     1.953    keypad4X4_inst0/clk
    SLICE_X15Y30         FDRE                                         r  keypad4X4_inst0/value_reg[3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.091     1.545    keypad4X4_inst0/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 display_8x8_0/op_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/op_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.589%)  route 0.161ns (46.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.583     1.466    display_8x8_0/clk
    SLICE_X3Y26          FDRE                                         r  display_8x8_0/op_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_8x8_0/op_count_reg[6]/Q
                         net (fo=8, routed)           0.161     1.768    display_8x8_0/op_count_reg_n_0_[6]
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045     1.813 r  display_8x8_0/op_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.813    display_8x8_0/data0[7]
    SLICE_X2Y27          FDRE                                         r  display_8x8_0/op_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.853     1.980    display_8x8_0/clk
    SLICE_X2Y27          FDRE                                         r  display_8x8_0/op_count_reg[7]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.121     1.602    display_8x8_0/op_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.558     1.441    keypad4X4_inst0/clk
    SLICE_X14Y30         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.148     1.589 f  keypad4X4_inst0/FSM_onehot_row_reg[2]/Q
                         net (fo=6, routed)           0.089     1.678    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[2]
    SLICE_X14Y30         LUT4 (Prop_lut4_I3_O)        0.098     1.776 r  keypad4X4_inst0/FSM_onehot_row[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    keypad4X4_inst0/FSM_onehot_row[1]_i_1_n_0
    SLICE_X14Y30         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.826     1.953    keypad4X4_inst0/clk
    SLICE_X14Y30         FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.120     1.561    keypad4X4_inst0/FSM_onehot_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 display_8x8_0/op_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/op_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.966%)  route 0.168ns (47.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.583     1.466    display_8x8_0/clk
    SLICE_X4Y27          FDRE                                         r  display_8x8_0/op_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_8x8_0/op_count_reg[1]/Q
                         net (fo=12, routed)          0.168     1.775    display_8x8_0/op_count_reg_n_0_[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.048     1.823 r  display_8x8_0/op_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    display_8x8_0/data0[4]
    SLICE_X3Y26          FDRE                                         r  display_8x8_0/op_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.851     1.978    display_8x8_0/clk
    SLICE_X3Y26          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.107     1.607    display_8x8_0/op_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 done2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.125%)  route 0.129ns (40.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X47Y2          FDRE                                         r  done2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  done2_reg/Q
                         net (fo=57, routed)          0.129     1.718    done2_reg_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  done2_i_1/O
                         net (fo=1, routed)           0.000     1.763    done2_i_1_n_0
    SLICE_X47Y2          FDRE                                         r  done2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X47Y2          FDRE                                         r  done2_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X47Y2          FDRE (Hold_fdre_C_D)         0.091     1.539    done2_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 display_8x8_0/cnt_clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/clk_en_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.232%)  route 0.092ns (28.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.586     1.469    display_8x8_0/clk
    SLICE_X4Y31          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.128     1.597 f  display_8x8_0/cnt_clkdiv_reg[4]/Q
                         net (fo=4, routed)           0.092     1.689    display_8x8_0/cnt_clkdiv_reg__0[4]
    SLICE_X4Y31          LUT5 (Prop_lut5_I0_O)        0.099     1.788 r  display_8x8_0/clk_en_slow_i_1/O
                         net (fo=1, routed)           0.000     1.788    display_8x8_0/p_0_in
    SLICE_X4Y31          FDRE                                         r  display_8x8_0/clk_en_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.855     1.982    display_8x8_0/clk
    SLICE_X4Y31          FDRE                                         r  display_8x8_0/clk_en_slow_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.091     1.560    display_8x8_0/clk_en_slow_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 display_8x8_0/op_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/op_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.567%)  route 0.168ns (47.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.583     1.466    display_8x8_0/clk
    SLICE_X4Y27          FDRE                                         r  display_8x8_0/op_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_8x8_0/op_count_reg[1]/Q
                         net (fo=12, routed)          0.168     1.775    display_8x8_0/op_count_reg_n_0_[1]
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.045     1.820 r  display_8x8_0/op_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    display_8x8_0/data0[3]
    SLICE_X3Y26          FDRE                                         r  display_8x8_0/op_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.851     1.978    display_8x8_0/clk
    SLICE_X3Y26          FDRE                                         r  display_8x8_0/op_count_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091     1.591    display_8x8_0/op_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y1    a_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y1    b_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y1    c_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y0    cnter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y2    cnter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y2    cnter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y3    cnter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y3    cnter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y3    cnter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    display_8x8_0/bit_sent_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    display_8x8_0/bit_sent_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    display_8x8_0/bit_sent_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    display_8x8_0/bit_sent_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    display_8x8_0/bit_sent_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    display_8x8_0/color_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    display_8x8_0/color_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    display_8x8_0/color_data_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    display_8x8_0/color_data_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    display_8x8_0/op_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y0    floor_1_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y0    floor_1_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y0    floor_1_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y0    floor_2_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y0    floor_2_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    one_second_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    one_second_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    one_second_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y6    one_second_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y1    state_reg[0][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 1.767ns (24.397%)  route 5.476ns (75.603%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          2.264    12.330    one_second_counter1
    SLICE_X44Y23         FDCE                                         f  displayed_number_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X44Y23         FDCE                                         r  displayed_number_reg[12]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X44Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    displayed_number_reg[12]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 1.767ns (24.397%)  route 5.476ns (75.603%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          2.264    12.330    one_second_counter1
    SLICE_X44Y23         FDCE                                         f  displayed_number_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X44Y23         FDCE                                         r  displayed_number_reg[13]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X44Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    displayed_number_reg[13]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 1.767ns (24.397%)  route 5.476ns (75.603%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          2.264    12.330    one_second_counter1
    SLICE_X44Y23         FDCE                                         f  displayed_number_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X44Y23         FDCE                                         r  displayed_number_reg[14]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X44Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    displayed_number_reg[14]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 1.767ns (24.397%)  route 5.476ns (75.603%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          2.264    12.330    one_second_counter1
    SLICE_X44Y23         FDCE                                         f  displayed_number_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X44Y23         FDCE                                         r  displayed_number_reg[15]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X44Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    displayed_number_reg[15]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.767ns (25.417%)  route 5.185ns (74.583%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          1.974    12.039    one_second_counter1
    SLICE_X44Y22         FDCE                                         f  displayed_number_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  displayed_number_reg[10]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X44Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    displayed_number_reg[10]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.767ns (25.417%)  route 5.185ns (74.583%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          1.974    12.039    one_second_counter1
    SLICE_X44Y22         FDCE                                         f  displayed_number_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  displayed_number_reg[11]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X44Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    displayed_number_reg[11]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.767ns (25.417%)  route 5.185ns (74.583%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          1.974    12.039    one_second_counter1
    SLICE_X44Y22         FDCE                                         f  displayed_number_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  displayed_number_reg[8]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X44Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    displayed_number_reg[8]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.767ns (25.417%)  route 5.185ns (74.583%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          1.974    12.039    one_second_counter1
    SLICE_X44Y22         FDCE                                         f  displayed_number_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  displayed_number_reg[9]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X44Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    displayed_number_reg[9]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 1.767ns (25.971%)  route 5.037ns (74.029%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          1.825    11.891    one_second_counter1
    SLICE_X44Y21         FDCE                                         f  displayed_number_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X44Y21         FDCE                                         r  displayed_number_reg[4]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X44Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    displayed_number_reg[4]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 floor_3_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 1.767ns (25.971%)  route 5.037ns (74.029%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  floor_3_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     5.543 f  floor_3_cnt_reg[1]/Q
                         net (fo=17, routed)          2.424     7.967    floor_3_cnt_reg_n_0_[1]
    SLICE_X31Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.091 r  refresh_counter[0]_i_37/O
                         net (fo=1, routed)           0.000     8.091    refresh_counter[0]_i_37_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.623 r  refresh_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.623    refresh_counter_reg[0]_i_19_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.737 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.737    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.965 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.788     9.753    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.313    10.066 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          1.825    11.891    one_second_counter1
    SLICE_X44Y21         FDCE                                         f  displayed_number_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X44Y21         FDCE                                         r  displayed_number_reg[5]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X44Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    displayed_number_reg[5]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  2.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.476ns (36.922%)  route 0.813ns (63.078%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.328     2.735    one_second_counter1
    SLICE_X46Y15         FDCE                                         f  refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X46Y15         FDCE                                         r  refresh_counter_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X46Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.639    refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.476ns (36.922%)  route 0.813ns (63.078%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.328     2.735    one_second_counter1
    SLICE_X46Y15         FDCE                                         f  refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X46Y15         FDCE                                         r  refresh_counter_reg[1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X46Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.639    refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.476ns (36.922%)  route 0.813ns (63.078%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.328     2.735    one_second_counter1
    SLICE_X46Y15         FDCE                                         f  refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X46Y15         FDCE                                         r  refresh_counter_reg[2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X46Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.639    refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.476ns (36.922%)  route 0.813ns (63.078%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.328     2.735    one_second_counter1
    SLICE_X46Y15         FDCE                                         f  refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X46Y15         FDCE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X46Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.639    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.476ns (35.194%)  route 0.876ns (64.806%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.391     2.799    one_second_counter1
    SLICE_X46Y16         FDCE                                         f  refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X46Y16         FDCE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.476ns (35.194%)  route 0.876ns (64.806%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.391     2.799    one_second_counter1
    SLICE_X46Y16         FDCE                                         f  refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X46Y16         FDCE                                         r  refresh_counter_reg[5]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.476ns (35.194%)  route 0.876ns (64.806%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.391     2.799    one_second_counter1
    SLICE_X46Y16         FDCE                                         f  refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X46Y16         FDCE                                         r  refresh_counter_reg[6]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.476ns (35.194%)  route 0.876ns (64.806%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.391     2.799    one_second_counter1
    SLICE_X46Y16         FDCE                                         f  refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X46Y16         FDCE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.638    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.476ns (33.621%)  route 0.940ns (66.379%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.454     2.862    one_second_counter1
    SLICE_X46Y17         FDCE                                         f  refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X46Y17         FDCE                                         r  refresh_counter_reg[10]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 floor_3_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.476ns (33.621%)  route 0.940ns (66.379%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  floor_3_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  floor_3_cnt_reg[19]/Q
                         net (fo=15, routed)          0.174     1.761    floor_3_cnt_reg_n_0_[19]
    SLICE_X31Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  refresh_counter[0]_i_21/O
                         net (fo=1, routed)           0.000     1.806    refresh_counter[0]_i_21_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.921 r  refresh_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.921    refresh_counter_reg[0]_i_7_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.986 f  refresh_counter_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.312     2.298    one_second_counter3
    SLICE_X36Y8          LUT5 (Prop_lut5_I1_O)        0.110     2.408 f  refresh_counter[0]_i_2/O
                         net (fo=42, routed)          0.454     2.862    one_second_counter1
    SLICE_X46Y17         FDCE                                         f  refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=399, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X46Y17         FDCE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  1.225    





