#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55ffe0df45c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ffe0d68ab0 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x55ffe0dbfec0 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000000000000000000000000000000000000101001>;
enum0x55ffe0d16d80 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x55ffe0e54e90_0 .net *"_ivl_11", 7 0, L_0x55ffe0e55d90;  1 drivers
v0x55ffe0e54f90_0 .net *"_ivl_16", 7 0, L_0x55ffe0e55f30;  1 drivers
v0x55ffe0e55070_0 .net *"_ivl_3", 7 0, L_0x55ffe0e55c50;  1 drivers
v0x55ffe0e55130_0 .net *"_ivl_7", 7 0, L_0x55ffe0e55cf0;  1 drivers
v0x55ffe0e55210_0 .net "active", 0 0, v0x55ffe0e51f20_0;  1 drivers
v0x55ffe0e55300_0 .net "address", 31 0, L_0x55ffe0e66ce0;  1 drivers
v0x55ffe0e553f0_0 .net "byteenable", 3 0, v0x55ffe0e520c0_0;  1 drivers
v0x55ffe0e55500_0 .var "clk", 0 0;
v0x55ffe0e555a0_0 .net "read", 0 0, v0x55ffe0e4b380_0;  1 drivers
v0x55ffe0e55640_0 .net "readdata", 31 0, v0x55ffe0e54a80_0;  1 drivers
v0x55ffe0e55700_0 .net "readdata_to_CPU", 31 0, L_0x55ffe0e55e30;  1 drivers
v0x55ffe0e557e0_0 .net "register_v0", 31 0, L_0x55ffe0df5a20;  1 drivers
v0x55ffe0e558a0_0 .var "reset", 0 0;
v0x55ffe0e55940_0 .net "state", 2 0, v0x55ffe0e4ebf0_0;  1 drivers
v0x55ffe0e55a70_0 .var "waitrequest", 0 0;
v0x55ffe0e55b10_0 .net "write", 0 0, v0x55ffe0e4b420_0;  1 drivers
v0x55ffe0e55bb0_0 .net "writedata", 31 0, L_0x55ffe0e69cb0;  1 drivers
E_0x55ffe0d4e5d0 .event negedge, v0x55ffe0e49aa0_0;
L_0x55ffe0e55c50 .part v0x55ffe0e54a80_0, 24, 8;
L_0x55ffe0e55cf0 .part v0x55ffe0e54a80_0, 16, 8;
L_0x55ffe0e55d90 .part v0x55ffe0e54a80_0, 8, 8;
L_0x55ffe0e55e30 .concat8 [ 8 8 8 8], L_0x55ffe0e55c50, L_0x55ffe0e55cf0, L_0x55ffe0e55d90, L_0x55ffe0e55f30;
L_0x55ffe0e55f30 .part v0x55ffe0e54a80_0, 0, 8;
S_0x55ffe0df4220 .scope module, "datapath" "mips_cpu_bus" 3 93, 4 2 0, S_0x55ffe0d68ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x55ffe0df5a20 .functor BUFZ 32, v0x55ffe0e4fb40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ffe0e34990 .functor AND 1, v0x55ffe0e4b720_0, L_0x55ffe0e69130, C4<1>, C4<1>;
L_0x55ffe0e35580 .functor OR 1, L_0x55ffe0e34990, v0x55ffe0e4b660_0, C4<0>, C4<0>;
v0x55ffe0e4f9c0_0 .net "ALUAmux2to1", 31 0, L_0x55ffe0e678b0;  1 drivers
v0x55ffe0e4faa0_0 .net "ALUB", 31 0, v0x55ffe0e48b10_0;  1 drivers
v0x55ffe0e4fb40_0 .var "ALUOut", 31 0;
v0x55ffe0e4fc10_0 .net "ALUSrcA", 0 0, v0x55ffe0e4af30_0;  1 drivers
v0x55ffe0e4fce0_0 .net "ALUSrcB", 1 0, v0x55ffe0e4afd0_0;  1 drivers
v0x55ffe0e4fe20_0 .net "ALU_MULTorDIV_result", 63 0, v0x55ffe0e28030_0;  1 drivers
v0x55ffe0e4ff10_0 .net "ALU_result", 31 0, v0x55ffe0df23f0_0;  1 drivers
v0x55ffe0e50020_0 .net "ALUctl", 3 0, v0x55ffe0e4b0c0_0;  1 drivers
v0x55ffe0e50130_0 .net "Decodemux2to1", 31 0, L_0x55ffe0e566f0;  1 drivers
v0x55ffe0e502a0_0 .net "HI", 31 0, v0x55ffe0e49570_0;  1 drivers
v0x55ffe0e50360_0 .net "IRWrite", 0 0, v0x55ffe0e4b1c0_0;  1 drivers
v0x55ffe0e50400_0 .net "IorD", 0 0, v0x55ffe0e4b290_0;  1 drivers
v0x55ffe0e504a0_0 .net "LO", 31 0, v0x55ffe0e49630_0;  1 drivers
v0x55ffe0e50540_0 .net "MemtoReg", 0 0, v0x55ffe0e4b4c0_0;  1 drivers
v0x55ffe0e505e0_0 .net "PC", 31 0, v0x55ffe0e4c330_0;  1 drivers
v0x55ffe0e506d0_0 .net "PCSource", 1 0, v0x55ffe0e4b580_0;  1 drivers
v0x55ffe0e507c0_0 .net "PCWrite", 0 0, v0x55ffe0e4b660_0;  1 drivers
v0x55ffe0e50860_0 .net "PCWriteCond", 0 0, v0x55ffe0e4b720_0;  1 drivers
v0x55ffe0e50900_0 .net "RegDst", 0 0, v0x55ffe0e4b7e0_0;  1 drivers
v0x55ffe0e509a0_0 .net "RegWrite", 0 0, v0x55ffe0e4b8a0_0;  1 drivers
v0x55ffe0e50a90_0 .net "RegWritemux2to1", 31 0, L_0x55ffe0e67810;  1 drivers
v0x55ffe0e50b30_0 .net "Regmux2to1", 4 0, L_0x55ffe0e67370;  1 drivers
L_0x7fa89d5e2018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e50bd0_0 .net/2u *"_ivl_14", 2 0, L_0x7fa89d5e2018;  1 drivers
v0x55ffe0e50c70_0 .net *"_ivl_16", 0 0, L_0x55ffe0e56600;  1 drivers
v0x55ffe0e50d10_0 .net *"_ivl_24", 31 0, L_0x55ffe0e56a00;  1 drivers
L_0x7fa89d5e2060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e50dd0_0 .net *"_ivl_27", 30 0, L_0x7fa89d5e2060;  1 drivers
L_0x7fa89d5e20a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e50eb0_0 .net/2u *"_ivl_28", 31 0, L_0x7fa89d5e20a8;  1 drivers
v0x55ffe0e50f90_0 .net *"_ivl_30", 0 0, L_0x55ffe0e66ba0;  1 drivers
v0x55ffe0e51050_0 .net *"_ivl_34", 31 0, L_0x55ffe0e66de0;  1 drivers
L_0x7fa89d5e20f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e51130_0 .net *"_ivl_37", 30 0, L_0x7fa89d5e20f0;  1 drivers
L_0x7fa89d5e2138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e51210_0 .net/2u *"_ivl_38", 31 0, L_0x7fa89d5e2138;  1 drivers
v0x55ffe0e512f0_0 .net *"_ivl_40", 0 0, L_0x55ffe0e66f70;  1 drivers
v0x55ffe0e513b0_0 .net *"_ivl_43", 4 0, L_0x55ffe0e67120;  1 drivers
v0x55ffe0e516a0_0 .net *"_ivl_45", 4 0, L_0x55ffe0e67250;  1 drivers
v0x55ffe0e51780_0 .net *"_ivl_48", 31 0, L_0x55ffe0e67500;  1 drivers
L_0x7fa89d5e2180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e51860_0 .net *"_ivl_51", 30 0, L_0x7fa89d5e2180;  1 drivers
L_0x7fa89d5e21c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e51940_0 .net/2u *"_ivl_52", 31 0, L_0x7fa89d5e21c8;  1 drivers
v0x55ffe0e51a20_0 .net *"_ivl_54", 0 0, L_0x55ffe0e676d0;  1 drivers
v0x55ffe0e51ae0_0 .net *"_ivl_58", 31 0, L_0x55ffe0e679f0;  1 drivers
L_0x7fa89d5e2210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e51bc0_0 .net *"_ivl_61", 30 0, L_0x7fa89d5e2210;  1 drivers
L_0x7fa89d5e2258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e51ca0_0 .net/2u *"_ivl_62", 31 0, L_0x7fa89d5e2258;  1 drivers
v0x55ffe0e51d80_0 .net *"_ivl_64", 0 0, L_0x55ffe0e67b70;  1 drivers
v0x55ffe0e51e40_0 .net *"_ivl_8", 0 0, L_0x55ffe0e34990;  1 drivers
v0x55ffe0e51f20_0 .var "active", 0 0;
v0x55ffe0e51fe0_0 .net "address", 31 0, L_0x55ffe0e66ce0;  alias, 1 drivers
v0x55ffe0e520c0_0 .var "byteenable", 3 0;
v0x55ffe0e521a0_0 .net "clk", 0 0, v0x55ffe0e55500_0;  1 drivers
v0x55ffe0e52240_0 .net "fixed_shift", 0 0, v0x55ffe0e4ba40_0;  1 drivers
v0x55ffe0e52330_0 .net "full_instr", 31 0, L_0x55ffe0e56470;  1 drivers
v0x55ffe0e52410_0 .net "instr10_6", 4 0, L_0x55ffe0e560c0;  1 drivers
v0x55ffe0e524d0_0 .net "instr15_0", 15 0, v0x55ffe0e4a5f0_0;  1 drivers
v0x55ffe0e525c0_0 .net "instr15_11", 4 0, L_0x55ffe0e56020;  1 drivers
v0x55ffe0e526a0_0 .net "instr20_16", 4 0, v0x55ffe0e4a6f0_0;  1 drivers
v0x55ffe0e52760_0 .net "instr25_21", 4 0, v0x55ffe0e4a790_0;  1 drivers
v0x55ffe0e52830_0 .net "instr31_26", 5 0, v0x55ffe0e4a8a0_0;  1 drivers
v0x55ffe0e52900_0 .net "pc_ctl", 0 0, L_0x55ffe0e35580;  1 drivers
v0x55ffe0e529d0_0 .net "pc_in", 31 0, v0x55ffe0e4cf20_0;  1 drivers
v0x55ffe0e52ac0_0 .net "read", 0 0, v0x55ffe0e4b380_0;  alias, 1 drivers
v0x55ffe0e52b60_0 .net "readR1", 4 0, L_0x55ffe0e67ff0;  1 drivers
v0x55ffe0e52c30_0 .net "readR2", 4 0, L_0x55ffe0e68090;  1 drivers
v0x55ffe0e52d00_0 .net "readdata", 31 0, v0x55ffe0e54a80_0;  alias, 1 drivers
v0x55ffe0e52dd0_0 .net "readdata1", 31 0, L_0x55ffe0e670b0;  1 drivers
v0x55ffe0e52ea0_0 .net "readdata2", 31 0, L_0x55ffe0e686b0;  1 drivers
v0x55ffe0e52f90_0 .net "readdata_to_CPU", 31 0, L_0x55ffe0e6a100;  1 drivers
v0x55ffe0e53080_0 .var "regA", 31 0;
v0x55ffe0e53550_0 .var "regB", 31 0;
v0x55ffe0e53610_0 .net "register_v0", 31 0, L_0x55ffe0df5a20;  alias, 1 drivers
v0x55ffe0e536f0_0 .net "reset", 0 0, v0x55ffe0e558a0_0;  1 drivers
v0x55ffe0e53790_0 .var "stall", 0 0;
v0x55ffe0e53830_0 .net "state", 2 0, v0x55ffe0e4ebf0_0;  alias, 1 drivers
v0x55ffe0e538d0_0 .net "unsign", 0 0, v0x55ffe0e4bd70_0;  1 drivers
v0x55ffe0e539c0_0 .net "waitrequest", 0 0, v0x55ffe0e55a70_0;  1 drivers
v0x55ffe0e53a80_0 .net "write", 0 0, v0x55ffe0e4b420_0;  alias, 1 drivers
v0x55ffe0e53b20_0 .net "writedata", 31 0, L_0x55ffe0e69cb0;  alias, 1 drivers
v0x55ffe0e53bf0_0 .net "writedata_from_CPU", 31 0, v0x55ffe0e53550_0;  1 drivers
v0x55ffe0e53cc0_0 .net "zero", 0 0, L_0x55ffe0e69130;  1 drivers
L_0x55ffe0e56020 .part L_0x55ffe0e6a100, 11, 5;
L_0x55ffe0e560c0 .part L_0x55ffe0e6a100, 6, 5;
L_0x55ffe0e56470 .concat [ 16 5 5 6], v0x55ffe0e4a5f0_0, v0x55ffe0e4a6f0_0, v0x55ffe0e4a790_0, v0x55ffe0e4a8a0_0;
L_0x55ffe0e56600 .cmp/eq 3, v0x55ffe0e4ebf0_0, L_0x7fa89d5e2018;
L_0x55ffe0e566f0 .functor MUXZ 32, L_0x55ffe0e56470, L_0x55ffe0e6a100, L_0x55ffe0e56600, C4<>;
L_0x55ffe0e56830 .part L_0x55ffe0e566f0, 26, 6;
L_0x55ffe0e56960 .part L_0x55ffe0e566f0, 0, 6;
L_0x55ffe0e56a00 .concat [ 1 31 0 0], v0x55ffe0e4b290_0, L_0x7fa89d5e2060;
L_0x55ffe0e66ba0 .cmp/eq 32, L_0x55ffe0e56a00, L_0x7fa89d5e20a8;
L_0x55ffe0e66ce0 .functor MUXZ 32, v0x55ffe0e4fb40_0, v0x55ffe0e4c330_0, L_0x55ffe0e66ba0, C4<>;
L_0x55ffe0e66de0 .concat [ 1 31 0 0], v0x55ffe0e4b7e0_0, L_0x7fa89d5e20f0;
L_0x55ffe0e66f70 .cmp/eq 32, L_0x55ffe0e66de0, L_0x7fa89d5e2138;
L_0x55ffe0e67120 .part L_0x55ffe0e566f0, 16, 5;
L_0x55ffe0e67250 .part L_0x55ffe0e566f0, 11, 5;
L_0x55ffe0e67370 .functor MUXZ 5, L_0x55ffe0e67250, L_0x55ffe0e67120, L_0x55ffe0e66f70, C4<>;
L_0x55ffe0e67500 .concat [ 1 31 0 0], v0x55ffe0e4b4c0_0, L_0x7fa89d5e2180;
L_0x55ffe0e676d0 .cmp/eq 32, L_0x55ffe0e67500, L_0x7fa89d5e21c8;
L_0x55ffe0e67810 .functor MUXZ 32, L_0x55ffe0e6a100, v0x55ffe0e4fb40_0, L_0x55ffe0e676d0, C4<>;
L_0x55ffe0e679f0 .concat [ 1 31 0 0], v0x55ffe0e4af30_0, L_0x7fa89d5e2210;
L_0x55ffe0e67b70 .cmp/eq 32, L_0x55ffe0e679f0, L_0x7fa89d5e2258;
L_0x55ffe0e678b0 .functor MUXZ 32, v0x55ffe0e53080_0, v0x55ffe0e4c330_0, L_0x55ffe0e67b70, C4<>;
L_0x55ffe0e67e90 .part L_0x55ffe0e566f0, 26, 6;
L_0x55ffe0e67ff0 .part L_0x55ffe0e566f0, 21, 5;
L_0x55ffe0e68090 .part L_0x55ffe0e566f0, 16, 5;
L_0x55ffe0e69590 .part L_0x55ffe0e566f0, 26, 6;
L_0x55ffe0e69630 .part L_0x55ffe0e566f0, 0, 6;
L_0x55ffe0e69800 .part L_0x55ffe0e566f0, 21, 5;
L_0x55ffe0e698a0 .part L_0x55ffe0e566f0, 16, 5;
L_0x55ffe0e69a30 .part L_0x55ffe0e566f0, 0, 16;
S_0x55ffe0dddd70 .scope module, "ALU" "alu" 4 149, 5 1 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 5 "instr10_6";
    .port_info 6 /OUTPUT 32 "ALU_result";
    .port_info 7 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 8 /OUTPUT 1 "zero";
enum0x55ffe0dd7630 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
v0x55ffe0e26c90_0 .net "ALUOperation", 3 0, v0x55ffe0e4b0c0_0;  alias, 1 drivers
v0x55ffe0e28030_0 .var "ALU_MULTorDIV_result", 63 0;
v0x55ffe0df23f0_0 .var "ALU_result", 31 0;
v0x55ffe0e162f0_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x55ffe0df6d40_0 .var "ALU_temp_result", 32 0;
v0x55ffe0e12e30_0 .var "A_extend", 63 0;
v0x55ffe0d66030_0 .net "A_unsign", 32 0, L_0x55ffe0e689c0;  1 drivers
v0x55ffe0e47280_0 .var "B_extend", 63 0;
v0x55ffe0e47360_0 .net "B_unsign", 32 0, L_0x55ffe0e68ce0;  1 drivers
L_0x7fa89d5e2330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e47440_0 .net/2u *"_ivl_0", 31 0, L_0x7fa89d5e2330;  1 drivers
L_0x7fa89d5e23c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e47520_0 .net/2u *"_ivl_10", 31 0, L_0x7fa89d5e23c0;  1 drivers
v0x55ffe0e47600_0 .net *"_ivl_12", 31 0, L_0x55ffe0e68b00;  1 drivers
v0x55ffe0e476e0_0 .net *"_ivl_14", 31 0, L_0x55ffe0e68bf0;  1 drivers
L_0x7fa89d5e2408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e477c0_0 .net *"_ivl_19", 0 0, L_0x7fa89d5e2408;  1 drivers
v0x55ffe0e478a0_0 .net *"_ivl_2", 31 0, L_0x55ffe0e68770;  1 drivers
L_0x7fa89d5e2450 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e47980_0 .net/2u *"_ivl_20", 32 0, L_0x7fa89d5e2450;  1 drivers
v0x55ffe0e47a60_0 .net *"_ivl_22", 0 0, L_0x55ffe0e68e60;  1 drivers
L_0x7fa89d5e2498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e47b20_0 .net/2s *"_ivl_24", 1 0, L_0x7fa89d5e2498;  1 drivers
L_0x7fa89d5e24e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e47c00_0 .net/2s *"_ivl_26", 1 0, L_0x7fa89d5e24e0;  1 drivers
v0x55ffe0e47ce0_0 .net *"_ivl_28", 1 0, L_0x55ffe0e68f50;  1 drivers
v0x55ffe0e47dc0_0 .net *"_ivl_4", 31 0, L_0x55ffe0e688d0;  1 drivers
L_0x7fa89d5e2378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e47ea0_0 .net *"_ivl_9", 0 0, L_0x7fa89d5e2378;  1 drivers
v0x55ffe0e47f80_0 .net "a", 31 0, L_0x55ffe0e678b0;  alias, 1 drivers
v0x55ffe0e48060_0 .net "b", 31 0, v0x55ffe0e48b10_0;  alias, 1 drivers
v0x55ffe0e48140_0 .net "fixed_shift", 0 0, v0x55ffe0e4ba40_0;  alias, 1 drivers
v0x55ffe0e48200_0 .net "instr10_6", 4 0, L_0x55ffe0e560c0;  alias, 1 drivers
v0x55ffe0e482e0_0 .var "quotient", 31 0;
v0x55ffe0e483c0_0 .var "quotient_unsign", 32 0;
v0x55ffe0e484a0_0 .var "remainder", 31 0;
v0x55ffe0e48580_0 .var "remainder_unsign", 32 0;
v0x55ffe0e48660_0 .net "unsign", 0 0, v0x55ffe0e4bd70_0;  alias, 1 drivers
v0x55ffe0e48720_0 .net "zero", 0 0, L_0x55ffe0e69130;  alias, 1 drivers
E_0x55ffe0d16280/0 .event anyedge, v0x55ffe0e48660_0, v0x55ffe0e26c90_0, v0x55ffe0d66030_0, v0x55ffe0e47360_0;
E_0x55ffe0d16280/1 .event anyedge, v0x55ffe0e162f0_0, v0x55ffe0e483c0_0, v0x55ffe0e48580_0, v0x55ffe0df6d40_0;
E_0x55ffe0d16280/2 .event anyedge, v0x55ffe0e47f80_0, v0x55ffe0e48060_0, v0x55ffe0e12e30_0, v0x55ffe0e47280_0;
E_0x55ffe0d16280/3 .event anyedge, v0x55ffe0e482e0_0, v0x55ffe0e484a0_0, v0x55ffe0e48140_0, v0x55ffe0e48200_0;
E_0x55ffe0d16280 .event/or E_0x55ffe0d16280/0, E_0x55ffe0d16280/1, E_0x55ffe0d16280/2, E_0x55ffe0d16280/3;
L_0x55ffe0e68770 .arith/sum 32, L_0x7fa89d5e2330, L_0x55ffe0e678b0;
L_0x55ffe0e688d0 .concat [ 32 0 0 0], L_0x55ffe0e68770;
L_0x55ffe0e689c0 .concat [ 32 1 0 0], L_0x55ffe0e688d0, L_0x7fa89d5e2378;
L_0x55ffe0e68b00 .arith/sum 32, L_0x7fa89d5e23c0, v0x55ffe0e48b10_0;
L_0x55ffe0e68bf0 .concat [ 32 0 0 0], L_0x55ffe0e68b00;
L_0x55ffe0e68ce0 .concat [ 32 1 0 0], L_0x55ffe0e68bf0, L_0x7fa89d5e2408;
L_0x55ffe0e68e60 .cmp/eq 33, v0x55ffe0df6d40_0, L_0x7fa89d5e2450;
L_0x55ffe0e68f50 .functor MUXZ 2, L_0x7fa89d5e24e0, L_0x7fa89d5e2498, L_0x55ffe0e68e60, C4<>;
L_0x55ffe0e69130 .part L_0x55ffe0e68f50, 0, 1;
S_0x55ffe0e48900 .scope module, "ALUmux4to1" "ALUmux4to1" 4 113, 6 1 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x55ffe0dd5e20 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x55ffe0e48b10_0 .var "ALUB", 31 0;
v0x55ffe0e48bf0_0 .net "ALUSrcB", 1 0, v0x55ffe0e4afd0_0;  alias, 1 drivers
v0x55ffe0e48cb0_0 .net "immediate", 15 0, v0x55ffe0e4a5f0_0;  alias, 1 drivers
v0x55ffe0e48d70_0 .net "opcode", 5 0, L_0x55ffe0e67e90;  1 drivers
v0x55ffe0e48e50_0 .net "register_b", 31 0, L_0x55ffe0e686b0;  alias, 1 drivers
v0x55ffe0e48f30_0 .var "shift_2", 31 0;
v0x55ffe0e49010_0 .var "sign_extended", 31 0;
E_0x55ffe0d4f530/0 .event anyedge, v0x55ffe0e48d70_0, v0x55ffe0e48cb0_0, v0x55ffe0e49010_0, v0x55ffe0e48bf0_0;
E_0x55ffe0d4f530/1 .event anyedge, v0x55ffe0e48e50_0, v0x55ffe0e48f30_0;
E_0x55ffe0d4f530 .event/or E_0x55ffe0d4f530/0, E_0x55ffe0d4f530/1;
S_0x55ffe0e49190 .scope module, "HI_LO_Control" "HI_LO_Control" 4 168, 7 1 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
enum0x55ffe0dd9300 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x55ffe0dd9de0 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x55ffe0e494b0_0 .net "ALU_MULTorDIV_result", 63 0, v0x55ffe0e28030_0;  alias, 1 drivers
v0x55ffe0e49570_0 .var "HI", 31 0;
v0x55ffe0e49630_0 .var "LO", 31 0;
v0x55ffe0e496f0_0 .net *"_ivl_0", 31 0, L_0x55ffe0e69220;  1 drivers
L_0x7fa89d5e2528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e497d0_0 .net *"_ivl_3", 25 0, L_0x7fa89d5e2528;  1 drivers
L_0x7fa89d5e2570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e49900_0 .net/2u *"_ivl_4", 31 0, L_0x7fa89d5e2570;  1 drivers
v0x55ffe0e499e0_0 .net *"_ivl_6", 0 0, L_0x55ffe0e69310;  1 drivers
v0x55ffe0e49aa0_0 .net "clk", 0 0, v0x55ffe0e55500_0;  alias, 1 drivers
v0x55ffe0e49b60_0 .net "final_code", 5 0, L_0x55ffe0e69450;  1 drivers
v0x55ffe0e49c40_0 .net "func_code", 5 0, L_0x55ffe0e69630;  1 drivers
v0x55ffe0e49d20_0 .net "opcode", 5 0, L_0x55ffe0e69590;  1 drivers
v0x55ffe0e49e00_0 .net "regA", 31 0, v0x55ffe0e53080_0;  1 drivers
v0x55ffe0e49ee0_0 .net "reset", 0 0, v0x55ffe0e558a0_0;  alias, 1 drivers
v0x55ffe0e49fa0_0 .net "state", 2 0, v0x55ffe0e4ebf0_0;  alias, 1 drivers
E_0x55ffe0d4f1e0 .event posedge, v0x55ffe0e49aa0_0;
L_0x55ffe0e69220 .concat [ 6 26 0 0], L_0x55ffe0e69590, L_0x7fa89d5e2528;
L_0x55ffe0e69310 .cmp/eq 32, L_0x55ffe0e69220, L_0x7fa89d5e2570;
L_0x55ffe0e69450 .functor MUXZ 6, L_0x55ffe0e69590, L_0x55ffe0e69630, L_0x55ffe0e69310, C4<>;
S_0x55ffe0e4a1a0 .scope module, "IR" "instruction_reg" 4 119, 8 1 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x55ffe0e4a450_0 .net "IRWrite", 0 0, v0x55ffe0e4b1c0_0;  alias, 1 drivers
v0x55ffe0e4a530_0 .net "clk", 0 0, v0x55ffe0e55500_0;  alias, 1 drivers
v0x55ffe0e4a5f0_0 .var "instr15_0", 15 0;
v0x55ffe0e4a6f0_0 .var "instr20_16", 4 0;
v0x55ffe0e4a790_0 .var "instr25_21", 4 0;
v0x55ffe0e4a8a0_0 .var "instr31_26", 5 0;
v0x55ffe0e4a980_0 .net "memdata", 31 0, L_0x55ffe0e6a100;  alias, 1 drivers
v0x55ffe0e4aa60_0 .net "reset", 0 0, v0x55ffe0e558a0_0;  alias, 1 drivers
S_0x55ffe0e4ac30 .scope module, "control" "control_signal_simplified" 4 95, 9 2 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
    .port_info 16 /OUTPUT 1 "unsign";
    .port_info 17 /OUTPUT 1 "fixed_shift";
    .port_info 18 /OUTPUT 4 "byteenable";
enum0x55ffe0d4c480 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
enum0x55ffe0dd1cc0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x55ffe0dd2730 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JALR" 6'b001001
 ;
enum0x55ffe0dd4960 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LW" 6'b100011,
   "SW" 6'b101011,
   "JR" 6'b001000
 ;
v0x55ffe0e4af30_0 .var "ALUSrcA", 0 0;
v0x55ffe0e4afd0_0 .var "ALUSrcB", 1 0;
v0x55ffe0e4b0c0_0 .var "ALUctl", 3 0;
v0x55ffe0e4b1c0_0 .var "IRWrite", 0 0;
v0x55ffe0e4b290_0 .var "IorD", 0 0;
v0x55ffe0e4b380_0 .var "MemRead", 0 0;
v0x55ffe0e4b420_0 .var "MemWrite", 0 0;
v0x55ffe0e4b4c0_0 .var "MemtoReg", 0 0;
v0x55ffe0e4b580_0 .var "PCSource", 1 0;
v0x55ffe0e4b660_0 .var "PCWrite", 0 0;
v0x55ffe0e4b720_0 .var "PCWriteCond", 0 0;
v0x55ffe0e4b7e0_0 .var "RegDst", 0 0;
v0x55ffe0e4b8a0_0 .var "RegWrite", 0 0;
v0x55ffe0e4b960_0 .var "byteenable", 3 0;
v0x55ffe0e4ba40_0 .var "fixed_shift", 0 0;
v0x55ffe0e4bae0_0 .net "func_code", 5 0, L_0x55ffe0e56960;  1 drivers
v0x55ffe0e4bba0_0 .net "opcode", 5 0, L_0x55ffe0e56830;  1 drivers
v0x55ffe0e4bc80_0 .net "state", 2 0, v0x55ffe0e4ebf0_0;  alias, 1 drivers
v0x55ffe0e4bd70_0 .var "unsign", 0 0;
E_0x55ffe0d39880 .event anyedge, v0x55ffe0e49fa0_0, v0x55ffe0e4bba0_0, v0x55ffe0e4bae0_0;
S_0x55ffe0e4c100 .scope module, "pc1" "pc" 4 86, 10 1 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /OUTPUT 32 "pc_new";
v0x55ffe0e4ae10_0 .net "clk", 0 0, v0x55ffe0e55500_0;  alias, 1 drivers
v0x55ffe0e4c330_0 .var "pc_new", 31 0;
v0x55ffe0e4c410_0 .net "pc_prev", 31 0, v0x55ffe0e4cf20_0;  alias, 1 drivers
v0x55ffe0e4c4d0_0 .net "pcctl", 0 0, L_0x55ffe0e35580;  alias, 1 drivers
v0x55ffe0e4c590_0 .net "reset", 0 0, v0x55ffe0e558a0_0;  alias, 1 drivers
S_0x55ffe0e4c770 .scope module, "pcmux" "PCmux3to1" 4 174, 11 1 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x55ffe0e4cae0_0 .net "ALUOut", 31 0, v0x55ffe0e4fb40_0;  1 drivers
v0x55ffe0e4cbe0_0 .net "ALU_result", 31 0, v0x55ffe0df23f0_0;  alias, 1 drivers
v0x55ffe0e4cca0_0 .var "Jump_address", 31 0;
v0x55ffe0e4cd40_0 .net "PCSource", 1 0, v0x55ffe0e4b580_0;  alias, 1 drivers
v0x55ffe0e4ce30_0 .net "PC_in", 31 0, v0x55ffe0e4c330_0;  alias, 1 drivers
v0x55ffe0e4cf20_0 .var "PC_out", 31 0;
v0x55ffe0e4cff0_0 .net "instr15_0", 15 0, L_0x55ffe0e69a30;  1 drivers
v0x55ffe0e4d0b0_0 .net "instr20_16", 4 0, L_0x55ffe0e698a0;  1 drivers
v0x55ffe0e4d190_0 .net "instr25_21", 4 0, L_0x55ffe0e69800;  1 drivers
E_0x55ffe0e35730/0 .event anyedge, v0x55ffe0e4c330_0, v0x55ffe0e4d190_0, v0x55ffe0e4d0b0_0, v0x55ffe0e4cff0_0;
E_0x55ffe0e35730/1 .event anyedge, v0x55ffe0e4b580_0, v0x55ffe0df23f0_0, v0x55ffe0e4cae0_0, v0x55ffe0e4cca0_0;
E_0x55ffe0e35730 .event/or E_0x55ffe0e35730/0, E_0x55ffe0e35730/1;
S_0x55ffe0e4d370 .scope module, "regfile" "registers" 4 128, 12 1 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x55ffe0e670b0 .functor BUFZ 32, L_0x55ffe0e68250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ffe0e686b0 .functor BUFZ 32, L_0x55ffe0e684d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ffe0e4d930_0 .net "RegWrite", 0 0, v0x55ffe0e4b8a0_0;  alias, 1 drivers
v0x55ffe0e4da20_0 .net *"_ivl_0", 31 0, L_0x55ffe0e68250;  1 drivers
v0x55ffe0e4dae0_0 .net *"_ivl_10", 6 0, L_0x55ffe0e68570;  1 drivers
L_0x7fa89d5e22e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e4dbd0_0 .net *"_ivl_13", 1 0, L_0x7fa89d5e22e8;  1 drivers
v0x55ffe0e4dcb0_0 .net *"_ivl_2", 6 0, L_0x55ffe0e682f0;  1 drivers
L_0x7fa89d5e22a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ffe0e4dde0_0 .net *"_ivl_5", 1 0, L_0x7fa89d5e22a0;  1 drivers
v0x55ffe0e4dec0_0 .net *"_ivl_8", 31 0, L_0x55ffe0e684d0;  1 drivers
v0x55ffe0e4dfa0_0 .net "clk", 0 0, v0x55ffe0e55500_0;  alias, 1 drivers
v0x55ffe0e4e040_0 .net "readR1", 4 0, L_0x55ffe0e67ff0;  alias, 1 drivers
v0x55ffe0e4e120_0 .net "readR2", 4 0, L_0x55ffe0e68090;  alias, 1 drivers
v0x55ffe0e4e200_0 .net "readdata1", 31 0, L_0x55ffe0e670b0;  alias, 1 drivers
v0x55ffe0e4e2e0_0 .net "readdata2", 31 0, L_0x55ffe0e686b0;  alias, 1 drivers
v0x55ffe0e4e3a0 .array "register", 0 31, 31 0;
v0x55ffe0e4e440_0 .net "reset", 0 0, v0x55ffe0e558a0_0;  alias, 1 drivers
v0x55ffe0e4e4e0_0 .net "writeR", 4 0, L_0x55ffe0e67370;  alias, 1 drivers
v0x55ffe0e4e5c0_0 .net "writedata", 31 0, L_0x55ffe0e67810;  alias, 1 drivers
L_0x55ffe0e68250 .array/port v0x55ffe0e4e3a0, L_0x55ffe0e682f0;
L_0x55ffe0e682f0 .concat [ 5 2 0 0], L_0x55ffe0e67ff0, L_0x7fa89d5e22a0;
L_0x55ffe0e684d0 .array/port v0x55ffe0e4e3a0, L_0x55ffe0e68570;
L_0x55ffe0e68570 .concat [ 5 2 0 0], L_0x55ffe0e68090, L_0x7fa89d5e22e8;
S_0x55ffe0e4d630 .scope begin, "$unm_blk_87" "$unm_blk_87" 12 17, 12 17 0, S_0x55ffe0e4d370;
 .timescale 0 0;
v0x55ffe0e4d830_0 .var/i "i", 31 0;
S_0x55ffe0e4e7c0 .scope module, "stm" "CPU_statemachine" 4 83, 13 1 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x55ffe0d4b090 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x55ffe0e4e9a0_0 .net "clk", 0 0, v0x55ffe0e55500_0;  alias, 1 drivers
v0x55ffe0e4ea60_0 .net "reset", 0 0, v0x55ffe0e558a0_0;  alias, 1 drivers
v0x55ffe0e4eb20_0 .net "stall", 0 0, v0x55ffe0e53790_0;  1 drivers
v0x55ffe0e4ebf0_0 .var "state", 2 0;
S_0x55ffe0e4ed10 .scope module, "swap" "endian_swap" 4 180, 14 1 0, S_0x55ffe0df4220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "writedata_from_CPU";
    .port_info 1 /INPUT 32 "readdata_from_RAM";
    .port_info 2 /OUTPUT 32 "writedata_to_RAM";
    .port_info 3 /OUTPUT 32 "readdata_to_CPU";
v0x55ffe0e4eea0_0 .net *"_ivl_11", 7 0, L_0x55ffe0e69c10;  1 drivers
v0x55ffe0e4efa0_0 .net *"_ivl_16", 7 0, L_0x55ffe0e69da0;  1 drivers
v0x55ffe0e4f080_0 .net *"_ivl_20", 7 0, L_0x55ffe0e69e90;  1 drivers
v0x55ffe0e4f170_0 .net *"_ivl_24", 7 0, L_0x55ffe0e69f70;  1 drivers
v0x55ffe0e4f250_0 .net *"_ivl_28", 7 0, L_0x55ffe0e6a010;  1 drivers
v0x55ffe0e4f330_0 .net *"_ivl_3", 7 0, L_0x55ffe0e69ad0;  1 drivers
v0x55ffe0e4f410_0 .net *"_ivl_33", 7 0, L_0x55ffe0e6a290;  1 drivers
v0x55ffe0e4f4f0_0 .net *"_ivl_7", 7 0, L_0x55ffe0e69b70;  1 drivers
v0x55ffe0e4f5d0_0 .net "readdata_from_RAM", 31 0, v0x55ffe0e54a80_0;  alias, 1 drivers
v0x55ffe0e4f6b0_0 .net "readdata_to_CPU", 31 0, L_0x55ffe0e6a100;  alias, 1 drivers
v0x55ffe0e4f770_0 .net "writedata_from_CPU", 31 0, v0x55ffe0e53550_0;  alias, 1 drivers
v0x55ffe0e4f830_0 .net "writedata_to_RAM", 31 0, L_0x55ffe0e69cb0;  alias, 1 drivers
L_0x55ffe0e69ad0 .part v0x55ffe0e53550_0, 24, 8;
L_0x55ffe0e69b70 .part v0x55ffe0e53550_0, 16, 8;
L_0x55ffe0e69c10 .part v0x55ffe0e53550_0, 8, 8;
L_0x55ffe0e69cb0 .concat8 [ 8 8 8 8], L_0x55ffe0e69ad0, L_0x55ffe0e69b70, L_0x55ffe0e69c10, L_0x55ffe0e69da0;
L_0x55ffe0e69da0 .part v0x55ffe0e53550_0, 0, 8;
L_0x55ffe0e69e90 .part v0x55ffe0e54a80_0, 24, 8;
L_0x55ffe0e69f70 .part v0x55ffe0e54a80_0, 16, 8;
L_0x55ffe0e6a010 .part v0x55ffe0e54a80_0, 8, 8;
L_0x55ffe0e6a100 .concat8 [ 8 8 8 8], L_0x55ffe0e69e90, L_0x55ffe0e69f70, L_0x55ffe0e6a010, L_0x55ffe0e6a290;
L_0x55ffe0e6a290 .part v0x55ffe0e54a80_0, 0, 8;
S_0x55ffe0e53ed0 .scope module, "ram" "ram_tiny_CPU" 3 97, 15 1 0, S_0x55ffe0d68ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x55ffe0e540d0 .param/str "RAM_INIT_FILE" 0 15 10, "./CPU_ram/shifts_byte.txt";
v0x55ffe0e54620_0 .net "address", 31 0, L_0x55ffe0e66ce0;  alias, 1 drivers
v0x55ffe0e54700_0 .net "byteenable", 3 0, v0x55ffe0e520c0_0;  alias, 1 drivers
v0x55ffe0e547d0_0 .net "clk", 0 0, v0x55ffe0e55500_0;  alias, 1 drivers
v0x55ffe0e548a0 .array "memory", 0 4095, 31 0;
v0x55ffe0e54940_0 .net "read", 0 0, v0x55ffe0e4b380_0;  alias, 1 drivers
v0x55ffe0e54a80_0 .var "readdata", 31 0;
v0x55ffe0e54b70_0 .net "write", 0 0, v0x55ffe0e4b420_0;  alias, 1 drivers
v0x55ffe0e54c60_0 .net "writedata", 31 0, L_0x55ffe0e69cb0;  alias, 1 drivers
E_0x55ffe0e54210 .event anyedge, v0x55ffe0e4f5d0_0;
S_0x55ffe0e54320 .scope begin, "$unm_blk_91" "$unm_blk_91" 15 14, 15 14 0, S_0x55ffe0e53ed0;
 .timescale 0 0;
v0x55ffe0e54520_0 .var/i "i", 31 0;
    .scope S_0x55ffe0e4e7c0;
T_0 ;
    %wait E_0x55ffe0d4f1e0;
    %load/vec4 v0x55ffe0e4ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ffe0e4ebf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ffe0e4eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ffe0e4ebf0_0;
    %assign/vec4 v0x55ffe0e4ebf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55ffe0e4ebf0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55ffe0e4ebf0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55ffe0e4ebf0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55ffe0e4ebf0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55ffe0e4ebf0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55ffe0e4ebf0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55ffe0e4ebf0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55ffe0e4ebf0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55ffe0e4ebf0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ffe0e4ebf0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ffe0e4c100;
T_1 ;
    %wait E_0x55ffe0d4f1e0;
    %load/vec4 v0x55ffe0e4c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ffe0e4c330_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ffe0e4c4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55ffe0e4c410_0;
    %assign/vec4 v0x55ffe0e4c330_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ffe0e4ac30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55ffe0e4ac30;
T_3 ;
Ewait_0 .event/or E_0x55ffe0d39880, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4b580_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4ba40_0, 0, 1;
    %load/vec4 v0x55ffe0e4bc80_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b660_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4b580_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b290_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ffe0e4bc80_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b1c0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55ffe0e4bc80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55ffe0e4bba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x55ffe0e4bae0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %jmp T_3.25;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.25;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4ba40_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %jmp T_3.25;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4ba40_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %jmp T_3.25;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4ba40_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %jmp T_3.25;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4ba40_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4ba40_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4ba40_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55ffe0e4bba0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.26, 5;
    %load/vec4 v0x55ffe0e4bba0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %jmp T_3.37;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.37;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.37;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4bd70_0, 0, 1;
    %jmp T_3.37;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.37;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.37;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.37;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.37;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4af30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4afd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ffe0e4b0c0_0, 0, 4;
    %jmp T_3.37;
T_3.37 ;
    %pop/vec4 1;
T_3.26 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55ffe0e4bc80_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.38, 4;
    %load/vec4 v0x55ffe0e4bba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.40, 4;
    %load/vec4 v0x55ffe0e4bae0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v0x55ffe0e4bba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.56, 4;
    %jmp T_3.57;
T_3.56 ;
    %load/vec4 v0x55ffe0e4bba0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %jmp T_3.66;
T_3.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b380_0, 0, 1;
    %jmp T_3.66;
T_3.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b420_0, 0, 1;
    %jmp T_3.66;
T_3.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.66;
T_3.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.66;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.66;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.66;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.66;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
T_3.57 ;
T_3.41 ;
    %jmp T_3.39;
T_3.38 ;
    %load/vec4 v0x55ffe0e4bc80_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.67, 4;
    %load/vec4 v0x55ffe0e4bba0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.69, 5;
    %load/vec4 v0x55ffe0e4bba0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %jmp T_3.72;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e4b7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e4b4c0_0, 0, 1;
    %jmp T_3.72;
T_3.72 ;
    %pop/vec4 1;
T_3.69 ;
T_3.67 ;
T_3.39 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55ffe0e48900;
T_4 ;
    %wait E_0x55ffe0d4f530;
    %load/vec4 v0x55ffe0e48d70_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55ffe0e48d70_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55ffe0e48d70_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ffe0e48cb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55ffe0e49010_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ffe0e48cb0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x55ffe0e48cb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55ffe0e49010_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ffe0e48cb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55ffe0e49010_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x55ffe0e49010_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ffe0e48f30_0, 0, 32;
    %load/vec4 v0x55ffe0e48bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x55ffe0e48e50_0;
    %store/vec4 v0x55ffe0e48b10_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55ffe0e48b10_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x55ffe0e49010_0;
    %store/vec4 v0x55ffe0e48b10_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x55ffe0e48f30_0;
    %store/vec4 v0x55ffe0e48b10_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ffe0e4a1a0;
T_5 ;
    %wait E_0x55ffe0d4f1e0;
    %load/vec4 v0x55ffe0e4aa60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55ffe0e4a8a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ffe0e4a790_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ffe0e4a6f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ffe0e4a5f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ffe0e4a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55ffe0e4a980_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x55ffe0e4a8a0_0, 0;
    %load/vec4 v0x55ffe0e4a980_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x55ffe0e4a790_0, 0;
    %load/vec4 v0x55ffe0e4a980_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55ffe0e4a6f0_0, 0;
    %load/vec4 v0x55ffe0e4a980_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x55ffe0e4a5f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ffe0e4d370;
T_6 ;
    %wait E_0x55ffe0d4f1e0;
    %fork t_1, S_0x55ffe0e4d630;
    %jmp t_0;
    .scope S_0x55ffe0e4d630;
t_1 ;
    %load/vec4 v0x55ffe0e4e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffe0e4d830_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55ffe0e4d830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55ffe0e4d830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ffe0e4e3a0, 0, 4;
    %load/vec4 v0x55ffe0e4d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ffe0e4d830_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55ffe0e4d930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55ffe0e4e5c0_0;
    %load/vec4 v0x55ffe0e4e4e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ffe0e4e3a0, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x55ffe0e4d370;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ffe0dddd70;
T_7 ;
    %wait E_0x55ffe0d16280;
    %load/vec4 v0x55ffe0e48660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55ffe0e26c90_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x55ffe0df6d40_0, 0, 33;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x55ffe0d66030_0;
    %load/vec4 v0x55ffe0e47360_0;
    %sub;
    %store/vec4 v0x55ffe0df6d40_0, 0, 33;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x55ffe0d66030_0;
    %pad/u 66;
    %load/vec4 v0x55ffe0e47360_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x55ffe0e162f0_0, 0, 66;
    %load/vec4 v0x55ffe0e162f0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x55ffe0e28030_0, 0, 64;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x55ffe0d66030_0;
    %load/vec4 v0x55ffe0e47360_0;
    %div;
    %store/vec4 v0x55ffe0e483c0_0, 0, 33;
    %load/vec4 v0x55ffe0d66030_0;
    %load/vec4 v0x55ffe0e47360_0;
    %mod;
    %store/vec4 v0x55ffe0e48580_0, 0, 33;
    %load/vec4 v0x55ffe0e483c0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55ffe0e48580_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ffe0e28030_0, 0, 64;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x55ffe0d66030_0;
    %load/vec4 v0x55ffe0e47360_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x55ffe0df6d40_0, 0, 33;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55ffe0df6d40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ffe0e26c90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.10 ;
    %load/vec4 v0x55ffe0e47f80_0;
    %load/vec4 v0x55ffe0e48060_0;
    %and;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.11 ;
    %load/vec4 v0x55ffe0e47f80_0;
    %load/vec4 v0x55ffe0e48060_0;
    %or;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.12 ;
    %load/vec4 v0x55ffe0e47f80_0;
    %load/vec4 v0x55ffe0e48060_0;
    %xor;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.13 ;
    %load/vec4 v0x55ffe0e47f80_0;
    %load/vec4 v0x55ffe0e48060_0;
    %add;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.14 ;
    %load/vec4 v0x55ffe0e47f80_0;
    %load/vec4 v0x55ffe0e48060_0;
    %sub;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.15 ;
    %load/vec4 v0x55ffe0e47f80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x55ffe0e47f80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ffe0e47f80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x55ffe0e12e30_0, 0, 64;
    %load/vec4 v0x55ffe0e48060_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x55ffe0e48060_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ffe0e48060_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %store/vec4 v0x55ffe0e47280_0, 0, 64;
    %load/vec4 v0x55ffe0e12e30_0;
    %load/vec4 v0x55ffe0e47280_0;
    %mul;
    %store/vec4 v0x55ffe0e28030_0, 0, 64;
    %jmp T_7.25;
T_7.16 ;
    %load/vec4 v0x55ffe0e47f80_0;
    %load/vec4 v0x55ffe0e48060_0;
    %mod;
    %store/vec4 v0x55ffe0e484a0_0, 0, 32;
    %load/vec4 v0x55ffe0e47f80_0;
    %load/vec4 v0x55ffe0e48060_0;
    %div;
    %store/vec4 v0x55ffe0e482e0_0, 0, 32;
    %load/vec4 v0x55ffe0e482e0_0;
    %load/vec4 v0x55ffe0e484a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ffe0e28030_0, 0, 64;
    %jmp T_7.25;
T_7.17 ;
    %load/vec4 v0x55ffe0e48060_0;
    %load/vec4 v0x55ffe0e47f80_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.30, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.31, 8;
T_7.30 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.31, 8;
 ; End of false expr.
    %blend;
T_7.31;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.18 ;
    %load/vec4 v0x55ffe0e48060_0;
    %load/vec4 v0x55ffe0e47f80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.32, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.19 ;
    %load/vec4 v0x55ffe0e47f80_0;
    %load/vec4 v0x55ffe0e48060_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.20 ;
    %load/vec4 v0x55ffe0e47f80_0;
    %load/vec4 v0x55ffe0e48060_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.21 ;
    %load/vec4 v0x55ffe0e48140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.38, 8;
    %load/vec4 v0x55ffe0e48060_0;
    %ix/getv 4, v0x55ffe0e48200_0;
    %shiftr 4;
    %jmp/1 T_7.39, 8;
T_7.38 ; End of true expr.
    %load/vec4 v0x55ffe0e48060_0;
    %ix/getv 4, v0x55ffe0e47f80_0;
    %shiftr 4;
    %jmp/0 T_7.39, 8;
 ; End of false expr.
    %blend;
T_7.39;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.22 ;
    %load/vec4 v0x55ffe0e48140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.40, 8;
    %load/vec4 v0x55ffe0e48060_0;
    %ix/getv 4, v0x55ffe0e48200_0;
    %shiftl 4;
    %jmp/1 T_7.41, 8;
T_7.40 ; End of true expr.
    %load/vec4 v0x55ffe0e48060_0;
    %ix/getv 4, v0x55ffe0e47f80_0;
    %shiftl 4;
    %jmp/0 T_7.41, 8;
 ; End of false expr.
    %blend;
T_7.41;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.23 ;
    %load/vec4 v0x55ffe0e48140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.42, 8;
    %load/vec4 v0x55ffe0e48060_0;
    %ix/getv 4, v0x55ffe0e48200_0;
    %shiftr 4;
    %jmp/1 T_7.43, 8;
T_7.42 ; End of true expr.
    %load/vec4 v0x55ffe0e48060_0;
    %ix/getv 4, v0x55ffe0e47f80_0;
    %shiftr 4;
    %jmp/0 T_7.43, 8;
 ; End of false expr.
    %blend;
T_7.43;
    %store/vec4 v0x55ffe0df23f0_0, 0, 32;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ffe0e49190;
T_8 ;
    %wait E_0x55ffe0d4f1e0;
    %load/vec4 v0x55ffe0e49ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ffe0e49630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ffe0e49570_0, 0;
T_8.0 ;
    %load/vec4 v0x55ffe0e49b60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55ffe0e49fa0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55ffe0e49b60_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x55ffe0e49e00_0;
    %assign/vec4 v0x55ffe0e49570_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x55ffe0e49e00_0;
    %assign/vec4 v0x55ffe0e49630_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x55ffe0e494b0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ffe0e49570_0, 0;
    %load/vec4 v0x55ffe0e494b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ffe0e49630_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x55ffe0e494b0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ffe0e49570_0, 0;
    %load/vec4 v0x55ffe0e494b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ffe0e49630_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x55ffe0e494b0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ffe0e49570_0, 0;
    %load/vec4 v0x55ffe0e494b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ffe0e49630_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x55ffe0e494b0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ffe0e49570_0, 0;
    %load/vec4 v0x55ffe0e494b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ffe0e49630_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ffe0e4c770;
T_9 ;
    %wait E_0x55ffe0e35730;
    %load/vec4 v0x55ffe0e4ce30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55ffe0e4d190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ffe0e4d0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ffe0e4cff0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55ffe0e4cca0_0, 0, 32;
    %load/vec4 v0x55ffe0e4cd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55ffe0e4cbe0_0;
    %store/vec4 v0x55ffe0e4cf20_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x55ffe0e4cae0_0;
    %store/vec4 v0x55ffe0e4cf20_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55ffe0e4cca0_0;
    %store/vec4 v0x55ffe0e4cf20_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55ffe0df4220;
T_10 ;
    %wait E_0x55ffe0d4f1e0;
    %load/vec4 v0x55ffe0e536f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ffe0e53080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ffe0e53550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ffe0e4fb40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55ffe0e52dd0_0;
    %assign/vec4 v0x55ffe0e53080_0, 0;
    %load/vec4 v0x55ffe0e52ea0_0;
    %assign/vec4 v0x55ffe0e53550_0, 0;
    %load/vec4 v0x55ffe0e4ff10_0;
    %assign/vec4 v0x55ffe0e4fb40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ffe0e53ed0;
T_11 ;
    %fork t_3, S_0x55ffe0e54320;
    %jmp t_2;
    .scope S_0x55ffe0e54320;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ffe0e54520_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x55ffe0e54520_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55ffe0e54520_0;
    %store/vec4a v0x55ffe0e548a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ffe0e54520_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ffe0e54520_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call/w 15 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x55ffe0e540d0 {0 0 0};
    %vpi_call/w 15 23 "$readmemh", P_0x55ffe0e540d0, v0x55ffe0e548a0 {0 0 0};
    %end;
    .scope S_0x55ffe0e53ed0;
t_2 %join;
    %end;
    .thread T_11;
    .scope S_0x55ffe0e53ed0;
T_12 ;
    %wait E_0x55ffe0e54210;
    %vpi_call/w 15 28 "$display", "ram: readdata = %h", v0x55ffe0e54a80_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55ffe0e53ed0;
T_13 ;
    %wait E_0x55ffe0d4f1e0;
    %load/vec4 v0x55ffe0e54b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55ffe0e54c60_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %load/vec4 v0x55ffe0e54620_0;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ffe0e548a0, 0, 4;
    %load/vec4 v0x55ffe0e54c60_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %load/vec4 v0x55ffe0e54620_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ffe0e548a0, 0, 4;
    %load/vec4 v0x55ffe0e54c60_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %load/vec4 v0x55ffe0e54620_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ffe0e548a0, 0, 4;
    %load/vec4 v0x55ffe0e54c60_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %load/vec4 v0x55ffe0e54620_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ffe0e548a0, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55ffe0e54940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55ffe0e54620_0;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55ffe0e548a0, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ffe0e54a80_0, 4, 5;
    %load/vec4 v0x55ffe0e54620_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55ffe0e548a0, 4;
    %pad/u 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ffe0e54a80_0, 4, 5;
    %load/vec4 v0x55ffe0e54620_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55ffe0e548a0, 4;
    %pad/u 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ffe0e54a80_0, 4, 5;
    %load/vec4 v0x55ffe0e54620_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55ffe0e548a0, 4;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ffe0e54a80_0, 4, 5;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ffe0d68ab0;
T_14 ;
    %vpi_call/w 3 21 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ffe0d68ab0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e55500_0, 0, 1;
    %pushi/vec4 41, 0, 65;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55ffe0e55500_0;
    %inv;
    %store/vec4 v0x55ffe0e55500_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55ffe0e55500_0;
    %inv;
    %store/vec4 v0x55ffe0e55500_0, 0, 1;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
    .scope S_0x55ffe0d68ab0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e558a0_0, 0, 1;
    %wait E_0x55ffe0d4e5d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ffe0e558a0_0, 0, 1;
    %wait E_0x55ffe0d4e5d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ffe0e558a0_0, 0, 1;
    %vpi_call/w 3 44 "$display", "FETCH         - readdata_to_CPU: %h, ALUOut: %h", v0x55ffe0e55700_0, v0x55ffe0e557e0_0 {0 0 0};
    %wait E_0x55ffe0d4e5d0;
    %vpi_call/w 3 48 "$display", "DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x55ffe0e55700_0, v0x55ffe0e557e0_0, &PV<v0x55ffe0e55700_0, 26, 6> {0 0 0};
    %wait E_0x55ffe0d4e5d0;
    %vpi_call/w 3 51 "$display", "EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ffe0e55700_0, v0x55ffe0e557e0_0, &PV<v0x55ffe0e55700_0, 26, 6> {0 0 0};
    %wait E_0x55ffe0d4e5d0;
    %vpi_call/w 3 54 "$display", "MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ffe0e55700_0, v0x55ffe0e557e0_0, &PV<v0x55ffe0e55700_0, 26, 6> {0 0 0};
    %wait E_0x55ffe0d4e5d0;
    %vpi_call/w 3 57 "$display", "WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ffe0e55700_0, v0x55ffe0e557e0_0, &PV<v0x55ffe0e55700_0, 26, 6> {0 0 0};
    %vpi_call/w 3 58 "$display", "---------------------------------------------" {0 0 0};
    %pushi/vec4 8, 0, 65;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %wait E_0x55ffe0d4e5d0;
    %vpi_call/w 3 63 "$display", "FETCH         - readdata_to_CPU: %h, ALUOut: %h", v0x55ffe0e55700_0, v0x55ffe0e557e0_0 {0 0 0};
    %wait E_0x55ffe0d4e5d0;
    %vpi_call/w 3 66 "$display", "DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ffe0e55700_0, v0x55ffe0e557e0_0, &PV<v0x55ffe0e55700_0, 26, 6> {0 0 0};
    %wait E_0x55ffe0d4e5d0;
    %vpi_call/w 3 69 "$display", "EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ffe0e55700_0, v0x55ffe0e557e0_0, &PV<v0x55ffe0e55700_0, 26, 6> {0 0 0};
    %wait E_0x55ffe0d4e5d0;
    %vpi_call/w 3 72 "$display", "MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ffe0e55700_0, v0x55ffe0e557e0_0, &PV<v0x55ffe0e55700_0, 26, 6> {0 0 0};
    %wait E_0x55ffe0d4e5d0;
    %vpi_call/w 3 75 "$display", "WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ffe0e55700_0, v0x55ffe0e557e0_0, &PV<v0x55ffe0e55700_0, 26, 6> {0 0 0};
    %vpi_call/w 3 76 "$display", "---------------------------------------------" {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "endian_swap.v";
    "CPU_ram/ram_tiny_CPU.v";
