============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s222_1
  Generated on:           Feb 02 2018  11:34:20 PM
  Module:                 CORTEXM0INTEGRATION
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

                                                                                                                    Leakage   Dynamic    Total   
                                                    Design                                                         Power(uW) Power(uW) Power(uW) 
-------------------------------------------------------------------------------------------------------------------------------------------------
CORTEXM0INTEGRATION                                                                                                  240.773  3345.596  3586.369 
                                                                                                                                                 
                                                                                                                    Leakage   Dynamic    Total   
                                                     File                                                      Row Power(uW) Power(uW) Power(uW) 
-------------------------------------------------------------------------------------------------------------------------------------------------
../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/CORTEXM0INTEGRATION.v 144   240.773  2960.732  3201.506 
