#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Mar 31 01:08:52 2021
# Process ID: 7936
# Current directory: C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1
# Command line: vivado.exe -log canteloupe_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source canteloupe_wrapper.tcl -notrace
# Log file: C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.vdi
# Journal file: C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source canteloupe_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/TEMAC_FPGA1_no_xdc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:fpga1_deployment_receiving_block:1.0'. The one found in IP location 'w:/ip_repo/fpga1_deployment_receiving_block' will take precedence over the same IP in location w:/ip_repo/ip_repo/fpga1_deployment_receiving_block
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:path_switch:1.0'. The one found in IP location 'w:/ip_repo/ip_path_switch' will take precedence over the same IP in location w:/ip_repo/ip_repo/ip_path_switch
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:transpose:1.0'. The one found in IP location 'w:/ip_repo/ip_repo/ip_transpose' will take precedence over the same IP in location w:/ip_repo/ip_transpose
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 360.379 ; gain = 36.992
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 485.688 ; gain = 121.297
Command: link_design -top canteloupe_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_axi_fifo_mm_s_0_0/canteloupe_axi_fifo_mm_s_0_0.dcp' for cell 'canteloupe_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_axi_uartlite_0_0/canteloupe_axi_uartlite_0_0.dcp' for cell 'canteloupe_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_clk_wiz_1_0/canteloupe_clk_wiz_1_0.dcp' for cell 'canteloupe_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_frame_generator_cust_0_0/canteloupe_frame_generator_cust_0_0.dcp' for cell 'canteloupe_i/frame_generator_cust_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_mdm_1_0/canteloupe_mdm_1_0.dcp' for cell 'canteloupe_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_microblaze_0_0/canteloupe_microblaze_0_0.dcp' for cell 'canteloupe_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_microblaze_0_axi_intc_0/canteloupe_microblaze_0_axi_intc_0.dcp' for cell 'canteloupe_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_mig_7series_0_0/canteloupe_mig_7series_0_0.dcp' for cell 'canteloupe_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_quantizer_0_0/canteloupe_quantizer_0_0.dcp' for cell 'canteloupe_i/quantizer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_clk_wiz_1_100M_0/canteloupe_rst_clk_wiz_1_100M_0.dcp' for cell 'canteloupe_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_mig_7series_0_81M_0/canteloupe_rst_mig_7series_0_81M_0.dcp' for cell 'canteloupe_i/rst_mig_7series_0_81M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_run_length_encoder_0_0/canteloupe_run_length_encoder_0_0.dcp' for cell 'canteloupe_i/run_length_encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_system_ila_0_0/canteloupe_system_ila_0_0.dcp' for cell 'canteloupe_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/canteloupe_tri_mode_ethernet_ma_1_0.dcp' for cell 'canteloupe_i/tri_mode_ethernet_ma_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_two_dimension_dct_0_0/canteloupe_two_dimension_dct_0_0.dcp' for cell 'canteloupe_i/two_dimension_dct_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_zig_zag_0_0/canteloupe_zig_zag_0_0.dcp' for cell 'canteloupe_i/zig_zag_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_xbar_0/canteloupe_xbar_0.dcp' for cell 'canteloupe_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_ds_0/canteloupe_auto_ds_0.dcp' for cell 'canteloupe_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_ds_1/canteloupe_auto_ds_1.dcp' for cell 'canteloupe_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_cc_0/canteloupe_auto_cc_0.dcp' for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_pc_0/canteloupe_auto_pc_0.dcp' for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_ds_2/canteloupe_auto_ds_2.dcp' for cell 'canteloupe_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_us_0/canteloupe_auto_us_0.dcp' for cell 'canteloupe_i/microblaze_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_us_1/canteloupe_auto_us_1.dcp' for cell 'canteloupe_i/microblaze_0_axi_periph/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_dlmb_bram_if_cntlr_0/canteloupe_dlmb_bram_if_cntlr_0.dcp' for cell 'canteloupe_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_dlmb_v10_0/canteloupe_dlmb_v10_0.dcp' for cell 'canteloupe_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_ilmb_bram_if_cntlr_0/canteloupe_ilmb_bram_if_cntlr_0.dcp' for cell 'canteloupe_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_ilmb_v10_0/canteloupe_ilmb_v10_0.dcp' for cell 'canteloupe_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_lmb_bram_0/canteloupe_lmb_bram_0.dcp' for cell 'canteloupe_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 1900 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: canteloupe_i/system_ila_0/inst/ila_lib UUID: 2d9e3a4d-27ad-5473-b19c-2c06af0be31d 
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_microblaze_0_0/canteloupe_microblaze_0_0.xdc] for cell 'canteloupe_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_microblaze_0_0/canteloupe_microblaze_0_0.xdc] for cell 'canteloupe_i/microblaze_0/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_dlmb_v10_0/canteloupe_dlmb_v10_0.xdc] for cell 'canteloupe_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_dlmb_v10_0/canteloupe_dlmb_v10_0.xdc] for cell 'canteloupe_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_ilmb_v10_0/canteloupe_ilmb_v10_0.xdc] for cell 'canteloupe_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_ilmb_v10_0/canteloupe_ilmb_v10_0.xdc] for cell 'canteloupe_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_microblaze_0_axi_intc_0/canteloupe_microblaze_0_axi_intc_0.xdc] for cell 'canteloupe_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_microblaze_0_axi_intc_0/canteloupe_microblaze_0_axi_intc_0.xdc] for cell 'canteloupe_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_mdm_1_0/canteloupe_mdm_1_0.xdc] for cell 'canteloupe_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_mdm_1_0/canteloupe_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1587.535 ; gain = 603.258
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_mdm_1_0/canteloupe_mdm_1_0.xdc] for cell 'canteloupe_i/mdm_1/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_clk_wiz_1_0/canteloupe_clk_wiz_1_0_board.xdc] for cell 'canteloupe_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_clk_wiz_1_0/canteloupe_clk_wiz_1_0_board.xdc] for cell 'canteloupe_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_clk_wiz_1_0/canteloupe_clk_wiz_1_0.xdc] for cell 'canteloupe_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_clk_wiz_1_0/canteloupe_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_clk_wiz_1_0/canteloupe_clk_wiz_1_0.xdc] for cell 'canteloupe_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_clk_wiz_1_100M_0/canteloupe_rst_clk_wiz_1_100M_0_board.xdc] for cell 'canteloupe_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_clk_wiz_1_100M_0/canteloupe_rst_clk_wiz_1_100M_0_board.xdc] for cell 'canteloupe_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_clk_wiz_1_100M_0/canteloupe_rst_clk_wiz_1_100M_0.xdc] for cell 'canteloupe_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_clk_wiz_1_100M_0/canteloupe_rst_clk_wiz_1_100M_0.xdc] for cell 'canteloupe_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_axi_uartlite_0_0/canteloupe_axi_uartlite_0_0_board.xdc] for cell 'canteloupe_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_axi_uartlite_0_0/canteloupe_axi_uartlite_0_0_board.xdc] for cell 'canteloupe_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_axi_uartlite_0_0/canteloupe_axi_uartlite_0_0.xdc] for cell 'canteloupe_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_axi_uartlite_0_0/canteloupe_axi_uartlite_0_0.xdc] for cell 'canteloupe_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_mig_7series_0_0/canteloupe_mig_7series_0_0/user_design/constraints/canteloupe_mig_7series_0_0.xdc] for cell 'canteloupe_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_mig_7series_0_0/canteloupe_mig_7series_0_0/user_design/constraints/canteloupe_mig_7series_0_0.xdc] for cell 'canteloupe_i/mig_7series_0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_mig_7series_0_0/canteloupe_mig_7series_0_0_board.xdc] for cell 'canteloupe_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_mig_7series_0_0/canteloupe_mig_7series_0_0_board.xdc] for cell 'canteloupe_i/mig_7series_0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_mig_7series_0_81M_0/canteloupe_rst_mig_7series_0_81M_0_board.xdc] for cell 'canteloupe_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_mig_7series_0_81M_0/canteloupe_rst_mig_7series_0_81M_0_board.xdc] for cell 'canteloupe_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_mig_7series_0_81M_0/canteloupe_rst_mig_7series_0_81M_0.xdc] for cell 'canteloupe_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_rst_mig_7series_0_81M_0/canteloupe_rst_mig_7series_0_81M_0.xdc] for cell 'canteloupe_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'canteloupe_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'canteloupe_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'canteloupe_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'canteloupe_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_board.xdc] for cell 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_board.xdc] for cell 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2.xdc] for cell 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2.xdc] for cell 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/vio_0/vio_0.xdc will not be read for this module.
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'canteloupe_i/tri_mode_ethernet_ma_1/inst/mii_to_rmii/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/clk_wiz_0/clk_wiz_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/clk_wiz_0/clk_wiz_0.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc]
WARNING: [Vivado 12-507] No nets matched 'canteloupe_i/tri_mode_ethernet_ma_0/inst/example_clocks/inst/refclk'. [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'canteloupe_i/tri_mode_ethernet_ma_0/inst/gtx_clk_bufg'. [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc:5]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'canteloupe_i/tri_mode_ethernet_ma_1/inst/example_clocks/inst/refclk'. [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc:7]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'sys_clock_IBUF'. [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc:8]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc:8]
Finished Parsing XDC File [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/poyisamu/fifoStream/fifoStream.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_microblaze_0_axi_intc_0/canteloupe_microblaze_0_axi_intc_0_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_microblaze_0_axi_intc_0/canteloupe_microblaze_0_axi_intc_0_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_clocks.xdc] for cell 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_clocks.xdc:28]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_clocks.xdc:28]
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_tri_mode_ethernet_ma_1_0/src/tri_mode_ethernet_mac_2/synth/tri_mode_ethernet_mac_2_clocks.xdc] for cell 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_us_0/canteloupe_auto_us_0_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_us_0/canteloupe_auto_us_0_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_us_1/canteloupe_auto_us_1_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_us_1/canteloupe_auto_us_1_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_ds_0/canteloupe_auto_ds_0_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_ds_0/canteloupe_auto_ds_0_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_ds_1/canteloupe_auto_ds_1_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_ds_1/canteloupe_auto_ds_1_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_cc_0/canteloupe_auto_cc_0_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_cc_0/canteloupe_auto_cc_0_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_ds_2/canteloupe_auto_ds_2_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_auto_ds_2/canteloupe_auto_ds_2_clocks.xdc] for cell 'canteloupe_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'canteloupe_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [C:/DESL/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'canteloupe_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'canteloupe_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1643.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 608 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 148 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 144 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 162 instances

44 Infos, 4 Warnings, 14 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1643.469 ; gain = 1157.781
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1643.469 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14f274751

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1643.469 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_2 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_2_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_3 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_3_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "34a9751ff8f04ec7".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "617466f5ad565228".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "ebe07cef915147d1".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1799.164 ; gain = 1.871
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b28ff1b1

Time (s): cpu = 00:00:15 ; elapsed = 00:03:25 . Memory (MB): peak = 1799.367 ; gain = 129.941

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1064728a6

Time (s): cpu = 00:00:19 ; elapsed = 00:03:28 . Memory (MB): peak = 1818.969 ; gain = 149.543
INFO: [Opt 31-389] Phase Retarget created 306 cells and removed 506 cells
INFO: [Opt 31-1021] In phase Retarget, 438 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 1cdb1fdec

Time (s): cpu = 00:00:20 ; elapsed = 00:03:29 . Memory (MB): peak = 1818.969 ; gain = 149.543
INFO: [Opt 31-389] Phase Constant propagation created 249 cells and removed 833 cells
INFO: [Opt 31-1021] In phase Constant propagation, 387 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 181712751

Time (s): cpu = 00:00:23 ; elapsed = 00:03:33 . Memory (MB): peak = 1818.969 ; gain = 149.543
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 1695 cells
INFO: [Opt 31-1021] In phase Sweep, 2668 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG canteloupe_i/clk_wiz_1/inst/clk_out1_canteloupe_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net canteloupe_i/clk_wiz_1/inst/clk_out1_canteloupe_clk_wiz_1_0_BUFG
INFO: [Opt 31-194] Inserted BUFG canteloupe_i/clk_wiz_1/inst/clk_out2_canteloupe_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net canteloupe_i/clk_wiz_1/inst/clk_out2_canteloupe_clk_wiz_1_0_BUFG
INFO: [Opt 31-194] Inserted BUFG canteloupe_i/clk_wiz_1/inst/clk_out3_canteloupe_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net canteloupe_i/clk_wiz_1/inst/clk_out3_canteloupe_clk_wiz_1_0_BUFG
INFO: [Opt 31-194] Inserted BUFG canteloupe_i/clk_wiz_1/inst/clk_out4_canteloupe_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net canteloupe_i/clk_wiz_1/inst/clk_out4_canteloupe_clk_wiz_1_0_BUFG
INFO: [Opt 31-193] Inserted 4 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1a3d81129

Time (s): cpu = 00:00:25 ; elapsed = 00:03:34 . Memory (MB): peak = 1818.969 ; gain = 149.543
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 22f29cf98

Time (s): cpu = 00:00:28 ; elapsed = 00:03:38 . Memory (MB): peak = 1818.969 ; gain = 149.543
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a523042a

Time (s): cpu = 00:00:29 ; elapsed = 00:03:38 . Memory (MB): peak = 1818.969 ; gain = 149.543
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             306  |             506  |                                            438  |
|  Constant propagation         |             249  |             833  |                                            387  |
|  Sweep                        |              12  |            1695  |                                           2668  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             76  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1818.969 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ca51b0c5

Time (s): cpu = 00:00:30 ; elapsed = 00:03:39 . Memory (MB): peak = 1818.969 ; gain = 149.543

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.764 | TNS=-115.440 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 0 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 14703a980

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 2497.895 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14703a980

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2497.895 ; gain = 678.926

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 11f626c73

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2497.895 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 11f626c73

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2497.895 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2497.895 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11f626c73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 4 Warnings, 14 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:04:08 . Memory (MB): peak = 2497.895 ; gain = 854.426
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2497.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file canteloupe_wrapper_drc_opted.rpt -pb canteloupe_wrapper_drc_opted.pb -rpx canteloupe_wrapper_drc_opted.rpx
Command: report_drc -file canteloupe_wrapper_drc_opted.rpt -pb canteloupe_wrapper_drc_opted.pb -rpx canteloupe_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[10] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[7]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[11] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[8]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[12] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[9]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[13] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[10]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[14] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[11]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[3] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[0]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[4] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[1]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[5] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[2]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[6] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[3]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[7] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[4]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[8] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[5]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRARDADDR[9] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/ADDRARDADDR[6]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top1/write_address_int_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRBWRADDR[10] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/out[7]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top2/read_address_int_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRBWRADDR[11] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/out[8]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top2/read_address_int_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRBWRADDR[12] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/out[9]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top2/read_address_int_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRBWRADDR[13] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/out[10]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top2/read_address_int_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRBWRADDR[14] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/out[11]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top2/read_address_int_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRBWRADDR[7] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/out[4]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top2/read_address_int_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRBWRADDR[8] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/out[5]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top2/read_address_int_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg has an input control pin canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/mem_reg/ADDRBWRADDR[9] (net: canteloupe_i/frame_generator_cust_0/inst/mem/top3/tx_ramgen_i/out[6]) which is driven by a register (canteloupe_i/frame_generator_cust_0/inst/mem/top2/read_address_int_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2497.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1187b1c63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2497.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7ccfbf50

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 91c72d2e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 91c72d2e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2497.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 91c72d2e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12452282e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2497.895 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f407f383

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 2497.895 ; gain = 0.000
Phase 2 Global Placement | Checksum: 155582083

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 155582083

Time (s): cpu = 00:01:30 ; elapsed = 00:01:04 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: baf027d8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 57336714

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 135c6f8a7

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: b6a4035b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:16 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: fa19ee64

Time (s): cpu = 00:02:06 ; elapsed = 00:01:33 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 127fb4ff5

Time (s): cpu = 00:02:09 ; elapsed = 00:01:36 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 129f04348

Time (s): cpu = 00:02:09 ; elapsed = 00:01:37 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: a42d1123

Time (s): cpu = 00:02:19 ; elapsed = 00:01:43 . Memory (MB): peak = 2497.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: a42d1123

Time (s): cpu = 00:02:19 ; elapsed = 00:01:43 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ae4fc592

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net canteloupe_i/two_dimension_dct_0/inst/FSM_onehot_r_core_state[0]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net canteloupe_i/quantizer_0/inst/FSM_onehot_r_core_state[0]_rep_i_1__0_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net canteloupe_i/two_dimension_dct_0/inst/transpose_0/s3_n0/r_o_enable_reg_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 0 success, 0 bufg driver replicated, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: ae4fc592

Time (s): cpu = 00:02:33 ; elapsed = 00:01:53 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.221. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14cc7b02d

Time (s): cpu = 00:03:10 ; elapsed = 00:02:26 . Memory (MB): peak = 2497.895 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 14cc7b02d

Time (s): cpu = 00:03:11 ; elapsed = 00:02:27 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14cc7b02d

Time (s): cpu = 00:03:11 ; elapsed = 00:02:27 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14cc7b02d

Time (s): cpu = 00:03:11 ; elapsed = 00:02:27 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2497.895 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: fac8a29e

Time (s): cpu = 00:03:12 ; elapsed = 00:02:28 . Memory (MB): peak = 2497.895 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fac8a29e

Time (s): cpu = 00:03:12 ; elapsed = 00:02:28 . Memory (MB): peak = 2497.895 ; gain = 0.000
Ending Placer Task | Checksum: 5ec26eea

Time (s): cpu = 00:03:12 ; elapsed = 00:02:28 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 25 Warnings, 26 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:16 ; elapsed = 00:02:31 . Memory (MB): peak = 2497.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2497.895 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file canteloupe_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file canteloupe_wrapper_utilization_placed.rpt -pb canteloupe_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file canteloupe_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 2497.895 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 33b2588e ConstDB: 0 ShapeSum: 2b10165c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dbdfda9b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 2497.895 ; gain = 0.000
Post Restoration Checksum: NetGraph: a0e29792 NumContArr: 3afd4309 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dbdfda9b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dbdfda9b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dbdfda9b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2497.895 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15d0f0766

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.083 | TNS=-89.726| WHS=-1.643 | THS=-814.089|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1f39e5f5c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 2497.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.083 | TNS=-89.531| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 16e683603

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 2497.895 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 156013438

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 229ac5bc8

Time (s): cpu = 00:01:24 ; elapsed = 00:01:00 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3800
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.897 | TNS=-90.599| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 180dfe5c3

Time (s): cpu = 00:01:56 ; elapsed = 00:01:22 . Memory (MB): peak = 2497.895 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.937 | TNS=-92.964| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a2126f55

Time (s): cpu = 00:02:25 ; elapsed = 00:01:52 . Memory (MB): peak = 2513.172 ; gain = 15.277
Phase 4 Rip-up And Reroute | Checksum: 1a2126f55

Time (s): cpu = 00:02:25 ; elapsed = 00:01:52 . Memory (MB): peak = 2513.172 ; gain = 15.277

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e69470ff

Time (s): cpu = 00:02:28 ; elapsed = 00:01:53 . Memory (MB): peak = 2513.172 ; gain = 15.277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.897 | TNS=-90.599| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15f69c37e

Time (s): cpu = 00:02:29 ; elapsed = 00:01:54 . Memory (MB): peak = 2513.172 ; gain = 15.277

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15f69c37e

Time (s): cpu = 00:02:29 ; elapsed = 00:01:54 . Memory (MB): peak = 2513.172 ; gain = 15.277
Phase 5 Delay and Skew Optimization | Checksum: 15f69c37e

Time (s): cpu = 00:02:29 ; elapsed = 00:01:54 . Memory (MB): peak = 2513.172 ; gain = 15.277

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a1392ecf

Time (s): cpu = 00:02:32 ; elapsed = 00:01:56 . Memory (MB): peak = 2513.172 ; gain = 15.277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.897 | TNS=-90.350| WHS=-0.399 | THS=-3.221 |

Phase 6.1 Hold Fix Iter | Checksum: 1e82500d9

Time (s): cpu = 00:02:33 ; elapsed = 00:01:57 . Memory (MB): peak = 2513.172 ; gain = 15.277
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/I2
	canteloupe_i/tri_mode_ethernet_ma_1/inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tready_INST_0/I3

Phase 6 Post Hold Fix | Checksum: 27b7ff1f1

Time (s): cpu = 00:02:33 ; elapsed = 00:01:57 . Memory (MB): peak = 2513.172 ; gain = 15.277

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.26087 %
  Global Horizontal Routing Utilization  = 7.67285 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 26c9b28dd

Time (s): cpu = 00:02:33 ; elapsed = 00:01:57 . Memory (MB): peak = 2513.172 ; gain = 15.277

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26c9b28dd

Time (s): cpu = 00:02:33 ; elapsed = 00:01:57 . Memory (MB): peak = 2513.172 ; gain = 15.277

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21ed90864

Time (s): cpu = 00:02:37 ; elapsed = 00:02:02 . Memory (MB): peak = 2513.172 ; gain = 15.277

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2122dd88a

Time (s): cpu = 00:02:40 ; elapsed = 00:02:04 . Memory (MB): peak = 2513.172 ; gain = 15.277
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.897 | TNS=-90.350| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2122dd88a

Time (s): cpu = 00:02:40 ; elapsed = 00:02:04 . Memory (MB): peak = 2513.172 ; gain = 15.277
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:40 ; elapsed = 00:02:04 . Memory (MB): peak = 2513.172 ; gain = 15.277

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 39 Warnings, 26 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:47 ; elapsed = 00:02:08 . Memory (MB): peak = 2513.172 ; gain = 15.277
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2513.172 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2513.172 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2513.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2513.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file canteloupe_wrapper_drc_routed.rpt -pb canteloupe_wrapper_drc_routed.pb -rpx canteloupe_wrapper_drc_routed.rpx
Command: report_drc -file canteloupe_wrapper_drc_routed.rpt -pb canteloupe_wrapper_drc_routed.pb -rpx canteloupe_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2513.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file canteloupe_wrapper_methodology_drc_routed.rpt -pb canteloupe_wrapper_methodology_drc_routed.pb -rpx canteloupe_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file canteloupe_wrapper_methodology_drc_routed.rpt -pb canteloupe_wrapper_methodology_drc_routed.pb -rpx canteloupe_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2622.055 ; gain = 108.883
INFO: [runtcl-4] Executing : report_power -file canteloupe_wrapper_power_routed.rpt -pb canteloupe_wrapper_power_summary_routed.pb -rpx canteloupe_wrapper_power_routed.rpx
Command: report_power -file canteloupe_wrapper_power_routed.rpt -pb canteloupe_wrapper_power_summary_routed.pb -rpx canteloupe_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
171 Infos, 40 Warnings, 26 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2678.680 ; gain = 56.625
INFO: [runtcl-4] Executing : report_route_status -file canteloupe_wrapper_route_status.rpt -pb canteloupe_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file canteloupe_wrapper_timing_summary_routed.rpt -pb canteloupe_wrapper_timing_summary_routed.pb -rpx canteloupe_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file canteloupe_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file canteloupe_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file canteloupe_wrapper_bus_skew_routed.rpt -pb canteloupe_wrapper_bus_skew_routed.pb -rpx canteloupe_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 31 01:19:54 2021...
