<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Ports</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part385.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part387.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark508">&zwnj;</a>Ports<a name="bookmark562">&zwnj;</a></p><p class="s18" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 219: <span class="h4">ACX_LRAM2K_FIFO Pin Descriptions</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:21pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s61" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s61" style="padding-top: 5pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">Direction</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s61" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">rstn</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asynchronous reset input. This signal resets the entire FIFO.</p></td></tr><tr style="height:41pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">wrclk</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Write clock input. Write operations are fully synchronous and occur upon the active edge of the <span class="s64">wrclk </span>input when <span class="s64">wren </span>is asserted. The active edge of <span class="s64">wrclk </span>is determined by the <span class="s64">wrclk_polarity </span>parameter.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">wren</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Write port enable. Assert <span class="s64">wren </span>high to write data to the FIFO.</p></td></tr><tr style="height:32pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">din[71:0]</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Write port data input. When <span class="s64">write_width </span>is less than 72, the input data must be assigned from</p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">din[0] <span class="s62">upwards (right justified).</span></p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">full</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when the FIFO is full.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">almost_full</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when remaining space in the FIFO is less than, or equal to, <span class="s64">afull_threshold</span>.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">write_error</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted the cycle after a write to the FIFO when the FIFO is already full.</p></td></tr><tr style="height:41pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">rdclk</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;padding-right: 3pt;text-indent: 0pt;text-align: justify;">Read clock input. Read operations are fully synchronous and occur upon the active edge of the <span class="s64">rdclk </span>input when the <span class="s64">wren </span>signal is asserted. The active edge of <span class="s64">rdclk </span>is determined by <span class="s64">rdclk_polarity </span>parameter.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">rden</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Read port enable. Assert <span class="s64">rden </span>high to perform a read operation.</p></td></tr><tr style="height:31pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">outreg_rstn</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;padding-right: 9pt;text-indent: 0pt;text-align: left;">Output register synchronous reset. When <span class="s64">outreg_rstn </span>is asserted low, the value of the output register is reset to 0.</p></td></tr><tr style="height:42pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">outreg_ce</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Active-high output register clock enable. When <span class="s64">outreg_enable=1</span>, de-asserting <span class="s64">outreg_ce </span>causes the LRAM to hold the <span class="s64">dout[] </span>signal unchanged, independent of a read operation. When <span class="s64">outreg_enable=0</span>, the <span class="s64">outreg_ce </span>input is ignored.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">empty</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when the FIFO is empty.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">almost_empty</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted high when the FIFO contains less than, or equal to, <span class="s64">aempty_threshold </span>words.</p></td></tr><tr style="height:22pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s64" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">read_error</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted on the cycle after a read request to the FIFO when the FIFO is already empty.</p></td></tr><tr style="height:31pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s64" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">dout[71:0]</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:372pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s62" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Read port data output. If <span class="s64">read_width </span>is less than 72, the output data is assigned from <span class="s64">dout[0]</span></p><p class="s62" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">upwards, (right justified).</p></td></tr></table><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part385.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part387.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
