{
  "resolvedId": "F:/workSpace2024/knowledge-nuxt3/node_modules/highlight.js/lib/languages/vhdl.js",
  "transforms": [
    {
      "name": "vite:load-fallback",
      "result": "/*\nLanguage: VHDL\nAuthor: Igor Kalnitsky <igor@kalnitsky.org>\nContributors: Daniel C.K. Kho <daniel.kho@tauhop.com>, Guillaume Savaton <guillaume.savaton@eseo.fr>\nDescription: VHDL is a hardware description language used in electronic design automation to describe digital and mixed-signal systems.\nWebsite: https://en.wikipedia.org/wiki/VHDL\n*/\n\nfunction vhdl(hljs) {\n  // Regular expression for VHDL numeric literals.\n\n  // Decimal literal:\n  const INTEGER_RE = '\\\\d(_|\\\\d)*';\n  const EXPONENT_RE = '[eE][-+]?' + INTEGER_RE;\n  const DECIMAL_LITERAL_RE = INTEGER_RE + '(\\\\.' + INTEGER_RE + ')?' + '(' + EXPONENT_RE + ')?';\n  // Based literal:\n  const BASED_INTEGER_RE = '\\\\w+';\n  const BASED_LITERAL_RE = INTEGER_RE + '#' + BASED_INTEGER_RE + '(\\\\.' + BASED_INTEGER_RE + ')?' + '#' + '(' + EXPONENT_RE + ')?';\n\n  const NUMBER_RE = '\\\\b(' + BASED_LITERAL_RE + '|' + DECIMAL_LITERAL_RE + ')';\n\n  const KEYWORDS = [\n    \"abs\",\n    \"access\",\n    \"after\",\n    \"alias\",\n    \"all\",\n    \"and\",\n    \"architecture\",\n    \"array\",\n    \"assert\",\n    \"assume\",\n    \"assume_guarantee\",\n    \"attribute\",\n    \"begin\",\n    \"block\",\n    \"body\",\n    \"buffer\",\n    \"bus\",\n    \"case\",\n    \"component\",\n    \"configuration\",\n    \"constant\",\n    \"context\",\n    \"cover\",\n    \"disconnect\",\n    \"downto\",\n    \"default\",\n    \"else\",\n    \"elsif\",\n    \"end\",\n    \"entity\",\n    \"exit\",\n    \"fairness\",\n    \"file\",\n    \"for\",\n    \"force\",\n    \"function\",\n    \"generate\",\n    \"generic\",\n    \"group\",\n    \"guarded\",\n    \"if\",\n    \"impure\",\n    \"in\",\n    \"inertial\",\n    \"inout\",\n    \"is\",\n    \"label\",\n    \"library\",\n    \"linkage\",\n    \"literal\",\n    \"loop\",\n    \"map\",\n    \"mod\",\n    \"nand\",\n    \"new\",\n    \"next\",\n    \"nor\",\n    \"not\",\n    \"null\",\n    \"of\",\n    \"on\",\n    \"open\",\n    \"or\",\n    \"others\",\n    \"out\",\n    \"package\",\n    \"parameter\",\n    \"port\",\n    \"postponed\",\n    \"procedure\",\n    \"process\",\n    \"property\",\n    \"protected\",\n    \"pure\",\n    \"range\",\n    \"record\",\n    \"register\",\n    \"reject\",\n    \"release\",\n    \"rem\",\n    \"report\",\n    \"restrict\",\n    \"restrict_guarantee\",\n    \"return\",\n    \"rol\",\n    \"ror\",\n    \"select\",\n    \"sequence\",\n    \"severity\",\n    \"shared\",\n    \"signal\",\n    \"sla\",\n    \"sll\",\n    \"sra\",\n    \"srl\",\n    \"strong\",\n    \"subtype\",\n    \"then\",\n    \"to\",\n    \"transport\",\n    \"type\",\n    \"unaffected\",\n    \"units\",\n    \"until\",\n    \"use\",\n    \"variable\",\n    \"view\",\n    \"vmode\",\n    \"vprop\",\n    \"vunit\",\n    \"wait\",\n    \"when\",\n    \"while\",\n    \"with\",\n    \"xnor\",\n    \"xor\"\n  ];\n  const BUILT_INS = [\n    \"boolean\",\n    \"bit\",\n    \"character\",\n    \"integer\",\n    \"time\",\n    \"delay_length\",\n    \"natural\",\n    \"positive\",\n    \"string\",\n    \"bit_vector\",\n    \"file_open_kind\",\n    \"file_open_status\",\n    \"std_logic\",\n    \"std_logic_vector\",\n    \"unsigned\",\n    \"signed\",\n    \"boolean_vector\",\n    \"integer_vector\",\n    \"std_ulogic\",\n    \"std_ulogic_vector\",\n    \"unresolved_unsigned\",\n    \"u_unsigned\",\n    \"unresolved_signed\",\n    \"u_signed\",\n    \"real_vector\",\n    \"time_vector\"\n  ];\n  const LITERALS = [\n    // severity_level\n    \"false\",\n    \"true\",\n    \"note\",\n    \"warning\",\n    \"error\",\n    \"failure\",\n    // textio\n    \"line\",\n    \"text\",\n    \"side\",\n    \"width\"\n  ];\n\n  return {\n    name: 'VHDL',\n    case_insensitive: true,\n    keywords: {\n      keyword: KEYWORDS,\n      built_in: BUILT_INS,\n      literal: LITERALS\n    },\n    illegal: /\\{/,\n    contains: [\n      hljs.C_BLOCK_COMMENT_MODE, // VHDL-2008 block commenting.\n      hljs.COMMENT('--', '$'),\n      hljs.QUOTE_STRING_MODE,\n      {\n        className: 'number',\n        begin: NUMBER_RE,\n        relevance: 0\n      },\n      {\n        className: 'string',\n        begin: '\\'(U|X|0|1|Z|W|L|H|-)\\'',\n        contains: [ hljs.BACKSLASH_ESCAPE ]\n      },\n      {\n        className: 'symbol',\n        begin: '\\'[A-Za-z](_?[A-Za-z0-9])*',\n        contains: [ hljs.BACKSLASH_ESCAPE ]\n      }\n    ]\n  };\n}\n\nmodule.exports = vhdl;\n",
      "start": 1699633501453,
      "end": 1699633501550,
      "sourcemaps": null
    },
    {
      "name": "nuxt:layer-aliasing",
      "start": 1699633501550,
      "end": 1699633501550,
      "order": "pre"
    },
    {
      "name": "nuxt:server-devonly:transform",
      "start": 1699633501550,
      "end": 1699633501550,
      "order": "pre"
    },
    {
      "name": "nuxt:client-fallback-auto-id",
      "start": 1699633501550,
      "end": 1699633501550,
      "order": "pre"
    },
    {
      "name": "vite:css",
      "start": 1699633501550,
      "end": 1699633501550,
      "order": "normal"
    },
    {
      "name": "vite:esbuild",
      "start": 1699633501550,
      "end": 1699633501550,
      "order": "normal"
    },
    {
      "name": "vite:json",
      "start": 1699633501550,
      "end": 1699633501550,
      "order": "normal"
    },
    {
      "name": "vite:worker",
      "start": 1699633501550,
      "end": 1699633501550,
      "order": "normal"
    },
    {
      "name": "vite:vue",
      "start": 1699633501550,
      "end": 1699633501550,
      "order": "normal"
    },
    {
      "name": "vite:vue-jsx",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "replace",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "nuxt:remove-plugin-metadata",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "nuxt:chunk-error",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "nuxt:components:imports",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "replace",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "ssr-styles",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "vite:define",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "vite:css-post",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "vite:build-html",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "vite:worker-import-meta-url",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "vite:asset-import-meta-url",
      "start": 1699633501551,
      "end": 1699633501551,
      "order": "normal"
    },
    {
      "name": "commonjs",
      "result": "/*\nLanguage: VHDL\nAuthor: Igor Kalnitsky <igor@kalnitsky.org>\nContributors: Daniel C.K. Kho <daniel.kho@tauhop.com>, Guillaume Savaton <guillaume.savaton@eseo.fr>\nDescription: VHDL is a hardware description language used in electronic design automation to describe digital and mixed-signal systems.\nWebsite: https://en.wikipedia.org/wiki/VHDL\n*/\nimport * as commonjsHelpers from \"\u0000commonjsHelpers.js\";\n\nvar vhdl_1;\nvar hasRequiredVhdl;\n\nfunction requireVhdl () {\n\tif (hasRequiredVhdl) return vhdl_1;\n\thasRequiredVhdl = 1;\n\tfunction vhdl(hljs) {\n\t  // Regular expression for VHDL numeric literals.\n\n\t  // Decimal literal:\n\t  const INTEGER_RE = '\\\\d(_|\\\\d)*';\n\t  const EXPONENT_RE = '[eE][-+]?' + INTEGER_RE;\n\t  const DECIMAL_LITERAL_RE = INTEGER_RE + '(\\\\.' + INTEGER_RE + ')?' + '(' + EXPONENT_RE + ')?';\n\t  // Based literal:\n\t  const BASED_INTEGER_RE = '\\\\w+';\n\t  const BASED_LITERAL_RE = INTEGER_RE + '#' + BASED_INTEGER_RE + '(\\\\.' + BASED_INTEGER_RE + ')?' + '#' + '(' + EXPONENT_RE + ')?';\n\n\t  const NUMBER_RE = '\\\\b(' + BASED_LITERAL_RE + '|' + DECIMAL_LITERAL_RE + ')';\n\n\t  const KEYWORDS = [\n\t    \"abs\",\n\t    \"access\",\n\t    \"after\",\n\t    \"alias\",\n\t    \"all\",\n\t    \"and\",\n\t    \"architecture\",\n\t    \"array\",\n\t    \"assert\",\n\t    \"assume\",\n\t    \"assume_guarantee\",\n\t    \"attribute\",\n\t    \"begin\",\n\t    \"block\",\n\t    \"body\",\n\t    \"buffer\",\n\t    \"bus\",\n\t    \"case\",\n\t    \"component\",\n\t    \"configuration\",\n\t    \"constant\",\n\t    \"context\",\n\t    \"cover\",\n\t    \"disconnect\",\n\t    \"downto\",\n\t    \"default\",\n\t    \"else\",\n\t    \"elsif\",\n\t    \"end\",\n\t    \"entity\",\n\t    \"exit\",\n\t    \"fairness\",\n\t    \"file\",\n\t    \"for\",\n\t    \"force\",\n\t    \"function\",\n\t    \"generate\",\n\t    \"generic\",\n\t    \"group\",\n\t    \"guarded\",\n\t    \"if\",\n\t    \"impure\",\n\t    \"in\",\n\t    \"inertial\",\n\t    \"inout\",\n\t    \"is\",\n\t    \"label\",\n\t    \"library\",\n\t    \"linkage\",\n\t    \"literal\",\n\t    \"loop\",\n\t    \"map\",\n\t    \"mod\",\n\t    \"nand\",\n\t    \"new\",\n\t    \"next\",\n\t    \"nor\",\n\t    \"not\",\n\t    \"null\",\n\t    \"of\",\n\t    \"on\",\n\t    \"open\",\n\t    \"or\",\n\t    \"others\",\n\t    \"out\",\n\t    \"package\",\n\t    \"parameter\",\n\t    \"port\",\n\t    \"postponed\",\n\t    \"procedure\",\n\t    \"process\",\n\t    \"property\",\n\t    \"protected\",\n\t    \"pure\",\n\t    \"range\",\n\t    \"record\",\n\t    \"register\",\n\t    \"reject\",\n\t    \"release\",\n\t    \"rem\",\n\t    \"report\",\n\t    \"restrict\",\n\t    \"restrict_guarantee\",\n\t    \"return\",\n\t    \"rol\",\n\t    \"ror\",\n\t    \"select\",\n\t    \"sequence\",\n\t    \"severity\",\n\t    \"shared\",\n\t    \"signal\",\n\t    \"sla\",\n\t    \"sll\",\n\t    \"sra\",\n\t    \"srl\",\n\t    \"strong\",\n\t    \"subtype\",\n\t    \"then\",\n\t    \"to\",\n\t    \"transport\",\n\t    \"type\",\n\t    \"unaffected\",\n\t    \"units\",\n\t    \"until\",\n\t    \"use\",\n\t    \"variable\",\n\t    \"view\",\n\t    \"vmode\",\n\t    \"vprop\",\n\t    \"vunit\",\n\t    \"wait\",\n\t    \"when\",\n\t    \"while\",\n\t    \"with\",\n\t    \"xnor\",\n\t    \"xor\"\n\t  ];\n\t  const BUILT_INS = [\n\t    \"boolean\",\n\t    \"bit\",\n\t    \"character\",\n\t    \"integer\",\n\t    \"time\",\n\t    \"delay_length\",\n\t    \"natural\",\n\t    \"positive\",\n\t    \"string\",\n\t    \"bit_vector\",\n\t    \"file_open_kind\",\n\t    \"file_open_status\",\n\t    \"std_logic\",\n\t    \"std_logic_vector\",\n\t    \"unsigned\",\n\t    \"signed\",\n\t    \"boolean_vector\",\n\t    \"integer_vector\",\n\t    \"std_ulogic\",\n\t    \"std_ulogic_vector\",\n\t    \"unresolved_unsigned\",\n\t    \"u_unsigned\",\n\t    \"unresolved_signed\",\n\t    \"u_signed\",\n\t    \"real_vector\",\n\t    \"time_vector\"\n\t  ];\n\t  const LITERALS = [\n\t    // severity_level\n\t    \"false\",\n\t    \"true\",\n\t    \"note\",\n\t    \"warning\",\n\t    \"error\",\n\t    \"failure\",\n\t    // textio\n\t    \"line\",\n\t    \"text\",\n\t    \"side\",\n\t    \"width\"\n\t  ];\n\n\t  return {\n\t    name: 'VHDL',\n\t    case_insensitive: true,\n\t    keywords: {\n\t      keyword: KEYWORDS,\n\t      built_in: BUILT_INS,\n\t      literal: LITERALS\n\t    },\n\t    illegal: /\\{/,\n\t    contains: [\n\t      hljs.C_BLOCK_COMMENT_MODE, // VHDL-2008 block commenting.\n\t      hljs.COMMENT('--', '$'),\n\t      hljs.QUOTE_STRING_MODE,\n\t      {\n\t        className: 'number',\n\t        begin: NUMBER_RE,\n\t        relevance: 0\n\t      },\n\t      {\n\t        className: 'string',\n\t        begin: '\\'(U|X|0|1|Z|W|L|H|-)\\'',\n\t        contains: [ hljs.BACKSLASH_ESCAPE ]\n\t      },\n\t      {\n\t        className: 'symbol',\n\t        begin: '\\'[A-Za-z](_?[A-Za-z0-9])*',\n\t        contains: [ hljs.BACKSLASH_ESCAPE ]\n\t      }\n\t    ]\n\t  };\n\t}\n\n\tvhdl_1 = vhdl;\n\treturn vhdl_1;\n}\n\nexport { requireVhdl as __require };",
      "start": 1699633501551,
      "end": 1699633501552,
      "order": "normal",
      "sourcemaps": {
        "version": 3,
        "file": null,
        "sources": [
          null
        ],
        "sourcesContent": [
          null
        ],
        "names": [],
        "mappings": ";;;;;;;;;;;;;;;CAQA,SAAS,IAAI,CAAC,IAAI,EAAE;CACpB;AACA;CACA;CACA,EAAE,MAAM,UAAU,GAAG,aAAa,CAAC;CACnC,EAAE,MAAM,WAAW,GAAG,WAAW,GAAG,UAAU,CAAC;CAC/C,EAAE,MAAM,kBAAkB,GAAG,UAAU,GAAG,MAAM,GAAG,UAAU,GAAG,IAAI,GAAG,GAAG,GAAG,WAAW,GAAG,IAAI,CAAC;CAChG;CACA,EAAE,MAAM,gBAAgB,GAAG,MAAM,CAAC;CAClC,EAAE,MAAM,gBAAgB,GAAG,UAAU,GAAG,GAAG,GAAG,gBAAgB,GAAG,MAAM,GAAG,gBAAgB,GAAG,IAAI,GAAG,GAAG,GAAG,GAAG,GAAG,WAAW,GAAG,IAAI,CAAC;AACnI;CACA,EAAE,MAAM,SAAS,GAAG,MAAM,GAAG,gBAAgB,GAAG,GAAG,GAAG,kBAAkB,GAAG,GAAG,CAAC;AAC/E;CACA,EAAE,MAAM,QAAQ,GAAG;CACnB,IAAI,KAAK;CACT,IAAI,QAAQ;CACZ,IAAI,OAAO;CACX,IAAI,OAAO;CACX,IAAI,KAAK;CACT,IAAI,KAAK;CACT,IAAI,cAAc;CAClB,IAAI,OAAO;CACX,IAAI,QAAQ;CACZ,IAAI,QAAQ;CACZ,IAAI,kBAAkB;CACtB,IAAI,WAAW;CACf,IAAI,OAAO;CACX,IAAI,OAAO;CACX,IAAI,MAAM;CACV,IAAI,QAAQ;CACZ,IAAI,KAAK;CACT,IAAI,MAAM;CACV,IAAI,WAAW;CACf,IAAI,eAAe;CACnB,IAAI,UAAU;CACd,IAAI,SAAS;CACb,IAAI,OAAO;CACX,IAAI,YAAY;CAChB,IAAI,QAAQ;CACZ,IAAI,SAAS;CACb,IAAI,MAAM;CACV,IAAI,OAAO;CACX,IAAI,KAAK;CACT,IAAI,QAAQ;CACZ,IAAI,MAAM;CACV,IAAI,UAAU;CACd,IAAI,MAAM;CACV,IAAI,KAAK;CACT,IAAI,OAAO;CACX,IAAI,UAAU;CACd,IAAI,UAAU;CACd,IAAI,SAAS;CACb,IAAI,OAAO;CACX,IAAI,SAAS;CACb,IAAI,IAAI;CACR,IAAI,QAAQ;CACZ,IAAI,IAAI;CACR,IAAI,UAAU;CACd,IAAI,OAAO;CACX,IAAI,IAAI;CACR,IAAI,OAAO;CACX,IAAI,SAAS;CACb,IAAI,SAAS;CACb,IAAI,SAAS;CACb,IAAI,MAAM;CACV,IAAI,KAAK;CACT,IAAI,KAAK;CACT,IAAI,MAAM;CACV,IAAI,KAAK;CACT,IAAI,MAAM;CACV,IAAI,KAAK;CACT,IAAI,KAAK;CACT,IAAI,MAAM;CACV,IAAI,IAAI;CACR,IAAI,IAAI;CACR,IAAI,MAAM;CACV,IAAI,IAAI;CACR,IAAI,QAAQ;CACZ,IAAI,KAAK;CACT,IAAI,SAAS;CACb,IAAI,WAAW;CACf,IAAI,MAAM;CACV,IAAI,WAAW;CACf,IAAI,WAAW;CACf,IAAI,SAAS;CACb,IAAI,UAAU;CACd,IAAI,WAAW;CACf,IAAI,MAAM;CACV,IAAI,OAAO;CACX,IAAI,QAAQ;CACZ,IAAI,UAAU;CACd,IAAI,QAAQ;CACZ,IAAI,SAAS;CACb,IAAI,KAAK;CACT,IAAI,QAAQ;CACZ,IAAI,UAAU;CACd,IAAI,oBAAoB;CACxB,IAAI,QAAQ;CACZ,IAAI,KAAK;CACT,IAAI,KAAK;CACT,IAAI,QAAQ;CACZ,IAAI,UAAU;CACd,IAAI,UAAU;CACd,IAAI,QAAQ;CACZ,IAAI,QAAQ;CACZ,IAAI,KAAK;CACT,IAAI,KAAK;CACT,IAAI,KAAK;CACT,IAAI,KAAK;CACT,IAAI,QAAQ;CACZ,IAAI,SAAS;CACb,IAAI,MAAM;CACV,IAAI,IAAI;CACR,IAAI,WAAW;CACf,IAAI,MAAM;CACV,IAAI,YAAY;CAChB,IAAI,OAAO;CACX,IAAI,OAAO;CACX,IAAI,KAAK;CACT,IAAI,UAAU;CACd,IAAI,MAAM;CACV,IAAI,OAAO;CACX,IAAI,OAAO;CACX,IAAI,OAAO;CACX,IAAI,MAAM;CACV,IAAI,MAAM;CACV,IAAI,OAAO;CACX,IAAI,MAAM;CACV,IAAI,MAAM;CACV,IAAI,KAAK;CACT,GAAG,CAAC;CACJ,EAAE,MAAM,SAAS,GAAG;CACpB,IAAI,SAAS;CACb,IAAI,KAAK;CACT,IAAI,WAAW;CACf,IAAI,SAAS;CACb,IAAI,MAAM;CACV,IAAI,cAAc;CAClB,IAAI,SAAS;CACb,IAAI,UAAU;CACd,IAAI,QAAQ;CACZ,IAAI,YAAY;CAChB,IAAI,gBAAgB;CACpB,IAAI,kBAAkB;CACtB,IAAI,WAAW;CACf,IAAI,kBAAkB;CACtB,IAAI,UAAU;CACd,IAAI,QAAQ;CACZ,IAAI,gBAAgB;CACpB,IAAI,gBAAgB;CACpB,IAAI,YAAY;CAChB,IAAI,mBAAmB;CACvB,IAAI,qBAAqB;CACzB,IAAI,YAAY;CAChB,IAAI,mBAAmB;CACvB,IAAI,UAAU;CACd,IAAI,aAAa;CACjB,IAAI,aAAa;CACjB,GAAG,CAAC;CACJ,EAAE,MAAM,QAAQ,GAAG;CACnB;CACA,IAAI,OAAO;CACX,IAAI,MAAM;CACV,IAAI,MAAM;CACV,IAAI,SAAS;CACb,IAAI,OAAO;CACX,IAAI,SAAS;CACb;CACA,IAAI,MAAM;CACV,IAAI,MAAM;CACV,IAAI,MAAM;CACV,IAAI,OAAO;CACX,GAAG,CAAC;AACJ;CACA,EAAE,OAAO;CACT,IAAI,IAAI,EAAE,MAAM;CAChB,IAAI,gBAAgB,EAAE,IAAI;CAC1B,IAAI,QAAQ,EAAE;CACd,MAAM,OAAO,EAAE,QAAQ;CACvB,MAAM,QAAQ,EAAE,SAAS;CACzB,MAAM,OAAO,EAAE,QAAQ;CACvB,KAAK;CACL,IAAI,OAAO,EAAE,IAAI;CACjB,IAAI,QAAQ,EAAE;CACd,MAAM,IAAI,CAAC,oBAAoB;CAC/B,MAAM,IAAI,CAAC,OAAO,CAAC,IAAI,EAAE,GAAG,CAAC;CAC7B,MAAM,IAAI,CAAC,iBAAiB;CAC5B,MAAM;CACN,QAAQ,SAAS,EAAE,QAAQ;CAC3B,QAAQ,KAAK,EAAE,SAAS;CACxB,QAAQ,SAAS,EAAE,CAAC;CACpB,OAAO;CACP,MAAM;CACN,QAAQ,SAAS,EAAE,QAAQ;CAC3B,QAAQ,KAAK,EAAE,yBAAyB;CACxC,QAAQ,QAAQ,EAAE,EAAE,IAAI,CAAC,gBAAgB,EAAE;CAC3C,OAAO;CACP,MAAM;CACN,QAAQ,SAAS,EAAE,QAAQ;CAC3B,QAAQ,KAAK,EAAE,4BAA4B;CAC3C,QAAQ,QAAQ,EAAE,EAAE,IAAI,CAAC,gBAAgB,EAAE;CAC3C,OAAO;CACP,KAAK;CACL,GAAG,CAAC;CACJ,CAAC;AACD;AACA,OAAc,GAAG,IAAI"
      }
    },
    {
      "name": "vite:dynamic-import-vars",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "normal"
    },
    {
      "name": "vite:import-glob",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "normal"
    },
    {
      "name": "nuxt:composable-keys",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "post"
    },
    {
      "name": "nuxt:imports-transform",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "post"
    },
    {
      "name": "unctx:transform",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "post"
    },
    {
      "name": "nuxt:pages-macros-transform",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "post"
    },
    {
      "name": "nuxt:runtime-paths-dep",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "post"
    },
    {
      "name": "nuxt:route-injection-plugin",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "post"
    },
    {
      "name": "nuxt:components-loader",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "post"
    },
    {
      "name": "nuxt:tree-shake-composables:transform",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "post"
    },
    {
      "name": "vite:build-import-analysis",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "normal"
    },
    {
      "name": "vite:reporter",
      "start": 1699633501552,
      "end": 1699633501552,
      "order": "normal"
    }
  ]
}
