$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  4 # x [3:0] $end
  $var wire  2 % y [1:0] $end
  $scope module encode42b $end
   $var wire  1 $ en $end
   $var wire 32 & i [31:0] $end
   $var wire  4 # x [3:0] $end
   $var wire  2 % y [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0001 #
0$
b00 %
b00000000000000000000000000000000 &
#2
b0010 #
#3
b0100 #
#4
b1000 #
#5
b0001 #
1$
b00000000000000000000000000000100 &
#6
b0010 #
b01 %
#7
b0100 #
b10 %
#8
b1000 #
b11 %
#9
b1010 #
#10
b1100 #
#11
