{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684323462047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684323462050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 04:37:41 2023 " "Processing started: Wed May 17 04:37:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684323462050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323462050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hog -c hog " "Command: quartus_map --read_settings_files=on --write_settings_files=off hog -c hog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323462050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684323470674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684323470675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_IP.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL_IP.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP " "Found entity 1: PLL_IP" {  } { { "PLL_IP.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/PLL_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_IP/PLL_IP_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL_IP/PLL_IP_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP_0002 " "Found entity 1: PLL_IP_0002" {  } { { "PLL_IP/PLL_IP_0002.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/PLL_IP/PLL_IP_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/hps0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/hps0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0 " "Found entity 1: hps0" {  } { { "hps0/synthesis/hps0.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/hps0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "hps0/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "hps0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0 " "Found entity 1: hps0_mm_interconnect_0" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps0_mm_interconnect_0_avalon_st_adapter" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_rsp_mux " "Found entity 1: hps0_mm_interconnect_0_rsp_mux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "hps0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493826 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "hps0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_rsp_demux " "Found entity 1: hps0_mm_interconnect_0_rsp_demux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_cmd_mux " "Found entity 1: hps0_mm_interconnect_0_cmd_mux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_cmd_demux " "Found entity 1: hps0_mm_interconnect_0_cmd_demux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493902 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493902 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493902 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493902 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684323493914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "hps0/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "hps0/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684323493923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "hps0/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "hps0/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "hps0/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "hps0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "hps0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684323493935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684323493935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps0_mm_interconnect_0_router_002_default_decode" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493935 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps0_mm_interconnect_0_router_002 " "Found entity 2: hps0_mm_interconnect_0_router_002" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684323493938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684323493938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_router_default_decode " "Found entity 1: hps0_mm_interconnect_0_router_default_decode" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493938 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps0_mm_interconnect_0_router " "Found entity 2: hps0_mm_interconnect_0_router" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "hps0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "hps0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "hps0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_hps_0 " "Found entity 1: hps0_hps_0" {  } { { "hps0/synthesis/submodules/hps0_hps_0.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_hps_0_hps_io " "Found entity 1: hps0_hps_0_hps_io" {  } { { "hps0/synthesis/submodules/hps0_hps_0_hps_io.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "hps0/synthesis/submodules/hps_sdram.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323493994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323493994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "hps0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "hps0/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "hps0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "hps0/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "hps0/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "hps0/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_hps_0_hps_io_border " "Found entity 1: hps0_hps_0_hps_io_border" {  } { { "hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_hps_0_fpga_interfaces " "Found entity 1: hps0_hps_0_fpga_interfaces" {  } { { "hps0/synthesis/submodules/hps0_hps_0_fpga_interfaces.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_bridge_0 " "Found entity 1: hps0_bridge_0" {  } { { "hps0/synthesis/submodules/hps0_bridge_0.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_bridge_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/src/bus_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/src/bus_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_switch " "Found entity 1: bus_switch" {  } { { "../de1/src/bus_switch.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/bus_switch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/src/window_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/src/window_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 window_serializer " "Found entity 1: window_serializer" {  } { { "../de1/src/window_serializer.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/window_serializer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/src/ext_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/src/ext_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 ext_bus " "Found entity 1: ext_bus" {  } { { "../de1/src/ext_bus.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/ext_bus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494222 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc.vh(46) " "Verilog HDL warning at de1_soc.vh(46): extended using \"x\" or \"z\"" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684323494223 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc.vh(47) " "Verilog HDL warning at de1_soc.vh(47): extended using \"x\" or \"z\"" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684323494223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Default " "Found entity 1: DE1_SoC_Default" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "../de1/DE1_IP/video_sync_generator.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../de1/DE1_IP/vga_controller.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_0002 " "Found entity 1: VGA_Audio_0002" {  } { { "../de1/DE1_IP/VGA_Audio_0002.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio " "Found entity 1: VGA_Audio" {  } { { "../de1/DE1_IP/VGA_Audio.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT_6.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "../de1/DE1_IP/SEG7_LUT_6.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../de1/DE1_IP/SEG7_LUT.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../de1/DE1_IP/Reset_Delay.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "../de1/DE1_IP/img_index.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "../de1/DE1_IP/img_data.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/img_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../de1/DE1_IP/I2C_Controller.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../de1/DE1_IP/I2C_AV_Config.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/AUDIO_DAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/AUDIO_DAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "../de1/DE1_IP/AUDIO_DAC.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/wptr_full.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/wptr_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 wptr_full " "Found entity 1: wptr_full" {  } { { "../de1/IP/wptr_full.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/wptr_full.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/sync_w2r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/sync_w2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_w2r " "Found entity 1: sync_w2r" {  } { { "../de1/IP/sync_w2r.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/sync_w2r.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/sync_r2w.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/sync_r2w.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_r2w " "Found entity 1: sync_r2w" {  } { { "../de1/IP/sync_r2w.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/sync_r2w.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/sync_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/sync_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ptr " "Found entity 1: sync_ptr" {  } { { "../de1/IP/sync_ptr.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/sync_ptr.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/rptr_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/rptr_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 rptr_empty " "Found entity 1: rptr_empty" {  } { { "../de1/IP/rptr_empty.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/rptr_empty.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/fifomem_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/fifomem_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomem_dp " "Found entity 1: fifomem_dp" {  } { { "../de1/IP/fifomem_dp.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/fifomem_dp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/fifomem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/fifomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomem " "Found entity 1: fifomem" {  } { { "../de1/IP/fifomem.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/fifomem.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../de1/IP/async_fifo.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/async_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port " "Found entity 1: true_dual_port" {  } { { "../hog_core/src/true_dual_port.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_wrapper " "Found entity 1: top_wrapper" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_histogram " "Found entity 1: row_histogram" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "full_histogram FULL_HISTOGRAM partial_histogram_add.v(11) " "Verilog HDL Declaration information at partial_histogram_add.v(11): object \"full_histogram\" differs only in case from object \"FULL_HISTOGRAM\" in the same scope" {  } { { "../hog_core/src/partial_histogram_add.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/partial_histogram_add.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684323494294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/partial_histogram_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/partial_histogram_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 partial_histogram_add " "Found entity 1: partial_histogram_add" {  } { { "../hog_core/src/partial_histogram_add.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/partial_histogram_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/normalization.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/normalization.v" { { "Info" "ISGN_ENTITY_NAME" "1 normalization " "Found entity 1: normalization" {  } { { "../hog_core/src/normalization.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/normalization.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/norm_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 norm_block " "Found entity 1: norm_block" {  } { { "../hog_core/src/norm_block.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 lin_buff " "Found entity 1: lin_buff" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_shiftreg " "Found entity 1: kernel_shiftreg" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel " "Found entity 1: kernel" {  } { { "../hog_core/src/kernel.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v" { { "Info" "ISGN_ENTITY_NAME" "1 hog_orientation " "Found entity 1: hog_orientation" {  } { { "../hog_core/src/hog_orientation.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/hog_magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/hog_magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 hog_magnitude " "Found entity 1: hog_magnitude" {  } { { "../hog_core/src/hog_magnitude.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/hog_gradient.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/hog_gradient.v" { { "Info" "ISGN_ENTITY_NAME" "1 hog_gradient " "Found entity 1: hog_gradient" {  } { { "../hog_core/src/hog_gradient.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_gradient.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/hog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/hog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hog " "Found entity 1: hog" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_pyramid " "Found entity 1: gaussian_pyramid" {  } { { "../hog_core/src/gaussian_pyramid.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/gaussian_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/gaussian_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_operator " "Found entity 1: gaussian_operator" {  } { { "../hog_core/src/gaussian_operator.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_operator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_filter " "Found entity 1: gaussian_filter" {  } { { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/downsample.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/downsample.v" { { "Info" "ISGN_ENTITY_NAME" "1 downsample " "Found entity 1: downsample" {  } { { "../hog_core/src/downsample.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/downsample.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/detection_window.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/detection_window.v" { { "Info" "ISGN_ENTITY_NAME" "1 detection_window " "Found entity 1: detection_window" {  } { { "../hog_core/src/detection_window.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/detection_window.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BORDER_START_ADDR border_start_addr custom_fifo.v(32) " "Verilog HDL Declaration information at custom_fifo.v(32): object \"BORDER_START_ADDR\" differs only in case from object \"border_start_addr\" in the same scope" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684323494335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_fifo " "Found entity 1: custom_fifo" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cell_histogram " "Found entity 1: cell_histogram" {  } { { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/binning.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/binning.v" { { "Info" "ISGN_ENTITY_NAME" "1 binning " "Found entity 1: binning" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs " "Found entity 1: abs" {  } { { "../hog_core/src/abs.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/abs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323494347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323494347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "hps0/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_A de1_soc.vh(46) " "Verilog HDL Implicit Net warning at de1_soc.vh(46): created implicit net for \"GPIO_A\"" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_B de1_soc.vh(47) " "Verilog HDL Implicit Net warning at de1_soc.vh(47): created implicit net for \"GPIO_B\"" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked DE1_SoC_Default.v(189) " "Verilog HDL Implicit Net warning at DE1_SoC_Default.v(189): created implicit net for \"locked\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_ready DE1_SoC_Default.v(265) " "Verilog HDL Implicit Net warning at DE1_SoC_Default.v(265): created implicit net for \"pixel_ready\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DE1_SoC_Default.v(315) " "Verilog HDL Implicit Net warning at DE1_SoC_Default.v(315): created implicit net for \"clk\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arempty DE1_SoC_Default.v(290) " "Verilog HDL Implicit Net warning at DE1_SoC_Default.v(290): created implicit net for \"arempty\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_in top_wrapper.v(29) " "Verilog HDL Implicit Net warning at top_wrapper.v(29): created implicit net for \"pixel_in\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_valid top_wrapper.v(30) " "Verilog HDL Implicit Net warning at top_wrapper.v(30): created implicit net for \"pixel_valid\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "window_ready top_wrapper.v(31) " "Verilog HDL Implicit Net warning at top_wrapper.v(31): created implicit net for \"window_ready\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_ready top_wrapper.v(32) " "Verilog HDL Implicit Net warning at top_wrapper.v(32): created implicit net for \"pixel_ready\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "detection_window top_wrapper.v(33) " "Verilog HDL Implicit Net warning at top_wrapper.v(33): created implicit net for \"detection_window\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "window_valid top_wrapper.v(34) " "Verilog HDL Implicit Net warning at top_wrapper.v(34): created implicit net for \"window_valid\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border norm_block.v(41) " "Verilog HDL Implicit Net warning at norm_block.v(41): created implicit net for \"k_border\"" {  } { { "../hog_core/src/norm_block.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_valid norm_block.v(42) " "Verilog HDL Implicit Net warning at norm_block.v(42): created implicit net for \"k_valid\"" {  } { { "../hog_core/src/norm_block.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bin_ready hog.v(30) " "Verilog HDL Implicit Net warning at hog.v(30): created implicit net for \"bin_ready\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bin_valid hog.v(32) " "Verilog HDL Implicit Net warning at hog.v(32): created implicit net for \"bin_valid\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cell_ready hog.v(47) " "Verilog HDL Implicit Net warning at hog.v(47): created implicit net for \"cell_ready\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cell_valid hog.v(50) " "Verilog HDL Implicit Net warning at hog.v(50): created implicit net for \"cell_valid\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "block_ready hog.v(71) " "Verilog HDL Implicit Net warning at hog.v(71): created implicit net for \"block_ready\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "block_valid hog.v(73) " "Verilog HDL Implicit Net warning at hog.v(73): created implicit net for \"block_valid\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_ready gaussian_filter.v(30) " "Verilog HDL Implicit Net warning at gaussian_filter.v(30): created implicit net for \"k_ready\"" {  } { { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border gaussian_filter.v(32) " "Verilog HDL Implicit Net warning at gaussian_filter.v(32): created implicit net for \"k_border\"" {  } { { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_valid gaussian_filter.v(33) " "Verilog HDL Implicit Net warning at gaussian_filter.v(33): created implicit net for \"k_valid\"" {  } { { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border detection_window.v(31) " "Verilog HDL Implicit Net warning at detection_window.v(31): created implicit net for \"k_border\"" {  } { { "../hog_core/src/detection_window.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/detection_window.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_valid detection_window.v(32) " "Verilog HDL Implicit Net warning at detection_window.v(32): created implicit net for \"k_valid\"" {  } { { "../hog_core/src/detection_window.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/detection_window.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_ready cell_histogram.v(33) " "Verilog HDL Implicit Net warning at cell_histogram.v(33): created implicit net for \"p_ready\"" {  } { { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_valid cell_histogram.v(36) " "Verilog HDL Implicit Net warning at cell_histogram.v(36): created implicit net for \"p_valid\"" {  } { { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border cell_histogram.v(53) " "Verilog HDL Implicit Net warning at cell_histogram.v(53): created implicit net for \"k_border\"" {  } { { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_ready binning.v(31) " "Verilog HDL Implicit Net warning at binning.v(31): created implicit net for \"k_ready\"" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border binning.v(33) " "Verilog HDL Implicit Net warning at binning.v(33): created implicit net for \"k_border\"" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_valid binning.v(34) " "Verilog HDL Implicit Net warning at binning.v(34): created implicit net for \"k_valid\"" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_upper_bin binning.v(59) " "Verilog HDL Implicit Net warning at binning.v(59): created implicit net for \"is_upper_bin\"" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323494351 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(31) " "Verilog HDL Parameter Declaration warning at lin_buff.v(31): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494530 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(33) " "Verilog HDL Parameter Declaration warning at lin_buff.v(33): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494530 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(36) " "Verilog HDL Parameter Declaration warning at lin_buff.v(36): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494530 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(37) " "Verilog HDL Parameter Declaration warning at lin_buff.v(37): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494530 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(38) " "Verilog HDL Parameter Declaration warning at lin_buff.v(38): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494530 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel kernel.v(18) " "Verilog HDL Parameter Declaration warning at kernel.v(18): Parameter Declaration in module \"kernel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494531 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel_shiftreg kernel_shiftreg.v(15) " "Verilog HDL Parameter Declaration warning at kernel_shiftreg.v(15): Parameter Declaration in module \"kernel_shiftreg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494531 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel_shiftreg kernel_shiftreg.v(17) " "Verilog HDL Parameter Declaration warning at kernel_shiftreg.v(17): Parameter Declaration in module \"kernel_shiftreg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494531 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel_shiftreg kernel_shiftreg.v(18) " "Verilog HDL Parameter Declaration warning at kernel_shiftreg.v(18): Parameter Declaration in module \"kernel_shiftreg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494531 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel_shiftreg kernel_shiftreg.v(19) " "Verilog HDL Parameter Declaration warning at kernel_shiftreg.v(19): Parameter Declaration in module \"kernel_shiftreg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494531 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "row_histogram row_histogram.v(15) " "Verilog HDL Parameter Declaration warning at row_histogram.v(15): Parameter Declaration in module \"row_histogram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "row_histogram row_histogram.v(16) " "Verilog HDL Parameter Declaration warning at row_histogram.v(16): Parameter Declaration in module \"row_histogram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "row_histogram row_histogram.v(17) " "Verilog HDL Parameter Declaration warning at row_histogram.v(17): Parameter Declaration in module \"row_histogram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494535 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "row_histogram row_histogram.v(18) " "Verilog HDL Parameter Declaration warning at row_histogram.v(18): Parameter Declaration in module \"row_histogram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684323494535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Default " "Elaborating entity \"DE1_SoC_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684323494891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 21 DE1_SoC_Default.v(206) " "Verilog HDL assignment warning at DE1_SoC_Default.v(206): truncated value with size 28 to match size of target (21)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495014 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_A de1_soc.vh(46) " "Verilog HDL or VHDL warning at de1_soc.vh(46): object \"GPIO_A\" assigned a value but never read" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684323495014 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_B de1_soc.vh(47) " "Verilog HDL or VHDL warning at de1_soc.vh(47): object \"GPIO_B\" assigned a value but never read" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684323495015 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "AUD_CTRL_CLK de1_soc.vh(2) " "Verilog HDL warning at de1_soc.vh(2): object AUD_CTRL_CLK used but never assigned" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1684323495017 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mSEG7_DIG de1_soc.vh(23) " "Verilog HDL or VHDL warning at de1_soc.vh(23): object \"mSEG7_DIG\" assigned a value but never read" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 de1_soc.vh(46) " "Verilog HDL assignment warning at de1_soc.vh(46): truncated value with size 36 to match size of target (1)" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 de1_soc.vh(47) " "Verilog HDL assignment warning at de1_soc.vh(47): truncated value with size 36 to match size of target (1)" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AUD_CTRL_CLK 0 de1_soc.vh(2) " "Net \"AUD_CTRL_CLK\" at de1_soc.vh(2) has no driver or initial value, using a default initial value '0'" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Default.v(41) " "Output port \"DRAM_ADDR\" at DE1_SoC_Default.v(41) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Default.v(42) " "Output port \"DRAM_BA\" at DE1_SoC_Default.v(42) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SoC_Default.v(66) " "Output port \"HEX0\" at DE1_SoC_Default.v(66) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SoC_Default.v(69) " "Output port \"HEX1\" at DE1_SoC_Default.v(69) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SoC_Default.v(72) " "Output port \"HEX2\" at DE1_SoC_Default.v(72) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SoC_Default.v(75) " "Output port \"HEX3\" at DE1_SoC_Default.v(75) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SoC_Default.v(78) " "Output port \"HEX4\" at DE1_SoC_Default.v(78) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SoC_Default.v(81) " "Output port \"HEX5\" at DE1_SoC_Default.v(81) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SoC_Default.v(110) " "Output port \"VGA_B\" at DE1_SoC_Default.v(110) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SoC_Default.v(113) " "Output port \"VGA_G\" at DE1_SoC_Default.v(113) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SoC_Default.v(115) " "Output port \"VGA_R\" at DE1_SoC_Default.v(115) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Default.v(16) " "Output port \"ADC_DIN\" at DE1_SoC_Default.v(16) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Default.v(18) " "Output port \"ADC_SCLK\" at DE1_SoC_Default.v(18) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Default.v(43) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Default.v(43) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Default.v(44) " "Output port \"DRAM_CKE\" at DE1_SoC_Default.v(44) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495018 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Default.v(45) " "Output port \"DRAM_CLK\" at DE1_SoC_Default.v(45) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495019 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Default.v(46) " "Output port \"DRAM_CS_N\" at DE1_SoC_Default.v(46) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495019 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Default.v(48) " "Output port \"DRAM_LDQM\" at DE1_SoC_Default.v(48) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495021 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Default.v(49) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Default.v(49) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495021 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Default.v(50) " "Output port \"DRAM_UDQM\" at DE1_SoC_Default.v(50) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495021 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Default.v(51) " "Output port \"DRAM_WE_N\" at DE1_SoC_Default.v(51) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SoC_Default.v(54) " "Output port \"FAN_CTRL\" at DE1_SoC_Default.v(54) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Default.v(85) " "Output port \"IRDA_TXD\" at DE1_SoC_Default.v(85) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SoC_Default.v(111) " "Output port \"VGA_BLANK_N\" at DE1_SoC_Default.v(111) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SoC_Default.v(112) " "Output port \"VGA_CLK\" at DE1_SoC_Default.v(112) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SoC_Default.v(114) " "Output port \"VGA_HS\" at DE1_SoC_Default.v(114) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SoC_Default.v(116) " "Output port \"VGA_SYNC_N\" at DE1_SoC_Default.v(116) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SoC_Default.v(117) " "Output port \"VGA_VS\" at DE1_SoC_Default.v(117) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_DCLK DE1_SoC_Default.v(147) " "Output port \"HPS_FLASH_DCLK\" at DE1_SoC_Default.v(147) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_NCSO DE1_SoC_Default.v(148) " "Output port \"HPS_FLASH_NCSO\" at DE1_SoC_Default.v(148) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 148 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK DE1_SoC_Default.v(161) " "Output port \"HPS_SPIM_CLK\" at DE1_SoC_Default.v(161) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI DE1_SoC_Default.v(163) " "Output port \"HPS_SPIM_MOSI\" at DE1_SoC_Default.v(163) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE1_SoC_Default.v(25) " "Bidirectional port \"AUD_DACLRCK\" at DE1_SoC_Default.v(25) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 25 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495022 "|DE1_SoC_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_IP PLL_IP:u_PLL_IP " "Elaborating entity \"PLL_IP\" for hierarchy \"PLL_IP:u_PLL_IP\"" {  } { { "../de1/src/DE1_SoC_Default.v" "u_PLL_IP" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_IP_0002 PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst " "Elaborating entity \"PLL_IP_0002\" for hierarchy \"PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst\"" {  } { { "PLL_IP.v" "pll_ip_inst" { Text "/home/mahmoud/Documents/hog/quart_proj/PLL_IP.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_IP/PLL_IP_0002.v" "altera_pll_i" { Text "/home/mahmoud/Documents/hog/quart_proj/PLL_IP/PLL_IP_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495081 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1684323495090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_IP/PLL_IP_0002.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/PLL_IP/PLL_IP_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 140.000000 MHz " "Parameter \"output_clock_frequency0\" = \"140.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 10.000000 MHz " "Parameter \"output_clock_frequency1\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323495091 ""}  } { { "PLL_IP/PLL_IP_0002.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/PLL_IP/PLL_IP_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684323495091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:hog_top " "Elaborating entity \"top\" for hierarchy \"top:hog_top\"" {  } { { "../de1/src/DE1_SoC_Default.v" "hog_top" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_pyramid top:hog_top\|gaussian_pyramid:u_gaussian_pyramid " "Elaborating entity \"gaussian_pyramid\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\"" {  } { { "../hog_core/src/top.v" "u_gaussian_pyramid" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_filter top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter " "Elaborating entity \"gaussian_filter\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\"" {  } { { "../hog_core/src/gaussian_pyramid.v" "PYRAMID\[0\].u_gaussian_filter" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lin_buff top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff " "Elaborating entity \"lin_buff\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\"" {  } { { "../hog_core/src/gaussian_filter.v" "u_lin_buff" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|kernel:kernel_block " "Elaborating entity \"kernel\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|kernel:kernel_block\"" {  } { { "../hog_core/src/lin_buff.v" "kernel_block" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_shiftreg top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|kernel:kernel_block\|kernel_shiftreg:KERNEL_SHIFTREGS\[0\].shiftreg " "Elaborating entity \"kernel_shiftreg\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|kernel:kernel_block\|kernel_shiftreg:KERNEL_SHIFTREGS\[0\].shiftreg\"" {  } { { "../hog_core/src/kernel.v" "KERNEL_SHIFTREGS\[0\].shiftreg" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495187 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kernel_shiftreg.v(29) " "Verilog HDL Case Statement warning at kernel_shiftreg.v(29): incomplete case statement has no default case item" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684323495190 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "kernel_shiftreg.v(29) " "Verilog HDL Case Statement information at kernel_shiftreg.v(29): all case item expressions in this case statement are onehot" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684323495190 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 kernel_shiftreg.v(63) " "Verilog HDL assignment warning at kernel_shiftreg.v(63): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495190 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fifo top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line " "Elaborating entity \"custom_fifo\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\"" {  } { { "../hog_core/src/lin_buff.v" "first_line" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(54) " "Verilog HDL assignment warning at custom_fifo.v(54): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495206 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(116) " "Verilog HDL assignment warning at custom_fifo.v(116): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495206 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(139) " "Verilog HDL assignment warning at custom_fifo.v(139): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495206 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(147) " "Verilog HDL assignment warning at custom_fifo.v(147): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495206 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(150) " "Verilog HDL assignment warning at custom_fifo.v(150): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495206 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(170) " "Verilog HDL assignment warning at custom_fifo.v(170): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495207 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(175) " "Verilog HDL assignment warning at custom_fifo.v(175): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495207 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(178) " "Verilog HDL assignment warning at custom_fifo.v(178): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495207 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 custom_fifo.v(212) " "Verilog HDL assignment warning at custom_fifo.v(212): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495207 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true_dual_port top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem " "Elaborating entity \"true_dual_port\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\"" {  } { { "../hog_core/src/custom_fifo.v" "mem" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fifo top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff " "Elaborating entity \"custom_fifo\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\"" {  } { { "../hog_core/src/lin_buff.v" "FIFO_BLK\[0\].line_buff" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(54) " "Verilog HDL assignment warning at custom_fifo.v(54): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495222 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(116) " "Verilog HDL assignment warning at custom_fifo.v(116): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495222 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(139) " "Verilog HDL assignment warning at custom_fifo.v(139): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495222 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(147) " "Verilog HDL assignment warning at custom_fifo.v(147): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495222 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(150) " "Verilog HDL assignment warning at custom_fifo.v(150): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495222 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(170) " "Verilog HDL assignment warning at custom_fifo.v(170): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495222 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(175) " "Verilog HDL assignment warning at custom_fifo.v(175): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495222 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 custom_fifo.v(178) " "Verilog HDL assignment warning at custom_fifo.v(178): truncated value with size 32 to match size of target (10)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495222 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 custom_fifo.v(212) " "Verilog HDL assignment warning at custom_fifo.v(212): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495222 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_operator top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|gaussian_operator:u_gaussian_operator " "Elaborating entity \"gaussian_operator\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|gaussian_operator:u_gaussian_operator\"" {  } { { "../hog_core/src/gaussian_filter.v" "u_gaussian_operator" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsample top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|downsample:PYRAMID\[0\].u_downsample " "Elaborating entity \"downsample\" for hierarchy \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|downsample:PYRAMID\[0\].u_downsample\"" {  } { { "../hog_core/src/gaussian_pyramid.v" "PYRAMID\[0\].u_downsample" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 downsample.v(26) " "Verilog HDL assignment warning at downsample.v(26): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/downsample.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/downsample.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495238 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|downsample:PYRAMID[0].u_downsample"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hog top:hog_top\|hog:HOG\[0\].u_hog " "Elaborating entity \"hog\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\"" {  } { { "../hog_core/src/top.v" "HOG\[0\].u_hog" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binning top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning " "Elaborating entity \"binning\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\"" {  } { { "../hog_core/src/hog.v" "u_binning" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hog_gradient top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|hog_gradient:u_hog_gradient " "Elaborating entity \"hog_gradient\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|hog_gradient:u_hog_gradient\"" {  } { { "../hog_core/src/binning.v" "u_hog_gradient" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|abs:u_abs " "Elaborating entity \"abs\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|abs:u_abs\"" {  } { { "../hog_core/src/binning.v" "u_abs" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 abs.v(18) " "Verilog HDL assignment warning at abs.v(18): truncated value with size 32 to match size of target (8)" {  } { { "../hog_core/src/abs.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/abs.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495483 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|abs:u_abs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 abs.v(19) " "Verilog HDL assignment warning at abs.v(19): truncated value with size 32 to match size of target (8)" {  } { { "../hog_core/src/abs.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/abs.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495483 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|abs:u_abs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hog_magnitude top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|hog_magnitude:u_hog_magnitude " "Elaborating entity \"hog_magnitude\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|hog_magnitude:u_hog_magnitude\"" {  } { { "../hog_core/src/binning.v" "u_hog_magnitude" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hog_orientation top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|hog_orientation:u_hog_orientation " "Elaborating entity \"hog_orientation\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|hog_orientation:u_hog_orientation\"" {  } { { "../hog_core/src/binning.v" "u_hog_orientation" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 hog_orientation.v(20) " "Verilog HDL assignment warning at hog_orientation.v(20): truncated value with size 32 to match size of target (21)" {  } { { "../hog_core/src/hog_orientation.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495498 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 hog_orientation.v(21) " "Verilog HDL assignment warning at hog_orientation.v(21): truncated value with size 32 to match size of target (21)" {  } { { "../hog_core/src/hog_orientation.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495498 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 hog_orientation.v(22) " "Verilog HDL assignment warning at hog_orientation.v(22): truncated value with size 32 to match size of target (21)" {  } { { "../hog_core/src/hog_orientation.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495498 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 hog_orientation.v(23) " "Verilog HDL assignment warning at hog_orientation.v(23): truncated value with size 32 to match size of target (21)" {  } { { "../hog_core/src/hog_orientation.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495498 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hog_orientation.v(44) " "Verilog HDL assignment warning at hog_orientation.v(44): truncated value with size 32 to match size of target (4)" {  } { { "../hog_core/src/hog_orientation.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495498 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_histogram top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram " "Elaborating entity \"cell_histogram\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\"" {  } { { "../hog_core/src/hog.v" "u_cell_histogram" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_histogram top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|row_histogram:u_row_histogram " "Elaborating entity \"row_histogram\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|row_histogram:u_row_histogram\"" {  } { { "../hog_core/src/cell_histogram.v" "u_row_histogram" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495511 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "row_histogram.v(36) " "Verilog HDL Case Statement warning at row_histogram.v(36): incomplete case statement has no default case item" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684323495515 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 row_histogram.v(96) " "Verilog HDL assignment warning at row_histogram.v(96): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495515 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 row_histogram.v(101) " "Verilog HDL assignment warning at row_histogram.v(101): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495515 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 row_histogram.v(106) " "Verilog HDL assignment warning at row_histogram.v(106): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495515 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 row_histogram.v(109) " "Verilog HDL assignment warning at row_histogram.v(109): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495515 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 row_histogram.v(114) " "Verilog HDL assignment warning at row_histogram.v(114): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495515 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 row_histogram.v(122) " "Verilog HDL assignment warning at row_histogram.v(122): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495515 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lin_buff top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff " "Elaborating entity \"lin_buff\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\"" {  } { { "../hog_core/src/cell_histogram.v" "cell_buff" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|kernel:kernel_block " "Elaborating entity \"kernel\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|kernel:kernel_block\"" {  } { { "../hog_core/src/lin_buff.v" "kernel_block" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_shiftreg top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|kernel:kernel_block\|kernel_shiftreg:KERNEL_SHIFTREGS\[0\].shiftreg " "Elaborating entity \"kernel_shiftreg\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|kernel:kernel_block\|kernel_shiftreg:KERNEL_SHIFTREGS\[0\].shiftreg\"" {  } { { "../hog_core/src/kernel.v" "KERNEL_SHIFTREGS\[0\].shiftreg" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495551 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kernel_shiftreg.v(29) " "Verilog HDL Case Statement warning at kernel_shiftreg.v(29): incomplete case statement has no default case item" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684323495554 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "kernel_shiftreg.v(29) " "Verilog HDL Case Statement information at kernel_shiftreg.v(29): all case item expressions in this case statement are onehot" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684323495554 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 kernel_shiftreg.v(63) " "Verilog HDL assignment warning at kernel_shiftreg.v(63): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495554 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fifo top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:first_line " "Elaborating entity \"custom_fifo\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:first_line\"" {  } { { "../hog_core/src/lin_buff.v" "first_line" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(54) " "Verilog HDL assignment warning at custom_fifo.v(54): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495595 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(116) " "Verilog HDL assignment warning at custom_fifo.v(116): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495595 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(139) " "Verilog HDL assignment warning at custom_fifo.v(139): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495595 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(147) " "Verilog HDL assignment warning at custom_fifo.v(147): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495595 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(150) " "Verilog HDL assignment warning at custom_fifo.v(150): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495595 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(170) " "Verilog HDL assignment warning at custom_fifo.v(170): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495595 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(175) " "Verilog HDL assignment warning at custom_fifo.v(175): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495595 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(178) " "Verilog HDL assignment warning at custom_fifo.v(178): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495595 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true_dual_port top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:first_line\|true_dual_port:mem " "Elaborating entity \"true_dual_port\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:first_line\|true_dual_port:mem\"" {  } { { "../hog_core/src/custom_fifo.v" "mem" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fifo top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[0\].line_buff " "Elaborating entity \"custom_fifo\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\"" {  } { { "../hog_core/src/lin_buff.v" "FIFO_BLK\[0\].line_buff" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(54) " "Verilog HDL assignment warning at custom_fifo.v(54): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495618 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(116) " "Verilog HDL assignment warning at custom_fifo.v(116): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495618 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(139) " "Verilog HDL assignment warning at custom_fifo.v(139): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495618 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(147) " "Verilog HDL assignment warning at custom_fifo.v(147): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495618 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(150) " "Verilog HDL assignment warning at custom_fifo.v(150): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495618 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(170) " "Verilog HDL assignment warning at custom_fifo.v(170): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495618 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(175) " "Verilog HDL assignment warning at custom_fifo.v(175): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495618 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(178) " "Verilog HDL assignment warning at custom_fifo.v(178): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495618 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partial_histogram_add top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|partial_histogram_add:histogram_adder " "Elaborating entity \"partial_histogram_add\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|partial_histogram_add:histogram_adder\"" {  } { { "../hog_core/src/cell_histogram.v" "histogram_adder" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norm_block top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block " "Elaborating entity \"norm_block\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\"" {  } { { "../hog_core/src/hog.v" "u_norm_block" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lin_buff top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer " "Elaborating entity \"lin_buff\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\"" {  } { { "../hog_core/src/norm_block.v" "cell_line_buffer" { Text "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|kernel:kernel_block " "Elaborating entity \"kernel\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|kernel:kernel_block\"" {  } { { "../hog_core/src/lin_buff.v" "kernel_block" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_shiftreg top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|kernel:kernel_block\|kernel_shiftreg:KERNEL_SHIFTREGS\[0\].shiftreg " "Elaborating entity \"kernel_shiftreg\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|kernel:kernel_block\|kernel_shiftreg:KERNEL_SHIFTREGS\[0\].shiftreg\"" {  } { { "../hog_core/src/kernel.v" "KERNEL_SHIFTREGS\[0\].shiftreg" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495731 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kernel_shiftreg.v(29) " "Verilog HDL Case Statement warning at kernel_shiftreg.v(29): incomplete case statement has no default case item" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684323495738 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "kernel_shiftreg.v(29) " "Verilog HDL Case Statement information at kernel_shiftreg.v(29): all case item expressions in this case statement are onehot" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684323495738 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 kernel_shiftreg.v(63) " "Verilog HDL assignment warning at kernel_shiftreg.v(63): truncated value with size 32 to match size of target (1)" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495738 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fifo top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line " "Elaborating entity \"custom_fifo\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\"" {  } { { "../hog_core/src/lin_buff.v" "first_line" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(54) " "Verilog HDL assignment warning at custom_fifo.v(54): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495751 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(116) " "Verilog HDL assignment warning at custom_fifo.v(116): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495751 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(139) " "Verilog HDL assignment warning at custom_fifo.v(139): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495751 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(147) " "Verilog HDL assignment warning at custom_fifo.v(147): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495751 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(150) " "Verilog HDL assignment warning at custom_fifo.v(150): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495751 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(170) " "Verilog HDL assignment warning at custom_fifo.v(170): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495751 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(175) " "Verilog HDL assignment warning at custom_fifo.v(175): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495753 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 custom_fifo.v(178) " "Verilog HDL assignment warning at custom_fifo.v(178): truncated value with size 32 to match size of target (7)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495753 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "border_start_addr custom_fifo.v(168) " "Verilog HDL Always Construct warning at custom_fifo.v(168): inferring latch(es) for variable \"border_start_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684323495753 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 custom_fifo.v(212) " "Verilog HDL assignment warning at custom_fifo.v(212): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495754 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[0\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[0\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495754 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true_dual_port top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem " "Elaborating entity \"true_dual_port\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\"" {  } { { "../hog_core/src/custom_fifo.v" "mem" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalization top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|normalization:u_normalization " "Elaborating entity \"normalization\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|normalization:u_normalization\"" {  } { { "../hog_core/src/norm_block.v" "u_normalization" { Text "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 normalization.v(30) " "Verilog HDL assignment warning at normalization.v(30): truncated value with size 32 to match size of target (16)" {  } { { "../hog_core/src/normalization.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/normalization.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495782 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|normalization:u_normalization"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 normalization.v(35) " "Verilog HDL assignment warning at normalization.v(35): truncated value with size 16 to match size of target (12)" {  } { { "../hog_core/src/normalization.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/normalization.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495782 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|normalization:u_normalization"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detection_window top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window " "Elaborating entity \"detection_window\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\"" {  } { { "../hog_core/src/hog.v" "u_detection_window" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lin_buff top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer " "Elaborating entity \"lin_buff\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\"" {  } { { "../hog_core/src/detection_window.v" "block_line_buffer" { Text "/home/mahmoud/Documents/hog/hog_core/src/detection_window.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|kernel:kernel_block " "Elaborating entity \"kernel\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|kernel:kernel_block\"" {  } { { "../hog_core/src/lin_buff.v" "kernel_block" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_shiftreg top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|kernel:kernel_block\|kernel_shiftreg:KERNEL_SHIFTREGS\[0\].shiftreg " "Elaborating entity \"kernel_shiftreg\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|kernel:kernel_block\|kernel_shiftreg:KERNEL_SHIFTREGS\[0\].shiftreg\"" {  } { { "../hog_core/src/kernel.v" "KERNEL_SHIFTREGS\[0\].shiftreg" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495834 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kernel_shiftreg.v(29) " "Verilog HDL Case Statement warning at kernel_shiftreg.v(29): incomplete case statement has no default case item" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684323495837 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "kernel_shiftreg.v(29) " "Verilog HDL Case Statement information at kernel_shiftreg.v(29): all case item expressions in this case statement are onehot" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684323495838 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 kernel_shiftreg.v(63) " "Verilog HDL assignment warning at kernel_shiftreg.v(63): truncated value with size 32 to match size of target (2)" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495838 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fifo top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:first_line " "Elaborating entity \"custom_fifo\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:first_line\"" {  } { { "../hog_core/src/lin_buff.v" "first_line" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(54) " "Verilog HDL assignment warning at custom_fifo.v(54): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495874 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(116) " "Verilog HDL assignment warning at custom_fifo.v(116): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495875 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(139) " "Verilog HDL assignment warning at custom_fifo.v(139): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495875 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(147) " "Verilog HDL assignment warning at custom_fifo.v(147): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495875 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(150) " "Verilog HDL assignment warning at custom_fifo.v(150): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495875 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(170) " "Verilog HDL assignment warning at custom_fifo.v(170): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495875 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "border_start_addr custom_fifo.v(168) " "Verilog HDL Always Construct warning at custom_fifo.v(168): inferring latch(es) for variable \"border_start_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684323495875 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 custom_fifo.v(212) " "Verilog HDL assignment warning at custom_fifo.v(212): truncated value with size 32 to match size of target (1)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495875 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[0\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[0\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495875 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[1\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[1\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495875 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[2\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[2\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495877 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[3\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[3\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495877 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[4\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[4\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495878 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[5\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[5\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495878 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true_dual_port top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:first_line\|true_dual_port:mem " "Elaborating entity \"true_dual_port\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\"" {  } { { "../hog_core/src/custom_fifo.v" "mem" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fifo top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[0\].line_buff " "Elaborating entity \"custom_fifo\" for hierarchy \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[0\].line_buff\"" {  } { { "../hog_core/src/lin_buff.v" "FIFO_BLK\[0\].line_buff" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323495898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(54) " "Verilog HDL assignment warning at custom_fifo.v(54): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495905 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(116) " "Verilog HDL assignment warning at custom_fifo.v(116): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(139) " "Verilog HDL assignment warning at custom_fifo.v(139): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(147) " "Verilog HDL assignment warning at custom_fifo.v(147): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(150) " "Verilog HDL assignment warning at custom_fifo.v(150): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 custom_fifo.v(170) " "Verilog HDL assignment warning at custom_fifo.v(170): truncated value with size 32 to match size of target (6)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "border_start_addr custom_fifo.v(168) " "Verilog HDL Always Construct warning at custom_fifo.v(168): inferring latch(es) for variable \"border_start_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 custom_fifo.v(212) " "Verilog HDL assignment warning at custom_fifo.v(212): truncated value with size 32 to match size of target (1)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[0\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[0\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[1\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[1\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[2\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[2\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[3\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[3\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[4\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[4\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "border_start_addr\[5\] custom_fifo.v(168) " "Inferred latch for \"border_start_addr\[5\]\" at custom_fifo.v(168)" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323495906 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo async_fifo:HOG_SERIALIZER\[0\].u_async_fifo " "Elaborating entity \"async_fifo\" for hierarchy \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\"" {  } { { "../de1/src/DE1_SoC_Default.v" "HOG_SERIALIZER\[0\].u_async_fifo" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_r2w async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|sync_r2w:sync_r2w " "Elaborating entity \"sync_r2w\" for hierarchy \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|sync_r2w:sync_r2w\"" {  } { { "../de1/IP/async_fifo.v" "sync_r2w" { Text "/home/mahmoud/Documents/hog/de1/IP/async_fifo.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_w2r async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|sync_w2r:sync_w2r " "Elaborating entity \"sync_w2r\" for hierarchy \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|sync_w2r:sync_w2r\"" {  } { { "../de1/IP/async_fifo.v" "sync_w2r" { Text "/home/mahmoud/Documents/hog/de1/IP/async_fifo.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wptr_full async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|wptr_full:wptr_full " "Elaborating entity \"wptr_full\" for hierarchy \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|wptr_full:wptr_full\"" {  } { { "../de1/IP/async_fifo.v" "wptr_full" { Text "/home/mahmoud/Documents/hog/de1/IP/async_fifo.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifomem async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem " "Elaborating entity \"fifomem\" for hierarchy \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem\"" {  } { { "../de1/IP/async_fifo.v" "fifomem" { Text "/home/mahmoud/Documents/hog/de1/IP/async_fifo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rptr_empty async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|rptr_empty:rptr_empty " "Elaborating entity \"rptr_empty\" for hierarchy \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|rptr_empty:rptr_empty\"" {  } { { "../de1/IP/async_fifo.v" "rptr_empty" { Text "/home/mahmoud/Documents/hog/de1/IP/async_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "window_serializer window_serializer:HOG_SERIALIZER\[0\].u_window_serializer " "Elaborating entity \"window_serializer\" for hierarchy \"window_serializer:HOG_SERIALIZER\[0\].u_window_serializer\"" {  } { { "../de1/src/DE1_SoC_Default.v" "HOG_SERIALIZER\[0\].u_window_serializer" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_switch bus_switch:u_bus_switch " "Elaborating entity \"bus_switch\" for hierarchy \"bus_switch:u_bus_switch\"" {  } { { "../de1/src/DE1_SoC_Default.v" "u_bus_switch" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bus_switch.v(36) " "Verilog HDL assignment warning at bus_switch.v(36): truncated value with size 32 to match size of target (7)" {  } { { "../de1/src/bus_switch.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/bus_switch.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323497894 "|DE1_SoC_Default|bus_switch:u_bus_switch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bus_switch.v(59) " "Verilog HDL Case Statement warning at bus_switch.v(59): incomplete case statement has no default case item" {  } { { "../de1/src/bus_switch.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/bus_switch.v" 59 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684323497894 "|DE1_SoC_Default|bus_switch:u_bus_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bus_switch.v(99) " "Verilog HDL assignment warning at bus_switch.v(99): truncated value with size 32 to match size of target (3)" {  } { { "../de1/src/bus_switch.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/bus_switch.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323497894 "|DE1_SoC_Default|bus_switch:u_bus_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bus_switch.v(111) " "Verilog HDL assignment warning at bus_switch.v(111): truncated value with size 32 to match size of target (4)" {  } { { "../de1/src/bus_switch.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/bus_switch.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323497894 "|DE1_SoC_Default|bus_switch:u_bus_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus_switch.v(121) " "Verilog HDL assignment warning at bus_switch.v(121): truncated value with size 32 to match size of target (1)" {  } { { "../de1/src/bus_switch.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/bus_switch.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323497894 "|DE1_SoC_Default|bus_switch:u_bus_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus_switch.v(126) " "Verilog HDL assignment warning at bus_switch.v(126): truncated value with size 32 to match size of target (1)" {  } { { "../de1/src/bus_switch.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/bus_switch.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323497894 "|DE1_SoC_Default|bus_switch:u_bus_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus_switch.v(134) " "Verilog HDL assignment warning at bus_switch.v(134): truncated value with size 32 to match size of target (1)" {  } { { "../de1/src/bus_switch.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/bus_switch.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323497894 "|DE1_SoC_Default|bus_switch:u_bus_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_bus ext_bus:u_ext_bus " "Elaborating entity \"ext_bus\" for hierarchy \"ext_bus:u_ext_bus\"" {  } { { "../de1/src/DE1_SoC_Default.v" "u_ext_bus" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0 hps0:hps_block " "Elaborating entity \"hps0\" for hierarchy \"hps0:hps_block\"" {  } { { "../de1/src/DE1_SoC_Default.v" "hps_block" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_bridge_0 hps0:hps_block\|hps0_bridge_0:bridge_0 " "Elaborating entity \"hps0_bridge_0\" for hierarchy \"hps0:hps_block\|hps0_bridge_0:bridge_0\"" {  } { { "hps0/synthesis/hps0.v" "bridge_0" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/hps0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_hps_0 hps0:hps_block\|hps0_hps_0:hps_0 " "Elaborating entity \"hps0_hps_0\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\"" {  } { { "hps0/synthesis/hps0.v" "hps_0" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/hps0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_hps_0_fpga_interfaces hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps0_hps_0_fpga_interfaces\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "hps0/synthesis/submodules/hps0_hps_0.v" "fpga_interfaces" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_hps_0_hps_io hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io " "Elaborating entity \"hps0_hps_0_hps_io\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\"" {  } { { "hps0/synthesis/submodules/hps0_hps_0.v" "hps_io" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323497998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_hps_0_hps_io_border hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border " "Elaborating entity \"hps0_hps_0_hps_io_border\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\"" {  } { { "hps0/synthesis/submodules/hps0_hps_0_hps_io.v" "border" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "hps0/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "hps0/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684323498027 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "hps0/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323498027 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "hps0/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498030 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "hps0/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323498039 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498042 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1684323498054 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323498054 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684323498054 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323498054 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684323498059 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684323498059 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498066 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323498075 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323498075 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323498075 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684323498075 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323498403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323498403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323498403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323498403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323498403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323498403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323498403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323498403 ""}  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684323498403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323498594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323498594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323498662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "hps0/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "hps0/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323499194 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323499194 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323499194 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323499194 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323499194 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684323499194 "|DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "hps0/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "hps0/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0 hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps0_mm_interconnect_0\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "hps0/synthesis/hps0.v" "mm_interconnect_0" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/hps0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bridge_0_avalon_slave_translator\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "bridge_0_avalon_slave_translator" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge_0_avalon_slave_agent\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "bridge_0_avalon_slave_agent" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:bridge_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "hps0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "bridge_0_avalon_slave_agent_rsp_fifo" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rdata_fifo\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "bridge_0_avalon_slave_agent_rdata_fifo" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_router hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_router:router " "Elaborating entity \"hps0_mm_interconnect_0_router\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_router:router\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "router" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_router_default_decode hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_router:router\|hps0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps0_mm_interconnect_0_router_default_decode\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_router:router\|hps0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_router_002 hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps0_mm_interconnect_0_router_002\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_router_002:router_002\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "router_002" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_router_002_default_decode hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_router_002:router_002\|hps0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_router_002:router_002\|hps0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "bridge_0_avalon_slave_burst_adapter" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_cmd_demux hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps0_mm_interconnect_0_cmd_demux\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "cmd_demux" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_cmd_mux hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps0_mm_interconnect_0_cmd_mux\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "cmd_mux" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "hps0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_rsp_demux hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps0_mm_interconnect_0_rsp_demux\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "rsp_demux" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_rsp_mux hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps0_mm_interconnect_0_rsp_mux\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "rsp_mux" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_avalon_st_adapter hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps0:hps_block\|hps0_mm_interconnect_0:mm_interconnect_0\|hps0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps0:hps_block\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps0:hps_block\|altera_reset_controller:rst_controller\"" {  } { { "hps0/synthesis/hps0.v" "rst_controller" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/hps0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps0:hps_block\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps0:hps_block\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "hps0/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps0:hps_block\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps0:hps_block\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "hps0/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323499575 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem\|mem_rtl_0 " "Inferred dual-clock RAM node \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1684323548994 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "19 " "Found 19 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[3\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[3\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[2\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[2\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[1\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[1\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[3\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[3\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[2\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[2\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[1\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[1\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|lin_buff:image_line_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|lin_buff:image_line_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|lin_buff:image_line_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|lin_buff:image_line_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram " "RAM logic \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../hog_core/src/true_dual_port.v" "ram" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684323549074 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1684323549074 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1152 " "Parameter WIDTH_A set to 1152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1152 " "Parameter WIDTH_B set to 1152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[3\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[3\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[2\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[2\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[1\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[1\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 140 " "Parameter WIDTH_A set to 140" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 140 " "Parameter WIDTH_B set to 140" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 110 " "Parameter WIDTH_A set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 110 " "Parameter WIDTH_B set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 110 " "Parameter WIDTH_A set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 110 " "Parameter WIDTH_B set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[3\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[3\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 110 " "Parameter WIDTH_A set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 110 " "Parameter WIDTH_B set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[2\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[2\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 110 " "Parameter WIDTH_A set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 110 " "Parameter WIDTH_B set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[1\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[1\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 110 " "Parameter WIDTH_A set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 110 " "Parameter WIDTH_B set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 110 " "Parameter WIDTH_A set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 110 " "Parameter WIDTH_B set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 110 " "Parameter WIDTH_A set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 110 " "Parameter WIDTH_B set to 110" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|lin_buff:image_line_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|lin_buff:image_line_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|lin_buff:image_line_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|hog:HOG\[0\].u_hog\|binning:u_binning\|lin_buff:image_line_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684323597378 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684323597378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323597598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"async_fifo:HOG_SERIALIZER\[0\].u_async_fifo\|fifomem:fifomem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1152 " "Parameter \"WIDTH_A\" = \"1152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1152 " "Parameter \"WIDTH_B\" = \"1152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323597599 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684323597599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9j1 " "Found entity 1: altsyncram_e9j1" {  } { { "db/altsyncram_e9j1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_e9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323598394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323598394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323598459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"top:hog_top\|hog:HOG\[0\].u_hog\|detection_window:u_detection_window\|lin_buff:block_line_buffer\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598459 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684323598459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0q1 " "Found entity 1: altsyncram_e0q1" {  } { { "db/altsyncram_e0q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_e0q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323598591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323598591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323598622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"top:hog_top\|hog:HOG\[0\].u_hog\|norm_block:u_norm_block\|lin_buff:cell_line_buffer\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 140 " "Parameter \"WIDTH_A\" = \"140\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 140 " "Parameter \"WIDTH_B\" = \"140\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684323598622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6q1 " "Found entity 1: altsyncram_a6q1" {  } { { "db/altsyncram_a6q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_a6q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323598797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323598797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323598826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 110 " "Parameter \"WIDTH_A\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 110 " "Parameter \"WIDTH_B\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323598826 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684323598826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46q1 " "Found entity 1: altsyncram_46q1" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323598990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323598990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323599018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[4\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 110 " "Parameter \"WIDTH_A\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 110 " "Parameter \"WIDTH_B\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599018 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684323599018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323599271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599271 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684323599271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5q1 " "Found entity 1: altsyncram_s5q1" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_s5q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684323599383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323599383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323599406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684323599406 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684323599406 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684323603602 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a0 " "Synthesized away node \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_s5q1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 132 0 0 } } { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 35 0 0 } } { "../hog_core/src/gaussian_pyramid.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" 90 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 53 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a1 " "Synthesized away node \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:first_line\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_s5q1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 132 0 0 } } { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 35 0 0 } } { "../hog_core/src/gaussian_pyramid.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" 90 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 53 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a0 " "Synthesized away node \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_s5q1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 35 0 0 } } { "../hog_core/src/gaussian_pyramid.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" 90 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 53 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a1 " "Synthesized away node \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_s5q1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 35 0 0 } } { "../hog_core/src/gaussian_pyramid.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" 90 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 53 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a2 " "Synthesized away node \"top:hog_top\|gaussian_pyramid:u_gaussian_pyramid\|gaussian_filter:PYRAMID\[0\].u_gaussian_filter\|lin_buff:u_lin_buff\|custom_fifo:FIFO_BLK\[0\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_s5q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_s5q1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 35 0 0 } } { "../hog_core/src/gaussian_pyramid.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" 90 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 53 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a33 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a34 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a35 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1019 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a36 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1047 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a37 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1075 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a38 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a39 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a40 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a41 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1187 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a42 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1215 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a43 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1243 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a44 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a45 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a46 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1327 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a47 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1355 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a48 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1383 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a49 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1411 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a50 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a51 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1467 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a52 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a53 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a54 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1551 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a55 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1579 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a56 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a57 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1635 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a58 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1663 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a59 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1691 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a60 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a61 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1747 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a62 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1775 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a63 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1803 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a64 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1831 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a65 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1859 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a66 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a67 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1915 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a68 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1943 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a69 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1971 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a70 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a71 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2027 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a72 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2055 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a73 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2083 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a74 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a75 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a76 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2167 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a77 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2195 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a78 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2223 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a79 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a80 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a81 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2307 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a82 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2335 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a83 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2363 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a84 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2391 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a85 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a86 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a87 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2475 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a88 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2503 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a89 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2531 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a90 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a91 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2587 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a92 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2615 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a93 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2643 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a94 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2671 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a95 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2699 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a96 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a97 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a98 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2783 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a99 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a100 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2839 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a101 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2867 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a102 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2895 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a103 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2923 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a104 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a105 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a106 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 3007 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a107 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 3035 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a108 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 3063 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a109 " "Synthesized away node \"top:hog_top\|hog:HOG\[0\].u_hog\|cell_histogram:u_cell_histogram\|lin_buff:cell_buff\|custom_fifo:FIFO_BLK\[5\].line_buff\|true_dual_port:mem\|altsyncram:ram_rtl_0\|altsyncram_46q1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_46q1.tdf" "" { Text "/home/mahmoud/Documents/hog/quart_proj/db/altsyncram_46q1.tdf" 3091 2 0 } } { "altsyncram.tdf" "" { Text "/home/mahmoud/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 229 0 0 } } { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 145 0 0 } } { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 56 0 0 } } { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 53 0 0 } } { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 74 0 0 } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323605390 "|DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a109"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1684323605390 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1684323605390 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 138 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[0\] " "bidirectional pin \"HPS_FLASH_DATA\[0\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[1\] " "bidirectional pin \"HPS_FLASH_DATA\[1\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[2\] " "bidirectional pin \"HPS_FLASH_DATA\[2\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[3\] " "bidirectional pin \"HPS_FLASH_DATA\[3\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[0\] " "bidirectional pin \"HPS_GPIO\[0\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[1\] " "bidirectional pin \"HPS_GPIO\[1\]\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 150 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 151 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 152 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SCLK " "bidirectional pin \"HPS_I2C2_SCLK\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SDAT " "bidirectional pin \"HPS_I2C2_SDAT\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 157 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 164 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1684323663018 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1684323663018 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AUD_XCK GND pin " "The pin \"AUD_XCK\" is fed by GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 0 1684323663058 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 0 1684323663058 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_XCK AUD_XCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_XCK\" to the node \"AUD_XCK\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 0 1684323663062 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_ADCLRCK AUD_ADCLRCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_ADCLRCK\" to the node \"AUD_ADCLRCK\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 22 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 0 1684323663062 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 0 1684323663062 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "AUD_CTRL_CLK AUD_DACDAT " "Converted the fanout from the open-drain buffer \"AUD_CTRL_CLK\" to the node \"AUD_DACDAT\" into a wire" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 2 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 0 1684323663062 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 0 1684323663062 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "AUD_CTRL_CLK AUD_XCK " "Reduced fanout from the always-enabled open-drain buffer \"AUD_CTRL_CLK\" to the output pin \"AUD_XCK\" to GND" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 2 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 0 1684323663062 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 0 1684323663062 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 159 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684323667286 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684323667286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_DCLK GND " "Pin \"HPS_FLASH_DCLK\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HPS_FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_NCSO GND " "Pin \"HPS_FLASH_NCSO\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HPS_FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684323667310 "|DE1_SoC_Default|HPS_SPIM_MOSI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684323667310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323670386 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31335 " "31335 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684323684262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps0_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps0_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684323687642 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mahmoud/Documents/hog/quart_proj/output_files/hog.map.smsg " "Generated suppressed messages file /home/mahmoud/Documents/hog/quart_proj/output_files/hog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684323690805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 2 0 0 " "Adding 14 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684324217502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684324217502 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684324231350 "|DE1_SoC_Default|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684324231350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16177 " "Implemented 16177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684324231758 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684324231758 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "167 " "Implemented 167 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684324231758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12894 " "Implemented 12894 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684324231758 ""} { "Info" "ICUT_CUT_TM_RAMS" "2264 " "Implemented 2264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684324231758 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1684324231758 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1684324231758 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1684324231758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684324231758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 584 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 584 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684324232838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 04:50:32 2023 " "Processing ended: Wed May 17 04:50:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684324232838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:51 " "Elapsed time: 00:12:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684324232838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:38 " "Total CPU time (on all processors): 00:13:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684324232838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684324232838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684324251406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684324251410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 04:50:39 2023 " "Processing started: Wed May 17 04:50:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684324251410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684324251410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hog -c hog " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hog -c hog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684324251410 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684324252226 ""}
{ "Info" "0" "" "Project  = hog" {  } {  } 0 0 "Project  = hog" 0 0 "Fitter" 0 0 1684324252227 ""}
{ "Info" "0" "" "Revision = hog" {  } {  } 0 0 "Revision = hog" 0 0 "Fitter" 0 0 1684324252253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684324254387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684324254394 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hog 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"hog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684324255433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684324255694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684324255694 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_IP:u_PLL_IP\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1684324256383 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684324260538 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684324261062 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684324265866 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684324269410 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "95 368 " "No exact pin location assignment(s) for 95 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684324271706 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1684324271946 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1684324271946 ""}
{ "Error" "EFPP_CONSTRAINT_PROPAGATION_FAILURE" "2 (2 I/O pad(s)) " "The Fitter cannot place 2 periphery component(s) due to conflicts with existing constraints (2 I/O pad(s)). Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Error" "EFPP_CANNOT_PLACE" "1 I/O pad " "The Fitter cannot place 1 I/O pad." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad HPS_GPIO\[1\] " "The I/O pad name(s): HPS_GPIO\[1\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "548 " "No legal location could be found out of 548 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[1\] 4A 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. (220 locations affected)" { { "Info" "IFPP_NAME" "PIN_AG17 " "PIN_AG17" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF18 " "PIN_AF18" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG16 " "PIN_AG16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE17 " "PIN_AE17" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_W16 " "PIN_W16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF16 " "PIN_AF16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_V16 " "PIN_V16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE16 " "PIN_AE16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AK16 " "PIN_AK16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AH20 " "PIN_AH20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AJ16 " "PIN_AJ16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG21 " "PIN_AG21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 208 more locations not displayed " "and 208 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "W27 2.5 V HPS_GPIO\[1\] " "Pin W27 does not support I/O standard 2.5 V for HPS_GPIO\[1\] (101 locations affected)" { { "Info" "IFPP_NAME" "PIN_W27 " "PIN_W27" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_Y29 " "PIN_Y29" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_U25 " "PIN_U25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_V27 " "PIN_V27" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_T25 " "PIN_T25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_T24 " "PIN_T24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_Y28 " "PIN_Y28" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_T23 " "PIN_T23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_V28 " "PIN_V28" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_R24 " "PIN_R24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_U27 " "PIN_U27" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_W26 " "PIN_W26" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 89 more locations not displayed " "and 89 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IOATOM_BAD_LOC_ASGN_NOT_BONDED" "HPS_GPIO\[1\] PAD_0 " "Can't place I/O pin HPS_GPIO\[1\] in non-bonded location PAD_0 (56 locations affected)" { { "Info" "IFPP_NAME" "IOPAD_X0_Y43_N35 " "IOPAD_X0_Y43_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y43_N37 " "IOPAD_X0_Y43_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y46_N37 " "IOPAD_X0_Y46_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y46_N35 " "IOPAD_X0_Y46_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y39_N35 " "IOPAD_X0_Y39_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y39_N37 " "IOPAD_X0_Y39_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y42_N37 " "IOPAD_X0_Y42_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y42_N35 " "IOPAD_X0_Y42_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y35_N35 " "IOPAD_X0_Y35_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y35_N37 " "IOPAD_X0_Y35_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y38_N37 " "IOPAD_X0_Y38_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y38_N35 " "IOPAD_X0_Y38_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 44 more locations not displayed " "and 44 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169093 "Can't place I/O pin %1!s! in non-bonded location %2!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[1\] 3B 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 3B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 3B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "KEY\[1\] 3B 3.3V " "Pin KEY\[1\] in I/O bank 3B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "HPS_GPIO\[1\] Top " "Pin HPS_GPIO\[1\] is in design partition \"Top\"" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 2 3B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 2 pin(s) in the I/O bank 3B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "CLOCK_50 3B 3.3V " "Pin CLOCK_50 in I/O bank 3B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "KEY\[0\] 3B 3.3V " "Pin KEY\[0\] in I/O bank 3B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "HPS_GPIO\[1\] Top " "Pin HPS_GPIO\[1\] is in design partition \"Top\"" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "45 locations affected " "45 locations affected" { { "Info" "IFPP_NAME" "PIN_AH9 " "PIN_AH9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG11 " "PIN_AG11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG10 " "PIN_AG10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF11 " "PIN_AF11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AB13 " "PIN_AB13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AK3 " "PIN_AK3" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AA13 " "PIN_AA13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AK2 " "PIN_AK2" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AK4 " "PIN_AK4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF13 " "PIN_AF13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AJ4 " "PIN_AJ4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE13 " "PIN_AE13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 33 more locations not displayed " "and 33 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_BAD_PIN_ASGN_DED_PROG_PAD" "HPS_GPIO\[1\] AB9 PAD_42 " "Can't place pin HPS_GPIO\[1\] at location AB9 (PAD_42) because that location is a dedicated programming pin location (34 locations affected)" { { "Info" "IFPP_NAME" "PIN_AB9 " "PIN_AB9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AB8 " "PIN_AB8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_V9 " "PIN_V9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AC7 " "PIN_AC7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AC5 " "PIN_AC5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE8 " "PIN_AE8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_U8 " "PIN_U8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE5 " "PIN_AE5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_U7 " "PIN_U7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE6 " "PIN_AE6" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_J22 " "PIN_J22" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D26 " "PIN_D26" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 22 more locations not displayed " "and 22 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169094 "Can't place pin %1!s! at location %2!s! (%3!s!) because that location is a dedicated programming pin location" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[1\] 3A 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 3A 3.3V " "Pin SW\[2\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[3\] 3A 3.3V " "Pin SW\[3\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[4\] 3A 3.3V " "Pin SW\[4\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[5\] 3A 3.3V " "Pin SW\[5\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[6\] 3A 3.3V " "Pin SW\[6\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[7\] 3A 3.3V " "Pin SW\[7\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "26 locations affected " "26 locations affected" { { "Info" "IFPP_NAME" "PIN_AE12 " "PIN_AE12" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE9 " "PIN_AE9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AD9 " "PIN_AD9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AD10 " "PIN_AD10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE7 " "PIN_AE7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AH4 " "PIN_AH4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AD7 " "PIN_AD7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG3 " "PIN_AG3" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF5 " "PIN_AF5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG8 " "PIN_AG8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF4 " "PIN_AF4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG7 " "PIN_AG7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 14 more locations not displayed " "and 14 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[1\] 7A 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_UART_RX 7A 3.3V " "Pin HPS_UART_RX in I/O bank 7A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_UART_RX } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "18 locations affected " "18 locations affected" { { "Info" "IFPP_NAME" "PIN_B26 " "PIN_B26" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C25 " "PIN_C25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A25 " "PIN_A25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_H23 " "PIN_H23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A24 " "PIN_A24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_G21 " "PIN_G21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C24 " "PIN_C24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_E23 " "PIN_E23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A23 " "PIN_A23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C22 " "PIN_C22" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_B23 " "PIN_B23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_H20 " "PIN_H20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 6 more locations not displayed " "and 6 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[1\] 7B 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_DV 7B 3.3V " "Pin HPS_ENET_RX_DV in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DV } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_CLK 7B 3.3V " "Pin HPS_ENET_RX_CLK in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_CLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_DATA\[2\] 7B 3.3V " "Pin HPS_ENET_RX_DATA\[2\] in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_DATA\[1\] 7B 3.3V " "Pin HPS_ENET_RX_DATA\[1\] in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_DATA\[0\] 7B 3.3V " "Pin HPS_ENET_RX_DATA\[0\] in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "17 locations affected " "17 locations affected" { { "Info" "IFPP_NAME" "PIN_H19 " "PIN_H19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_F20 " "PIN_F20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_J19 " "PIN_J19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_F21 " "PIN_F21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_F19 " "PIN_F19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_E21 " "PIN_E21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_B21 " "PIN_B21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A20 " "PIN_A20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D21 " "PIN_D21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D20 " "PIN_D20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C20 " "PIN_C20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_H18 " "PIN_H18" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 5 more locations not displayed " "and 5 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[1\] 7D 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7D. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_USB_NXT 7D 3.3V " "Pin HPS_USB_NXT in I/O bank 7D uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_USB_NXT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_USB_DIR 7D 3.3V " "Pin HPS_USB_DIR in I/O bank 7D uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_USB_DIR } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_USB_CLKOUT 7D 3.3V " "Pin HPS_USB_CLKOUT in I/O bank 7D uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_USB_CLKOUT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "11 locations affected " "11 locations affected" { { "Info" "IFPP_NAME" "PIN_F16 " "PIN_F16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_E16 " "PIN_E16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_G16 " "PIN_G16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D16 " "PIN_D16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D14 " "PIN_D14" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A15 " "PIN_A15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C14 " "PIN_C14" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D15 " "PIN_D15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_M17 " "PIN_M17" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_B15 " "PIN_B15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C15 " "PIN_C15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_BAD_PIN_ASGN_VREF" "HPS_GPIO\[1\] U30 PAD_283 " "Can't place pin HPS_GPIO\[1\] at location U30 (PAD_283) because that location is a dedicated VREF pin location (2 locations affected)" { { "Info" "IFPP_NAME" "PIN_U30 " "PIN_U30" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_G27 " "PIN_G27" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169096 "Can't place pin %1!s! at location %2!s! (%3!s!) because that location is a dedicated VREF pin location" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFPP_OCCUPIED" "I/O pad " "The I/O pad location is occupied (18 locations affected)" { { "Info" "IFPP_NAME" "PIN_AD11 " "PIN_AD11. Already placed at this location: I/O pad SW\[4\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[4\] location PIN_AD11 due to: User Location Constraints (PIN_AD11) " "The I/O pad SW\[4\] is constrained to the location PIN_AD11 due to: User Location Constraints (PIN_AD11)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF10 " "PIN_AF10. Already placed at this location: I/O pad SW\[3\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[3\] location PIN_AF10 due to: User Location Constraints (PIN_AF10) " "The I/O pad SW\[3\] is constrained to the location PIN_AF10 due to: User Location Constraints (PIN_AF10)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AC9 " "PIN_AC9. Already placed at this location: I/O pad SW\[7\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[7\] location PIN_AC9 due to: User Location Constraints (PIN_AC9) " "The I/O pad SW\[7\] is constrained to the location PIN_AC9 due to: User Location Constraints (PIN_AC9)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE11 " "PIN_AE11. Already placed at this location: I/O pad SW\[6\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[6\] location PIN_AE11 due to: User Location Constraints (PIN_AE11) " "The I/O pad SW\[6\] is constrained to the location PIN_AE11 due to: User Location Constraints (PIN_AE11)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF9 " "PIN_AF9. Already placed at this location: I/O pad SW\[2\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[2\] location PIN_AF9 due to: User Location Constraints (PIN_AF9) " "The I/O pad SW\[2\] is constrained to the location PIN_AF9 due to: User Location Constraints (PIN_AF9)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AD12 " "PIN_AD12. Already placed at this location: I/O pad SW\[5\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[5\] location PIN_AD12 due to: User Location Constraints (PIN_AD12) " "The I/O pad SW\[5\] is constrained to the location PIN_AD12 due to: User Location Constraints (PIN_AD12)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF14 " "PIN_AF14. Already placed at this location: I/O pad CLOCK_50" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_AF14 due to: User Location Constraints (PIN_AF14) " "The I/O pad CLOCK_50 is constrained to the location PIN_AF14 due to: User Location Constraints (PIN_AF14)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 38 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AA15 " "PIN_AA15. Already placed at this location: I/O pad KEY\[1\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad KEY\[1\] location PIN_AA15 due to: User Location Constraints (PIN_AA15) " "The I/O pad KEY\[1\] is constrained to the location PIN_AA15 due to: User Location Constraints (PIN_AA15)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AA14 " "PIN_AA14. Already placed at this location: I/O pad KEY\[0\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad KEY\[0\] location PIN_AA14 due to: User Location Constraints (PIN_AA14) " "The I/O pad KEY\[0\] is constrained to the location PIN_AA14 due to: User Location Constraints (PIN_AA14)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_B25 " "PIN_B25. Already placed at this location: I/O pad HPS_UART_RX" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HPS_UART_RX location PIN_B25 due to: User Location Constraints (PIN_P14B0T) " "The I/O pad HPS_UART_RX is constrained to the location PIN_B25 due to: User Location Constraints (PIN_P14B0T)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 165 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A21 " "PIN_A21. Already placed at this location: I/O pad HPS_ENET_RX_DATA\[0\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HPS_ENET_RX_DATA\[0\] location PIN_A21 due to: User Location Constraints (PIN_P20B0T) " "The I/O pad HPS_ENET_RX_DATA\[0\] is constrained to the location PIN_A21 due to: User Location Constraints (PIN_P20B0T)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 142 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_K17 " "PIN_K17. Already placed at this location: I/O pad HPS_ENET_RX_DV" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HPS_ENET_RX_DV location PIN_K17 due to: User Location Constraints (PIN_P21A0T) " "The I/O pad HPS_ENET_RX_DV is constrained to the location PIN_K17 due to: User Location Constraints (PIN_P21A0T)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 143 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 6 more locations not displayed " "and 6 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 1 { 0 "The I/O pad location is occupied (18 locations affected)"} { { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281058 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281069 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281066 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281068 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281084 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281135 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281198 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281215 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281214 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281382 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281338 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281332 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281333 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281335 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281324 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281265 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281252 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281254 }  }  }  }  } }  } 0 175003 "The %1!s! location is occupied" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFPP_CANNOT_PLACE" "1 I/O pad " "The Fitter cannot place 1 I/O pad." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad HPS_GPIO\[0\] " "The I/O pad name(s): HPS_GPIO\[0\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "548 " "No legal location could be found out of 548 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[0\] 4A 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. (220 locations affected)" { { "Info" "IFPP_NAME" "PIN_AG17 " "PIN_AG17" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF18 " "PIN_AF18" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG16 " "PIN_AG16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE17 " "PIN_AE17" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_W16 " "PIN_W16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF16 " "PIN_AF16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_V16 " "PIN_V16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE16 " "PIN_AE16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AK16 " "PIN_AK16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AH20 " "PIN_AH20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AJ16 " "PIN_AJ16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG21 " "PIN_AG21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 208 more locations not displayed " "and 208 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "W27 2.5 V HPS_GPIO\[0\] " "Pin W27 does not support I/O standard 2.5 V for HPS_GPIO\[0\] (101 locations affected)" { { "Info" "IFPP_NAME" "PIN_W27 " "PIN_W27" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_Y29 " "PIN_Y29" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_U25 " "PIN_U25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_V27 " "PIN_V27" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_T25 " "PIN_T25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_T24 " "PIN_T24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_Y28 " "PIN_Y28" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_T23 " "PIN_T23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_V28 " "PIN_V28" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_R24 " "PIN_R24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_U27 " "PIN_U27" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_W26 " "PIN_W26" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 89 more locations not displayed " "and 89 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IOATOM_BAD_LOC_ASGN_NOT_BONDED" "HPS_GPIO\[0\] PAD_0 " "Can't place I/O pin HPS_GPIO\[0\] in non-bonded location PAD_0 (56 locations affected)" { { "Info" "IFPP_NAME" "IOPAD_X0_Y43_N35 " "IOPAD_X0_Y43_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y43_N37 " "IOPAD_X0_Y43_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y46_N37 " "IOPAD_X0_Y46_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y46_N35 " "IOPAD_X0_Y46_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y39_N35 " "IOPAD_X0_Y39_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y39_N37 " "IOPAD_X0_Y39_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y42_N37 " "IOPAD_X0_Y42_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y42_N35 " "IOPAD_X0_Y42_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y35_N35 " "IOPAD_X0_Y35_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y35_N37 " "IOPAD_X0_Y35_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y38_N37 " "IOPAD_X0_Y38_N37" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "IOPAD_X0_Y38_N35 " "IOPAD_X0_Y38_N35" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 44 more locations not displayed " "and 44 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169093 "Can't place I/O pin %1!s! in non-bonded location %2!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[0\] 3B 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 3B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 3B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "KEY\[1\] 3B 3.3V " "Pin KEY\[1\] in I/O bank 3B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "HPS_GPIO\[0\] Top " "Pin HPS_GPIO\[0\] is in design partition \"Top\"" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 2 3B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 2 pin(s) in the I/O bank 3B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "CLOCK_50 3B 3.3V " "Pin CLOCK_50 in I/O bank 3B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "KEY\[0\] 3B 3.3V " "Pin KEY\[0\] in I/O bank 3B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "HPS_GPIO\[0\] Top " "Pin HPS_GPIO\[0\] is in design partition \"Top\"" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "45 locations affected " "45 locations affected" { { "Info" "IFPP_NAME" "PIN_AH9 " "PIN_AH9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG11 " "PIN_AG11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG10 " "PIN_AG10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF11 " "PIN_AF11" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AB13 " "PIN_AB13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AK3 " "PIN_AK3" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AA13 " "PIN_AA13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AK2 " "PIN_AK2" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AK4 " "PIN_AK4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF13 " "PIN_AF13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AJ4 " "PIN_AJ4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE13 " "PIN_AE13" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 33 more locations not displayed " "and 33 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_BAD_PIN_ASGN_DED_PROG_PAD" "HPS_GPIO\[0\] AB9 PAD_42 " "Can't place pin HPS_GPIO\[0\] at location AB9 (PAD_42) because that location is a dedicated programming pin location (34 locations affected)" { { "Info" "IFPP_NAME" "PIN_AB9 " "PIN_AB9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AB8 " "PIN_AB8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_V9 " "PIN_V9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AC7 " "PIN_AC7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AC5 " "PIN_AC5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE8 " "PIN_AE8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_U8 " "PIN_U8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE5 " "PIN_AE5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_U7 " "PIN_U7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE6 " "PIN_AE6" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_J22 " "PIN_J22" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D26 " "PIN_D26" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 22 more locations not displayed " "and 22 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169094 "Can't place pin %1!s! at location %2!s! (%3!s!) because that location is a dedicated programming pin location" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[0\] 3A 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[2\] 3A 3.3V " "Pin SW\[2\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[3\] 3A 3.3V " "Pin SW\[3\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[4\] 3A 3.3V " "Pin SW\[4\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[5\] 3A 3.3V " "Pin SW\[5\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[6\] 3A 3.3V " "Pin SW\[6\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SW\[7\] 3A 3.3V " "Pin SW\[7\] in I/O bank 3A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "26 locations affected " "26 locations affected" { { "Info" "IFPP_NAME" "PIN_AE12 " "PIN_AE12" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE9 " "PIN_AE9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AD9 " "PIN_AD9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AD10 " "PIN_AD10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE7 " "PIN_AE7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AH4 " "PIN_AH4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AD7 " "PIN_AD7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG3 " "PIN_AG3" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF5 " "PIN_AF5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG8 " "PIN_AG8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF4 " "PIN_AF4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AG7 " "PIN_AG7" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 14 more locations not displayed " "and 14 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[0\] 7A 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_UART_RX 7A 3.3V " "Pin HPS_UART_RX in I/O bank 7A uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_UART_RX } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "18 locations affected " "18 locations affected" { { "Info" "IFPP_NAME" "PIN_B26 " "PIN_B26" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C25 " "PIN_C25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A25 " "PIN_A25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_H23 " "PIN_H23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A24 " "PIN_A24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_G21 " "PIN_G21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C24 " "PIN_C24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_E23 " "PIN_E23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A23 " "PIN_A23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C22 " "PIN_C22" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_B23 " "PIN_B23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_H20 " "PIN_H20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 6 more locations not displayed " "and 6 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[0\] 7B 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_DV 7B 3.3V " "Pin HPS_ENET_RX_DV in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DV } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_CLK 7B 3.3V " "Pin HPS_ENET_RX_CLK in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_CLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_DATA\[2\] 7B 3.3V " "Pin HPS_ENET_RX_DATA\[2\] in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_DATA\[1\] 7B 3.3V " "Pin HPS_ENET_RX_DATA\[1\] in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_ENET_RX_DATA\[0\] 7B 3.3V " "Pin HPS_ENET_RX_DATA\[0\] in I/O bank 7B uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_RX_DATA[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "17 locations affected " "17 locations affected" { { "Info" "IFPP_NAME" "PIN_H19 " "PIN_H19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_F20 " "PIN_F20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_J19 " "PIN_J19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_F21 " "PIN_F21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_F19 " "PIN_F19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_E21 " "PIN_E21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_B21 " "PIN_B21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A20 " "PIN_A20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D21 " "PIN_D21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D20 " "PIN_D20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C20 " "PIN_C20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_H18 " "PIN_H18" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 5 more locations not displayed " "and 5 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HPS_GPIO\[0\] 7D 2.5 V 2.5V 3.3V " "Pin HPS_GPIO\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7D. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_USB_NXT 7D 3.3V " "Pin HPS_USB_NXT in I/O bank 7D uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_USB_NXT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_USB_DIR 7D 3.3V " "Pin HPS_USB_DIR in I/O bank 7D uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_USB_DIR } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HPS_USB_CLKOUT 7D 3.3V " "Pin HPS_USB_CLKOUT in I/O bank 7D uses VCCIO 3.3V" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_USB_CLKOUT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "11 locations affected " "11 locations affected" { { "Info" "IFPP_NAME" "PIN_F16 " "PIN_F16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_E16 " "PIN_E16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_G16 " "PIN_G16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D16 " "PIN_D16" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D14 " "PIN_D14" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A15 " "PIN_A15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C14 " "PIN_C14" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_D15 " "PIN_D15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_M17 " "PIN_M17" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_B15 " "PIN_B15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_C15 " "PIN_C15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFIOMGR_BAD_PIN_ASGN_VREF" "HPS_GPIO\[0\] U30 PAD_283 " "Can't place pin HPS_GPIO\[0\] at location U30 (PAD_283) because that location is a dedicated VREF pin location (2 locations affected)" { { "Info" "IFPP_NAME" "PIN_U30 " "PIN_U30" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_G27 " "PIN_G27" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169096 "Can't place pin %1!s! at location %2!s! (%3!s!) because that location is a dedicated VREF pin location" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Error" "EFPP_OCCUPIED" "I/O pad " "The I/O pad location is occupied (18 locations affected)" { { "Info" "IFPP_NAME" "PIN_AD11 " "PIN_AD11. Already placed at this location: I/O pad SW\[4\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[4\] location PIN_AD11 due to: User Location Constraints (PIN_AD11) " "The I/O pad SW\[4\] is constrained to the location PIN_AD11 due to: User Location Constraints (PIN_AD11)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF10 " "PIN_AF10. Already placed at this location: I/O pad SW\[3\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[3\] location PIN_AF10 due to: User Location Constraints (PIN_AF10) " "The I/O pad SW\[3\] is constrained to the location PIN_AF10 due to: User Location Constraints (PIN_AF10)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AC9 " "PIN_AC9. Already placed at this location: I/O pad SW\[7\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[7\] location PIN_AC9 due to: User Location Constraints (PIN_AC9) " "The I/O pad SW\[7\] is constrained to the location PIN_AC9 due to: User Location Constraints (PIN_AC9)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AE11 " "PIN_AE11. Already placed at this location: I/O pad SW\[6\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[6\] location PIN_AE11 due to: User Location Constraints (PIN_AE11) " "The I/O pad SW\[6\] is constrained to the location PIN_AE11 due to: User Location Constraints (PIN_AE11)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF9 " "PIN_AF9. Already placed at this location: I/O pad SW\[2\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[2\] location PIN_AF9 due to: User Location Constraints (PIN_AF9) " "The I/O pad SW\[2\] is constrained to the location PIN_AF9 due to: User Location Constraints (PIN_AF9)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AD12 " "PIN_AD12. Already placed at this location: I/O pad SW\[5\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad SW\[5\] location PIN_AD12 due to: User Location Constraints (PIN_AD12) " "The I/O pad SW\[5\] is constrained to the location PIN_AD12 due to: User Location Constraints (PIN_AD12)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 100 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AF14 " "PIN_AF14. Already placed at this location: I/O pad CLOCK_50" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_AF14 due to: User Location Constraints (PIN_AF14) " "The I/O pad CLOCK_50 is constrained to the location PIN_AF14 due to: User Location Constraints (PIN_AF14)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 38 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AA15 " "PIN_AA15. Already placed at this location: I/O pad KEY\[1\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad KEY\[1\] location PIN_AA15 due to: User Location Constraints (PIN_AA15) " "The I/O pad KEY\[1\] is constrained to the location PIN_AA15 due to: User Location Constraints (PIN_AA15)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_AA14 " "PIN_AA14. Already placed at this location: I/O pad KEY\[0\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad KEY\[0\] location PIN_AA14 due to: User Location Constraints (PIN_AA14) " "The I/O pad KEY\[0\] is constrained to the location PIN_AA14 due to: User Location Constraints (PIN_AA14)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 88 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_B25 " "PIN_B25. Already placed at this location: I/O pad HPS_UART_RX" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HPS_UART_RX location PIN_B25 due to: User Location Constraints (PIN_P14B0T) " "The I/O pad HPS_UART_RX is constrained to the location PIN_B25 due to: User Location Constraints (PIN_P14B0T)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 165 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_A21 " "PIN_A21. Already placed at this location: I/O pad HPS_ENET_RX_DATA\[0\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HPS_ENET_RX_DATA\[0\] location PIN_A21 due to: User Location Constraints (PIN_P20B0T) " "The I/O pad HPS_ENET_RX_DATA\[0\] is constrained to the location PIN_A21 due to: User Location Constraints (PIN_P20B0T)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 142 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "PIN_K17 " "PIN_K17. Already placed at this location: I/O pad HPS_ENET_RX_DV" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad HPS_ENET_RX_DV location PIN_K17 due to: User Location Constraints (PIN_P21A0T) " "The I/O pad HPS_ENET_RX_DV is constrained to the location PIN_K17 due to: User Location Constraints (PIN_P21A0T)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 143 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1684324326782 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""} { "Info" "IFPP_NAME" "and 6 more locations not displayed " "and 6 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1684324326782 ""}  } { { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 1 { 0 "The I/O pad location is occupied (18 locations affected)"} { { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281058 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281069 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281066 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281068 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281084 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281135 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281198 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281215 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281214 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281382 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281338 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281332 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281333 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281335 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281324 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281265 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281252 } { 11 { 0 "The I/O pad location is occupied (18 locations affected)"} 281254 }  }  }  }  } }  } 0 175003 "The %1!s! location is occupied" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1684324326782 ""}  } {  } 0 14566 "The Fitter cannot place %1!d! periphery component(s) due to conflicts with existing constraints %2!s!. Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1684324326782 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1684324326902 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:03 " "Fitter preparation operations ending: elapsed time is 00:01:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684324326939 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1684324400366 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "113 " "Following 113 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400955 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[0\] a permanently disabled " "Pin HPS_FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[1\] a permanently disabled " "Pin HPS_FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[2\] a permanently disabled " "Pin HPS_FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[3\] a permanently disabled " "Pin HPS_FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GPIO\[0\] a permanently disabled " "Pin HPS_GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GPIO\[1\] a permanently disabled " "Pin HPS_GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SCLK a permanently disabled " "Pin HPS_I2C2_SCLK has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SCLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SDAT a permanently disabled " "Pin HPS_I2C2_SDAT has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SDAT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C_CONTROL a permanently disabled " "Pin HPS_I2C_CONTROL has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_KEY } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_LED } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684324400957 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1684324400955 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "21 " "Following 21 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DCLK GND " "Pin HPS_FLASH_DCLK has GND driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DCLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_NCSO GND " "Pin HPS_FLASH_NCSO has GND driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_NCSO } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N VCC " "Pin HPS_CONV_USB_N has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N VCC " "Pin HPS_ENET_INT_N has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[0\] VCC " "Pin HPS_FLASH_DATA\[0\] has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[1\] VCC " "Pin HPS_FLASH_DATA\[1\] has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[2\] VCC " "Pin HPS_FLASH_DATA\[2\] has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[3\] VCC " "Pin HPS_FLASH_DATA\[3\] has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GPIO\[0\] VCC " "Pin HPS_GPIO\[0\] has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GPIO\[1\] VCC " "Pin HPS_GPIO\[1\] has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT VCC " "Pin HPS_GSENSOR_INT has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK VCC " "Pin HPS_I2C1_SCLK has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT VCC " "Pin HPS_I2C1_SDAT has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C2_SCLK VCC " "Pin HPS_I2C2_SCLK has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SCLK } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C2_SDAT VCC " "Pin HPS_I2C2_SDAT has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SDAT } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C_CONTROL VCC " "Pin HPS_I2C_CONTROL has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY VCC " "Pin HPS_KEY has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_KEY } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED VCC " "Pin HPS_LED has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_LED } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS VCC " "Pin HPS_SPIM_SS has VCC driving its datain port" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1684324400970 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1684324400970 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps0:hps_block\|hps0_hps_0:hps_0\|hps0_hps_0_hps_io:hps_io\|hps0_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mahmoud/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmoud/Documents/hog/quart_proj/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1684324400974 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1684324400974 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1684324400986 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 29 s 9 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 29 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684324406942 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 17 04:53:26 2023 " "Processing ended: Wed May 17 04:53:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684324406942 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:47 " "Elapsed time: 00:02:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684324406942 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:37 " "Total CPU time (on all processors): 00:02:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684324406942 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684324406942 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 31 s 593 s " "Quartus Prime Full Compilation was unsuccessful. 31 errors, 593 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684324409946 ""}
