*CMOS NAND Gate
.include "./MOSIS.txt"
.param vdd=1.8
Vsupply vdd 0 vdd
.global vdd
Cload 0 nandOut 0.2pf
VVinA inA 0  pulse(0, vdd, 0, )
VVinB inB 0  pulse(???)
.subckt inv in out wp=1u wn=1u
???
.ends
.subckt nand inA inB out wp=2u wn=1u
???
.ends
*input conditioning
???
*NAND gate
???
.tran 5p 28n 0n 
.end
.meas tran tplh_afb1 TRIG V(nandA) val='vdd/2.0' fall=1 targ V(nandOut) val='vdd/2.0' rise=1
???
.control
run 
plot v(nandA) v(nandB) v(nandOut) 
.endc 