//
module top_module (
    input clk,
    input reset,        // Synchronous active-high reset
    output [3:0] q);

    always @(posedge clk)
        begin
            if(reset || q == 4'b1001)
                q <= 0;
            else 
                q <= q+1;
        end
endmodule


//
module top_module (
    input clk,
    input reset,        // Synchronous active-high reset
    output [3:0] q);

    always @(posedge clk)
        q <= reset ? 0 : (q==9 ? 0 : q+1);
endmodule
