

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU'
================================================================
* Date:           Sat Nov  4 18:07:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 7 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln113_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln113"   --->   Operation 8 'read' 'sext_ln113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln110_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln110"   --->   Operation 9 'read' 'sext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln113_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln113"   --->   Operation 10 'read' 'mul_ln113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln113_cast = sext i30 %sext_ln113_read"   --->   Operation 11 'sext' 'sext_ln113_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln110_cast = sext i30 %sext_ln110_read"   --->   Operation 12 'sext' 'sext_ln110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bw_3 = load i8 %bw" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 22 'load' 'bw_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%icmp_ln110 = icmp_eq  i8 %bw_3, i8 255" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 23 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.76ns)   --->   "%add_ln110 = add i8 %bw_3, i8 1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 24 'add' 'add_ln110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.body8.0.i.split, void %for.end.0.i.exitStub" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 25 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i8 %phi_urem" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 26 'load' 'phi_urem_load_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %phi_urem_load_1" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 27 'zext' 'zext_ln113' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln113_2 = add i10 %mul_ln113_read, i10 %zext_ln113" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 28 'add' 'add_ln113_2' <Predicate = (!icmp_ln110)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i10 %add_ln113_2" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 29 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln113_2" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 30 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln113_2" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 31 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln113_2" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 32 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln113_2" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 33 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln113_2" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 34 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 35 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 36 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 37 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 38 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 39 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24' <Predicate = (!icmp_ln110)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.48>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul_load = load i17 %phi_mul" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 40 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_21" [src/conv2.cpp:111->src/conv2.cpp:53]   --->   Operation 41 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 43 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%add_ln110_3 = add i17 %phi_mul_load, i17 322" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 44 'add' 'add_ln110_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %phi_mul_load, i32 14, i32 16" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 46 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 47 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 48 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 49 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24 = load i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 50 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 51 [1/1] (0.57ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24, i3 %trunc_ln" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 51 'mux' 'tmp' <Predicate = true> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %tmp" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 52 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.01ns)   --->   "%add_ln113 = add i32 %tmp, i32 %sext_ln110_cast" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 53 'add' 'add_ln113' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.00ns)   --->   "%add_ln115 = add i31 %trunc_ln113, i31 %sext_ln113_cast" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 54 'add' 'add_ln115' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln113, i32 31" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 55 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.41ns)   --->   "%select_ln115 = select i1 %tmp_111, i31 0, i31 %add_ln115" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 56 'select' 'select_ln115' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%select_ln115_cast = zext i31 %select_ln115" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 57 'zext' 'select_ln115_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.73ns)   --->   "%switch_ln110 = switch i3 %trunc_ln, void %V32.i.i.i46.0.i.case.4, i3 0, void %V32.i.i.i46.0.i.case.0, i3 1, void %V32.i.i.i46.0.i.case.1, i3 2, void %V32.i.i.i46.0.i.case.2, i3 3, void %V32.i.i.i46.0.i.case.3" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 58 'switch' 'switch_ln110' <Predicate = true> <Delay = 0.73>
ST_2 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 59 'store' 'store_ln115' <Predicate = (trunc_ln == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 61 'store' 'store_ln115' <Predicate = (trunc_ln == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 62 'br' 'br_ln0' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 63 'store' 'store_ln115' <Predicate = (trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 64 'br' 'br_ln0' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 65 'store' 'store_ln115' <Predicate = (trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 66 'br' 'br_ln0' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %select_ln115_cast, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19" [src/conv2.cpp:115->src/conv2.cpp:53]   --->   Operation 67 'store' 'store_ln115' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln != 2 & trunc_ln != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.0.i.exit"   --->   Operation 68 'br' 'br_ln0' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln != 2 & trunc_ln != 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%phi_urem_load = load i8 %phi_urem" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 69 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.76ns)   --->   "%add_ln110_4 = add i8 %phi_urem_load, i8 1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 70 'add' 'add_ln110_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.76ns)   --->   "%icmp_ln110_2 = icmp_ult  i8 %add_ln110_4, i8 51" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 71 'icmp' 'icmp_ln110_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.39ns)   --->   "%select_ln110 = select i1 %icmp_ln110_2, i8 %add_ln110_4, i8 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 72 'select' 'select_ln110' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln110 = store i8 %add_ln110, i8 %bw" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 73 'store' 'store_ln110' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln110 = store i17 %add_ln110_3, i17 %phi_mul" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 74 'store' 'store_ln110' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln110 = store i8 %select_ln110, i8 %phi_urem" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 75 'store' 'store_ln110' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body8.0.i" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 76 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.024ns
The critical path consists of the following:
	'alloca' operation ('phi_urem') [9]  (0.000 ns)
	'load' operation ('phi_urem_load_1', src/conv2.cpp:113->src/conv2.cpp:53) on local variable 'phi_urem' [32]  (0.000 ns)
	'add' operation ('add_ln113_2', src/conv2.cpp:113->src/conv2.cpp:53) [38]  (0.787 ns)
	'getelementptr' operation ('conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15', src/conv2.cpp:113->src/conv2.cpp:53) [40]  (0.000 ns)
	'load' operation ('conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20', src/conv2.cpp:113->src/conv2.cpp:53) on array 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4' [47]  (1.237 ns)

 <State 2>: 4.482ns
The critical path consists of the following:
	'load' operation ('conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20', src/conv2.cpp:113->src/conv2.cpp:53) on array 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4' [47]  (1.237 ns)
	'mux' operation ('tmp', src/conv2.cpp:113->src/conv2.cpp:53) [52]  (0.574 ns)
	'add' operation ('add_ln113', src/conv2.cpp:113->src/conv2.cpp:53) [54]  (1.016 ns)
	'select' operation ('select_ln115', src/conv2.cpp:115->src/conv2.cpp:53) [57]  (0.418 ns)
	'store' operation ('store_ln115', src/conv2.cpp:115->src/conv2.cpp:53) of variable 'select_ln115_cast', src/conv2.cpp:115->src/conv2.cpp:53 on array 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1' [61]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
