# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1315 \
    name outp_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V \
    op interface \
    ports { outp_V_address0 { O 4 vector } outp_V_ce0 { O 1 bit } outp_V_we0 { O 1 bit } outp_V_d0 { O 24 vector } outp_V_address1 { O 4 vector } outp_V_ce1 { O 1 bit } outp_V_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1316 \
    name outp_V_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_1 \
    op interface \
    ports { outp_V_1_address0 { O 4 vector } outp_V_1_ce0 { O 1 bit } outp_V_1_we0 { O 1 bit } outp_V_1_d0 { O 24 vector } outp_V_1_address1 { O 4 vector } outp_V_1_ce1 { O 1 bit } outp_V_1_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1317 \
    name outp_V_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_2 \
    op interface \
    ports { outp_V_2_address0 { O 4 vector } outp_V_2_ce0 { O 1 bit } outp_V_2_we0 { O 1 bit } outp_V_2_d0 { O 24 vector } outp_V_2_address1 { O 4 vector } outp_V_2_ce1 { O 1 bit } outp_V_2_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1318 \
    name outp_V_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_3 \
    op interface \
    ports { outp_V_3_address0 { O 4 vector } outp_V_3_ce0 { O 1 bit } outp_V_3_we0 { O 1 bit } outp_V_3_d0 { O 24 vector } outp_V_3_address1 { O 4 vector } outp_V_3_ce1 { O 1 bit } outp_V_3_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1319 \
    name outp_V_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_4 \
    op interface \
    ports { outp_V_4_address0 { O 4 vector } outp_V_4_ce0 { O 1 bit } outp_V_4_we0 { O 1 bit } outp_V_4_d0 { O 24 vector } outp_V_4_address1 { O 4 vector } outp_V_4_ce1 { O 1 bit } outp_V_4_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1320 \
    name outp_V_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_5 \
    op interface \
    ports { outp_V_5_address0 { O 4 vector } outp_V_5_ce0 { O 1 bit } outp_V_5_we0 { O 1 bit } outp_V_5_d0 { O 24 vector } outp_V_5_address1 { O 4 vector } outp_V_5_ce1 { O 1 bit } outp_V_5_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1321 \
    name outp_V_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_6 \
    op interface \
    ports { outp_V_6_address0 { O 4 vector } outp_V_6_ce0 { O 1 bit } outp_V_6_we0 { O 1 bit } outp_V_6_d0 { O 24 vector } outp_V_6_address1 { O 4 vector } outp_V_6_ce1 { O 1 bit } outp_V_6_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1322 \
    name outp_V_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_7 \
    op interface \
    ports { outp_V_7_address0 { O 4 vector } outp_V_7_ce0 { O 1 bit } outp_V_7_we0 { O 1 bit } outp_V_7_d0 { O 24 vector } outp_V_7_address1 { O 4 vector } outp_V_7_ce1 { O 1 bit } outp_V_7_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1323 \
    name outp_V_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_8 \
    op interface \
    ports { outp_V_8_address0 { O 4 vector } outp_V_8_ce0 { O 1 bit } outp_V_8_we0 { O 1 bit } outp_V_8_d0 { O 24 vector } outp_V_8_address1 { O 4 vector } outp_V_8_ce1 { O 1 bit } outp_V_8_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1324 \
    name outp_V_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_9 \
    op interface \
    ports { outp_V_9_address0 { O 4 vector } outp_V_9_ce0 { O 1 bit } outp_V_9_we0 { O 1 bit } outp_V_9_d0 { O 24 vector } outp_V_9_address1 { O 4 vector } outp_V_9_ce1 { O 1 bit } outp_V_9_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1325 \
    name outp_V_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_10 \
    op interface \
    ports { outp_V_10_address0 { O 4 vector } outp_V_10_ce0 { O 1 bit } outp_V_10_we0 { O 1 bit } outp_V_10_d0 { O 24 vector } outp_V_10_address1 { O 4 vector } outp_V_10_ce1 { O 1 bit } outp_V_10_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1326 \
    name outp_V_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_11 \
    op interface \
    ports { outp_V_11_address0 { O 4 vector } outp_V_11_ce0 { O 1 bit } outp_V_11_we0 { O 1 bit } outp_V_11_d0 { O 24 vector } outp_V_11_address1 { O 4 vector } outp_V_11_ce1 { O 1 bit } outp_V_11_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1327 \
    name outp_V_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_12 \
    op interface \
    ports { outp_V_12_address0 { O 4 vector } outp_V_12_ce0 { O 1 bit } outp_V_12_we0 { O 1 bit } outp_V_12_d0 { O 24 vector } outp_V_12_address1 { O 4 vector } outp_V_12_ce1 { O 1 bit } outp_V_12_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1328 \
    name outp_V_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_13 \
    op interface \
    ports { outp_V_13_address0 { O 4 vector } outp_V_13_ce0 { O 1 bit } outp_V_13_we0 { O 1 bit } outp_V_13_d0 { O 24 vector } outp_V_13_address1 { O 4 vector } outp_V_13_ce1 { O 1 bit } outp_V_13_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1329 \
    name outp_V_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_14 \
    op interface \
    ports { outp_V_14_address0 { O 4 vector } outp_V_14_ce0 { O 1 bit } outp_V_14_we0 { O 1 bit } outp_V_14_d0 { O 24 vector } outp_V_14_address1 { O 4 vector } outp_V_14_ce1 { O 1 bit } outp_V_14_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1330 \
    name outp_V_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename outp_V_15 \
    op interface \
    ports { outp_V_15_address0 { O 4 vector } outp_V_15_ce0 { O 1 bit } outp_V_15_we0 { O 1 bit } outp_V_15_d0 { O 24 vector } outp_V_15_address1 { O 4 vector } outp_V_15_ce1 { O 1 bit } outp_V_15_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outp_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1331 \
    name v20_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v20_0 \
    op interface \
    ports { v20_0_address0 { O 8 vector } v20_0_ce0 { O 1 bit } v20_0_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v20_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1332 \
    name v20_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v20_1 \
    op interface \
    ports { v20_1_address0 { O 8 vector } v20_1_ce0 { O 1 bit } v20_1_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v20_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1333 \
    name v20_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v20_2 \
    op interface \
    ports { v20_2_address0 { O 8 vector } v20_2_ce0 { O 1 bit } v20_2_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v20_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1334 \
    name v20_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v20_3 \
    op interface \
    ports { v20_3_address0 { O 8 vector } v20_3_ce0 { O 1 bit } v20_3_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v20_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1335 \
    name v21_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v21_0 \
    op interface \
    ports { v21_0_address0 { O 8 vector } v21_0_ce0 { O 1 bit } v21_0_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v21_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1336 \
    name v21_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v21_1 \
    op interface \
    ports { v21_1_address0 { O 8 vector } v21_1_ce0 { O 1 bit } v21_1_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v21_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1337 \
    name v21_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v21_2 \
    op interface \
    ports { v21_2_address0 { O 8 vector } v21_2_ce0 { O 1 bit } v21_2_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v21_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1338 \
    name v21_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v21_3 \
    op interface \
    ports { v21_3_address0 { O 8 vector } v21_3_ce0 { O 1 bit } v21_3_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v21_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName Bert_layer_flow_control_loop_pipe_sequential_init_U
set CompName Bert_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix Bert_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


