{
	"acmid": "800846",
	"author": [
		"Sudhakar M. Reddy",
		"Vishwani D. Agrawal",
		"Sunil K. Jain"
	],
	"booktitle": "Proceedings of the 21st Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/1984",
	"dblpkey": "conf/dac/ReddyAJ84",
	"pages": "504-509",
	"publisher": "ACM/IEEE",
	"stemmed": [
		"a",
		"gate",
		"level",
		"model",
		"for",
		"cmos",
		"combin",
		"logic",
		"circuit",
		"with",
		"applic",
		"to",
		"fault",
		"detect"
	],
	"tag": [
		"detection",
		"fault",
		"logic"
	],
	"title": "A gate level model for CMOS combinational logic circuits with application to fault detection",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1984
}