cache
budget
hierarchy
crossover
budgets
workload
money
locality
dollars
stack
disk
hierarchies
eq
l1
technologies
l2
configuration
ram
associative
configurations
mbytes
afs
curve
chip
backing
lru
jacob
caches
psi
levels
analytical
recommended
cumulative
dram
misses
kbytes
fig
spent
dollar
storage
curves
eqs
hits
traces
probability
hit
simulator
density
buys
phi
predicted
fit
simulated
01500
jukebox
references
tape
slope
simulations
device
slopes
ij
reference
axis
miss
cheapest
spend
raw
workloads
mb
touched
access
cpu
designing
fi
catthoor
distance
umich
fastest
predicts
bytes
memory
proportion
trace
eecs
distance0
1000300050007000optimal
10305070optimal
tanja
125kb
achteren
0kb
0optimal
500kb
ignores
vol
server
compulsory
ff
optical
beneath
mudge
costs
intercept
060
ms
cpf
chelmsford
simulation
speeds
funds
050
temporal
sizes
polynomial
lauwereins
topmost
processor
exhaustive
magnetic
copyright
lowest
3800
technology
slowest
denominator
negative
specs
francky
500
managed
rudy
11c
catch
quanta
tall
fully
256
faster
file
designers
silverman
030
recommend
stream
exponent
exploration
64
l3
simplifications
accesses
decreases
cached
hitting
steep
undoing
lagrange
extrapolated
bars
1996
pdf
recommends
sults
x1
closed
store
dx
seth
configuring
reuse
logging
trevor
sizing
welch
unknowns
month
analyses
poor
chow
measurement
ffl
shape
datum
x2
analytic
specifications
pyramid
capacities
allocate
infinity
characterization
appropriation
10730
mdljsp2
fetchstatus
0simulated
functionx1x2
crippling
removefile
dnasa7
system budget
stack distance
the hierarchy
cache level
the crossover
crossover budget
storage hierarchy
cache levels
cache hierarchy
budget dollars
budget for
distance curves
access time
chip cache
crossover budgets
workload locality
psi ij
fully associative
level i
optimal size
hierarchy the
processor cache
cumulative probability
curve fit
optimal configurations
memory hierarchy
optimal configuration
the optimal
designing memory
memory hierarchies
level in
each level
p x
backing store
recommended by
al an
of technologies
probability density
the cache
the model
phi phi
hierarchy levels
jacob et
three level
size of
spent on
lru stack
budget values
l1 cache
cache size
level is
analytical model
hierarchy level
axis represents
on chip
level hierarchy
of cache
a cache
ffl the
the budget
lowest cache
optimal hierarchy
levels will
vol 45
no 10
45 no
every dollar
configuration recommended
budget the
money is
cache is
the stack
of workload
the simulator
temporal locality
l2 cache
the workload
off chip
an analytical
all l2
eqs 9
level increases
density curve
hierarchy simulations
cache kbytes
form solution
average access
probability function
level n
for designing
october 1996
optimal sizes
of money
model ignores
computers vol
of level
a workload
within 5
the disk
associative cache
worst observed
mbytes mbytes
each technology
money spent
budgets the
afs server
access times
the probability
density function
the simulated
closed form
the ram
all l1
fixed proportion
lru managed
hierarchy simulation
hierarchy is
s i
the size
the l1
the cumulative
0 optimal
spend on
of mbytes
probability curve
budget and
total system
fit to
y axis
the y
cost performance
to spend
levels in
exhaustive simulation
more money
level processor
raw data
ff and
an all
the slope
hierarchy to
reference stream
the analysis
on computers
a three
and access
money to
cache s
n level
configuration predicted
each hierarchy
500 01500
o hierarchy
money available
01500 0
predicted optimal
fastest cache
budget size
predicted via
touched between
real technologies
kbytes 0
configurations recommended
becomes cost
system budgets
all ram
budget value
dollars 500
ram system
of reference
level 1
running times
the access
disk and
an lru
locality is
cache of
that level
the levels
10 october
better temporal
configurations fig
workload s
level size
when locality
disk level
data touched
hierarchy optimization
decreases with
model predicts
the configuration
the fastest
size should
eq 7
for level
hierarchy and
and fi
cache configuration
every level
are constants
the crossover budget
in the hierarchy
system budget dollars
processor cache hierarchy
stack distance curves
crossover budget for
the stack distance
optimal size of
designing memory hierarchies
for designing memory
model for designing
of each level
level in the
of workload locality
al an analytical
et al an
the hierarchy the
analytical model for
on chip cache
size of each
jacob et al
phi phi phi
of the hierarchy
an analytical model
a three level
cumulative probability function
the crossover budgets
the cumulative probability
the optimal size
size of cache
recommended by the
the probability density
budget for the
the size of
off chip cache
the lowest cache
of cache kbytes
size of level
the optimal configurations
computers vol 45
vol 45 no
10 october 1996
lowest cache level
probability density curve
no 10 october
the system budget
45 no 10
configuration recommended by
fully associative cache
the optimal configuration
closed form solution
each level in
eqs 9 and
and access times
optimal sizes of
model of workload
the model ignores
cache size of
the access time
the optimal sizes
average access time
axis represents the
the l1 cache
on computers vol
backing store is
probability of reference
hierarchy levels as
level processor cache
costs and access
hierarchy the optimal
a stack distance
0 optimal size
money spent on
size of mbytes
the configuration recommended
three level processor
system budget the
of psi ij
the storage hierarchy
an lru managed
to spend on
curve fit to
lru stack distance
the hierarchy levels
of mbytes mbytes
for the size
cache of size
form solution for
cache hierarchy the
level i is
within 5 of
of the cache
the y axis
ffl the model
a fixed proportion
cost performance ratio
the processor cache
y axis represents
transactions on computers
fully associative caches
spent on the
will be much
probability density function
a memory hierarchy
solution for the
the average access
shows the optimal
time to access
of the technology
amount of money
x axis represents
ff and fi
a fully associative
the cost performance
average time per
by the analysis
the model predicts
probability curve is
p x dx
the polynomial curve
non fully associative
fastest cache level
it becomes cost
each hierarchy level
polynomial curve fit
cache level in
ffl the configuration
chip cache l2
i o hierarchy
the worst observed
level increases linearly
the predicted optimal
the fastest cache
when locality is
budget size of
the optimal hierarchy
subset of technologies
of system budget
speeds and costs
a new equation
01500 0 optimal
by eqs 9
hierarchy and a
optimal configurations fig
of money available
chip cache l1
storage hierarchy the
configurations recommended by
system budget size
levels will increase
dollars 500 01500
budget dollars 500
500 01500 0
becomes cost effective
spend on the
of each hierarchy
cumulative probability curve
budget for level
the x axis
and t i
for level i
specific model of
chip cache is
and the stack
the disk level
level hierarchy is
eq 5 to
better temporal locality
of processor cache
the simulated results
a cache s
every level in
i and t
the l2 cache
c i and
density function the
l2 cache size
an n level
is shown on
9 and 10
each level is
hierarchy consisting of
eecs umich edu
the cache sizes
levels in a
p x in
than the fastest
running times of
references to the
the running times
a closed form
two level hierarchy
a specific model
and a three
the hierarchy to
as determined by
the memory hierarchy
sizes of the
of level i
until it becomes
