Classic Timing Analyzer report for random
Tue Jul 24 08:59:28 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'key_in'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 11.057 ns                        ; led_sig_t[0] ; led_out_s[0] ; key_in     ; --       ; 0            ;
; Clock Setup: 'key_in'        ; N/A   ; None          ; 183.99 MHz ( period = 5.435 ns ) ; led_sig_t[3] ; led_sig_t[0] ; key_in     ; key_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; key_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'key_in'                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.99 MHz ( period = 5.435 ns )               ; led_sig_t[3] ; led_sig_t[0] ; key_in     ; key_in   ; None                        ; None                      ; 3.353 ns                ;
; N/A   ; 188.82 MHz ( period = 5.296 ns )               ; led_sig_t[2] ; led_sig_t[3] ; key_in     ; key_in   ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; 195.77 MHz ( period = 5.108 ns )               ; led_sig_t[1] ; led_sig_t[3] ; key_in     ; key_in   ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; 201.45 MHz ( period = 4.964 ns )               ; led_sig_t[0] ; led_sig_t[3] ; key_in     ; key_in   ; None                        ; None                      ; 1.876 ns                ;
; N/A   ; 203.38 MHz ( period = 4.917 ns )               ; led_sig_t[1] ; led_sig_t[0] ; key_in     ; key_in   ; None                        ; None                      ; 2.831 ns                ;
; N/A   ; 209.86 MHz ( period = 4.765 ns )               ; led_sig_t[2] ; led_sig_t[0] ; key_in     ; key_in   ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 220.60 MHz ( period = 4.533 ns )               ; led_sig_t[3] ; led_sig_t[3] ; key_in     ; key_in   ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; 232.18 MHz ( period = 4.307 ns )               ; led_sig_t[2] ; led_sig_t[2] ; key_in     ; key_in   ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 234.52 MHz ( period = 4.264 ns )               ; led_sig_t[0] ; led_sig_t[1] ; key_in     ; key_in   ; None                        ; None                      ; 1.862 ns                ;
; N/A   ; 242.78 MHz ( period = 4.119 ns )               ; led_sig_t[1] ; led_sig_t[2] ; key_in     ; key_in   ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; 251.57 MHz ( period = 3.975 ns )               ; led_sig_t[0] ; led_sig_t[2] ; key_in     ; key_in   ; None                        ; None                      ; 1.874 ns                ;
; N/A   ; 255.62 MHz ( period = 3.912 ns )               ; led_sig_t[0] ; led_sig_t[0] ; key_in     ; key_in   ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; 258.00 MHz ( period = 3.876 ns )               ; led_sig_t[1] ; led_sig_t[1] ; key_in     ; key_in   ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_sig_t[3] ; led_sig_t[2] ; key_in     ; key_in   ; None                        ; None                      ; 1.010 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+--------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To           ; From Clock ;
+-------+--------------+------------+--------------+--------------+------------+
; N/A   ; None         ; 11.057 ns  ; led_sig_t[0] ; led_out_s[0] ; key_in     ;
; N/A   ; None         ; 8.617 ns   ; led_sig_t[2] ; led_out_s[2] ; key_in     ;
; N/A   ; None         ; 8.542 ns   ; led_sig_t[3] ; led_out_s[3] ; key_in     ;
; N/A   ; None         ; 8.519 ns   ; led_sig_t[1] ; led_out_s[1] ; key_in     ;
+-------+--------------+------------+--------------+--------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jul 24 08:59:27 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off random -c random
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "led_sig_t[3]" is a latch
    Warning: Node "led_sig_t[1]" is a latch
    Warning: Node "led_sig_t[2]" is a latch
    Warning: Node "led_sig_t[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "key_in" is a latch enable. Will not compute fmax for this pin.
Info: Clock "key_in" has Internal fmax of 183.99 MHz between source register "led_sig_t[3]" and destination register "led_sig_t[0]" (period= 5.435 ns)
    Info: + Longest register to register delay is 3.353 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N2; Fanout = 4; REG Node = 'led_sig_t[3]'
        Info: 2: + IC(1.120 ns) + CELL(0.914 ns) = 2.034 ns; Loc. = LC_X3_Y4_N6; Fanout = 1; COMB Node = 'led_sig_t~0'
        Info: 3: + IC(1.119 ns) + CELL(0.200 ns) = 3.353 ns; Loc. = LC_X3_Y4_N5; Fanout = 5; REG Node = 'led_sig_t[0]'
        Info: Total cell delay = 1.114 ns ( 33.22 % )
        Info: Total interconnect delay = 2.239 ns ( 66.78 % )
    Info: - Smallest clock skew is 0.006 ns
        Info: + Shortest clock path from clock "key_in" to destination register is 4.514 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'key_in'
            Info: 2: + IC(2.611 ns) + CELL(0.740 ns) = 4.514 ns; Loc. = LC_X3_Y4_N5; Fanout = 5; REG Node = 'led_sig_t[0]'
            Info: Total cell delay = 1.903 ns ( 42.16 % )
            Info: Total interconnect delay = 2.611 ns ( 57.84 % )
        Info: - Longest clock path from clock "key_in" to source register is 4.508 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'key_in'
            Info: 2: + IC(2.605 ns) + CELL(0.740 ns) = 4.508 ns; Loc. = LC_X3_Y4_N2; Fanout = 4; REG Node = 'led_sig_t[3]'
            Info: Total cell delay = 1.903 ns ( 42.21 % )
            Info: Total interconnect delay = 2.605 ns ( 57.79 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 2.088 ns
Info: tco from clock "key_in" to destination pin "led_out_s[0]" through register "led_sig_t[0]" is 11.057 ns
    Info: + Longest clock path from clock "key_in" to source register is 4.514 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'key_in'
        Info: 2: + IC(2.611 ns) + CELL(0.740 ns) = 4.514 ns; Loc. = LC_X3_Y4_N5; Fanout = 5; REG Node = 'led_sig_t[0]'
        Info: Total cell delay = 1.903 ns ( 42.16 % )
        Info: Total interconnect delay = 2.611 ns ( 57.84 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N5; Fanout = 5; REG Node = 'led_sig_t[0]'
        Info: 2: + IC(4.221 ns) + CELL(2.322 ns) = 6.543 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'led_out_s[0]'
        Info: Total cell delay = 2.322 ns ( 35.49 % )
        Info: Total interconnect delay = 4.221 ns ( 64.51 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Tue Jul 24 08:59:28 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


