
*** Running vivado
    with args -log lab8_2.vds -m64 -mode batch -messageDb vivado.pb -notrace -source lab8_2.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab8_2.tcl -notrace
Command: synth_design -top lab8_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 274.539 ; gain = 67.563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab8_2' [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_4' [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/c_counter_binary_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_4' (2#1) [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/c_counter_binary_4_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_5' [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/c_counter_binary_5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_5' (3#1) [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/c_counter_binary_5_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_2' [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/c_counter_binary_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_2' (4#1) [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/c_counter_binary_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_3' [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/c_counter_binary_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_3' (5#1) [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/realtime/c_counter_binary_3_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:158]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:173]
INFO: [Synth 8-256] done synthesizing module 'lab8_2' (6#1) [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 311.918 ; gain = 104.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 311.918 ; gain = 104.941
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'c_counter_binary_2' instantiated as 'DUT4' [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:73]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'c_counter_binary_3' instantiated as 'DUT5' [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:79]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'c_counter_binary_4' instantiated as 'DUT2' [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:61]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'c_counter_binary_5' instantiated as 'DUT3' [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:67]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'DUT1' [C:/Users/admin/Desktop/lab9_3/lab8_1.srcs/sources_1/new/lab8_2.v:53]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp/clk_wiz_0_in_context.xdc] for cell 'DUT1'
Finished Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp/clk_wiz_0_in_context.xdc] for cell 'DUT1'
Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp_2/c_counter_binary_2_in_context.xdc] for cell 'DUT4'
Finished Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp_2/c_counter_binary_2_in_context.xdc] for cell 'DUT4'
Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp_3/c_counter_binary_3_in_context.xdc] for cell 'DUT5'
Finished Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp_3/c_counter_binary_3_in_context.xdc] for cell 'DUT5'
Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp_4/c_counter_binary_4_in_context.xdc] for cell 'DUT2'
Finished Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp_4/c_counter_binary_4_in_context.xdc] for cell 'DUT2'
Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp_5/c_counter_binary_5_in_context.xdc] for cell 'DUT3'
Finished Parsing XDC File [C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp_5/c_counter_binary_5_in_context.xdc] for cell 'DUT3'
Parsing XDC File [C:/Users/admin/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 617.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  C:/Users/admin/Desktop/lab9_3/lab8_1.runs/synth_1/.Xil/Vivado-408-C09-COMPUTE-D6/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'G_reg' in module 'lab8_2'
INFO: [Synth 8-5546] ROM "CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "point" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'G_reg' using encoding 'sequential' in module 'lab8_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab8_2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CLK0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.355 ; gain = 410.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'AN_reg[4]' (FD) to 'AN_reg[7]'
INFO: [Synth 8-3886] merging instance 'AN_reg[5]' (FD) to 'AN_reg[7]'
INFO: [Synth 8-3886] merging instance 'AN_reg[6]' (FD) to 'AN_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AN_reg[7] )
WARNING: [Synth 8-3332] Sequential element (AN_reg[7]) is unused and will be removed from module lab8_2.
WARNING: [Synth 8-3332] Sequential element (AN_reg[6]) is unused and will be removed from module lab8_2.
WARNING: [Synth 8-3332] Sequential element (AN_reg[5]) is unused and will be removed from module lab8_2.
WARNING: [Synth 8-3332] Sequential element (AN_reg[4]) is unused and will be removed from module lab8_2.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.355 ; gain = 410.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DUT1/clk_out1' to pin 'DUT1/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.355 ; gain = 410.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module DUT1 has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_4 |         1|
|3     |c_counter_binary_5 |         1|
|4     |c_counter_binary_2 |         1|
|5     |c_counter_binary_3 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_counter_binary_2 |     1|
|2     |c_counter_binary_3 |     1|
|3     |c_counter_binary_4 |     1|
|4     |c_counter_binary_5 |     1|
|5     |clk_wiz_0          |     1|
|6     |CARRY4             |    10|
|7     |LUT1               |    39|
|8     |LUT2               |    10|
|9     |LUT3               |     7|
|10    |LUT4               |    18|
|11    |LUT5               |     1|
|12    |LUT6               |    12|
|13    |MUXF7              |     5|
|14    |MUXF8              |     2|
|15    |FDRE               |    46|
|16    |FDSE               |     5|
|17    |IBUF               |     2|
|18    |OBUF               |    16|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   193|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 617.355 ; gain = 410.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 617.355 ; gain = 104.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 617.355 ; gain = 410.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.355 ; gain = 410.379
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 617.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 18:25:00 2018...
