{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737292223372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737292223373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 10:10:23 2025 " "Processing started: Sun Jan 19 10:10:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737292223373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292223373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_exp3_ativ3 -c circuito_exp3_ativ3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_exp3_ativ3 -c circuito_exp3_ativ3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292223373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737292224106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737292224106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp3.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp3.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp3 " "Found entity 1: circuito_exp3" {  } { { "circuito_exp3.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/circuito_exp3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp3_fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file exp3_fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp3_fluxo_dados " "Found entity 1: exp3_fluxo_dados" {  } { { "exp3_fluxo_dados.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/exp3_fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom_16x4 " "Found entity 1: sync_rom_16x4" {  } { { "sync_rom_16x4.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/sync_rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp3_unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file exp3_unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp3_unidade_controle " "Found entity 1: exp3_unidade_controle" {  } { { "exp3_unidade_controle.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/exp3_unidade_controle.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp3_fluxo_dados_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file exp3_fluxo_dados_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp3_fluxo_dados_tb " "Found entity 1: exp3_fluxo_dados_tb" {  } { { "exp3_fluxo_dados_tb.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/exp3_fluxo_dados_tb.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp3_tb " "Found entity 1: circuito_exp3_tb" {  } { { "circuito_exp3_tb.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/circuito_exp3_tb.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737292236065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292236065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "menor exp3_fluxo_dados.v(39) " "Verilog HDL Implicit Net warning at exp3_fluxo_dados.v(39): created implicit net for \"menor\"" {  } { { "exp3_fluxo_dados.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/exp3_fluxo_dados.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292236067 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "maior exp3_fluxo_dados.v(40) " "Verilog HDL Implicit Net warning at exp3_fluxo_dados.v(40): created implicit net for \"maior\"" {  } { { "exp3_fluxo_dados.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/exp3_fluxo_dados.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292236067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_exp3 " "Elaborating entity \"circuito_exp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737292236118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp3_fluxo_dados exp3_fluxo_dados:fd " "Elaborating entity \"exp3_fluxo_dados\" for hierarchy \"exp3_fluxo_dados:fd\"" {  } { { "circuito_exp3.v" "fd" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/circuito_exp3.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292236125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 exp3_fluxo_dados:fd\|contador_163:contador " "Elaborating entity \"contador_163\" for hierarchy \"exp3_fluxo_dados:fd\|contador_163:contador\"" {  } { { "exp3_fluxo_dados.v" "contador" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/exp3_fluxo_dados.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292236128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 exp3_fluxo_dados:fd\|comparador_85:comparador " "Elaborating entity \"comparador_85\" for hierarchy \"exp3_fluxo_dados:fd\|comparador_85:comparador\"" {  } { { "exp3_fluxo_dados.v" "comparador" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/exp3_fluxo_dados.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292236133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 exp3_fluxo_dados:fd\|registrador_4:registrador " "Elaborating entity \"registrador_4\" for hierarchy \"exp3_fluxo_dados:fd\|registrador_4:registrador\"" {  } { { "exp3_fluxo_dados.v" "registrador" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/exp3_fluxo_dados.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292236135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rom_16x4 exp3_fluxo_dados:fd\|sync_rom_16x4:memoria " "Elaborating entity \"sync_rom_16x4\" for hierarchy \"exp3_fluxo_dados:fd\|sync_rom_16x4:memoria\"" {  } { { "exp3_fluxo_dados.v" "memoria" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/exp3_fluxo_dados.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292236138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp3_unidade_controle exp3_unidade_controle:uc " "Elaborating entity \"exp3_unidade_controle\" for hierarchy \"exp3_unidade_controle:uc\"" {  } { { "circuito_exp3.v" "uc" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/circuito_exp3.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292236143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX2 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX2\"" {  } { { "circuito_exp3.v" "HEX2" { Text "C:/Users/claud/OneDrive/Documentos/labdig/exp3/circuito_exp3.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292236145 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737292236925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737292237237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737292238058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737292238058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737292238490 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737292238490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737292238490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737292238490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737292238544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 10:10:38 2025 " "Processing ended: Sun Jan 19 10:10:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737292238544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737292238544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737292238544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737292238544 ""}
