<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1490" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1490{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1490{left:96px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3_1490{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1490{left:69px;bottom:1084px;}
#t5_1490{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_1490{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_1490{left:95px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t8_1490{left:69px;bottom:1028px;}
#t9_1490{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1490{left:95px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_1490{left:95px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_1490{left:95px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_1490{left:95px;bottom:964px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#te_1490{left:69px;bottom:905px;letter-spacing:0.12px;}
#tf_1490{left:151px;bottom:905px;letter-spacing:0.15px;word-spacing:0.01px;}
#tg_1490{left:69px;bottom:881px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#th_1490{left:69px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ti_1490{left:69px;bottom:848px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tj_1490{left:69px;bottom:822px;}
#tk_1490{left:95px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tl_1490{left:95px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tm_1490{left:95px;bottom:791px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#tn_1490{left:69px;bottom:765px;}
#to_1490{left:95px;bottom:768px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tp_1490{left:95px;bottom:752px;letter-spacing:-0.2px;}
#tq_1490{left:121px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tr_1490{left:95px;bottom:735px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#ts_1490{left:511px;bottom:735px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tt_1490{left:95px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_1490{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_1490{left:69px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_1490{left:69px;bottom:618px;letter-spacing:0.13px;}
#tx_1490{left:151px;bottom:618px;letter-spacing:0.15px;word-spacing:0.01px;}
#ty_1490{left:69px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#tz_1490{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_1490{left:69px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t11_1490{left:69px;bottom:536px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#t12_1490{left:69px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t13_1490{left:69px;bottom:495px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t14_1490{left:69px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_1490{left:69px;bottom:454px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t16_1490{left:69px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_1490{left:69px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t18_1490{left:69px;bottom:352px;letter-spacing:0.14px;}
#t19_1490{left:150px;bottom:352px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t1a_1490{left:69px;bottom:327px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t1b_1490{left:69px;bottom:310px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1c_1490{left:69px;bottom:251px;letter-spacing:0.12px;}
#t1d_1490{left:151px;bottom:251px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1e_1490{left:69px;bottom:228px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1f_1490{left:629px;bottom:228px;letter-spacing:-0.17px;}
#t1g_1490{left:671px;bottom:228px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#t1h_1490{left:69px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1i_1490{left:69px;bottom:184px;}
#t1j_1490{left:95px;bottom:188px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1k_1490{left:95px;bottom:171px;letter-spacing:-0.13px;word-spacing:-1.1px;}
#t1l_1490{left:717px;bottom:171px;letter-spacing:-0.12px;word-spacing:-1.12px;}
#t1m_1490{left:95px;bottom:154px;letter-spacing:-0.09px;word-spacing:-0.55px;}

.s1_1490{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1490{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1490{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1490{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1490{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1490{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1490{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1490" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1490Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1490" style="-webkit-user-select: none;"><object width="935" height="1210" data="1490/1490.svg" type="image/svg+xml" id="pdf1490" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1490" class="t s1_1490">A-4 </span><span id="t2_1490" class="t s1_1490">Vol. 3D </span>
<span id="t3_1490" class="t s2_1490">VMX CAPABILITY REPORTING FACILITY </span>
<span id="t4_1490" class="t s3_1490">• </span><span id="t5_1490" class="t s4_1490">If bit 55 in the IA32_VMX_BASIC MSR is read as 0, all information about the allowed settings of the primary </span>
<span id="t6_1490" class="t s4_1490">processor-based VM-execution controls is contained in the IA32_VMX_PROCBASED_CTLS MSR. (The </span>
<span id="t7_1490" class="t s4_1490">IA32_VMX_TRUE_PROCBASED_CTLS MSR is not supported.) </span>
<span id="t8_1490" class="t s3_1490">• </span><span id="t9_1490" class="t s4_1490">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, all information about the allowed settings of the primary </span>
<span id="ta_1490" class="t s4_1490">processor-based VM-execution controls is contained in the IA32_VMX_TRUE_PROCBASED_CTLS MSR. </span>
<span id="tb_1490" class="t s4_1490">Assuming that software knows that the default1 class of primary processor-based VM-execution controls </span>
<span id="tc_1490" class="t s4_1490">contains bits 1, 4–6, 8, 13–16, and 26, there is no need for software to consult the IA32_VMX_PROC- </span>
<span id="td_1490" class="t s4_1490">BASED_CTLS MSR. </span>
<span id="te_1490" class="t s5_1490">A.3.3 </span><span id="tf_1490" class="t s5_1490">Secondary Processor-Based VM-Execution Controls </span>
<span id="tg_1490" class="t s4_1490">The IA32_VMX_PROCBASED_CTLS2 MSR (index 48BH) reports on the allowed settings of the secondary processor- </span>
<span id="th_1490" class="t s4_1490">based VM-execution controls (see Section 25.6.2). The following items provide details, including enforcement by </span>
<span id="ti_1490" class="t s4_1490">VM entry: </span>
<span id="tj_1490" class="t s3_1490">• </span><span id="tk_1490" class="t s4_1490">Bits 31:0 indicate the allowed 0-settings of these controls. These bits are always 0. This fact indicates that </span>
<span id="tl_1490" class="t s4_1490">VM entry allows each bit of the secondary processor-based VM-execution controls to be 0 (reserved bits must </span>
<span id="tm_1490" class="t s4_1490">be 0) </span>
<span id="tn_1490" class="t s3_1490">• </span><span id="to_1490" class="t s4_1490">Bits 63:32 indicate the allowed 1-settings of these controls; the 1-setting is not allowed for any reserved bit. </span>
<span id="tp_1490" class="t s4_1490">VM </span><span id="tq_1490" class="t s4_1490">entry allows control X (bit X of the secondary processor-based VM-execution controls) to be 1 if bit 32+X in </span>
<span id="tr_1490" class="t s4_1490">the MSR is set to 1; if bit 32+X in the MSR is cleared to 0, VM </span><span id="ts_1490" class="t s4_1490">entry fails if control X and the “activate secondary </span>
<span id="tt_1490" class="t s4_1490">controls” primary processor-based VM-execution control are both 1. </span>
<span id="tu_1490" class="t s4_1490">The IA32_VMX_PROCBASED_CTLS2 MSR exists only on processors that support the 1-setting of the “activate </span>
<span id="tv_1490" class="t s4_1490">secondary controls” VM-execution control (only if bit 63 of the IA32_VMX_PROCBASED_CTLS MSR is 1). </span>
<span id="tw_1490" class="t s5_1490">A.3.4 </span><span id="tx_1490" class="t s5_1490">Tertiary Processor-Based VM-Execution Controls </span>
<span id="ty_1490" class="t s4_1490">The IA32_VMX_PROCBASED_CTLS3 MSR (index 492H) reports on the allowed 1-settings of the tertiary processor- </span>
<span id="tz_1490" class="t s4_1490">based VM-execution controls (see Section 25.6.2); the 1-setting is not allowed for any reserved bit. </span>
<span id="t10_1490" class="t s4_1490">VM entry allows control X (bit X of the tertiary processor-based VM-execution controls) to be 1 if bit X in the MSR </span>
<span id="t11_1490" class="t s4_1490">is set to 1; if bit X in the MSR is cleared to 0, VM entry fails if control X and the “activate tertiary controls” primary </span>
<span id="t12_1490" class="t s4_1490">processor-based VM-execution control are both 1. </span>
<span id="t13_1490" class="t s4_1490">The IA32_VMX_PROCBASED_CTLS3 MSR exists only on processors that support the 1-setting of the “activate </span>
<span id="t14_1490" class="t s4_1490">tertiary controls” VM-execution control (only if bit 49 of the IA32_VMX_PROCBASED_CTLS MSR is 1). </span>
<span id="t15_1490" class="t s4_1490">Notice that the organization of this MSR differs from that of IA32_VMX_PROCBASED_CTLS2 (Appendix A.3.3). This </span>
<span id="t16_1490" class="t s4_1490">is because there are 64 tertiary processor-based VM-execution controls, while there were only 32 secondary </span>
<span id="t17_1490" class="t s4_1490">processor-based VM-execution controls. </span>
<span id="t18_1490" class="t s6_1490">A.4 </span><span id="t19_1490" class="t s6_1490">VM-EXIT CONTROLS </span>
<span id="t1a_1490" class="t s4_1490">There are separate capability MSRs for the primary VM-exit controls and the secondary VM-exit controls. These are </span>
<span id="t1b_1490" class="t s4_1490">described in Appendix A.4.1 and Appendix A.4.2, respectively. </span>
<span id="t1c_1490" class="t s5_1490">A.4.1 </span><span id="t1d_1490" class="t s5_1490">Primary VM-Exit Controls </span>
<span id="t1e_1490" class="t s4_1490">The IA32_VMX_EXIT_CTLS MSR (index 483H) reports on the allowed settings of </span><span id="t1f_1490" class="t s7_1490">most </span><span id="t1g_1490" class="t s4_1490">of the primary VM-exit </span>
<span id="t1h_1490" class="t s4_1490">controls (see Section 25.7.1): </span>
<span id="t1i_1490" class="t s3_1490">• </span><span id="t1j_1490" class="t s4_1490">Bits 31:0 indicate the allowed 0-settings of these controls. VM entry allows control X (bit X of the primary </span>
<span id="t1k_1490" class="t s4_1490">VM-exit controls) to be 0 if bit X in the MSR is cleared to 0; if bit X in the MSR is set to 1, VM </span><span id="t1l_1490" class="t s4_1490">entry fails if control </span>
<span id="t1m_1490" class="t s4_1490">X is 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
