// Seed: 3113445123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  tri0 id_9, id_10;
  assign id_7 = id_8;
  wand id_11 = id_9;
  wire id_12;
  wire id_13;
  assign id_10 = 1 !== 1;
  tri0 id_14 = 1, id_15, id_16, id_17, id_18 = id_17, id_19;
  wire id_20;
endmodule
module module_1 ();
  assign id_1 = 1'b0;
  assign id_1 = 1;
  id_2 :
  assert property (@(negedge {1 - 1, 1}) id_2) #1 if (1) id_1 <= id_1;
  wor  id_3 = 1'b0;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
  wire id_5;
  wire id_6;
endmodule
