/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((in_data[136] | celloutsig_1_3z) & celloutsig_1_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_1z | celloutsig_1_8z) & celloutsig_1_1z);
  assign celloutsig_0_4z = ~((in_data[4] | celloutsig_0_2z) & (celloutsig_0_3z[1] | celloutsig_0_1z[11]));
  assign celloutsig_1_8z = ~((in_data[121] | celloutsig_1_6z) & (celloutsig_1_5z | celloutsig_1_3z));
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[140];
  assign celloutsig_1_2z = celloutsig_1_0z ^ in_data[190];
  assign celloutsig_1_13z = celloutsig_1_7z[5] ^ celloutsig_1_6z;
  assign celloutsig_0_5z = { celloutsig_0_3z[1:0], celloutsig_0_0z, celloutsig_0_1z[13:1], 1'h0, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } >= { celloutsig_0_1z[13:1], 1'h0, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[115:104], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >= { in_data[174:173], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_7z[4:2], 1'h1, celloutsig_1_7z[0], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z } >= { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_1_19z = { in_data[163:158], celloutsig_1_2z } >= { celloutsig_1_7z[2], 1'h1, celloutsig_1_7z[0], celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[118:113] <= in_data[163:158];
  assign celloutsig_1_5z = { in_data[142:127], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } <= { in_data[178:164], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[129:128], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } <= { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z[13:1] } && { celloutsig_0_1z[2], celloutsig_0_1z[13:1] };
  assign celloutsig_1_10z = & { celloutsig_1_6z, celloutsig_1_3z, in_data[118:112] };
  assign celloutsig_1_14z = & in_data[105:97];
  assign celloutsig_1_17z = & { celloutsig_1_6z, celloutsig_1_3z, in_data[177:171], in_data[118:112], in_data[105:97] };
  assign celloutsig_0_0z = ~^ in_data[63:58];
  assign celloutsig_1_12z = ~^ { in_data[159:158], celloutsig_1_7z[5:2], 1'h1, celloutsig_1_7z[0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_3z = { in_data[66:64], celloutsig_0_2z };
  assign celloutsig_0_1z[13:1] = { in_data[86:76], celloutsig_0_0z, celloutsig_0_0z } ^ in_data[22:10];
  assign { celloutsig_1_7z[0], celloutsig_1_7z[3:2], celloutsig_1_7z[5:4] } = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, in_data[144:143] } ~^ { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_1z[0] = 1'h0;
  assign celloutsig_1_7z[1] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
