-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity merge_sort_parallel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    in_r_ce0 : OUT STD_LOGIC;
    in_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_r_we0 : OUT STD_LOGIC;
    in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    in_r_ce1 : OUT STD_LOGIC;
    in_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_r_we1 : OUT STD_LOGIC;
    out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_r_ce0 : OUT STD_LOGIC;
    out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_r_we0 : OUT STD_LOGIC;
    out_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_r_ce1 : OUT STD_LOGIC;
    out_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_r_we1 : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of merge_sort_parallel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "merge_sort_parallel_merge_sort_parallel,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.477000,HLS_SYN_LAT=240000095,HLS_SYN_TPT=10000004,HLS_SYN_MEM=736,HLS_SYN_DSP=0,HLS_SYN_FF=6696,HLS_SYN_LUT=17618,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";

    signal temp_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_1_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_1_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_1_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_1_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_2_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_2_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_2_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_2_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_3_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_3_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_3_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_3_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_4_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_4_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_4_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_4_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_5_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_5_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_5_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_5_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_6_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_6_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_6_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_6_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_7_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_7_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_7_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_7_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_8_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_8_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_8_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_8_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_9_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_9_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_9_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_9_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_10_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_10_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_10_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_10_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_11_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_11_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_11_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_11_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_12_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_12_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_12_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_12_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_13_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_13_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_13_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_13_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_14_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_14_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_14_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_14_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_15_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_15_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_15_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_15_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_16_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_16_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_16_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_16_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_17_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_17_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_17_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_17_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_18_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_18_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_18_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_18_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_19_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_19_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_19_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_19_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_20_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_20_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_20_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_20_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_21_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_21_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_21_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_21_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_22_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_22_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_22_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_22_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_1_1_U0_ap_start : STD_LOGIC;
    signal merge_arrays_1_1_U0_ap_done : STD_LOGIC;
    signal merge_arrays_1_1_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_1_1_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_1_1_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_1_1_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_1_1_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_1_1_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_1_1_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_1_1_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_1_1_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_1_1_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_1_1_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_2_U0_ap_start : STD_LOGIC;
    signal merge_arrays_2_U0_ap_done : STD_LOGIC;
    signal merge_arrays_2_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_2_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_2_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_2_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_2_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_2_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_2_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_2_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_2_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_2_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_2_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_3_U0_ap_start : STD_LOGIC;
    signal merge_arrays_3_U0_ap_done : STD_LOGIC;
    signal merge_arrays_3_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_3_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_3_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_3_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_3_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_3_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_3_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_3_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_3_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_3_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_3_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_4_U0_ap_start : STD_LOGIC;
    signal merge_arrays_4_U0_ap_done : STD_LOGIC;
    signal merge_arrays_4_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_4_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_4_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_4_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_4_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_4_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_4_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_4_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_4_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_4_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_4_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_5_U0_ap_start : STD_LOGIC;
    signal merge_arrays_5_U0_ap_done : STD_LOGIC;
    signal merge_arrays_5_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_5_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_5_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_5_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_5_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_5_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_5_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_5_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_5_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_5_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_5_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_6_U0_ap_start : STD_LOGIC;
    signal merge_arrays_6_U0_ap_done : STD_LOGIC;
    signal merge_arrays_6_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_6_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_6_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_6_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_6_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_6_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_6_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_6_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_6_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_6_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_6_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_7_U0_ap_start : STD_LOGIC;
    signal merge_arrays_7_U0_ap_done : STD_LOGIC;
    signal merge_arrays_7_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_7_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_7_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_7_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_7_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_7_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_7_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_7_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_7_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_7_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_7_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_8_U0_ap_start : STD_LOGIC;
    signal merge_arrays_8_U0_ap_done : STD_LOGIC;
    signal merge_arrays_8_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_8_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_8_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_8_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_8_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_8_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_8_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_8_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_8_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_8_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_8_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_9_U0_ap_start : STD_LOGIC;
    signal merge_arrays_9_U0_ap_done : STD_LOGIC;
    signal merge_arrays_9_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_9_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_9_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_9_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_9_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_9_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_9_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_9_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_9_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_9_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_9_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_10_U0_ap_start : STD_LOGIC;
    signal merge_arrays_10_U0_ap_done : STD_LOGIC;
    signal merge_arrays_10_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_10_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_10_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_10_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_10_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_10_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_10_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_10_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_10_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_10_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_10_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_11_U0_ap_start : STD_LOGIC;
    signal merge_arrays_11_U0_ap_done : STD_LOGIC;
    signal merge_arrays_11_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_11_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_11_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_11_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_11_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_11_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_11_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_11_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_11_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_11_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_11_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_12_U0_ap_start : STD_LOGIC;
    signal merge_arrays_12_U0_ap_done : STD_LOGIC;
    signal merge_arrays_12_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_12_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_12_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_12_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_12_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_12_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_12_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_12_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_12_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_12_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_12_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_13_U0_ap_start : STD_LOGIC;
    signal merge_arrays_13_U0_ap_done : STD_LOGIC;
    signal merge_arrays_13_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_13_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_13_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_13_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_13_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_13_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_13_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_13_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_13_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_13_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_13_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_14_U0_ap_start : STD_LOGIC;
    signal merge_arrays_14_U0_ap_done : STD_LOGIC;
    signal merge_arrays_14_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_14_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_14_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_14_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_14_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_14_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_14_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_14_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_14_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_14_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_14_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_15_U0_ap_start : STD_LOGIC;
    signal merge_arrays_15_U0_ap_done : STD_LOGIC;
    signal merge_arrays_15_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_15_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_15_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_15_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_15_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_15_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_15_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_15_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_15_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_15_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_15_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_16_U0_ap_start : STD_LOGIC;
    signal merge_arrays_16_U0_ap_done : STD_LOGIC;
    signal merge_arrays_16_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_16_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_16_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_16_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_16_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_16_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_16_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_16_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_16_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_16_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_16_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_17_U0_ap_start : STD_LOGIC;
    signal merge_arrays_17_U0_ap_done : STD_LOGIC;
    signal merge_arrays_17_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_17_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_17_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_17_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_17_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_17_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_17_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_17_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_17_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_17_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_17_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_18_U0_ap_start : STD_LOGIC;
    signal merge_arrays_18_U0_ap_done : STD_LOGIC;
    signal merge_arrays_18_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_18_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_18_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_18_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_18_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_18_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_18_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_18_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_18_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_18_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_18_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_19_U0_ap_start : STD_LOGIC;
    signal merge_arrays_19_U0_ap_done : STD_LOGIC;
    signal merge_arrays_19_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_19_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_19_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_19_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_19_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_19_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_19_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_19_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_19_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_19_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_19_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_20_U0_ap_start : STD_LOGIC;
    signal merge_arrays_20_U0_ap_done : STD_LOGIC;
    signal merge_arrays_20_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_20_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_20_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_20_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_20_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_20_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_20_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_20_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_20_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_20_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_20_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_21_U0_ap_start : STD_LOGIC;
    signal merge_arrays_21_U0_ap_done : STD_LOGIC;
    signal merge_arrays_21_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_21_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_21_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_21_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_21_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_21_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_21_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_21_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_21_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_21_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_21_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_22_U0_ap_start : STD_LOGIC;
    signal merge_arrays_22_U0_ap_done : STD_LOGIC;
    signal merge_arrays_22_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_22_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_22_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_22_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_22_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_22_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_22_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_22_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_22_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_22_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_22_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_23_U0_ap_start : STD_LOGIC;
    signal merge_arrays_23_U0_ap_done : STD_LOGIC;
    signal merge_arrays_23_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_23_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_23_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_23_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_23_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_23_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_23_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_23_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_23_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_23_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_23_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_arrays_1_2_U0_ap_start : STD_LOGIC;
    signal merge_arrays_1_2_U0_ap_done : STD_LOGIC;
    signal merge_arrays_1_2_U0_ap_continue : STD_LOGIC;
    signal merge_arrays_1_2_U0_ap_idle : STD_LOGIC;
    signal merge_arrays_1_2_U0_ap_ready : STD_LOGIC;
    signal merge_arrays_1_2_U0_in_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_1_2_U0_in_r_ce0 : STD_LOGIC;
    signal merge_arrays_1_2_U0_in_r_address1 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_1_2_U0_in_r_ce1 : STD_LOGIC;
    signal merge_arrays_1_2_U0_out_r_address0 : STD_LOGIC_VECTOR (23 downto 0);
    signal merge_arrays_1_2_U0_out_r_ce0 : STD_LOGIC;
    signal merge_arrays_1_2_U0_out_r_we0 : STD_LOGIC;
    signal merge_arrays_1_2_U0_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_i_full_n : STD_LOGIC;
    signal temp_t_empty_n : STD_LOGIC;
    signal temp_1_i_full_n : STD_LOGIC;
    signal temp_1_t_empty_n : STD_LOGIC;
    signal temp_2_i_full_n : STD_LOGIC;
    signal temp_2_t_empty_n : STD_LOGIC;
    signal temp_3_i_full_n : STD_LOGIC;
    signal temp_3_t_empty_n : STD_LOGIC;
    signal temp_4_i_full_n : STD_LOGIC;
    signal temp_4_t_empty_n : STD_LOGIC;
    signal temp_5_i_full_n : STD_LOGIC;
    signal temp_5_t_empty_n : STD_LOGIC;
    signal temp_6_i_full_n : STD_LOGIC;
    signal temp_6_t_empty_n : STD_LOGIC;
    signal temp_7_i_full_n : STD_LOGIC;
    signal temp_7_t_empty_n : STD_LOGIC;
    signal temp_8_i_full_n : STD_LOGIC;
    signal temp_8_t_empty_n : STD_LOGIC;
    signal temp_9_i_full_n : STD_LOGIC;
    signal temp_9_t_empty_n : STD_LOGIC;
    signal temp_10_i_full_n : STD_LOGIC;
    signal temp_10_t_empty_n : STD_LOGIC;
    signal temp_11_i_full_n : STD_LOGIC;
    signal temp_11_t_empty_n : STD_LOGIC;
    signal temp_12_i_full_n : STD_LOGIC;
    signal temp_12_t_empty_n : STD_LOGIC;
    signal temp_13_i_full_n : STD_LOGIC;
    signal temp_13_t_empty_n : STD_LOGIC;
    signal temp_14_i_full_n : STD_LOGIC;
    signal temp_14_t_empty_n : STD_LOGIC;
    signal temp_15_i_full_n : STD_LOGIC;
    signal temp_15_t_empty_n : STD_LOGIC;
    signal temp_16_i_full_n : STD_LOGIC;
    signal temp_16_t_empty_n : STD_LOGIC;
    signal temp_17_i_full_n : STD_LOGIC;
    signal temp_17_t_empty_n : STD_LOGIC;
    signal temp_18_i_full_n : STD_LOGIC;
    signal temp_18_t_empty_n : STD_LOGIC;
    signal temp_19_i_full_n : STD_LOGIC;
    signal temp_19_t_empty_n : STD_LOGIC;
    signal temp_20_i_full_n : STD_LOGIC;
    signal temp_20_t_empty_n : STD_LOGIC;
    signal temp_21_i_full_n : STD_LOGIC;
    signal temp_21_t_empty_n : STD_LOGIC;
    signal temp_22_i_full_n : STD_LOGIC;
    signal temp_22_t_empty_n : STD_LOGIC;

    component merge_sort_parallel_merge_arrays_1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_20 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_merge_arrays_1_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_address1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        in_r_ce1 : OUT STD_LOGIC;
        in_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component merge_sort_parallel_temp_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (23 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (23 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (23 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (23 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;



begin
    temp_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_1_1_U0_out_r_address0,
        i_ce0 => merge_arrays_1_1_U0_out_r_ce0,
        i_we0 => merge_arrays_1_1_U0_out_r_we0,
        i_d0 => merge_arrays_1_1_U0_out_r_d0,
        i_q0 => temp_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_i_q1,
        t_address0 => merge_arrays_2_U0_in_r_address0,
        t_ce0 => merge_arrays_2_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_t_q0,
        t_address1 => merge_arrays_2_U0_in_r_address1,
        t_ce1 => merge_arrays_2_U0_in_r_ce1,
        t_q1 => temp_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_i_full_n,
        i_write => merge_arrays_1_1_U0_ap_done,
        t_empty_n => temp_t_empty_n,
        t_read => merge_arrays_2_U0_ap_ready);

    temp_1_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_2_U0_out_r_address0,
        i_ce0 => merge_arrays_2_U0_out_r_ce0,
        i_we0 => merge_arrays_2_U0_out_r_we0,
        i_d0 => merge_arrays_2_U0_out_r_d0,
        i_q0 => temp_1_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_1_i_q1,
        t_address0 => merge_arrays_3_U0_in_r_address0,
        t_ce0 => merge_arrays_3_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_1_t_q0,
        t_address1 => merge_arrays_3_U0_in_r_address1,
        t_ce1 => merge_arrays_3_U0_in_r_ce1,
        t_q1 => temp_1_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_1_i_full_n,
        i_write => merge_arrays_2_U0_ap_done,
        t_empty_n => temp_1_t_empty_n,
        t_read => merge_arrays_3_U0_ap_ready);

    temp_2_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_3_U0_out_r_address0,
        i_ce0 => merge_arrays_3_U0_out_r_ce0,
        i_we0 => merge_arrays_3_U0_out_r_we0,
        i_d0 => merge_arrays_3_U0_out_r_d0,
        i_q0 => temp_2_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_2_i_q1,
        t_address0 => merge_arrays_4_U0_in_r_address0,
        t_ce0 => merge_arrays_4_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_2_t_q0,
        t_address1 => merge_arrays_4_U0_in_r_address1,
        t_ce1 => merge_arrays_4_U0_in_r_ce1,
        t_q1 => temp_2_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_2_i_full_n,
        i_write => merge_arrays_3_U0_ap_done,
        t_empty_n => temp_2_t_empty_n,
        t_read => merge_arrays_4_U0_ap_ready);

    temp_3_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_4_U0_out_r_address0,
        i_ce0 => merge_arrays_4_U0_out_r_ce0,
        i_we0 => merge_arrays_4_U0_out_r_we0,
        i_d0 => merge_arrays_4_U0_out_r_d0,
        i_q0 => temp_3_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_3_i_q1,
        t_address0 => merge_arrays_5_U0_in_r_address0,
        t_ce0 => merge_arrays_5_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_3_t_q0,
        t_address1 => merge_arrays_5_U0_in_r_address1,
        t_ce1 => merge_arrays_5_U0_in_r_ce1,
        t_q1 => temp_3_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_3_i_full_n,
        i_write => merge_arrays_4_U0_ap_done,
        t_empty_n => temp_3_t_empty_n,
        t_read => merge_arrays_5_U0_ap_ready);

    temp_4_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_5_U0_out_r_address0,
        i_ce0 => merge_arrays_5_U0_out_r_ce0,
        i_we0 => merge_arrays_5_U0_out_r_we0,
        i_d0 => merge_arrays_5_U0_out_r_d0,
        i_q0 => temp_4_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_4_i_q1,
        t_address0 => merge_arrays_6_U0_in_r_address0,
        t_ce0 => merge_arrays_6_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_4_t_q0,
        t_address1 => merge_arrays_6_U0_in_r_address1,
        t_ce1 => merge_arrays_6_U0_in_r_ce1,
        t_q1 => temp_4_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_4_i_full_n,
        i_write => merge_arrays_5_U0_ap_done,
        t_empty_n => temp_4_t_empty_n,
        t_read => merge_arrays_6_U0_ap_ready);

    temp_5_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_6_U0_out_r_address0,
        i_ce0 => merge_arrays_6_U0_out_r_ce0,
        i_we0 => merge_arrays_6_U0_out_r_we0,
        i_d0 => merge_arrays_6_U0_out_r_d0,
        i_q0 => temp_5_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_5_i_q1,
        t_address0 => merge_arrays_7_U0_in_r_address0,
        t_ce0 => merge_arrays_7_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_5_t_q0,
        t_address1 => merge_arrays_7_U0_in_r_address1,
        t_ce1 => merge_arrays_7_U0_in_r_ce1,
        t_q1 => temp_5_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_5_i_full_n,
        i_write => merge_arrays_6_U0_ap_done,
        t_empty_n => temp_5_t_empty_n,
        t_read => merge_arrays_7_U0_ap_ready);

    temp_6_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_7_U0_out_r_address0,
        i_ce0 => merge_arrays_7_U0_out_r_ce0,
        i_we0 => merge_arrays_7_U0_out_r_we0,
        i_d0 => merge_arrays_7_U0_out_r_d0,
        i_q0 => temp_6_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_6_i_q1,
        t_address0 => merge_arrays_8_U0_in_r_address0,
        t_ce0 => merge_arrays_8_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_6_t_q0,
        t_address1 => merge_arrays_8_U0_in_r_address1,
        t_ce1 => merge_arrays_8_U0_in_r_ce1,
        t_q1 => temp_6_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_6_i_full_n,
        i_write => merge_arrays_7_U0_ap_done,
        t_empty_n => temp_6_t_empty_n,
        t_read => merge_arrays_8_U0_ap_ready);

    temp_7_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_8_U0_out_r_address0,
        i_ce0 => merge_arrays_8_U0_out_r_ce0,
        i_we0 => merge_arrays_8_U0_out_r_we0,
        i_d0 => merge_arrays_8_U0_out_r_d0,
        i_q0 => temp_7_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_7_i_q1,
        t_address0 => merge_arrays_9_U0_in_r_address0,
        t_ce0 => merge_arrays_9_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_7_t_q0,
        t_address1 => merge_arrays_9_U0_in_r_address1,
        t_ce1 => merge_arrays_9_U0_in_r_ce1,
        t_q1 => temp_7_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_7_i_full_n,
        i_write => merge_arrays_8_U0_ap_done,
        t_empty_n => temp_7_t_empty_n,
        t_read => merge_arrays_9_U0_ap_ready);

    temp_8_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_9_U0_out_r_address0,
        i_ce0 => merge_arrays_9_U0_out_r_ce0,
        i_we0 => merge_arrays_9_U0_out_r_we0,
        i_d0 => merge_arrays_9_U0_out_r_d0,
        i_q0 => temp_8_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_8_i_q1,
        t_address0 => merge_arrays_10_U0_in_r_address0,
        t_ce0 => merge_arrays_10_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_8_t_q0,
        t_address1 => merge_arrays_10_U0_in_r_address1,
        t_ce1 => merge_arrays_10_U0_in_r_ce1,
        t_q1 => temp_8_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_8_i_full_n,
        i_write => merge_arrays_9_U0_ap_done,
        t_empty_n => temp_8_t_empty_n,
        t_read => merge_arrays_10_U0_ap_ready);

    temp_9_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_10_U0_out_r_address0,
        i_ce0 => merge_arrays_10_U0_out_r_ce0,
        i_we0 => merge_arrays_10_U0_out_r_we0,
        i_d0 => merge_arrays_10_U0_out_r_d0,
        i_q0 => temp_9_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_9_i_q1,
        t_address0 => merge_arrays_11_U0_in_r_address0,
        t_ce0 => merge_arrays_11_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_9_t_q0,
        t_address1 => merge_arrays_11_U0_in_r_address1,
        t_ce1 => merge_arrays_11_U0_in_r_ce1,
        t_q1 => temp_9_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_9_i_full_n,
        i_write => merge_arrays_10_U0_ap_done,
        t_empty_n => temp_9_t_empty_n,
        t_read => merge_arrays_11_U0_ap_ready);

    temp_10_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_11_U0_out_r_address0,
        i_ce0 => merge_arrays_11_U0_out_r_ce0,
        i_we0 => merge_arrays_11_U0_out_r_we0,
        i_d0 => merge_arrays_11_U0_out_r_d0,
        i_q0 => temp_10_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_10_i_q1,
        t_address0 => merge_arrays_12_U0_in_r_address0,
        t_ce0 => merge_arrays_12_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_10_t_q0,
        t_address1 => merge_arrays_12_U0_in_r_address1,
        t_ce1 => merge_arrays_12_U0_in_r_ce1,
        t_q1 => temp_10_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_10_i_full_n,
        i_write => merge_arrays_11_U0_ap_done,
        t_empty_n => temp_10_t_empty_n,
        t_read => merge_arrays_12_U0_ap_ready);

    temp_11_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_12_U0_out_r_address0,
        i_ce0 => merge_arrays_12_U0_out_r_ce0,
        i_we0 => merge_arrays_12_U0_out_r_we0,
        i_d0 => merge_arrays_12_U0_out_r_d0,
        i_q0 => temp_11_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_11_i_q1,
        t_address0 => merge_arrays_13_U0_in_r_address0,
        t_ce0 => merge_arrays_13_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_11_t_q0,
        t_address1 => merge_arrays_13_U0_in_r_address1,
        t_ce1 => merge_arrays_13_U0_in_r_ce1,
        t_q1 => temp_11_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_11_i_full_n,
        i_write => merge_arrays_12_U0_ap_done,
        t_empty_n => temp_11_t_empty_n,
        t_read => merge_arrays_13_U0_ap_ready);

    temp_12_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_13_U0_out_r_address0,
        i_ce0 => merge_arrays_13_U0_out_r_ce0,
        i_we0 => merge_arrays_13_U0_out_r_we0,
        i_d0 => merge_arrays_13_U0_out_r_d0,
        i_q0 => temp_12_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_12_i_q1,
        t_address0 => merge_arrays_14_U0_in_r_address0,
        t_ce0 => merge_arrays_14_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_12_t_q0,
        t_address1 => merge_arrays_14_U0_in_r_address1,
        t_ce1 => merge_arrays_14_U0_in_r_ce1,
        t_q1 => temp_12_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_12_i_full_n,
        i_write => merge_arrays_13_U0_ap_done,
        t_empty_n => temp_12_t_empty_n,
        t_read => merge_arrays_14_U0_ap_ready);

    temp_13_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_14_U0_out_r_address0,
        i_ce0 => merge_arrays_14_U0_out_r_ce0,
        i_we0 => merge_arrays_14_U0_out_r_we0,
        i_d0 => merge_arrays_14_U0_out_r_d0,
        i_q0 => temp_13_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_13_i_q1,
        t_address0 => merge_arrays_15_U0_in_r_address0,
        t_ce0 => merge_arrays_15_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_13_t_q0,
        t_address1 => merge_arrays_15_U0_in_r_address1,
        t_ce1 => merge_arrays_15_U0_in_r_ce1,
        t_q1 => temp_13_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_13_i_full_n,
        i_write => merge_arrays_14_U0_ap_done,
        t_empty_n => temp_13_t_empty_n,
        t_read => merge_arrays_15_U0_ap_ready);

    temp_14_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_15_U0_out_r_address0,
        i_ce0 => merge_arrays_15_U0_out_r_ce0,
        i_we0 => merge_arrays_15_U0_out_r_we0,
        i_d0 => merge_arrays_15_U0_out_r_d0,
        i_q0 => temp_14_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_14_i_q1,
        t_address0 => merge_arrays_16_U0_in_r_address0,
        t_ce0 => merge_arrays_16_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_14_t_q0,
        t_address1 => merge_arrays_16_U0_in_r_address1,
        t_ce1 => merge_arrays_16_U0_in_r_ce1,
        t_q1 => temp_14_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_14_i_full_n,
        i_write => merge_arrays_15_U0_ap_done,
        t_empty_n => temp_14_t_empty_n,
        t_read => merge_arrays_16_U0_ap_ready);

    temp_15_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_16_U0_out_r_address0,
        i_ce0 => merge_arrays_16_U0_out_r_ce0,
        i_we0 => merge_arrays_16_U0_out_r_we0,
        i_d0 => merge_arrays_16_U0_out_r_d0,
        i_q0 => temp_15_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_15_i_q1,
        t_address0 => merge_arrays_17_U0_in_r_address0,
        t_ce0 => merge_arrays_17_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_15_t_q0,
        t_address1 => merge_arrays_17_U0_in_r_address1,
        t_ce1 => merge_arrays_17_U0_in_r_ce1,
        t_q1 => temp_15_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_15_i_full_n,
        i_write => merge_arrays_16_U0_ap_done,
        t_empty_n => temp_15_t_empty_n,
        t_read => merge_arrays_17_U0_ap_ready);

    temp_16_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_17_U0_out_r_address0,
        i_ce0 => merge_arrays_17_U0_out_r_ce0,
        i_we0 => merge_arrays_17_U0_out_r_we0,
        i_d0 => merge_arrays_17_U0_out_r_d0,
        i_q0 => temp_16_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_16_i_q1,
        t_address0 => merge_arrays_18_U0_in_r_address0,
        t_ce0 => merge_arrays_18_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_16_t_q0,
        t_address1 => merge_arrays_18_U0_in_r_address1,
        t_ce1 => merge_arrays_18_U0_in_r_ce1,
        t_q1 => temp_16_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_16_i_full_n,
        i_write => merge_arrays_17_U0_ap_done,
        t_empty_n => temp_16_t_empty_n,
        t_read => merge_arrays_18_U0_ap_ready);

    temp_17_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_18_U0_out_r_address0,
        i_ce0 => merge_arrays_18_U0_out_r_ce0,
        i_we0 => merge_arrays_18_U0_out_r_we0,
        i_d0 => merge_arrays_18_U0_out_r_d0,
        i_q0 => temp_17_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_17_i_q1,
        t_address0 => merge_arrays_19_U0_in_r_address0,
        t_ce0 => merge_arrays_19_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_17_t_q0,
        t_address1 => merge_arrays_19_U0_in_r_address1,
        t_ce1 => merge_arrays_19_U0_in_r_ce1,
        t_q1 => temp_17_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_17_i_full_n,
        i_write => merge_arrays_18_U0_ap_done,
        t_empty_n => temp_17_t_empty_n,
        t_read => merge_arrays_19_U0_ap_ready);

    temp_18_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_19_U0_out_r_address0,
        i_ce0 => merge_arrays_19_U0_out_r_ce0,
        i_we0 => merge_arrays_19_U0_out_r_we0,
        i_d0 => merge_arrays_19_U0_out_r_d0,
        i_q0 => temp_18_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_18_i_q1,
        t_address0 => merge_arrays_20_U0_in_r_address0,
        t_ce0 => merge_arrays_20_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_18_t_q0,
        t_address1 => merge_arrays_20_U0_in_r_address1,
        t_ce1 => merge_arrays_20_U0_in_r_ce1,
        t_q1 => temp_18_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_18_i_full_n,
        i_write => merge_arrays_19_U0_ap_done,
        t_empty_n => temp_18_t_empty_n,
        t_read => merge_arrays_20_U0_ap_ready);

    temp_19_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_20_U0_out_r_address0,
        i_ce0 => merge_arrays_20_U0_out_r_ce0,
        i_we0 => merge_arrays_20_U0_out_r_we0,
        i_d0 => merge_arrays_20_U0_out_r_d0,
        i_q0 => temp_19_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_19_i_q1,
        t_address0 => merge_arrays_21_U0_in_r_address0,
        t_ce0 => merge_arrays_21_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_19_t_q0,
        t_address1 => merge_arrays_21_U0_in_r_address1,
        t_ce1 => merge_arrays_21_U0_in_r_ce1,
        t_q1 => temp_19_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_19_i_full_n,
        i_write => merge_arrays_20_U0_ap_done,
        t_empty_n => temp_19_t_empty_n,
        t_read => merge_arrays_21_U0_ap_ready);

    temp_20_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_21_U0_out_r_address0,
        i_ce0 => merge_arrays_21_U0_out_r_ce0,
        i_we0 => merge_arrays_21_U0_out_r_we0,
        i_d0 => merge_arrays_21_U0_out_r_d0,
        i_q0 => temp_20_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_20_i_q1,
        t_address0 => merge_arrays_22_U0_in_r_address0,
        t_ce0 => merge_arrays_22_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_20_t_q0,
        t_address1 => merge_arrays_22_U0_in_r_address1,
        t_ce1 => merge_arrays_22_U0_in_r_ce1,
        t_q1 => temp_20_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_20_i_full_n,
        i_write => merge_arrays_21_U0_ap_done,
        t_empty_n => temp_20_t_empty_n,
        t_read => merge_arrays_22_U0_ap_ready);

    temp_21_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_22_U0_out_r_address0,
        i_ce0 => merge_arrays_22_U0_out_r_ce0,
        i_we0 => merge_arrays_22_U0_out_r_we0,
        i_d0 => merge_arrays_22_U0_out_r_d0,
        i_q0 => temp_21_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_21_i_q1,
        t_address0 => merge_arrays_23_U0_in_r_address0,
        t_ce0 => merge_arrays_23_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_21_t_q0,
        t_address1 => merge_arrays_23_U0_in_r_address1,
        t_ce1 => merge_arrays_23_U0_in_r_ce1,
        t_q1 => temp_21_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_21_i_full_n,
        i_write => merge_arrays_22_U0_ap_done,
        t_empty_n => temp_21_t_empty_n,
        t_read => merge_arrays_23_U0_ap_ready);

    temp_22_U : component merge_sort_parallel_temp_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000000,
        AddressWidth => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => merge_arrays_23_U0_out_r_address0,
        i_ce0 => merge_arrays_23_U0_out_r_ce0,
        i_we0 => merge_arrays_23_U0_out_r_we0,
        i_d0 => merge_arrays_23_U0_out_r_d0,
        i_q0 => temp_22_i_q0,
        i_address1 => ap_const_lv24_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => temp_22_i_q1,
        t_address0 => merge_arrays_1_2_U0_in_r_address0,
        t_ce0 => merge_arrays_1_2_U0_in_r_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => temp_22_t_q0,
        t_address1 => merge_arrays_1_2_U0_in_r_address1,
        t_ce1 => merge_arrays_1_2_U0_in_r_ce1,
        t_q1 => temp_22_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => temp_22_i_full_n,
        i_write => merge_arrays_23_U0_ap_done,
        t_empty_n => temp_22_t_empty_n,
        t_read => merge_arrays_1_2_U0_ap_ready);

    merge_arrays_1_1_U0 : component merge_sort_parallel_merge_arrays_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_1_1_U0_ap_start,
        ap_done => merge_arrays_1_1_U0_ap_done,
        ap_continue => merge_arrays_1_1_U0_ap_continue,
        ap_idle => merge_arrays_1_1_U0_ap_idle,
        ap_ready => merge_arrays_1_1_U0_ap_ready,
        in_r_address0 => merge_arrays_1_1_U0_in_r_address0,
        in_r_ce0 => merge_arrays_1_1_U0_in_r_ce0,
        in_r_q0 => in_r_q0,
        in_r_address1 => merge_arrays_1_1_U0_in_r_address1,
        in_r_ce1 => merge_arrays_1_1_U0_in_r_ce1,
        in_r_q1 => in_r_q1,
        out_r_address0 => merge_arrays_1_1_U0_out_r_address0,
        out_r_ce0 => merge_arrays_1_1_U0_out_r_ce0,
        out_r_we0 => merge_arrays_1_1_U0_out_r_we0,
        out_r_d0 => merge_arrays_1_1_U0_out_r_d0);

    merge_arrays_2_U0 : component merge_sort_parallel_merge_arrays_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_2_U0_ap_start,
        ap_done => merge_arrays_2_U0_ap_done,
        ap_continue => merge_arrays_2_U0_ap_continue,
        ap_idle => merge_arrays_2_U0_ap_idle,
        ap_ready => merge_arrays_2_U0_ap_ready,
        in_r_address0 => merge_arrays_2_U0_in_r_address0,
        in_r_ce0 => merge_arrays_2_U0_in_r_ce0,
        in_r_q0 => temp_t_q0,
        in_r_address1 => merge_arrays_2_U0_in_r_address1,
        in_r_ce1 => merge_arrays_2_U0_in_r_ce1,
        in_r_q1 => temp_t_q1,
        out_r_address0 => merge_arrays_2_U0_out_r_address0,
        out_r_ce0 => merge_arrays_2_U0_out_r_ce0,
        out_r_we0 => merge_arrays_2_U0_out_r_we0,
        out_r_d0 => merge_arrays_2_U0_out_r_d0);

    merge_arrays_3_U0 : component merge_sort_parallel_merge_arrays_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_3_U0_ap_start,
        ap_done => merge_arrays_3_U0_ap_done,
        ap_continue => merge_arrays_3_U0_ap_continue,
        ap_idle => merge_arrays_3_U0_ap_idle,
        ap_ready => merge_arrays_3_U0_ap_ready,
        in_r_address0 => merge_arrays_3_U0_in_r_address0,
        in_r_ce0 => merge_arrays_3_U0_in_r_ce0,
        in_r_q0 => temp_1_t_q0,
        in_r_address1 => merge_arrays_3_U0_in_r_address1,
        in_r_ce1 => merge_arrays_3_U0_in_r_ce1,
        in_r_q1 => temp_1_t_q1,
        out_r_address0 => merge_arrays_3_U0_out_r_address0,
        out_r_ce0 => merge_arrays_3_U0_out_r_ce0,
        out_r_we0 => merge_arrays_3_U0_out_r_we0,
        out_r_d0 => merge_arrays_3_U0_out_r_d0);

    merge_arrays_4_U0 : component merge_sort_parallel_merge_arrays_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_4_U0_ap_start,
        ap_done => merge_arrays_4_U0_ap_done,
        ap_continue => merge_arrays_4_U0_ap_continue,
        ap_idle => merge_arrays_4_U0_ap_idle,
        ap_ready => merge_arrays_4_U0_ap_ready,
        in_r_address0 => merge_arrays_4_U0_in_r_address0,
        in_r_ce0 => merge_arrays_4_U0_in_r_ce0,
        in_r_q0 => temp_2_t_q0,
        in_r_address1 => merge_arrays_4_U0_in_r_address1,
        in_r_ce1 => merge_arrays_4_U0_in_r_ce1,
        in_r_q1 => temp_2_t_q1,
        out_r_address0 => merge_arrays_4_U0_out_r_address0,
        out_r_ce0 => merge_arrays_4_U0_out_r_ce0,
        out_r_we0 => merge_arrays_4_U0_out_r_we0,
        out_r_d0 => merge_arrays_4_U0_out_r_d0);

    merge_arrays_5_U0 : component merge_sort_parallel_merge_arrays_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_5_U0_ap_start,
        ap_done => merge_arrays_5_U0_ap_done,
        ap_continue => merge_arrays_5_U0_ap_continue,
        ap_idle => merge_arrays_5_U0_ap_idle,
        ap_ready => merge_arrays_5_U0_ap_ready,
        in_r_address0 => merge_arrays_5_U0_in_r_address0,
        in_r_ce0 => merge_arrays_5_U0_in_r_ce0,
        in_r_q0 => temp_3_t_q0,
        in_r_address1 => merge_arrays_5_U0_in_r_address1,
        in_r_ce1 => merge_arrays_5_U0_in_r_ce1,
        in_r_q1 => temp_3_t_q1,
        out_r_address0 => merge_arrays_5_U0_out_r_address0,
        out_r_ce0 => merge_arrays_5_U0_out_r_ce0,
        out_r_we0 => merge_arrays_5_U0_out_r_we0,
        out_r_d0 => merge_arrays_5_U0_out_r_d0);

    merge_arrays_6_U0 : component merge_sort_parallel_merge_arrays_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_6_U0_ap_start,
        ap_done => merge_arrays_6_U0_ap_done,
        ap_continue => merge_arrays_6_U0_ap_continue,
        ap_idle => merge_arrays_6_U0_ap_idle,
        ap_ready => merge_arrays_6_U0_ap_ready,
        in_r_address0 => merge_arrays_6_U0_in_r_address0,
        in_r_ce0 => merge_arrays_6_U0_in_r_ce0,
        in_r_q0 => temp_4_t_q0,
        in_r_address1 => merge_arrays_6_U0_in_r_address1,
        in_r_ce1 => merge_arrays_6_U0_in_r_ce1,
        in_r_q1 => temp_4_t_q1,
        out_r_address0 => merge_arrays_6_U0_out_r_address0,
        out_r_ce0 => merge_arrays_6_U0_out_r_ce0,
        out_r_we0 => merge_arrays_6_U0_out_r_we0,
        out_r_d0 => merge_arrays_6_U0_out_r_d0);

    merge_arrays_7_U0 : component merge_sort_parallel_merge_arrays_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_7_U0_ap_start,
        ap_done => merge_arrays_7_U0_ap_done,
        ap_continue => merge_arrays_7_U0_ap_continue,
        ap_idle => merge_arrays_7_U0_ap_idle,
        ap_ready => merge_arrays_7_U0_ap_ready,
        in_r_address0 => merge_arrays_7_U0_in_r_address0,
        in_r_ce0 => merge_arrays_7_U0_in_r_ce0,
        in_r_q0 => temp_5_t_q0,
        in_r_address1 => merge_arrays_7_U0_in_r_address1,
        in_r_ce1 => merge_arrays_7_U0_in_r_ce1,
        in_r_q1 => temp_5_t_q1,
        out_r_address0 => merge_arrays_7_U0_out_r_address0,
        out_r_ce0 => merge_arrays_7_U0_out_r_ce0,
        out_r_we0 => merge_arrays_7_U0_out_r_we0,
        out_r_d0 => merge_arrays_7_U0_out_r_d0);

    merge_arrays_8_U0 : component merge_sort_parallel_merge_arrays_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_8_U0_ap_start,
        ap_done => merge_arrays_8_U0_ap_done,
        ap_continue => merge_arrays_8_U0_ap_continue,
        ap_idle => merge_arrays_8_U0_ap_idle,
        ap_ready => merge_arrays_8_U0_ap_ready,
        in_r_address0 => merge_arrays_8_U0_in_r_address0,
        in_r_ce0 => merge_arrays_8_U0_in_r_ce0,
        in_r_q0 => temp_6_t_q0,
        in_r_address1 => merge_arrays_8_U0_in_r_address1,
        in_r_ce1 => merge_arrays_8_U0_in_r_ce1,
        in_r_q1 => temp_6_t_q1,
        out_r_address0 => merge_arrays_8_U0_out_r_address0,
        out_r_ce0 => merge_arrays_8_U0_out_r_ce0,
        out_r_we0 => merge_arrays_8_U0_out_r_we0,
        out_r_d0 => merge_arrays_8_U0_out_r_d0);

    merge_arrays_9_U0 : component merge_sort_parallel_merge_arrays_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_9_U0_ap_start,
        ap_done => merge_arrays_9_U0_ap_done,
        ap_continue => merge_arrays_9_U0_ap_continue,
        ap_idle => merge_arrays_9_U0_ap_idle,
        ap_ready => merge_arrays_9_U0_ap_ready,
        in_r_address0 => merge_arrays_9_U0_in_r_address0,
        in_r_ce0 => merge_arrays_9_U0_in_r_ce0,
        in_r_q0 => temp_7_t_q0,
        in_r_address1 => merge_arrays_9_U0_in_r_address1,
        in_r_ce1 => merge_arrays_9_U0_in_r_ce1,
        in_r_q1 => temp_7_t_q1,
        out_r_address0 => merge_arrays_9_U0_out_r_address0,
        out_r_ce0 => merge_arrays_9_U0_out_r_ce0,
        out_r_we0 => merge_arrays_9_U0_out_r_we0,
        out_r_d0 => merge_arrays_9_U0_out_r_d0);

    merge_arrays_10_U0 : component merge_sort_parallel_merge_arrays_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_10_U0_ap_start,
        ap_done => merge_arrays_10_U0_ap_done,
        ap_continue => merge_arrays_10_U0_ap_continue,
        ap_idle => merge_arrays_10_U0_ap_idle,
        ap_ready => merge_arrays_10_U0_ap_ready,
        in_r_address0 => merge_arrays_10_U0_in_r_address0,
        in_r_ce0 => merge_arrays_10_U0_in_r_ce0,
        in_r_q0 => temp_8_t_q0,
        in_r_address1 => merge_arrays_10_U0_in_r_address1,
        in_r_ce1 => merge_arrays_10_U0_in_r_ce1,
        in_r_q1 => temp_8_t_q1,
        out_r_address0 => merge_arrays_10_U0_out_r_address0,
        out_r_ce0 => merge_arrays_10_U0_out_r_ce0,
        out_r_we0 => merge_arrays_10_U0_out_r_we0,
        out_r_d0 => merge_arrays_10_U0_out_r_d0);

    merge_arrays_11_U0 : component merge_sort_parallel_merge_arrays_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_11_U0_ap_start,
        ap_done => merge_arrays_11_U0_ap_done,
        ap_continue => merge_arrays_11_U0_ap_continue,
        ap_idle => merge_arrays_11_U0_ap_idle,
        ap_ready => merge_arrays_11_U0_ap_ready,
        in_r_address0 => merge_arrays_11_U0_in_r_address0,
        in_r_ce0 => merge_arrays_11_U0_in_r_ce0,
        in_r_q0 => temp_9_t_q0,
        in_r_address1 => merge_arrays_11_U0_in_r_address1,
        in_r_ce1 => merge_arrays_11_U0_in_r_ce1,
        in_r_q1 => temp_9_t_q1,
        out_r_address0 => merge_arrays_11_U0_out_r_address0,
        out_r_ce0 => merge_arrays_11_U0_out_r_ce0,
        out_r_we0 => merge_arrays_11_U0_out_r_we0,
        out_r_d0 => merge_arrays_11_U0_out_r_d0);

    merge_arrays_12_U0 : component merge_sort_parallel_merge_arrays_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_12_U0_ap_start,
        ap_done => merge_arrays_12_U0_ap_done,
        ap_continue => merge_arrays_12_U0_ap_continue,
        ap_idle => merge_arrays_12_U0_ap_idle,
        ap_ready => merge_arrays_12_U0_ap_ready,
        in_r_address0 => merge_arrays_12_U0_in_r_address0,
        in_r_ce0 => merge_arrays_12_U0_in_r_ce0,
        in_r_q0 => temp_10_t_q0,
        in_r_address1 => merge_arrays_12_U0_in_r_address1,
        in_r_ce1 => merge_arrays_12_U0_in_r_ce1,
        in_r_q1 => temp_10_t_q1,
        out_r_address0 => merge_arrays_12_U0_out_r_address0,
        out_r_ce0 => merge_arrays_12_U0_out_r_ce0,
        out_r_we0 => merge_arrays_12_U0_out_r_we0,
        out_r_d0 => merge_arrays_12_U0_out_r_d0);

    merge_arrays_13_U0 : component merge_sort_parallel_merge_arrays_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_13_U0_ap_start,
        ap_done => merge_arrays_13_U0_ap_done,
        ap_continue => merge_arrays_13_U0_ap_continue,
        ap_idle => merge_arrays_13_U0_ap_idle,
        ap_ready => merge_arrays_13_U0_ap_ready,
        in_r_address0 => merge_arrays_13_U0_in_r_address0,
        in_r_ce0 => merge_arrays_13_U0_in_r_ce0,
        in_r_q0 => temp_11_t_q0,
        in_r_address1 => merge_arrays_13_U0_in_r_address1,
        in_r_ce1 => merge_arrays_13_U0_in_r_ce1,
        in_r_q1 => temp_11_t_q1,
        out_r_address0 => merge_arrays_13_U0_out_r_address0,
        out_r_ce0 => merge_arrays_13_U0_out_r_ce0,
        out_r_we0 => merge_arrays_13_U0_out_r_we0,
        out_r_d0 => merge_arrays_13_U0_out_r_d0);

    merge_arrays_14_U0 : component merge_sort_parallel_merge_arrays_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_14_U0_ap_start,
        ap_done => merge_arrays_14_U0_ap_done,
        ap_continue => merge_arrays_14_U0_ap_continue,
        ap_idle => merge_arrays_14_U0_ap_idle,
        ap_ready => merge_arrays_14_U0_ap_ready,
        in_r_address0 => merge_arrays_14_U0_in_r_address0,
        in_r_ce0 => merge_arrays_14_U0_in_r_ce0,
        in_r_q0 => temp_12_t_q0,
        in_r_address1 => merge_arrays_14_U0_in_r_address1,
        in_r_ce1 => merge_arrays_14_U0_in_r_ce1,
        in_r_q1 => temp_12_t_q1,
        out_r_address0 => merge_arrays_14_U0_out_r_address0,
        out_r_ce0 => merge_arrays_14_U0_out_r_ce0,
        out_r_we0 => merge_arrays_14_U0_out_r_we0,
        out_r_d0 => merge_arrays_14_U0_out_r_d0);

    merge_arrays_15_U0 : component merge_sort_parallel_merge_arrays_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_15_U0_ap_start,
        ap_done => merge_arrays_15_U0_ap_done,
        ap_continue => merge_arrays_15_U0_ap_continue,
        ap_idle => merge_arrays_15_U0_ap_idle,
        ap_ready => merge_arrays_15_U0_ap_ready,
        in_r_address0 => merge_arrays_15_U0_in_r_address0,
        in_r_ce0 => merge_arrays_15_U0_in_r_ce0,
        in_r_q0 => temp_13_t_q0,
        in_r_address1 => merge_arrays_15_U0_in_r_address1,
        in_r_ce1 => merge_arrays_15_U0_in_r_ce1,
        in_r_q1 => temp_13_t_q1,
        out_r_address0 => merge_arrays_15_U0_out_r_address0,
        out_r_ce0 => merge_arrays_15_U0_out_r_ce0,
        out_r_we0 => merge_arrays_15_U0_out_r_we0,
        out_r_d0 => merge_arrays_15_U0_out_r_d0);

    merge_arrays_16_U0 : component merge_sort_parallel_merge_arrays_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_16_U0_ap_start,
        ap_done => merge_arrays_16_U0_ap_done,
        ap_continue => merge_arrays_16_U0_ap_continue,
        ap_idle => merge_arrays_16_U0_ap_idle,
        ap_ready => merge_arrays_16_U0_ap_ready,
        in_r_address0 => merge_arrays_16_U0_in_r_address0,
        in_r_ce0 => merge_arrays_16_U0_in_r_ce0,
        in_r_q0 => temp_14_t_q0,
        in_r_address1 => merge_arrays_16_U0_in_r_address1,
        in_r_ce1 => merge_arrays_16_U0_in_r_ce1,
        in_r_q1 => temp_14_t_q1,
        out_r_address0 => merge_arrays_16_U0_out_r_address0,
        out_r_ce0 => merge_arrays_16_U0_out_r_ce0,
        out_r_we0 => merge_arrays_16_U0_out_r_we0,
        out_r_d0 => merge_arrays_16_U0_out_r_d0);

    merge_arrays_17_U0 : component merge_sort_parallel_merge_arrays_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_17_U0_ap_start,
        ap_done => merge_arrays_17_U0_ap_done,
        ap_continue => merge_arrays_17_U0_ap_continue,
        ap_idle => merge_arrays_17_U0_ap_idle,
        ap_ready => merge_arrays_17_U0_ap_ready,
        in_r_address0 => merge_arrays_17_U0_in_r_address0,
        in_r_ce0 => merge_arrays_17_U0_in_r_ce0,
        in_r_q0 => temp_15_t_q0,
        in_r_address1 => merge_arrays_17_U0_in_r_address1,
        in_r_ce1 => merge_arrays_17_U0_in_r_ce1,
        in_r_q1 => temp_15_t_q1,
        out_r_address0 => merge_arrays_17_U0_out_r_address0,
        out_r_ce0 => merge_arrays_17_U0_out_r_ce0,
        out_r_we0 => merge_arrays_17_U0_out_r_we0,
        out_r_d0 => merge_arrays_17_U0_out_r_d0);

    merge_arrays_18_U0 : component merge_sort_parallel_merge_arrays_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_18_U0_ap_start,
        ap_done => merge_arrays_18_U0_ap_done,
        ap_continue => merge_arrays_18_U0_ap_continue,
        ap_idle => merge_arrays_18_U0_ap_idle,
        ap_ready => merge_arrays_18_U0_ap_ready,
        in_r_address0 => merge_arrays_18_U0_in_r_address0,
        in_r_ce0 => merge_arrays_18_U0_in_r_ce0,
        in_r_q0 => temp_16_t_q0,
        in_r_address1 => merge_arrays_18_U0_in_r_address1,
        in_r_ce1 => merge_arrays_18_U0_in_r_ce1,
        in_r_q1 => temp_16_t_q1,
        out_r_address0 => merge_arrays_18_U0_out_r_address0,
        out_r_ce0 => merge_arrays_18_U0_out_r_ce0,
        out_r_we0 => merge_arrays_18_U0_out_r_we0,
        out_r_d0 => merge_arrays_18_U0_out_r_d0);

    merge_arrays_19_U0 : component merge_sort_parallel_merge_arrays_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_19_U0_ap_start,
        ap_done => merge_arrays_19_U0_ap_done,
        ap_continue => merge_arrays_19_U0_ap_continue,
        ap_idle => merge_arrays_19_U0_ap_idle,
        ap_ready => merge_arrays_19_U0_ap_ready,
        in_r_address0 => merge_arrays_19_U0_in_r_address0,
        in_r_ce0 => merge_arrays_19_U0_in_r_ce0,
        in_r_q0 => temp_17_t_q0,
        in_r_address1 => merge_arrays_19_U0_in_r_address1,
        in_r_ce1 => merge_arrays_19_U0_in_r_ce1,
        in_r_q1 => temp_17_t_q1,
        out_r_address0 => merge_arrays_19_U0_out_r_address0,
        out_r_ce0 => merge_arrays_19_U0_out_r_ce0,
        out_r_we0 => merge_arrays_19_U0_out_r_we0,
        out_r_d0 => merge_arrays_19_U0_out_r_d0);

    merge_arrays_20_U0 : component merge_sort_parallel_merge_arrays_20
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_20_U0_ap_start,
        ap_done => merge_arrays_20_U0_ap_done,
        ap_continue => merge_arrays_20_U0_ap_continue,
        ap_idle => merge_arrays_20_U0_ap_idle,
        ap_ready => merge_arrays_20_U0_ap_ready,
        in_r_address0 => merge_arrays_20_U0_in_r_address0,
        in_r_ce0 => merge_arrays_20_U0_in_r_ce0,
        in_r_q0 => temp_18_t_q0,
        in_r_address1 => merge_arrays_20_U0_in_r_address1,
        in_r_ce1 => merge_arrays_20_U0_in_r_ce1,
        in_r_q1 => temp_18_t_q1,
        out_r_address0 => merge_arrays_20_U0_out_r_address0,
        out_r_ce0 => merge_arrays_20_U0_out_r_ce0,
        out_r_we0 => merge_arrays_20_U0_out_r_we0,
        out_r_d0 => merge_arrays_20_U0_out_r_d0);

    merge_arrays_21_U0 : component merge_sort_parallel_merge_arrays_21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_21_U0_ap_start,
        ap_done => merge_arrays_21_U0_ap_done,
        ap_continue => merge_arrays_21_U0_ap_continue,
        ap_idle => merge_arrays_21_U0_ap_idle,
        ap_ready => merge_arrays_21_U0_ap_ready,
        in_r_address0 => merge_arrays_21_U0_in_r_address0,
        in_r_ce0 => merge_arrays_21_U0_in_r_ce0,
        in_r_q0 => temp_19_t_q0,
        in_r_address1 => merge_arrays_21_U0_in_r_address1,
        in_r_ce1 => merge_arrays_21_U0_in_r_ce1,
        in_r_q1 => temp_19_t_q1,
        out_r_address0 => merge_arrays_21_U0_out_r_address0,
        out_r_ce0 => merge_arrays_21_U0_out_r_ce0,
        out_r_we0 => merge_arrays_21_U0_out_r_we0,
        out_r_d0 => merge_arrays_21_U0_out_r_d0);

    merge_arrays_22_U0 : component merge_sort_parallel_merge_arrays_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_22_U0_ap_start,
        ap_done => merge_arrays_22_U0_ap_done,
        ap_continue => merge_arrays_22_U0_ap_continue,
        ap_idle => merge_arrays_22_U0_ap_idle,
        ap_ready => merge_arrays_22_U0_ap_ready,
        in_r_address0 => merge_arrays_22_U0_in_r_address0,
        in_r_ce0 => merge_arrays_22_U0_in_r_ce0,
        in_r_q0 => temp_20_t_q0,
        in_r_address1 => merge_arrays_22_U0_in_r_address1,
        in_r_ce1 => merge_arrays_22_U0_in_r_ce1,
        in_r_q1 => temp_20_t_q1,
        out_r_address0 => merge_arrays_22_U0_out_r_address0,
        out_r_ce0 => merge_arrays_22_U0_out_r_ce0,
        out_r_we0 => merge_arrays_22_U0_out_r_we0,
        out_r_d0 => merge_arrays_22_U0_out_r_d0);

    merge_arrays_23_U0 : component merge_sort_parallel_merge_arrays_23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_23_U0_ap_start,
        ap_done => merge_arrays_23_U0_ap_done,
        ap_continue => merge_arrays_23_U0_ap_continue,
        ap_idle => merge_arrays_23_U0_ap_idle,
        ap_ready => merge_arrays_23_U0_ap_ready,
        in_r_address0 => merge_arrays_23_U0_in_r_address0,
        in_r_ce0 => merge_arrays_23_U0_in_r_ce0,
        in_r_q0 => temp_21_t_q0,
        in_r_address1 => merge_arrays_23_U0_in_r_address1,
        in_r_ce1 => merge_arrays_23_U0_in_r_ce1,
        in_r_q1 => temp_21_t_q1,
        out_r_address0 => merge_arrays_23_U0_out_r_address0,
        out_r_ce0 => merge_arrays_23_U0_out_r_ce0,
        out_r_we0 => merge_arrays_23_U0_out_r_we0,
        out_r_d0 => merge_arrays_23_U0_out_r_d0);

    merge_arrays_1_2_U0 : component merge_sort_parallel_merge_arrays_1_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => merge_arrays_1_2_U0_ap_start,
        ap_done => merge_arrays_1_2_U0_ap_done,
        ap_continue => merge_arrays_1_2_U0_ap_continue,
        ap_idle => merge_arrays_1_2_U0_ap_idle,
        ap_ready => merge_arrays_1_2_U0_ap_ready,
        in_r_address0 => merge_arrays_1_2_U0_in_r_address0,
        in_r_ce0 => merge_arrays_1_2_U0_in_r_ce0,
        in_r_q0 => temp_22_t_q0,
        in_r_address1 => merge_arrays_1_2_U0_in_r_address1,
        in_r_ce1 => merge_arrays_1_2_U0_in_r_ce1,
        in_r_q1 => temp_22_t_q1,
        out_r_address0 => merge_arrays_1_2_U0_out_r_address0,
        out_r_ce0 => merge_arrays_1_2_U0_out_r_ce0,
        out_r_we0 => merge_arrays_1_2_U0_out_r_we0,
        out_r_d0 => merge_arrays_1_2_U0_out_r_d0);




    ap_done <= merge_arrays_1_2_U0_ap_done;
    ap_idle <= (merge_arrays_9_U0_ap_idle and merge_arrays_8_U0_ap_idle and merge_arrays_7_U0_ap_idle and merge_arrays_6_U0_ap_idle and merge_arrays_5_U0_ap_idle and merge_arrays_4_U0_ap_idle and merge_arrays_3_U0_ap_idle and merge_arrays_2_U0_ap_idle and merge_arrays_23_U0_ap_idle and merge_arrays_22_U0_ap_idle and merge_arrays_21_U0_ap_idle and merge_arrays_20_U0_ap_idle and merge_arrays_1_2_U0_ap_idle and merge_arrays_1_1_U0_ap_idle and merge_arrays_19_U0_ap_idle and merge_arrays_18_U0_ap_idle and merge_arrays_17_U0_ap_idle and merge_arrays_16_U0_ap_idle and merge_arrays_15_U0_ap_idle and merge_arrays_14_U0_ap_idle and merge_arrays_13_U0_ap_idle and merge_arrays_12_U0_ap_idle and merge_arrays_11_U0_ap_idle and merge_arrays_10_U0_ap_idle and (temp_22_t_empty_n xor ap_const_logic_1) and (temp_21_t_empty_n xor ap_const_logic_1) and (temp_20_t_empty_n xor ap_const_logic_1) and (temp_19_t_empty_n xor ap_const_logic_1) and (temp_18_t_empty_n xor ap_const_logic_1) and (temp_17_t_empty_n xor ap_const_logic_1) and (temp_16_t_empty_n xor ap_const_logic_1) and (temp_15_t_empty_n xor ap_const_logic_1) and (temp_14_t_empty_n xor ap_const_logic_1) and (temp_13_t_empty_n xor ap_const_logic_1) and (temp_12_t_empty_n xor ap_const_logic_1) and (temp_11_t_empty_n xor ap_const_logic_1) and (temp_10_t_empty_n xor ap_const_logic_1) and (temp_9_t_empty_n xor ap_const_logic_1) and (temp_8_t_empty_n xor ap_const_logic_1) and (temp_7_t_empty_n xor ap_const_logic_1) and (temp_6_t_empty_n xor ap_const_logic_1) and (temp_5_t_empty_n xor ap_const_logic_1) and (temp_4_t_empty_n xor ap_const_logic_1) and (temp_3_t_empty_n xor ap_const_logic_1) and (temp_2_t_empty_n xor ap_const_logic_1) and (temp_1_t_empty_n xor ap_const_logic_1) and (temp_t_empty_n xor ap_const_logic_1));
    ap_ready <= merge_arrays_1_1_U0_ap_ready;
    in_r_address0 <= merge_arrays_1_1_U0_in_r_address0;
    in_r_address1 <= merge_arrays_1_1_U0_in_r_address1;
    in_r_ce0 <= merge_arrays_1_1_U0_in_r_ce0;
    in_r_ce1 <= merge_arrays_1_1_U0_in_r_ce1;
    in_r_d0 <= ap_const_lv32_0;
    in_r_d1 <= ap_const_lv32_0;
    in_r_we0 <= ap_const_logic_0;
    in_r_we1 <= ap_const_logic_0;
    merge_arrays_10_U0_ap_continue <= temp_9_i_full_n;
    merge_arrays_10_U0_ap_start <= temp_8_t_empty_n;
    merge_arrays_11_U0_ap_continue <= temp_10_i_full_n;
    merge_arrays_11_U0_ap_start <= temp_9_t_empty_n;
    merge_arrays_12_U0_ap_continue <= temp_11_i_full_n;
    merge_arrays_12_U0_ap_start <= temp_10_t_empty_n;
    merge_arrays_13_U0_ap_continue <= temp_12_i_full_n;
    merge_arrays_13_U0_ap_start <= temp_11_t_empty_n;
    merge_arrays_14_U0_ap_continue <= temp_13_i_full_n;
    merge_arrays_14_U0_ap_start <= temp_12_t_empty_n;
    merge_arrays_15_U0_ap_continue <= temp_14_i_full_n;
    merge_arrays_15_U0_ap_start <= temp_13_t_empty_n;
    merge_arrays_16_U0_ap_continue <= temp_15_i_full_n;
    merge_arrays_16_U0_ap_start <= temp_14_t_empty_n;
    merge_arrays_17_U0_ap_continue <= temp_16_i_full_n;
    merge_arrays_17_U0_ap_start <= temp_15_t_empty_n;
    merge_arrays_18_U0_ap_continue <= temp_17_i_full_n;
    merge_arrays_18_U0_ap_start <= temp_16_t_empty_n;
    merge_arrays_19_U0_ap_continue <= temp_18_i_full_n;
    merge_arrays_19_U0_ap_start <= temp_17_t_empty_n;
    merge_arrays_1_1_U0_ap_continue <= temp_i_full_n;
    merge_arrays_1_1_U0_ap_start <= ap_start;
    merge_arrays_1_2_U0_ap_continue <= ap_const_logic_1;
    merge_arrays_1_2_U0_ap_start <= temp_22_t_empty_n;
    merge_arrays_20_U0_ap_continue <= temp_19_i_full_n;
    merge_arrays_20_U0_ap_start <= temp_18_t_empty_n;
    merge_arrays_21_U0_ap_continue <= temp_20_i_full_n;
    merge_arrays_21_U0_ap_start <= temp_19_t_empty_n;
    merge_arrays_22_U0_ap_continue <= temp_21_i_full_n;
    merge_arrays_22_U0_ap_start <= temp_20_t_empty_n;
    merge_arrays_23_U0_ap_continue <= temp_22_i_full_n;
    merge_arrays_23_U0_ap_start <= temp_21_t_empty_n;
    merge_arrays_2_U0_ap_continue <= temp_1_i_full_n;
    merge_arrays_2_U0_ap_start <= temp_t_empty_n;
    merge_arrays_3_U0_ap_continue <= temp_2_i_full_n;
    merge_arrays_3_U0_ap_start <= temp_1_t_empty_n;
    merge_arrays_4_U0_ap_continue <= temp_3_i_full_n;
    merge_arrays_4_U0_ap_start <= temp_2_t_empty_n;
    merge_arrays_5_U0_ap_continue <= temp_4_i_full_n;
    merge_arrays_5_U0_ap_start <= temp_3_t_empty_n;
    merge_arrays_6_U0_ap_continue <= temp_5_i_full_n;
    merge_arrays_6_U0_ap_start <= temp_4_t_empty_n;
    merge_arrays_7_U0_ap_continue <= temp_6_i_full_n;
    merge_arrays_7_U0_ap_start <= temp_5_t_empty_n;
    merge_arrays_8_U0_ap_continue <= temp_7_i_full_n;
    merge_arrays_8_U0_ap_start <= temp_6_t_empty_n;
    merge_arrays_9_U0_ap_continue <= temp_8_i_full_n;
    merge_arrays_9_U0_ap_start <= temp_7_t_empty_n;
    out_r_address0 <= merge_arrays_1_2_U0_out_r_address0;
    out_r_address1 <= ap_const_lv24_0;
    out_r_ce0 <= merge_arrays_1_2_U0_out_r_ce0;
    out_r_ce1 <= ap_const_logic_0;
    out_r_d0 <= merge_arrays_1_2_U0_out_r_d0;
    out_r_d1 <= ap_const_lv32_0;
    out_r_we0 <= merge_arrays_1_2_U0_out_r_we0;
    out_r_we1 <= ap_const_logic_0;
end behav;
