#define	BASE_SYS_CFG_ADDR	 0x5200000 


#define	GCR1  				BASE_SYS_CFG_ADDR + 0x04
#define	CORTEX_IR  			BASE_SYS_CFG_ADDR + 0x0c
#define	SYSOPT_CFG  		BASE_SYS_CFG_ADDR + 0x14
#define	VIDEO_DEC_PP  		BASE_SYS_CFG_ADDR + 0x18
#define	CHIP_ID  			BASE_SYS_CFG_ADDR + 0x1c
#define	CHIP_REV  			BASE_SYS_CFG_ADDR + 0x20
#define	BMP_CTL  			BASE_SYS_CFG_ADDR + 0x24
#define	SA_SIG  			BASE_SYS_CFG_ADDR + 0x80
#define	SA_MON1  			BASE_SYS_CFG_ADDR + 0x84
#define	SA_MON2  			BASE_SYS_CFG_ADDR + 0x88
#define	SA_EFUSE_LCS  		BASE_SYS_CFG_ADDR + 0x8c
#define	SA_EFUSE_SW_VER		BASE_SYS_CFG_ADDR + 0x90
#define	SA_EFUSE_DID  		BASE_SYS_CFG_ADDR + 0x94
#define	SA_DCU  			BASE_SYS_CFG_ADDR + 0x98
#define	SA_LCS  			BASE_SYS_CFG_ADDR + 0x9c
#define	EFUSE_CTL_STATE		BASE_SYS_CFG_ADDR + 0xa0
#define	EFUSE_RESERVED		BASE_SYS_CFG_ADDR + 0xa4
#define	ISO_CTL  			BASE_SYS_CFG_ADDR + 0x2c
#define	POWER_EN  			BASE_SYS_CFG_ADDR + 0x30
#define	SPCR1  				BASE_SYS_CFG_ADDR + 0x54
#define	SPCR2  				BASE_SYS_CFG_ADDR + 0x58
#define	USBOTG1_GCR1  		BASE_SYS_CFG_ADDR + 0x5c
#define	USBOTG2_GCR1  		BASE_SYS_CFG_ADDR + 0x64
#define	USBOTG1_GCR2  		BASE_SYS_CFG_ADDR + 0x60
#define	USBOTG2_GCR2  		BASE_SYS_CFG_ADDR + 0x68
#define	DRAMCTL_GCR1  		BASE_SYS_CFG_ADDR + 0x6c
#define	MEM_CFG  			BASE_SYS_CFG_ADDR + 0x74
#define	MIPI_CTL1  			BASE_SYS_CFG_ADDR + 0x78
#define	MIPI_CTL2  			BASE_SYS_CFG_ADDR + 0x7c
#define	MEMBIST_CTRL  		BASE_SYS_CFG_ADDR + 0xa8
#define	WIFI_MBIST_CFG		BASE_SYS_CFG_ADDR + 0xac
#define	ARM_SYS_MBIST_CTRL 	BASE_SYS_CFG_ADDR + 0xbc
#define	OSDM_MBIST_CTRL		BASE_SYS_CFG_ADDR + 0xc4
#define	MBIST1_CTRL  		BASE_SYS_CFG_ADDR + 0xc8
#define	DRAMCTL_CFG0  		BASE_SYS_CFG_ADDR + 0x130
#define	DRAMCTL_CFG1  		BASE_SYS_CFG_ADDR + 0x134
#define	DRAMCTL_CFG2  		BASE_SYS_CFG_ADDR + 0x138
#define	DRAMCTL_CFG3  		BASE_SYS_CFG_ADDR + 0x13c
#define	DRAMCTL_CFG4  		BASE_SYS_CFG_ADDR + 0x140
#define	TEST_CTRL_EN  		BASE_SYS_CFG_ADDR + 0x40
#define	TEST_CTRL1  		BASE_SYS_CFG_ADDR + 0x44
#define	TEST_CTRL2  		BASE_SYS_CFG_ADDR + 0x48
#define	DRAMCTL_GCR2  		BASE_SYS_CFG_ADDR + 0x70
#define	WIFI_MBIST_STAT1	BASE_SYS_CFG_ADDR + 0xb0
#define	WIFI_MBIST_STAT2	BASE_SYS_CFG_ADDR + 0xb4
#define	ARM9_MBIST_CTRL		BASE_SYS_CFG_ADDR + 0xb8
#define	MS_MBIST_CTRL  		BASE_SYS_CFG_ADDR + 0xc0
#define	MBIST2_CTRL  		BASE_SYS_CFG_ADDR + 0xcc
