
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002986                       # Number of seconds simulated
sim_ticks                                  2986189682                       # Number of ticks simulated
final_tick                                 2986189682                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81358                       # Simulator instruction rate (inst/s)
host_op_rate                                   126080                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43555688                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                    68.56                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2198976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2250688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          17317051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         736381889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             753698941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     17317051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17317051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10115901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10115901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10115901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         17317051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        736381889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            763814842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000609548024                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63033                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                414                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2250368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2250688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2986096969                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35167                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.130591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.740247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.363901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29568     93.72%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1718      5.45%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           88      0.28%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      0.16%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      0.06%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      0.05%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.04%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31549                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1293.074074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    336.800866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4743.441626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           25     92.59%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      3.70%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.312408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.877058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               23     85.19%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.70%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      3.70%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      7.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2198656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 17317051.328556563705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 736274729.382713079453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9451509.450363174081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26057679                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1875023341                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12517349851                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32249.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54571.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26519809.01                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1241793520                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1901081020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175810000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35316.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54066.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       753.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    753.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3697                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     345                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      83787.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113411760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60249420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125949600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2134980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         98342400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            307872390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2196000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       253561650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5729280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        416792940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1386240420                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            464.217135                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2305287041                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1051261                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1734335326                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     14917795                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     638201757                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    556083543                       # Time in different power states
system.mem_ctrls_1.actEnergy                111933780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59479035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               125107080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            305562750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3179520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       250037340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6405600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        418826040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1378425945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            461.600264                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2307693956                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3477681                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1742806913                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     16670770                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     633462421                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    548431897                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530717                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530717                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2671                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527790                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1365                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508386                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19404                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1773                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1052294                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13382                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439141                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            88                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17498                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4477047                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              40319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5658354                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530717                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509751                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4387649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5432                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           299                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17456                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1046                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4431159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.984573                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.120100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2885911     65.13%     65.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   177094      4.00%     69.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   112328      2.53%     71.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   111504      2.52%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   108922      2.46%     76.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   107461      2.43%     79.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112261      2.53%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   114288      2.58%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   701390     15.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4431159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.118542                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.263859                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   462071                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2864990                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    165480                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                935902                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2716                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8770979                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2716                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   570520                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1540374                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2430                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    960675                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1354444                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8759940                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                159651                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1061412                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    419                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19442                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16312618                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20162184                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13394047                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11458                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   135147                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 86                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3135060                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534554                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16076                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               981                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              249                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8740091                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9229721                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               650                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           96067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       138293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4431159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.082914                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.594039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1155525     26.08%     26.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              403023      9.10%     35.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              894593     20.19%     55.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1179961     26.63%     81.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              620792     14.01%     96.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               92477      2.09%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               52725      1.19%     99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               20778      0.47%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11285      0.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4431159                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4529      7.01%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.02%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     14      0.02%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  59569     92.22%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   428      0.66%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2194      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155834     88.36%     88.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     88.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1158      0.01%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 155      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  389      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  796      0.01%     88.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     88.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  956      0.01%     88.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.01%     88.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                211      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1052114     11.40%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13444      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1422      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            415      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9229721                       # Type of FU issued
system.cpu.iq.rate                           2.061564                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       64596                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006999                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22945684                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8826425                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8693456                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10163                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9846                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4598                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9287031                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5092                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2330                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14282                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6321                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        522918                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2716                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   52822                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5016                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8740167                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               118                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534554                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16076                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    585                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4185                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            674                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2722                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3396                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9224268                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1052272                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5453                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1065652                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518639                       # Number of branches executed
system.cpu.iew.exec_stores                      13380                       # Number of stores executed
system.cpu.iew.exec_rate                     2.060346                       # Inst execution rate
system.cpu.iew.wb_sent                        8699422                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8698054                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7871344                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14440351                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.942811                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545094                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           96144                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2688                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4416753                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.957116                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.314658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2903351     65.73%     65.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       475936     10.78%     76.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10051      0.23%     76.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8940      0.20%     76.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3717      0.08%     77.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2773      0.06%     77.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1153      0.03%     77.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1066      0.02%     77.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009766     22.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4416753                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009766                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12147230                       # The number of ROB reads
system.cpu.rob.rob_writes                    17495049                       # The number of ROB writes
system.cpu.timesIdled                             483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.802640                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.802640                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.245888                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.245888                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14334648                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8164025                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7237                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3797                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101608                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068727                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2107650                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.690220                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493640                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.078185                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.690220                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          659                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4785088                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4785088                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        29278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29278                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9317                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38595                       # number of overall hits
system.cpu.dcache.overall_hits::total           38595                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497398                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497836                       # number of overall misses
system.cpu.dcache.overall_misses::total        497836                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12073749191                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12073749191                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37561438                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37561438                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  12111310629                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12111310629                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12111310629                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12111310629                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536431                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536431                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536431                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536431                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.944410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.944410                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044900                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928052                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928052                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24273.819338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24273.819338                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85756.707763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85756.707763                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24327.912463                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24327.912463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24327.912463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24327.912463                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3836137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            471860                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.129820                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          529                       # number of writebacks
system.cpu.dcache.writebacks::total               529                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4190                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4196                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4196                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493208                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          432                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493640                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11131871154                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11131871154                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36654318                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36654318                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11168525472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11168525472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11168525472                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11168525472                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.936454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.936454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.920230                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.920230                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.920230                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.920230                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22570.337776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22570.337776                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84847.958333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84847.958333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22624.838895                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22624.838895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22624.838895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22624.838895                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492616                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           689.397053                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17164                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.931707                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   689.397053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.673239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.673239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          731                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.713867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35732                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35732                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16344                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16344                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16344                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16344                       # number of overall hits
system.cpu.icache.overall_hits::total           16344                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1112                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1112                       # number of overall misses
system.cpu.icache.overall_misses::total          1112                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91145549                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91145549                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     91145549                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91145549                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91145549                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91145549                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17456                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063703                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063703                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063703                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063703                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063703                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063703                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81965.421763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81965.421763                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81965.421763                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81965.421763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81965.421763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81965.421763                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           89                       # number of writebacks
system.cpu.icache.writebacks::total                89                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          292                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71929946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71929946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71929946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71929946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71929946                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71929946                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046975                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046975                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046975                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046975                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046975                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87719.446341                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87719.446341                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87719.446341                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87719.446341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87719.446341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87719.446341                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26606.292112                       # Cycle average of tags in use
system.l2.tags.total_refs                      987159                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35193                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.049868                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.018961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       232.526074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26373.747077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.804863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.811960                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32610                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7932465                       # Number of tag accesses
system.l2.tags.data_accesses                  7932465                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          529                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              529                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           88                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               88                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459269                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459281                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459293                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              459281                       # number of overall hits
system.l2.overall_hits::total                  459293                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              808                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33939                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34359                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               808                       # number of overall misses
system.l2.overall_misses::.cpu.data             34359                       # number of overall misses
system.l2.overall_misses::total                 35167                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35611130                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35611130                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70113039                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70113039                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3709112963                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3709112963                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     70113039                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3744724093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3814837132                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70113039                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3744724093                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3814837132                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           88                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           88                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494460                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494460                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.972222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972222                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985366                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068813                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071122                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071122                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84788.404762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84788.404762                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86773.563119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86773.563119                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109287.632606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109287.632606                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86773.563119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108988.157193                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108477.752780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86773.563119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108988.157193                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108477.752780                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            420                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35167                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     30008330                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30008330                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59334319                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59334319                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3256366703                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3256366703                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     59334319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3286375033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3345709352                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59334319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3286375033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3345709352                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.972222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068813                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071122                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071122                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71448.404762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71448.404762                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73433.563119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73433.563119                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95947.632606                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95947.632606                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73433.563119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95648.157193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95137.752780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73433.563119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95648.157193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95137.752780                       # average overall mshr miss latency
system.l2.replacements                           2425                       # number of replacements
system.membus.snoop_filter.tot_requests         36891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34747                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1252                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34747                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35167                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25865593                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          131436200                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987165                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            700                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2986189682                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494028                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           89                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494040                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           820                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1479896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1481625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31626816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31684992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2425                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           496885                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001421                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037667                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496179     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    706      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496885                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          659263467                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1640820                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         987773640                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            33.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
