# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mips.srcs/sources_1/new/alu.v" \
"../../../../mips.srcs/sources_1/new/mux.v" \
"../../../../mips.srcs/sources_1/new/shiftLeft.v" \
"../../../../mips.srcs/sources_1/new/signExtern.v" \
"../../../../mips.srcs/sources_1/new/adder.v" \
"../../../../mips.srcs/sources_1/new/dataMemory.v" \
"../../../../mips.srcs/sources_1/new/jmpMod.v" \
"../../../../mips.srcs/sources_1/new/regFile.v" \
"../../../../mips.srcs/sources_1/new/mux4_1.v" \
"../../../../mips.srcs/sources_1/new/forwardUnit2.v" \
"../../../../mips.srcs/sources_1/new/forwardingUnit.v" \
"../../../../mips.srcs/sources_1/new/regFileForwarding.v" \
"../../../../mips.srcs/sources_1/new/exPipeline.v" \
"../../../../mips.srcs/sources_1/new/andGate.v" \
"../../../../mips.srcs/sources_1/new/ifPipeline.v" \
"../../../../mips.srcs/sources_1/new/programCounter.v" \
"../../../../mips.srcs/sources_1/new/memPipeline.v" \
"../../../../mips.srcs/sources_1/new/controlHazard.v" \
"../../../../mips.srcs/sources_1/new/idPipeline.v" \
"../../../../mips.srcs/sources_1/new/instructionMemory.v" \
"../../../../mips.srcs/sources_1/new/controlLogic.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_jmpMod_0_0/sim/mips_jmpMod_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux_4_0/sim/mips_mux_4_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux_5_0/sim/mips_mux_5_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux4_1_0_0/sim/mips_mux4_1_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux4_1_1_0/sim/mips_mux4_1_1_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux_6_0/sim/mips_mux_6_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_forwardUnit2_0_0/sim/mips_forwardUnit2_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_forwardingUnit_0_0/sim/mips_forwardingUnit_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_regFileForwarding_0_0/sim/mips_regFileForwarding_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux_7_0/sim/mips_mux_7_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_mux_8_0/sim/mips_mux_8_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_exPipeline_0_0/sim/mips_exPipeline_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_andGate_0_0/sim/mips_andGate_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_ifPipeline_0_0/sim/mips_ifPipeline_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_memPipeline_0_0/sim/mips_memPipeline_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_controlHazard_0_0/sim/mips_controlHazard_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_idPipeline_0_0/sim/mips_idPipeline_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" \
"../../../../mips.ip_user_files/bd/mips/sim/mips.v" \
"../../../../mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
