Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec  5 01:55:01 2025
| Host         : HXI-CENTRE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab7_Top_Level_control_sets_placed.rpt
| Design       : Lab7_Top_Level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           17 |
| No           | No                    | Yes                    |              82 |           31 |
| No           | Yes                   | No                     |             366 |          106 |
| Yes          | No                    | No                     |              16 |           16 |
| Yes          | No                    | Yes                    |              42 |           16 |
| Yes          | Yes                   | No                     |             419 |          105 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                            Enable Signal                           |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  u_clk_wiz/inst/clk_out1 |                                                                    | Menu_Subsystem_inst/Menu_Module/SR[0]                |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_out1 | R2R_subsystem_inst/Fall_Detector2/raw_data[7]_i_1_n_0              | reset_IBUF                                           |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | R2R_subsystem_inst/R2R_SAR/result_code[7]_i_1__0_n_0               | reset_IBUF                                           |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_out1 | R2R_subsystem_inst/R2R_ramp/downcounter_inst/E[0]                  | R2R_subsystem_inst/R2R_ramp/duty_cycle[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | PWM_subsystem_inst/Fall_Detector/raw_value1[7]_i_1_n_0             | reset_IBUF                                           |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | PWM_subsystem_inst/PWM_SAR/result_code[7]_i_1_n_0                  | reset_IBUF                                           |                1 |              8 |         8.00 |
|  u_clk_wiz/inst/clk_out1 | PWM_subsystem_inst/PWM_Ramp/downcounter_inst/E[0]                  | PWM_subsystem_inst/PWM_Ramp/duty_cycle[7]_i_1_n_0    |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_out1 | BIN_TO_BCD_inst/bcd_out[15]_i_1_n_0                                | reset_IBUF                                           |                5 |             16 |         3.20 |
|  u_clk_wiz/inst/clk_out1 | R2R_subsystem_inst/R2R_ramp/downcounter_inst/count[17]_i_1__0_n_0  | reset_IBUF                                           |                4 |             18 |         4.50 |
|  u_clk_wiz/inst/clk_out1 | cal_btn_inst/E[0]                                                  | reset_IBUF                                           |               11 |             26 |         2.36 |
|  u_clk_wiz/inst/clk_out1 | PWM_subsystem_inst/PWM_Ramp/downcounter_inst/switches_inputs[1][0] | reset_IBUF                                           |                7 |             26 |         3.71 |
|  u_clk_wiz/inst/clk_out1 | BIN_TO_BCD_inst/scratch[31]_i_1_n_0                                | Menu_Subsystem_inst/Menu_Module/SR[0]                |                7 |             32 |         4.57 |
|  u_clk_wiz/inst/clk_out1 | XADC_subsystem_inst/AVERAGER/ready_r_reg                           |                                                      |               32 |            144 |         4.50 |
|  u_clk_wiz/inst/clk_out1 |                                                                    |                                                      |               33 |            145 |         4.39 |
|  u_clk_wiz/inst/clk_out1 | XADC_subsystem_inst/AVERAGER/ready_r_reg                           | reset_IBUF                                           |               72 |            295 |         4.10 |
|  u_clk_wiz/inst/clk_out1 |                                                                    | reset_IBUF                                           |              136 |            443 |         3.26 |
+--------------------------+--------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


