

================================================================
== Vivado HLS Report for 'xilly_decprint'
================================================================
* Date:           Sun Jun  6 13:18:21 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 4 2 
5 --> 6 
6 --> 7 
7 --> 7 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v_0 = alloca i32"   --->   Operation 8 'alloca' 'v_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%val_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_r) nounwind"   --->   Operation 9 'read' 'val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%out = alloca [11 x i8], align 1" [coprocess/example/src/xilly_debug.c:32]   --->   Operation 10 'alloca' 'out' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "store i32 %val_read, i32* %v_0" [coprocess/example/src/xilly_debug.c:37]   --->   Operation 11 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [coprocess/example/src/xilly_debug.c:37]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%first_0 = phi i32 [ 9, %0 ], [ %first_1, %3 ]"   --->   Operation 13 'phi' 'first_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%first = phi i4 [ 0, %0 ], [ %i, %3 ]"   --->   Operation 14 'phi' 'first' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %first to i32" [coprocess/example/src/xilly_debug.c:37]   --->   Operation 15 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp eq i4 %first, -6" [coprocess/example/src/xilly_debug.c:37]   --->   Operation 16 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%i = add i4 %first, 1" [coprocess/example/src/xilly_debug.c:37]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %4, label %.preheader.preheader" [coprocess/example/src/xilly_debug.c:37]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %first to i64" [coprocess/example/src/xilly_debug.c:39]   --->   Operation 20 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%powers10_addr = getelementptr [10 x i28]* @powers10, i64 0, i64 %zext_ln39" [coprocess/example/src/xilly_debug.c:39]   --->   Operation 21 'getelementptr' 'powers10_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%powers10_load = load i28* %powers10_addr, align 4" [coprocess/example/src/xilly_debug.c:39]   --->   Operation 22 'load' 'powers10_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 28> <Depth = 10> <ROM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%out_addr = getelementptr inbounds [11 x i8]* %out, i64 0, i64 10" [coprocess/example/src/xilly_debug.c:50]   --->   Operation 23 'getelementptr' 'out_addr' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.32ns)   --->   "store i8 0, i8* %out_addr, align 1" [coprocess/example/src/xilly_debug.c:50]   --->   Operation 24 'store' <Predicate = (icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i32 %first_0 to i5" [coprocess/example/src/xilly_debug.c:6->coprocess/example/src/xilly_debug.c:52]   --->   Operation 25 'trunc' 'trunc_ln6' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %5" [coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:52]   --->   Operation 26 'br' <Predicate = (icmp_ln37)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%powers10_load = load i28* %powers10_addr, align 4" [coprocess/example/src/xilly_debug.c:39]   --->   Operation 27 'load' 'powers10_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 28> <Depth = 10> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i28 %powers10_load to i30" [coprocess/example/src/xilly_debug.c:39]   --->   Operation 28 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i30 %sext_ln39 to i32" [coprocess/example/src/xilly_debug.c:39]   --->   Operation 29 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [coprocess/example/src/xilly_debug.c:39]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ %x, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 31 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%v_0_load = load i32* %v_0"   --->   Operation 32 'load' 'v_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp ult i32 %v_0_load, %zext_ln39_1" [coprocess/example/src/xilly_debug.c:39]   --->   Operation 33 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.91ns)   --->   "%x = add i8 %x_0, 1" [coprocess/example/src/xilly_debug.c:41]   --->   Operation 34 'add' 'x' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %3, label %2" [coprocess/example/src/xilly_debug.c:39]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.55ns)   --->   "%v = sub i32 %v_0_load, %zext_ln39_1" [coprocess/example/src/xilly_debug.c:40]   --->   Operation 36 'sub' 'v' <Predicate = (!icmp_ln39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.76ns)   --->   "store i32 %v, i32* %v_0" [coprocess/example/src/xilly_debug.c:42]   --->   Operation 37 'store' <Predicate = (!icmp_ln39)> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader" [coprocess/example/src/xilly_debug.c:42]   --->   Operation 38 'br' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln44 = or i8 %x_0, 48" [coprocess/example/src/xilly_debug.c:44]   --->   Operation 39 'or' 'or_ln44' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr inbounds [11 x i8]* %out, i64 0, i64 %zext_ln39" [coprocess/example/src/xilly_debug.c:44]   --->   Operation 40 'getelementptr' 'out_addr_2' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.32ns)   --->   "store i8 %or_ln44, i8* %out_addr_2, align 1" [coprocess/example/src/xilly_debug.c:44]   --->   Operation 41 'store' <Predicate = (icmp_ln39)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_4 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln46 = icmp ne i8 %x_0, 0" [coprocess/example/src/xilly_debug.c:46]   --->   Operation 42 'icmp' 'icmp_ln46' <Predicate = (icmp_ln39)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln46_1 = icmp sgt i32 %first_0, %zext_ln37" [coprocess/example/src/xilly_debug.c:46]   --->   Operation 43 'icmp' 'icmp_ln46_1' <Predicate = (icmp_ln39)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node first_1)   --->   "%and_ln46 = and i1 %icmp_ln46, %icmp_ln46_1" [coprocess/example/src/xilly_debug.c:46]   --->   Operation 44 'and' 'and_ln46' <Predicate = (icmp_ln39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%first_1 = select i1 %and_ln46, i32 %zext_ln37, i32 %first_0" [coprocess/example/src/xilly_debug.c:46]   --->   Operation 45 'select' 'first_1' <Predicate = (icmp_ln39)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [coprocess/example/src/xilly_debug.c:37]   --->   Operation 46 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.10>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_0_rec_i = phi i64 [ 0, %4 ], [ %add_ln9, %6 ]" [coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:52]   --->   Operation 47 'phi' 'p_0_rec_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_29 = trunc i64 %p_0_rec_i to i5" [coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:52]   --->   Operation 48 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.78ns)   --->   "%sum_i = add i5 %empty_29, %trunc_ln6" [coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:52]   --->   Operation 49 'add' 'sum_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i5 %sum_i to i64" [coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:52]   --->   Operation 50 'zext' 'sum_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [11 x i8]* %out, i64 0, i64 %sum_i_cast" [coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:52]   --->   Operation 51 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.32ns)   --->   "%out_load = load i8* %out_addr_1, align 1" [coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:52]   --->   Operation 52 'load' 'out_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_5 : Operation 53 [1/1] (3.52ns)   --->   "%add_ln9 = add i64 1, %p_0_rec_i" [coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:52]   --->   Operation 53 'add' 'add_ln9' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 3> <Delay = 3.87>
ST_6 : Operation 54 [1/2] (2.32ns)   --->   "%out_load = load i8* %out_addr_1, align 1" [coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:52]   --->   Operation 54 'load' 'out_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 11> <RAM>
ST_6 : Operation 55 [1/1] (1.55ns)   --->   "%icmp_ln7 = icmp eq i8 %out_load, 0" [coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:52]   --->   Operation 55 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %xilly_puts.3.exit, label %.preheader.i.preheader" [coprocess/example/src/xilly_debug.c:7->coprocess/example/src/xilly_debug.c:52]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader.i" [coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:52]   --->   Operation 57 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [coprocess/example/src/xilly_debug.c:53]   --->   Operation 58 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%debug_ready_load = load volatile i8* @debug_ready, align 1" [coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:52]   --->   Operation 59 'load' 'debug_ready_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i8 %debug_ready_load to i1" [coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:52]   --->   Operation 60 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %trunc_ln8, label %6, label %.preheader.i" [coprocess/example/src/xilly_debug.c:8->coprocess/example/src/xilly_debug.c:52]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "store volatile i8 %out_load, i8* @debug_out, align 1" [coprocess/example/src/xilly_debug.c:9->coprocess/example/src/xilly_debug.c:52]   --->   Operation 62 'store' <Predicate = (trunc_ln8)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "br label %5" [coprocess/example/src/xilly_debug.c:10->coprocess/example/src/xilly_debug.c:52]   --->   Operation 63 'br' <Predicate = (trunc_ln8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ powers10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ debug_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ debug_out]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_0              (alloca           ) [ 01111000]
val_read         (read             ) [ 00000000]
out              (alloca           ) [ 00111111]
store_ln37       (store            ) [ 00000000]
br_ln37          (br               ) [ 01111000]
first_0          (phi              ) [ 00111000]
first            (phi              ) [ 00100000]
zext_ln37        (zext             ) [ 00011000]
icmp_ln37        (icmp             ) [ 00111000]
empty            (speclooptripcount) [ 00000000]
i                (add              ) [ 01111000]
br_ln37          (br               ) [ 00000000]
zext_ln39        (zext             ) [ 00011000]
powers10_addr    (getelementptr    ) [ 00010000]
out_addr         (getelementptr    ) [ 00000000]
store_ln50       (store            ) [ 00000000]
trunc_ln6        (trunc            ) [ 00000111]
br_ln7           (br               ) [ 00111111]
powers10_load    (load             ) [ 00000000]
sext_ln39        (sext             ) [ 00000000]
zext_ln39_1      (zext             ) [ 00001000]
br_ln39          (br               ) [ 00111000]
x_0              (phi              ) [ 00001000]
v_0_load         (load             ) [ 00000000]
icmp_ln39        (icmp             ) [ 00111000]
x                (add              ) [ 00111000]
br_ln39          (br               ) [ 00000000]
v                (sub              ) [ 00000000]
store_ln42       (store            ) [ 00000000]
br_ln42          (br               ) [ 00111000]
or_ln44          (or               ) [ 00000000]
out_addr_2       (getelementptr    ) [ 00000000]
store_ln44       (store            ) [ 00000000]
icmp_ln46        (icmp             ) [ 00000000]
icmp_ln46_1      (icmp             ) [ 00000000]
and_ln46         (and              ) [ 00000000]
first_1          (select           ) [ 01111000]
br_ln37          (br               ) [ 01111000]
p_0_rec_i        (phi              ) [ 00000100]
empty_29         (trunc            ) [ 00000000]
sum_i            (add              ) [ 00000000]
sum_i_cast       (zext             ) [ 00000000]
out_addr_1       (getelementptr    ) [ 00000010]
add_ln9          (add              ) [ 00100111]
out_load         (load             ) [ 00000001]
icmp_ln7         (icmp             ) [ 00000111]
br_ln7           (br               ) [ 00000000]
br_ln8           (br               ) [ 00000000]
ret_ln53         (ret              ) [ 00000000]
debug_ready_load (load             ) [ 00000000]
trunc_ln8        (trunc            ) [ 00000111]
br_ln8           (br               ) [ 00000000]
store_ln9        (store            ) [ 00000000]
br_ln10          (br               ) [ 00100111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="powers10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="powers10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="debug_ready">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_ready"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="v_0_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_0/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="out_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="powers10_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="28" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="powers10_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="powers10_load/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="out_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="5" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln50/2 store_ln44/4 out_load/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="out_addr_2_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="2"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="out_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/5 "/>
</bind>
</comp>

<comp id="89" class="1005" name="first_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_0 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="first_0_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="32" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_0/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="first_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="1"/>
<pin id="103" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="first (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="first_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="x_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="1"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/4 "/>
</bind>
</comp>

<comp id="123" class="1005" name="p_0_rec_i_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_0_rec_i_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="64" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln37_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln37_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln37_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln39_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln6_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln39_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="28" slack="0"/>
<pin id="166" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln39_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="28" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="v_0_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="3"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_0_load/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln39_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="30" slack="1"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="x_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="v_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="30" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln42_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="3"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="or_ln44_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln46_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln46_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2"/>
<pin id="211" dir="0" index="1" bw="4" slack="2"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="and_ln46_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="first_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="2"/>
<pin id="223" dir="0" index="2" bw="32" slack="2"/>
<pin id="224" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="empty_29_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sum_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="1"/>
<pin id="234" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sum_i_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln9_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln7_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="debug_ready_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_ready_load/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln8_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln9_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/7 "/>
</bind>
</comp>

<comp id="266" class="1005" name="v_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v_0 "/>
</bind>
</comp>

<comp id="273" class="1005" name="zext_ln37_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2"/>
<pin id="275" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="287" class="1005" name="zext_ln39_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="2"/>
<pin id="289" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

<comp id="292" class="1005" name="powers10_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="powers10_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="trunc_ln6_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="302" class="1005" name="zext_ln39_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln39_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="x_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="316" class="1005" name="first_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="out_addr_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="add_ln9_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="331" class="1005" name="out_load_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="75" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="82" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="93" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="42" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="105" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="105" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="105" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="105" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="163"><net_src comp="93" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="55" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="116" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="172" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="116" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="207"><net_src comp="116" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="89" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="203" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="89" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="127" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="127" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="68" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="6" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="34" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="276"><net_src comp="139" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="285"><net_src comp="149" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="290"><net_src comp="155" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="295"><net_src comp="48" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="300"><net_src comp="160" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="305"><net_src comp="168" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="314"><net_src comp="180" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="319"><net_src comp="220" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="324"><net_src comp="82" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="329"><net_src comp="241" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="334"><net_src comp="68" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="261" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: debug_out | {7 }
 - Input state : 
	Port: xilly_decprint : val_r | {1 }
	Port: xilly_decprint : powers10 | {2 3 }
	Port: xilly_decprint : debug_ready | {7 }
  - Chain level:
	State 1
	State 2
		zext_ln37 : 1
		icmp_ln37 : 1
		i : 1
		br_ln37 : 2
		zext_ln39 : 1
		powers10_addr : 2
		powers10_load : 3
		store_ln50 : 1
		trunc_ln6 : 1
	State 3
		sext_ln39 : 1
		zext_ln39_1 : 2
	State 4
		icmp_ln39 : 1
		x : 1
		br_ln39 : 2
		v : 1
		store_ln42 : 2
		or_ln44 : 1
		store_ln44 : 1
		icmp_ln46 : 1
		and_ln46 : 2
		first_1 : 2
	State 5
		empty_29 : 1
		sum_i : 2
		sum_i_cast : 3
		out_addr_1 : 4
		out_load : 5
		add_ln9 : 1
	State 6
		icmp_ln7 : 1
		br_ln7 : 2
	State 7
		trunc_ln8 : 1
		br_ln8 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_149      |    0    |    13   |
|    add   |       x_fu_180      |    0    |    15   |
|          |     sum_i_fu_231    |    0    |    15   |
|          |    add_ln9_fu_241   |    0    |    71   |
|----------|---------------------|---------|---------|
|          |   icmp_ln37_fu_143  |    0    |    9    |
|          |   icmp_ln39_fu_175  |    0    |    18   |
|   icmp   |   icmp_ln46_fu_203  |    0    |    11   |
|          |  icmp_ln46_1_fu_209 |    0    |    18   |
|          |   icmp_ln7_fu_247   |    0    |    11   |
|----------|---------------------|---------|---------|
|    sub   |       v_fu_186      |    0    |    39   |
|----------|---------------------|---------|---------|
|  select  |    first_1_fu_220   |    0    |    32   |
|----------|---------------------|---------|---------|
|    and   |   and_ln46_fu_214   |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   | val_read_read_fu_42 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln37_fu_139  |    0    |    0    |
|   zext   |   zext_ln39_fu_155  |    0    |    0    |
|          |  zext_ln39_1_fu_168 |    0    |    0    |
|          |  sum_i_cast_fu_236  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   trunc_ln6_fu_160  |    0    |    0    |
|   trunc  |   empty_29_fu_227   |    0    |    0    |
|          |   trunc_ln8_fu_257  |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   sext_ln39_fu_164  |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |    or_ln44_fu_196   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   254   |
|----------|---------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| out|    0   |   16   |    2   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   16   |    2   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln9_reg_326   |   64   |
|    first_0_reg_89   |   32   |
|   first_1_reg_316   |   32   |
|    first_reg_101    |    4   |
|      i_reg_282      |    4   |
|  out_addr_1_reg_321 |    4   |
|   out_load_reg_331  |    8   |
|  p_0_rec_i_reg_123  |   64   |
|powers10_addr_reg_292|    4   |
|  trunc_ln6_reg_297  |    5   |
|     v_0_reg_266     |   32   |
|     x_0_reg_112     |    8   |
|      x_reg_311      |    8   |
|  zext_ln37_reg_273  |   32   |
| zext_ln39_1_reg_302 |   32   |
|  zext_ln39_reg_287  |   64   |
+---------------------+--------+
|        Total        |   397  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_68 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_68 |  p1  |   2  |   8  |   16   ||    9    |
|  first_0_reg_89  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  7.1675 ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   254  |    -   |
|   Memory  |    0   |    -   |   16   |    2   |    0   |
|Multiplexer|    -   |    7   |    -   |   48   |    -   |
|  Register |    -   |    -   |   397  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   413  |   304  |    0   |
+-----------+--------+--------+--------+--------+--------+
