{
  "paper_id": "2012.11890v1",
  "title": "SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM Extended Abstract",
  "abstract": "",
  "reference_labels": [
    {
      "index": 0,
      "title": "Compute Caches",
      "abstract": "",
      "year": "2017",
      "venue": "HPCA",
      "authors": "S. Aga et al."
    },
    {
      "index": 1,
      "title": "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing",
      "abstract": "",
      "year": "2015",
      "venue": "ISCA",
      "authors": "J. Ahn et al."
    },
    {
      "index": 2,
      "title": "PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture",
      "abstract": "",
      "year": "2015",
      "venue": "ISCA",
      "authors": "J. Ahn et al."
    },
    {
      "index": 3,
      "title": "Data Reorganization in Memory Using 3D-Stacked DRAM",
      "abstract": "",
      "year": "2016",
      "venue": "ISCA",
      "authors": "B. Akin et al."
    },
    {
      "index": 4,
      "title": "In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology",
      "abstract": "",
      "year": "2019",
      "venue": "TCAS-I",
      "authors": "M. F. Ali et al."
    },
    {
      "index": 5,
      "title": "GraphiDe: A Graph Processing Accelerator Leveraging in-DRAM-Computing",
      "abstract": "",
      "year": "2019",
      "venue": "GLSVLSI",
      "authors": "S. Angizi and D. Fan"
    },
    {
      "index": 6,
      "title": "IMCE: Energy-Efficient Bitwise In-Memory Convolution Engine for Deep Neural Network",
      "abstract": "",
      "year": "2018",
      "venue": "ASP-DAC",
      "authors": "S. Angizi et al."
    },
    {
      "index": 7,
      "title": "JAFAR: Near-Data Processing for Databases",
      "abstract": "",
      "year": "2015",
      "venue": "SIGMOD",
      "authors": "O. O. Babarinsa and S. Idreos"
    },
    {
      "index": 8,
      "title": "Bit-Serial Parallel Processing Systems",
      "abstract": "",
      "year": "1982",
      "venue": "IEEE Trans. Comput.",
      "authors": "K. E. Batcher"
    },
    {
      "index": 9,
      "title": "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks",
      "abstract": "",
      "year": "2018",
      "venue": "ASPLOS",
      "authors": "A. Boroumand et al."
    },
    {
      "index": 10,
      "title": "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory",
      "abstract": "",
      "year": "2017",
      "venue": "IEEE CAL",
      "authors": "A. Boroumand et al."
    },
    {
      "index": 11,
      "title": "CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators",
      "abstract": "",
      "year": "2019",
      "venue": "ISCA",
      "authors": "A. Boroumand et al."
    },
    {
      "index": 12,
      "title": "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis",
      "abstract": "",
      "year": "2020",
      "venue": "MICRO",
      "authors": "D. S. Cali et al."
    },
    {
      "index": 13,
      "title": "Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM",
      "abstract": "",
      "year": "2016",
      "venue": "HPCA",
      "authors": "K. K. Chang et al."
    },
    {
      "index": 14,
      "title": "PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory",
      "abstract": "",
      "year": "2016",
      "venue": "ISCA",
      "authors": "P. Chi et al."
    },
    {
      "index": 15,
      "title": "DrAcc: a DRAM based Accelerator for Accurate CNN Inference",
      "abstract": "",
      "year": "2018",
      "venue": "DAC",
      "authors": "Q. Deng et al."
    },
    {
      "index": 16,
      "title": "The True Processing in Memory Accelerator",
      "abstract": "",
      "year": "2019",
      "venue": "HCS",
      "authors": "F. Devaux"
    },
    {
      "index": 17,
      "title": "The Mondrian Data Engine",
      "abstract": "",
      "year": "2017",
      "venue": "ISCA",
      "authors": "M. Drumond et al."
    },
    {
      "index": 18,
      "title": "Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks",
      "abstract": "",
      "year": "2018",
      "venue": "ISCA",
      "authors": "C. Eckert et al.",
      "orig_title": "Neural Cache: Bit-serial in-Cache Acceleration of Deep Neural Networks",
      "paper_id": "1805.03718v1"
    },
    {
      "index": 19,
      "title": "NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules",
      "abstract": "",
      "year": "2015",
      "venue": "HPCA",
      "authors": "A. Farmahini-Farahani et al."
    },
    {
      "index": 20,
      "title": "TRRespass: Exploiting the Many Sides of Target Row Refresh",
      "abstract": "",
      "year": "2020",
      "venue": "IEEE S&P",
      "authors": "P. Frigo et al.",
      "orig_title": "TRRespass: Exploiting the Many Sides of Target Row Refresh",
      "paper_id": "2004.01807v1"
    },
    {
      "index": 21,
      "title": "Duality Cache for Data Parallel Acceleration",
      "abstract": "",
      "year": "2019",
      "venue": "ISCA",
      "authors": "D. Fujiki et al."
    },
    {
      "index": 22,
      "title": "The Programmable Logic-in-Memory (PLiM) Computer",
      "abstract": "",
      "year": "2016",
      "venue": "DATE",
      "authors": "P.-E. Gaillardon et al."
    },
    {
      "index": 23,
      "title": "ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs",
      "abstract": "",
      "year": "2019",
      "venue": "MICRO",
      "authors": "F. Gao et al."
    },
    {
      "index": 24,
      "title": "HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing",
      "abstract": "",
      "year": "2016",
      "venue": "HPCA",
      "authors": "M. Gao and C. Kozyrakis"
    },
    {
      "index": 25,
      "title": "TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory",
      "abstract": "",
      "year": "2017",
      "venue": "ASPLOS",
      "authors": "M. Gao et al."
    },
    {
      "index": 26,
      "title": "Processing-in-Memory: A Workload-Driven Perspective",
      "abstract": "",
      "year": "2019",
      "venue": "IBM JRD",
      "authors": "S. Ghose et al."
    },
    {
      "index": 27,
      "title": "Digital Image Processing",
      "abstract": "",
      "year": "2002",
      "venue": "Addison-Wesley",
      "authors": "R. C. Gonzalez and R. E. Woods"
    },
    {
      "index": 28,
      "title": "Deep Learning",
      "abstract": "",
      "year": "2016",
      "venue": "MIT Press",
      "authors": "I. Goodfellow et al.",
      "orig_title": "Deep Learning",
      "paper_id": "1807.07987v2"
    },
    {
      "index": 29,
      "title": "Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges",
      "abstract": "",
      "year": "2016",
      "venue": "GLSVLSI",
      "authors": "P. Gu et al."
    },
    {
      "index": 30,
      "title": "Transparent Offloading and Mapping (TOM) Enabling Programmer-Transparent Near-Data Processing in GPU Systems",
      "abstract": "",
      "year": "2016",
      "venue": "ISCA",
      "authors": "K. Hsieh et al."
    },
    {
      "index": 31,
      "title": "Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation",
      "abstract": "",
      "year": "2016",
      "venue": "ICCD",
      "authors": "K. Hsieh et al."
    },
    {
      "index": 32,
      "title": "Hybrid Memory Cube Specification Rev. 2.0",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Hybrid Memory Cube Consortium"
    },
    {
      "index": 33,
      "title": "Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory",
      "abstract": "",
      "year": "2016",
      "venue": "ISCA",
      "authors": "D. Kim et al."
    },
    {
      "index": 34,
      "title": "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies",
      "abstract": "",
      "year": "2018",
      "venue": "APBC",
      "authors": "J. S. Kim et al.",
      "orig_title": "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping using Processing-in-Memory Technologies",
      "paper_id": "1711.01177v1"
    },
    {
      "index": 35,
      "title": "Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques",
      "abstract": "",
      "year": "2020",
      "venue": "ISCA",
      "authors": "J. S. Kim et al.",
      "orig_title": "Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques",
      "paper_id": "2005.13121v2"
    },
    {
      "index": 36,
      "title": "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors",
      "abstract": "",
      "year": "2014",
      "venue": "ISCA",
      "authors": "Y. Kim et al."
    },
    {
      "index": 37,
      "title": "LeNet-5, Convolutional Neural Networks",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": "Y. LeCun et al."
    },
    {
      "index": 38,
      "title": "25.2 A 1.2V 8Gb 8-Channel 128GB/s High-Bandwidth Memory (HBM) Stacked DRAM with Effective Microbump I/O Test Methods Using 29nm Process and TSV",
      "abstract": "",
      "year": "2014",
      "venue": "ISSCC",
      "authors": "D. U. Lee et al."
    },
    {
      "index": 39,
      "title": "Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost",
      "abstract": "",
      "year": "2016",
      "venue": "ACM TACO",
      "authors": "D. Lee et al."
    },
    {
      "index": 40,
      "title": "BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models",
      "abstract": "",
      "year": "2015",
      "venue": "PACT",
      "authors": "J. H. Lee et al."
    },
    {
      "index": 41,
      "title": "Handwritten Digit Recognition Using k-Nearest-Neighbor, Radial-Basis Function, and Backpropagation Neural Networks",
      "abstract": "",
      "year": "1991",
      "venue": "Neural Computation",
      "authors": "Y. Lee"
    },
    {
      "index": 42,
      "title": "DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator",
      "abstract": "",
      "year": "2017",
      "venue": "MICRO",
      "authors": "S. Li et al."
    },
    {
      "index": 43,
      "title": "Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-Volatile Memories",
      "abstract": "",
      "year": "2016",
      "venue": "DAC",
      "authors": "S. Li et al."
    },
    {
      "index": 44,
      "title": "BitWeaving: Fast Scans for Main Memory Data Processing",
      "abstract": "",
      "year": "2013",
      "venue": "SIGMOD",
      "authors": "Y. Li and J. M. Patel"
    },
    {
      "index": 45,
      "title": "A Processing in Memory Taxonomy and a Case for Studying Fixed-Function PIM",
      "abstract": "",
      "year": "2013",
      "venue": "WoNDP",
      "authors": "G. H. Loh et al."
    },
    {
      "index": 46,
      "title": "The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser",
      "abstract": "",
      "year": "2017",
      "venue": "DATE",
      "authors": "O. Mutlu",
      "orig_title": "The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser",
      "paper_id": "1703.00626v1"
    },
    {
      "index": 47,
      "title": "Processing Data Where It Makes Sense: Enabling In-Memory Computation",
      "abstract": "",
      "year": "2019",
      "venue": "MICPRO",
      "authors": "O. Mutlu et al.",
      "orig_title": "Processing Data Where It Makes Sense: Enabling In-Memory Computation",
      "paper_id": "1903.03988v1"
    },
    {
      "index": 48,
      "title": "A Modern Primer on Processing in Memory",
      "abstract": "",
      "year": "2021",
      "venue": "Emerging Computing: From Devices to Systems - Looking Beyond Moore and Von Neumann",
      "authors": "O. Mutlu et al.",
      "orig_title": "A Modern Primer on Processing in Memory",
      "paper_id": "2012.03112v5"
    },
    {
      "index": 49,
      "title": "RowHammer: A Retrospective",
      "abstract": "",
      "year": "2019",
      "venue": "TCAD",
      "authors": "O. Mutlu and J. S. Kim"
    },
    {
      "index": 50,
      "title": "GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks",
      "abstract": "",
      "year": "2017",
      "venue": "HPCA",
      "authors": "L. Nai et al."
    },
    {
      "index": 51,
      "title": "NIM: An HMC-Based Machine for Neuron Computation",
      "abstract": "",
      "year": "2017",
      "venue": "ARC",
      "authors": "G. F. Oliveira et al."
    },
    {
      "index": 52,
      "title": "Scheduling Techniques for GPU Architectures with Processing-in-Memory Capabilities",
      "abstract": "",
      "year": "2016",
      "venue": "PACT",
      "authors": "A. Pattnaik et al."
    },
    {
      "index": 53,
      "title": "NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads",
      "abstract": "",
      "year": "2014",
      "venue": "ISPASS",
      "authors": "S. H. Pugsley et al."
    },
    {
      "index": 54,
      "title": "Operand Size Reconfiguration for Big Data Processing in Memory",
      "abstract": "",
      "year": "2017",
      "venue": "DATE",
      "authors": "P. C. Santos et al."
    },
    {
      "index": 55,
      "title": "Fast Bulk Bitwise AND and OR in DRAM",
      "abstract": "",
      "year": "2015",
      "venue": "IEEE CAL",
      "authors": "V. Seshadri et al."
    },
    {
      "index": 56,
      "title": "RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization",
      "abstract": "",
      "year": "2013",
      "venue": "MICRO",
      "authors": "V. Seshadri et al."
    },
    {
      "index": 57,
      "title": "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology",
      "abstract": "",
      "year": "2017",
      "venue": "MICRO",
      "authors": "V. Seshadri et al."
    },
    {
      "index": 58,
      "title": "The Processing Using Memory Paradigm: In-DRAM Bulk Copy, Initialization, Bitwise AND and OR",
      "abstract": "",
      "year": "2016",
      "venue": "arXiv:1610.09603 [cs.AR]",
      "authors": "V. Seshadri and O. Mutlu"
    },
    {
      "index": 59,
      "title": "In-DRAM Bulk Bitwise Execution Engine",
      "abstract": "",
      "year": "2019",
      "venue": "arXiv:1905.09822 [cs.AR]",
      "authors": "V. Seshadri and O. Mutlu"
    },
    {
      "index": 60,
      "title": "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars",
      "abstract": "",
      "year": "2016",
      "venue": "ISCA",
      "authors": "A. Shafiee et al."
    },
    {
      "index": 61,
      "title": "Parallel Computing with Vertical Data",
      "abstract": "",
      "year": "1960",
      "venue": "EJCC",
      "authors": "W. Shooman"
    },
    {
      "index": 62,
      "title": "Very Deep Convolutional Networks for Large-Scale Image Recognition",
      "abstract": "",
      "year": "2014",
      "venue": "arXiv:1409.1556 [cs.CV]",
      "authors": "K. Simonyan and A. Zisserman",
      "orig_title": "Very Deep Convolutional Networks for Large-Scale Image Recognition",
      "paper_id": "1409.1556v6"
    },
    {
      "index": 63,
      "title": "PipeLayer: A Pipelined ReRAM-based Accelerator for Deep Learning",
      "abstract": "",
      "year": "2017",
      "venue": "HPCA",
      "authors": "L. Song et al."
    },
    {
      "index": 64,
      "title": "GraphR: Accelerating Graph Processing Using ReRAM",
      "abstract": "",
      "year": "2018",
      "venue": "HPCA",
      "authors": "L. Song et al.",
      "orig_title": "GraphR: Accelerating Graph Processing Using ReRAM",
      "paper_id": "1708.06248v4"
    },
    {
      "index": 65,
      "title": "TPC-H",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "Transaction Processing Performance Council"
    },
    {
      "index": 66,
      "title": "FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching",
      "abstract": "",
      "year": "2020",
      "venue": "MICRO",
      "authors": "Y. Wang et al.",
      "orig_title": "FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching",
      "paper_id": "2009.08437v1"
    },
    {
      "index": 67,
      "title": "ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM",
      "abstract": "",
      "year": "2020",
      "venue": "HPCA",
      "authors": "X. Xin et al."
    },
    {
      "index": 68,
      "title": "TOP-PIM: Throughput-Oriented Programmable Processing in Memory",
      "abstract": "",
      "year": "2014",
      "venue": "HPDC",
      "authors": "D. Zhang et al."
    },
    {
      "index": 69,
      "title": "Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware",
      "abstract": "",
      "year": "2013",
      "venue": "HPEC",
      "authors": "Q. Zhu et al."
    }
  ]
}