// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Counter(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:125:11
         reset,	// <stdin>:126:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [2:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:125:11
    if (reset)	// <stdin>:125:11
      rCounter <= 3'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 3'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 3'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_full = rCounter == 3'h4;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

// VCS coverage exclude_file
module ram_4x256(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [255:0] W0_data
);

  reg [255:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_UInt256(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:149:11
                 reset,	// <stdin>:150:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:149:11
    if (reset) begin	// <stdin>:149:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:149:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_2x512(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [511:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [511:0] W0_data
);

  reg [511:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [511:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [9:0] j = 10'h0; j < 10'h200; j += 10'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 512'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_Bundle2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:200:11
                 reset,	// <stdin>:201:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits__1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_enq_bits__2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits__1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_bits__2	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [511:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:200:11
    if (reset) begin	// <stdin>:200:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:200:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x512 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits__2, io_enq_bits__1})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits__1 = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits__2 = _ram_ext_R0_data[511:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x256(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [255:0] W0_data
);

  reg [255:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt256(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:251:11, :359:11
                 reset,	// <stdin>:252:11, :360:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:251:11, :359:11
    if (reset) begin	// <stdin>:251:11, :359:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:251:11, :359:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module RequestResponseGuard(	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:15:7
  input          clock,	// <stdin>:302:11
                 reset,	// <stdin>:303:11
  output         sourceReq_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
  input          sourceReq_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
  input  [255:0] sourceReq_bits__1,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
                 sourceReq_bits__2,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
  input          sinkResp_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:17:20
  output         sinkResp_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:17:20
  output [255:0] sinkResp_bits,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:17:20
  input          sinkReq_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
  output         sinkReq_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
  output [255:0] sinkReq_bits__1,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
                 sinkReq_bits__2,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
  output         sourceResp_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:20:22
  input          sourceResp_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:20:22
  input  [255:0] sourceResp_bits	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:20:22
);

  wire         _sinkBuffered__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire         _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire         _respQueue_io_deq_valid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
  wire [255:0] _respQueue_io_deq_bits;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
  wire         _ctr_io_full;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:22:27
  wire         sourceReq_ready_0 =
    _sinkBuffered__sinkBuffer_io_enq_ready & sourceReq_valid & ~_ctr_io_full;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:22:27, :32:22, src/main/scala/chext/elastic/Arrival.scala:65:45, src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/util/Counter.scala:35:26, :36:24
  wire         _GEN = _sinkBuffered__sinkBuffer_1_io_enq_ready & _respQueue_io_deq_valid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33, src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Buffer.scala:131:30
  Counter ctr (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:22:27
    .clock    (clock),
    .reset    (reset),
    .io_incEn (sourceReq_ready_0),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:32:22, src/main/scala/chext/elastic/Arrival.scala:65:45, src/main/scala/chext/util/Counter.scala:35:26
    .io_decEn (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:65:28
    .io_full  (_ctr_io_full)
  );
  Queue4_UInt256 respQueue (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (sourceResp_ready),
    .io_enq_valid (sourceResp_valid),
    .io_enq_bits  (sourceResp_bits),
    .io_deq_ready (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:65:28
    .io_deq_valid (_respQueue_io_deq_valid),
    .io_deq_bits  (_respQueue_io_deq_bits)
  );
  Queue2_Bundle2 sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock          (clock),
    .reset          (reset),
    .io_enq_ready   (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid   (sourceReq_ready_0),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:32:22, src/main/scala/chext/elastic/Arrival.scala:65:45, src/main/scala/chext/util/Counter.scala:35:26
    .io_enq_bits__1 (sourceReq_bits__1),
    .io_enq_bits__2 (sourceReq_bits__2),
    .io_deq_ready   (sinkReq_ready),
    .io_deq_valid   (sinkReq_valid),
    .io_deq_bits__1 (sinkReq_bits__1),
    .io_deq_bits__2 (sinkReq_bits__2)
  );
  Queue2_UInt256 sinkBuffered__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffered__sinkBuffer_1_io_enq_ready),
    .io_enq_valid (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:65:28
    .io_enq_bits  (_respQueue_io_deq_bits),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
    .io_deq_ready (sinkResp_ready),
    .io_deq_valid (sinkResp_valid),
    .io_deq_bits  (sinkResp_bits)
  );
  assign sourceReq_ready = sourceReq_ready_0;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:15:7, :32:22, src/main/scala/chext/elastic/Arrival.scala:65:45, src/main/scala/chext/util/Counter.scala:35:26
endmodule

// VCS coverage exclude_file
module ram_2x1(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  R0_addr,
         R0_en,
         R0_clk,
  output R0_data,
  input  W0_addr,
         W0_en,
         W0_clk,
         W0_data
);

  reg Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 1'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_Bool(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:410:11, :461:11
         reset,	// <stdin>:411:11, :462:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:410:11, :461:11
    if (reset) begin	// <stdin>:410:11, :461:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:410:11, :461:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x1 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module elasticMux(	// src/main/scala/chext/elastic/Mux.scala:10:7
  output        io_sources_1_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_sources_1_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0] io_sources_1_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_sink_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output        io_sink_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [31:0] io_sink_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output        io_select_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input         io_select_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
                io_select_bits	// src/main/scala/chext/elastic/Mux.scala:20:14
);

  wire valid = io_select_valid & (~io_select_bits | io_sources_1_valid);	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire fire = valid & io_sink_ready;	// src/main/scala/chext/elastic/Mux.scala:26:39, :27:28
  assign io_sources_1_ready = fire & io_select_bits;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:21
  assign io_sink_valid = valid;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits = io_select_bits ? io_sources_1_bits : 32'h0;	// src/main/scala/chext/elastic/Mux.scala:10:7, :20:14, :26:39
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28
endmodule

module elasticDemux(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output         io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [255:0] io_source_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_0_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_1_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
                 io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire fire = valid & (io_select_bits ? io_sinks_1_ready : io_sinks_0_ready);	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & ~io_select_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_0_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:22
  assign io_sinks_1_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

module RowReduceSingle(	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
  input          clock,	// <stdin>:549:11
                 reset,	// <stdin>:550:11
  output         sourceElem_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:12:22
  input          sourceElem_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:12:22
  input  [255:0] sourceElem_bits_data,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:12:22
  input          sourceElem_bits_last,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:12:22
                 sinkResult_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
  output         sinkResult_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
  output [255:0] sinkResult_bits,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
  input          batchAddReq_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:15:23
  output         batchAddReq_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:15:23
  output [255:0] batchAddReq_bits__1,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:15:23
                 batchAddReq_bits__2,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:15:23
  output         batchAddResp_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:24
  input          batchAddResp_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:24
  input  [255:0] batchAddResp_bits	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:24
);

  wire         rvLast0_ready;	// src/main/scala/chext/elastic/Arrival.scala:65:28
  wire         _demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_0_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _mux_io_sources_1_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sink_valid;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire [31:0]  _mux_io_sink_bits;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_select_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire         _sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire         _sinkBuffered__sinkBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:131:30
  wire         _sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire         _sinkBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire         _sinkBuffer_1_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire         _sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire         _sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire [255:0] _sinkBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:148:30
  wire         _requestResponseGuard_sourceReq_ready;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:18:44
  wire         _requestResponseGuard_sinkResp_valid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:18:44
  wire [255:0] _requestResponseGuard_sinkResp_bits;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:18:44
  wire         mkJoin_allValid = _mux_io_sink_valid & _sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/elastic/Mux.scala:50:21
  wire         mkJoin_fire = _requestResponseGuard_sourceReq_ready & mkJoin_allValid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:18:44, src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  reg          eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_2;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire         eagerFork_sourceElem_ready_qual1_0 =
    _sinkBuffer_io_enq_ready | eagerFork_regs_0;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_sourceElem_ready_qual1_1 = rvLast0_ready | eagerFork_regs_1;	// src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_sourceElem_ready_qual1_2 =
    _sinkBuffer_1_io_enq_ready | eagerFork_regs_2;	// src/main/scala/chext/elastic/Buffer.scala:148:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         sourceElem_ready_0 =
    eagerFork_sourceElem_ready_qual1_0 & eagerFork_sourceElem_ready_qual1_1
    & eagerFork_sourceElem_ready_qual1_2;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  reg          rIsNextFirst;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:61:37
  assign rvLast0_ready =
    _sinkBuffered__sinkBuffer_io_enq_ready & sourceElem_valid & ~eagerFork_regs_1;	// src/main/scala/chext/elastic/Arrival.scala:65:28, src/main/scala/chext/elastic/Buffer.scala:131:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  always @(posedge clock) begin	// <stdin>:549:11
    if (reset) begin	// <stdin>:549:11
      eagerFork_regs_0 <= 1'h0;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7, src/main/scala/chext/elastic/Fork.scala:75:25
      eagerFork_regs_1 <= 1'h0;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7, src/main/scala/chext/elastic/Fork.scala:75:25
      eagerFork_regs_2 <= 1'h0;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7, src/main/scala/chext/elastic/Fork.scala:75:25
      rIsNextFirst <= 1'h1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7, :61:37
    end
    else begin	// <stdin>:549:11
      eagerFork_regs_0 <=
        eagerFork_sourceElem_ready_qual1_0 & sourceElem_valid & ~sourceElem_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_1 <=
        eagerFork_sourceElem_ready_qual1_1 & sourceElem_valid & ~sourceElem_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_2 <=
        eagerFork_sourceElem_ready_qual1_2 & sourceElem_valid & ~sourceElem_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      if (rvLast0_ready)	// src/main/scala/chext/elastic/Arrival.scala:65:28
        rIsNextFirst <= sourceElem_bits_last;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:61:37
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
      automatic logic [31:0] _RANDOM[0:0];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
        `INIT_RANDOM_PROLOG_	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
        eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7, src/main/scala/chext/elastic/Fork.scala:75:25
        rIsNextFirst = _RANDOM[/*Zero width*/ 1'b0][3];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7, :61:37, src/main/scala/chext/elastic/Fork.scala:75:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
      `FIRRTL_AFTER_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RequestResponseGuard requestResponseGuard (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:18:44
    .clock             (clock),
    .reset             (reset),
    .sourceReq_ready   (_requestResponseGuard_sourceReq_ready),
    .sourceReq_valid   (mkJoin_allValid),	// src/main/scala/chext/elastic/Join.scala:41:55
    .sourceReq_bits__1 ({224'h0, _mux_io_sink_bits}),	// src/main/scala/chext/elastic/Connect.scala:12:15, src/main/scala/chext/elastic/Mux.scala:50:21
    .sourceReq_bits__2 (_sinkBuffer_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .sinkResp_ready    (_demux_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .sinkResp_valid    (_requestResponseGuard_sinkResp_valid),
    .sinkResp_bits     (_requestResponseGuard_sinkResp_bits),
    .sinkReq_ready     (batchAddReq_ready),
    .sinkReq_valid     (batchAddReq_valid),
    .sinkReq_bits__1   (batchAddReq_bits__1),
    .sinkReq_bits__2   (batchAddReq_bits__2),
    .sourceResp_ready  (batchAddResp_ready),
    .sourceResp_valid  (batchAddResp_valid),
    .sourceResp_bits   (batchAddResp_bits)
  );
  Queue2_UInt256 sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_io_enq_ready),
    .io_enq_valid (sourceElem_valid & ~eagerFork_regs_0),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (sourceElem_bits_data),
    .io_deq_ready (mkJoin_fire),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid (_sinkBuffer_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_io_deq_bits)
  );
  Queue2_Bool sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_1_io_enq_ready),
    .io_enq_valid (sourceElem_valid & ~eagerFork_regs_2),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (sourceElem_bits_last),
    .io_deq_ready (_demux_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid (_sinkBuffer_1_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_1_io_deq_bits)
  );
  Queue2_Bool sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid (rvLast0_ready),	// src/main/scala/chext/elastic/Arrival.scala:65:28
    .io_enq_bits  (rIsNextFirst),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:61:37
    .io_deq_ready (_mux_io_select_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits  (_sinkBuffered__sinkBuffer_io_deq_bits)
  );
  elasticMux mux (	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sources_1_ready (_mux_io_sources_1_ready),
    .io_sources_1_valid (_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_sources_1_bits  (_demux_io_sinks_0_bits[31:0]),	// src/main/scala/chext/elastic/Connect.scala:12:15, src/main/scala/chext/elastic/Demux.scala:48:23
    .io_sink_ready      (mkJoin_fire),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_sink_valid      (_mux_io_sink_valid),
    .io_sink_bits       (_mux_io_sink_bits),
    .io_select_ready    (_mux_io_select_ready),
    .io_select_valid    (_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:131:30
    .io_select_bits     (~_sinkBuffered__sinkBuffer_io_deq_bits)	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:79:15, src/main/scala/chext/elastic/Buffer.scala:131:30
  );
  elasticDemux demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready  (_demux_io_source_ready),
    .io_source_valid  (_requestResponseGuard_sinkResp_valid),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:18:44
    .io_source_bits   (_requestResponseGuard_sinkResp_bits),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:18:44
    .io_sinks_0_ready (_mux_io_sources_1_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sinks_0_valid (_demux_io_sinks_0_valid),
    .io_sinks_0_bits  (_demux_io_sinks_0_bits),
    .io_sinks_1_ready (sinkResult_ready),
    .io_sinks_1_valid (sinkResult_valid),
    .io_sinks_1_bits  (sinkResult_bits),
    .io_select_ready  (_demux_io_select_ready),
    .io_select_valid  (_sinkBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:148:30
    .io_select_bits   (_sinkBuffer_1_io_deq_bits)	// src/main/scala/chext/elastic/Buffer.scala:148:30
  );
  assign sourceElem_ready = sourceElem_ready_0;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:9:7, src/main/scala/chext/elastic/Fork.scala:87:23
endmodule

module OpAdd(	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
  input         clock,	// <stdin>:730:11, :929:11, :1128:11, :1327:11, :1526:11, :1725:11, :1924:11, :2123:11
                io_in_a_sign,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [7:0]  io_in_a_exponent,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [22:0] io_in_a_mantissa,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input         io_in_b_sign,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [7:0]  io_in_b_exponent,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [22:0] io_in_b_mantissa,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  output        io_out_sign,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  output [7:0]  io_out_exponent,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  output [22:0] io_out_mantissa	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
);

  reg        r0_s_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19
  reg [7:0]  r0_s_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19
  reg [22:0] r0_s_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19
  reg        r0_b_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:26:19
  reg [7:0]  r0_b_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:26:19
  reg [22:0] r0_b_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:26:19
  reg [24:0] r1_result_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:28:33
  reg        r1_b_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:29:19
  reg [7:0]  r1_b_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:29:19
  reg [4:0]  r2_shift;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:31:23
  reg [24:0] r2_result_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:32:33
  reg        r2_b_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:33:19
  reg [7:0]  r2_b_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:33:19
  reg        r3_output_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:35:24
  reg [7:0]  r3_output_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:35:24
  reg [22:0] r3_output_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:35:24
  always @(posedge clock) begin	// <stdin>:730:11, :929:11, :1128:11, :1327:11, :1526:11, :1725:11, :1924:11, :2123:11
    automatic logic        _GEN =
      io_in_a_exponent > io_in_b_exponent
      | ~(io_in_a_exponent < io_in_b_exponent | io_in_a_mantissa <= io_in_b_mantissa);	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:47:{27,47}, :48:12, :50:{33,53}, :51:12, :54:{29,49}
    automatic logic [7:0]  _exp_diff_T;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:66:35
    automatic logic [24:0] _GEN_0;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:75:35
    automatic logic [24:0] _GEN_1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:75:35
    automatic logic [3:0]  _GEN_2;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:84:40
    automatic logic [7:0]  _GEN_3;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:95:21
    automatic logic        _GEN_4;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:90:38, :91:26, :95:44, :97:28, :102:28
    automatic logic [55:0] _result_mantissa_shifted_normal_T;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:88:62
    _exp_diff_T = r0_b_exponent - r0_s_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19, :26:19, :66:35
    _GEN_0 = {1'h0, |r0_b_exponent, r0_b_mantissa};	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:26:19, :71:27, :73:49, :75:35
    _GEN_1 =
      {1'h0,
       _exp_diff_T > 8'h16 ? 24'h0 : {|r0_s_exponent, r0_s_mantissa} >> _exp_diff_T};	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19, :66:35, :68:10, :69:18, :71:{12,27,51}, :75:35
    _GEN_2 =
      {{r1_result_mantissa[5:4], r1_result_mantissa[7]} & 3'h5, 1'h0}
      | {r1_result_mantissa[7:6], r1_result_mantissa[9:8]} & 4'h5;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :28:33, :71:27, :84:40, src/main/scala/chisel3/util/Mux.scala:50:70
    _GEN_3 = {3'h0, r2_shift};	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :31:23, :95:21
    _GEN_4 = r2_result_mantissa == 25'h0 | _GEN_3 > r2_b_exponent + 8'h1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:32:33, :33:19, :90:{29,38}, :91:26, :95:{21,37,44}, :97:28, :102:28
    r0_s_sign <= _GEN ? io_in_b_sign : io_in_a_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19, :47:47, :48:12, :49:12, :50:53
    r0_s_exponent <= _GEN ? io_in_b_exponent : io_in_a_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19, :47:47, :48:12, :49:12, :50:53
    r0_s_mantissa <= _GEN ? io_in_b_mantissa : io_in_a_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19, :47:47, :48:12, :49:12, :50:53
    r0_b_sign <= _GEN ? io_in_a_sign : io_in_b_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:26:19, :47:47, :48:12, :50:53
    r0_b_exponent <= _GEN ? io_in_a_exponent : io_in_b_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:26:19, :47:47, :48:12, :50:53
    r0_b_mantissa <= _GEN ? io_in_a_mantissa : io_in_b_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:26:19, :47:47, :48:12, :50:53
    r1_result_mantissa <= r0_s_sign == r0_b_sign ? _GEN_0 + _GEN_1 : _GEN_0 - _GEN_1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19, :26:19, :28:33, :75:35, :76:36, :78:33, :79:30
    r1_b_sign <= r0_b_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:26:19, :29:19
    r1_b_exponent <= r0_b_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:26:19, :29:19
    r2_shift <=
      r1_result_mantissa[24]
        ? 5'h0
        : r1_result_mantissa[23]
            ? 5'h1
            : r1_result_mantissa[22]
                ? 5'h2
                : r1_result_mantissa[21]
                    ? 5'h3
                    : r1_result_mantissa[20]
                        ? 5'h4
                        : r1_result_mantissa[19]
                            ? 5'h5
                            : r1_result_mantissa[18]
                                ? 5'h6
                                : r1_result_mantissa[17]
                                    ? 5'h7
                                    : r1_result_mantissa[16]
                                        ? 5'h8
                                        : r1_result_mantissa[15]
                                            ? 5'h9
                                            : r1_result_mantissa[14]
                                                ? 5'hA
                                                : r1_result_mantissa[13]
                                                    ? 5'hB
                                                    : r1_result_mantissa[12]
                                                        ? 5'hC
                                                        : r1_result_mantissa[11]
                                                            ? 5'hD
                                                            : r1_result_mantissa[10]
                                                                ? 5'hE
                                                                : r1_result_mantissa[9]
                                                                    ? 5'hF
                                                                    : _GEN_2[0]
                                                                        ? 5'h10
                                                                        : _GEN_2[1]
                                                                            ? 5'h11
                                                                            : _GEN_2[2]
                                                                                ? 5'h12
                                                                                : _GEN_2[3]
                                                                                    ? 5'h13
                                                                                    : r1_result_mantissa[4]
                                                                                        ? 5'h14
                                                                                        : r1_result_mantissa[3]
                                                                                            ? 5'h15
                                                                                            : r1_result_mantissa[2]
                                                                                                ? 5'h16
                                                                                                : r1_result_mantissa[1]
                                                                                                    ? 5'h17
                                                                                                    : 5'h18;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:28:33, :31:23, :69:18, :84:40, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45
    r2_result_mantissa <= r1_result_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:28:33, :32:33
    r2_b_sign <= r1_b_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:29:19, :33:19
    r2_b_exponent <= r1_b_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:29:19, :33:19
    r3_output_sign <= ~_GEN_4 & r2_b_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:33:19, :35:24, :90:38, :91:26, :93:22, :95:44, :97:28, :99:24, :102:28, :107:24
    r3_output_exponent <= _GEN_4 ? 8'h0 : r2_b_exponent - _GEN_3 + 8'h1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:33:19, :35:24, :90:38, :91:26, :92:26, :95:{21,37,44}, :97:28, :98:28, :102:28, :106:{28,45,56}
    _result_mantissa_shifted_normal_T = {31'h0, r2_result_mantissa} << r2_shift;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:31:23, :32:33, :88:62
    r3_output_mantissa <= _GEN_4 ? 23'h0 : _result_mantissa_shifted_normal_T[23:1];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:35:24, :88:{62,75}, :90:38, :91:26, :95:44, :97:28, :102:{28,61}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
      automatic logic [31:0] _RANDOM[0:6];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
        `INIT_RANDOM_PROLOG_	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
        end	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
        r0_s_sign = _RANDOM[3'h0][0];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :25:19
        r0_s_exponent = _RANDOM[3'h0][8:1];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :25:19
        r0_s_mantissa = _RANDOM[3'h0][31:9];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :25:19
        r0_b_sign = _RANDOM[3'h1][0];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :26:19
        r0_b_exponent = _RANDOM[3'h1][8:1];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :26:19
        r0_b_mantissa = _RANDOM[3'h1][31:9];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :26:19
        r1_result_mantissa = _RANDOM[3'h2][24:0];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :28:33
        r1_b_sign = _RANDOM[3'h2][25];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :28:33, :29:19
        r1_b_exponent = {_RANDOM[3'h2][31:26], _RANDOM[3'h3][1:0]};	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :28:33, :29:19
        r2_shift = _RANDOM[3'h3][29:25];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :29:19, :31:23
        r2_result_mantissa = {_RANDOM[3'h3][31:30], _RANDOM[3'h4][22:0]};	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :29:19, :32:33
        r2_b_sign = _RANDOM[3'h4][23];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :32:33, :33:19
        r2_b_exponent = _RANDOM[3'h4][31:24];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :32:33, :33:19
        r3_output_sign = _RANDOM[3'h5][23];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :35:24
        r3_output_exponent = _RANDOM[3'h5][31:24];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :35:24
        r3_output_mantissa = _RANDOM[3'h6][22:0];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :35:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
      `FIRRTL_AFTER_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_sign = r3_output_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :35:24
  assign io_out_exponent = r3_output_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :35:24
  assign io_out_mantissa = r3_output_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :35:24
endmodule

module Counter_1(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:2322:11
         reset,	// <stdin>:2323:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [3:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:2322:11
    if (reset)	// <stdin>:2322:11
      rCounter <= 4'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_full = rCounter == 4'h8;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

// VCS coverage exclude_file
module ram_8x256(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input  [2:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [255:0] W0_data
);

  reg [255:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt256(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:2346:11
                 reset,	// <stdin>:2347:11
                 io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:19
  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:19
  assign io_enq_ready = ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:2346:11
    if (reset) begin	// <stdin>:2346:11
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:2346:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Wrapper(	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
  input          clock,	// <stdin>:2397:11
                 reset,	// <stdin>:2398:11
  output         source_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input          source_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input  [255:0] source_bits__1,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
                 source_bits__2,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input          sink_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
  output         sink_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
  output [255:0] sink_bits,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
                 moduleIn__1,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:26:20
                 moduleIn__2,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:26:20
  input  [255:0] moduleOut	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:27:21
);

  wire _qOutput_io_deq_valid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25
  wire _ctr_io_full;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21
  wire source_ready_0 = ~_ctr_io_full & source_valid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21, :56:33, src/main/scala/chext/util/Counter.scala:33:17
  wire _qOutput_io_enq_valid_T = source_ready_0 & source_valid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:56:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  qOutput_io_enq_valid_r;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_2;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_3;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  always @(posedge clock) begin	// <stdin>:2397:11
    qOutput_io_enq_valid_r <= _qOutput_io_enq_valid_T;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37, src/main/scala/chisel3/util/Decoupled.scala:51:35
    qOutput_io_enq_valid_r_1 <= qOutput_io_enq_valid_r;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    qOutput_io_enq_valid_r_2 <= qOutput_io_enq_valid_r_1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    qOutput_io_enq_valid_r_3 <= qOutput_io_enq_valid_r_2;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      automatic logic [31:0] _RANDOM[0:0];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        `INIT_RANDOM_PROLOG_	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        qOutput_io_enq_valid_r = _RANDOM[/*Zero width*/ 1'b0][0];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `FIRRTL_AFTER_INITIAL	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Counter_1 ctr (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_qOutput_io_enq_valid_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (sink_ready & _qOutput_io_deq_valid),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25, src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_full  (_ctr_io_full)
  );
  Queue8_UInt256 qOutput (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (qOutput_io_enq_valid_r_3),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    .io_enq_bits  (moduleOut),
    .io_deq_ready (sink_ready),
    .io_deq_valid (_qOutput_io_deq_valid),
    .io_deq_bits  (sink_bits)
  );
  assign source_ready = source_ready_0;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :56:33
  assign sink_valid = _qOutput_io_deq_valid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :42:25
  assign moduleIn__1 = source_bits__1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
  assign moduleIn__2 = source_bits__2;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
endmodule

module BatchAdd(	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:62:7
  input          clock,	// <stdin>:2449:11
                 reset,	// <stdin>:2450:11
  output         req_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
  input          req_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
  input  [255:0] req_bits__1,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
                 req_bits__2,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
  input          resp_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:64:16
  output         resp_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:64:16
  output [255:0] resp_bits	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:64:16
);

  wire [255:0] _wrapper_moduleIn__1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31
  wire [255:0] _wrapper_moduleIn__2;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31
  wire         _add7_io_out_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add7_io_out_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add7_io_out_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add6_io_out_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add6_io_out_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add6_io_out_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add5_io_out_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add5_io_out_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add5_io_out_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add4_io_out_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add4_io_out_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add4_io_out_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add3_io_out_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add3_io_out_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add3_io_out_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add2_io_out_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add2_io_out_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add2_io_out_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add1_io_out_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add1_io_out_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add1_io_out_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add0_io_out_sign;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add0_io_out_exponent;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add0_io_out_mantissa;	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  OpAdd add0 (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[31]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[30:23]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[22:0]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add0_io_out_sign),
    .io_out_exponent  (_add0_io_out_exponent),
    .io_out_mantissa  (_add0_io_out_mantissa)
  );
  OpAdd add1 (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[63]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[62:55]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[54:32]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[63]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[62:55]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[54:32]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add1_io_out_sign),
    .io_out_exponent  (_add1_io_out_exponent),
    .io_out_mantissa  (_add1_io_out_mantissa)
  );
  OpAdd add2 (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[95]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[94:87]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[86:64]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[95]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[94:87]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[86:64]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add2_io_out_sign),
    .io_out_exponent  (_add2_io_out_exponent),
    .io_out_mantissa  (_add2_io_out_mantissa)
  );
  OpAdd add3 (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[127]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[126:119]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[118:96]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[127]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[126:119]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[118:96]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add3_io_out_sign),
    .io_out_exponent  (_add3_io_out_exponent),
    .io_out_mantissa  (_add3_io_out_mantissa)
  );
  OpAdd add4 (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[159]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[158:151]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[150:128]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[159]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[158:151]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[150:128]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add4_io_out_sign),
    .io_out_exponent  (_add4_io_out_exponent),
    .io_out_mantissa  (_add4_io_out_mantissa)
  );
  OpAdd add5 (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[191]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[190:183]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[182:160]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[191]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[190:183]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[182:160]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add5_io_out_sign),
    .io_out_exponent  (_add5_io_out_exponent),
    .io_out_mantissa  (_add5_io_out_mantissa)
  );
  OpAdd add6 (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[223]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[222:215]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[214:192]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[223]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[222:215]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[214:192]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add6_io_out_sign),
    .io_out_exponent  (_add6_io_out_exponent),
    .io_out_mantissa  (_add6_io_out_mantissa)
  );
  OpAdd add7 (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[255]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[254:247]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[246:224]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[255]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[254:247]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[246:224]),	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add7_io_out_sign),
    .io_out_exponent  (_add7_io_out_exponent),
    .io_out_mantissa  (_add7_io_out_mantissa)
  );
  Wrapper wrapper (	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31
    .clock          (clock),
    .reset          (reset),
    .source_ready   (req_ready),
    .source_valid   (req_valid),
    .source_bits__1 (req_bits__1),
    .source_bits__2 (req_bits__2),
    .sink_ready     (resp_ready),
    .sink_valid     (resp_valid),
    .sink_bits      (resp_bits),
    .moduleIn__1    (_wrapper_moduleIn__1),
    .moduleIn__2    (_wrapper_moduleIn__2),
    .moduleOut
      ({_add7_io_out_sign,
        _add7_io_out_exponent,
        _add7_io_out_mantissa,
        _add6_io_out_sign,
        _add6_io_out_exponent,
        _add6_io_out_mantissa,
        _add5_io_out_sign,
        _add5_io_out_exponent,
        _add5_io_out_mantissa,
        _add4_io_out_sign,
        _add4_io_out_exponent,
        _add4_io_out_mantissa,
        _add3_io_out_sign,
        _add3_io_out_exponent,
        _add3_io_out_mantissa,
        _add2_io_out_sign,
        _add2_io_out_exponent,
        _add2_io_out_mantissa,
        _add1_io_out_sign,
        _add1_io_out_exponent,
        _add1_io_out_mantissa,
        _add0_io_out_sign,
        _add0_io_out_exponent,
        _add0_io_out_mantissa})	// home/janberq/repos/jnbrq/hbmex/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20, :90:52
  );
endmodule

module RowReduceSingleTop(	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:9:7
  input          clock,	// <stdin>:2673:11
                 reset,	// <stdin>:2674:11
  output         sourceElem_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:13:22
  input          sourceElem_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:13:22
  input  [255:0] sourceElem_bits_data,	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:13:22
  input          sourceElem_bits_last,	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:13:22
                 sinkResult_ready,	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:14:22
  output         sinkResult_valid,	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:14:22
  output [255:0] sinkResult_bits	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:14:22
);

  wire         _batchAdd_req_ready;	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
  wire         _batchAdd_resp_valid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
  wire [255:0] _batchAdd_resp_bits;	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
  wire         _dut_batchAddReq_valid;	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
  wire [255:0] _dut_batchAddReq_bits__1;	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
  wire [255:0] _dut_batchAddReq_bits__2;	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
  wire         _dut_batchAddResp_ready;	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
  RowReduceSingle dut (	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (sourceElem_ready),
    .sourceElem_valid     (sourceElem_valid),
    .sourceElem_bits_data (sourceElem_bits_data),
    .sourceElem_bits_last (sourceElem_bits_last),
    .sinkResult_ready     (sinkResult_ready),
    .sinkResult_valid     (sinkResult_valid),
    .sinkResult_bits      (sinkResult_bits),
    .batchAddReq_ready    (_batchAdd_req_ready),	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
    .batchAddReq_valid    (_dut_batchAddReq_valid),
    .batchAddReq_bits__1  (_dut_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_dut_batchAddReq_bits__2),
    .batchAddResp_ready   (_dut_batchAddResp_ready),
    .batchAddResp_valid   (_batchAdd_resp_valid),	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
    .batchAddResp_bits    (_batchAdd_resp_bits)	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
  );
  BatchAdd batchAdd (	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
    .clock       (clock),
    .reset       (reset),
    .req_ready   (_batchAdd_req_ready),
    .req_valid   (_dut_batchAddReq_valid),	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .req_bits__1 (_dut_batchAddReq_bits__1),	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .req_bits__2 (_dut_batchAddReq_bits__2),	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .resp_ready  (_dut_batchAddResp_ready),	// home/janberq/repos/jnbrq/hbmex/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .resp_valid  (_batchAdd_resp_valid),
    .resp_bits   (_batchAdd_resp_bits)
  );
endmodule

