<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/black-parrot/bp_be/src/v/bp_be_calculator/bp_be_bypass.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a>
<a href="#l-75">75</a>
<a href="#l-76">76</a>
<a href="#l-77">77</a>
<a href="#l-78">78</a>
<a href="#l-79">79</a>
<a href="#l-80">80</a>
<a href="#l-81">81</a>
<a href="#l-82">82</a>
<a href="#l-83">83</a>
<a href="#l-84">84</a>
<a href="#l-85">85</a>
<a href="#l-86">86</a>
<a href="#l-87">87</a>
<a href="#l-88">88</a>
<a href="#l-89">89</a>
<a href="#l-90">90</a>
<a href="#l-91">91</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/**</span>
<a name="l-2"></a><span class="cm"> *</span>
<a name="l-3"></a><span class="cm"> * Name:</span>
<a name="l-4"></a><span class="cm"> *   bp_be_bypass.v</span>
<a name="l-5"></a><span class="cm"> *</span>
<a name="l-6"></a><span class="cm"> * Description:</span>
<a name="l-7"></a><span class="cm"> *   Register bypass network for up to 2 source registers and 1 destination register.</span>
<a name="l-8"></a><span class="cm"> *</span>
<a name="l-9"></a><span class="cm"> * Notes:</span>
<a name="l-10"></a><span class="cm"> *</span>
<a name="l-11"></a><span class="cm"> */</span>
<a name="l-12"></a>
<a name="l-13"></a><span class="k">module</span> <span class="n">bp_be_bypass</span>
<a name="l-14"></a> <span class="kn">import</span> <span class="nn">bp_common_rv64_pkg::*</span><span class="p">;</span>
<a name="l-15"></a> <span class="p">#(</span><span class="k">parameter</span> <span class="n">depth_p</span>     <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-16"></a>   <span class="p">,</span> <span class="k">parameter</span> <span class="n">els_p</span>     <span class="o">=</span> <span class="s">&quot;inv&quot;</span>
<a name="l-17"></a>   <span class="p">,</span> <span class="k">parameter</span> <span class="n">zero_x0_p</span> <span class="o">=</span> <span class="mi">0</span>
<a name="l-18"></a>
<a name="l-19"></a>   <span class="c1">// Generated params</span>
<a name="l-20"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">reg_addr_width_lp</span> <span class="o">=</span> <span class="n">rv64_reg_addr_width_gp</span>
<a name="l-21"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">reg_data_width_lp</span> <span class="o">=</span> <span class="n">rv64_reg_data_width_gp</span>
<a name="l-22"></a>   <span class="p">)</span>
<a name="l-23"></a>  <span class="p">(</span>
<a name="l-24"></a>   <span class="c1">// Dispatched instruction operands</span>
<a name="l-25"></a>   <span class="k">input</span> <span class="p">[</span><span class="n">els_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">reg_addr_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">id_addr_i</span>
<a name="l-26"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">els_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">id_i</span>
<a name="l-27"></a>
<a name="l-28"></a>   <span class="c1">// Completed rd writes in the pipeline</span>
<a name="l-29"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">depth_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                        <span class="n">fwd_rd_v_i</span>
<a name="l-30"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">depth_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">reg_addr_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">fwd_rd_addr_i</span>
<a name="l-31"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">depth_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">fwd_rd_i</span>
<a name="l-32"></a>
<a name="l-33"></a>   <span class="c1">// The latest valid rs1, rs2 data</span>
<a name="l-34"></a>   <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">els_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">bypass_o</span>
<a name="l-35"></a>   <span class="p">);</span>
<a name="l-36"></a>
<a name="l-37"></a>  <span class="c1">// synopsys translate_off</span>
<a name="l-38"></a>  <span class="k">initial</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">parameter_validation</span>
<a name="l-39"></a>    <span class="k">assert</span> <span class="p">(</span><span class="n">depth_p</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">depth_p</span> <span class="o">!=</span> <span class="s">&quot;inv&quot;</span><span class="p">)</span>
<a name="l-40"></a>      <span class="k">else</span> <span class="p">$</span><span class="n">error</span><span class="p">(</span><span class="s">&quot;depth_p must be positive, else there is nothing to bypass. \</span>
<a name="l-41"></a><span class="s">                   Did you remember to set it?&quot;</span>
<a name="l-42"></a>                  <span class="p">);</span>
<a name="l-43"></a>  <span class="k">end</span>
<a name="l-44"></a>  <span class="c1">// synopsys translate_on</span>
<a name="l-45"></a>
<a name="l-46"></a>  <span class="c1">// Intermediate connections</span>
<a name="l-47"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">els_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="nl">depth_p:</span><span class="mi">0</span><span class="p">]</span>                        <span class="n">match_vector</span><span class="p">;</span>
<a name="l-48"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">els_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="nl">depth_p:</span><span class="mi">0</span><span class="p">]</span>                        <span class="n">match_vector_onehot</span><span class="p">;</span>
<a name="l-49"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">els_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="nl">depth_p:</span><span class="mi">0</span><span class="p">][</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_vector</span><span class="p">;</span>
<a name="l-50"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">els_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">reg_data_width_lp</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">bypass_lo</span><span class="p">;</span>
<a name="l-51"></a>
<a name="l-52"></a>  <span class="c1">// Datapath</span>
<a name="l-53"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">els_p</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
<a name="l-54"></a>    <span class="k">begin</span> <span class="o">:</span> <span class="n">els</span>
<a name="l-55"></a>      <span class="c1">// Find the youngest valid data to forward</span>
<a name="l-56"></a>      <span class="n">bsg_priority_encode_one_hot_out</span>
<a name="l-57"></a>       <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">depth_p</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span>
<a name="l-58"></a>         <span class="p">,.</span><span class="n">lo_to_hi_p</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
<a name="l-59"></a>         <span class="p">)</span>
<a name="l-60"></a>       <span class="n">match_one_hot</span>
<a name="l-61"></a>        <span class="p">(.</span><span class="n">i</span><span class="p">(</span><span class="n">match_vector</span><span class="p">[</span><span class="n">j</span><span class="p">])</span>
<a name="l-62"></a>         <span class="p">,.</span><span class="n">o</span><span class="p">(</span><span class="n">match_vector_onehot</span><span class="p">[</span><span class="n">j</span><span class="p">])</span>
<a name="l-63"></a>         <span class="p">,.</span><span class="n">v_o</span><span class="p">()</span>
<a name="l-64"></a>         <span class="p">);</span>
<a name="l-65"></a>
<a name="l-66"></a>      <span class="c1">// Bypass data with a simple crossbar</span>
<a name="l-67"></a>      <span class="c1">// Completion data has priority over dispatched data, so dispatched data goes to MSB</span>
<a name="l-68"></a>      <span class="n">bsg_crossbar_o_by_i</span>
<a name="l-69"></a>       <span class="p">#(.</span><span class="n">i_els_p</span><span class="p">(</span><span class="n">depth_p</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span>
<a name="l-70"></a>         <span class="p">,.</span><span class="n">o_els_p</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
<a name="l-71"></a>         <span class="p">,.</span><span class="n">width_p</span><span class="p">(</span><span class="n">reg_data_width_lp</span><span class="p">)</span>
<a name="l-72"></a>         <span class="p">)</span>
<a name="l-73"></a>       <span class="n">crossbar</span>
<a name="l-74"></a>        <span class="p">(.</span><span class="n">i</span><span class="p">({</span><span class="n">id_i</span><span class="p">[</span><span class="n">j</span><span class="p">],</span> <span class="n">fwd_rd_i</span><span class="p">})</span>
<a name="l-75"></a>         <span class="p">,.</span><span class="n">sel_oi_one_hot_i</span><span class="p">(</span><span class="n">match_vector_onehot</span><span class="p">[</span><span class="n">j</span><span class="p">])</span>
<a name="l-76"></a>         <span class="p">,.</span><span class="n">o</span><span class="p">(</span><span class="n">bypass_lo</span><span class="p">[</span><span class="n">j</span><span class="p">])</span>
<a name="l-77"></a>         <span class="p">);</span>
<a name="l-78"></a>
<a name="l-79"></a>      <span class="k">assign</span> <span class="n">bypass_o</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">zero_x0_p</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">id_addr_i</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">))</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">bypass_lo</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
<a name="l-80"></a>    <span class="k">end</span>
<a name="l-81"></a>
<a name="l-82"></a>  <span class="k">always_comb</span>
<a name="l-83"></a>    <span class="k">for</span> <span class="p">(</span><span class="kt">integer</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">els_p</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
<a name="l-84"></a>      <span class="k">for</span> <span class="p">(</span><span class="kt">integer</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">depth_p</span><span class="o">+</span><span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
<a name="l-85"></a>        <span class="c1">// Dispatched data always matches the dispatched data, otherwise check for:</span>
<a name="l-86"></a>        <span class="c1">//   * Register address match</span>
<a name="l-87"></a>        <span class="c1">//   * The completing instruction is writing and the dispatched instruction is reading</span>
<a name="l-88"></a>        <span class="c1">//   * Do not forward x0 data, RISC-V defines this as always 0</span>
<a name="l-89"></a>        <span class="n">match_vector</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">i</span> <span class="o">==</span> <span class="n">depth_p</span><span class="p">)</span> <span class="o">||</span> <span class="p">((</span><span class="n">id_addr_i</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">==</span> <span class="n">fwd_rd_addr_i</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">&amp;</span> <span class="n">fwd_rd_v_i</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>
<a name="l-90"></a>
<a name="l-91"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>