

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_ssc.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__ssc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#ifndef SAM3_SSC_H</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_SSC_H</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="cm3_8h.html" title="Low-level Registry definition for ARM Cortex-m3 (interface).">io/cm3.h</a>&gt;</span>
<a name="l00042"></a>00042 
<a name="l00044"></a><a class="code" href="sam3__ssc_8h.html#ab643f676ca8d6eae0b69f493697449b2">00044</a> <span class="preprocessor">#define SSC_BASE                    0x40004000U</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 
<a name="l00050"></a>00050 <span class="comment">/*\{*/</span>
<a name="l00051"></a><a class="code" href="sam3__ssc_8h.html#a6aacf35e5d6f3efab170f10a5d531a7e">00051</a> <span class="preprocessor">#define SSC_CR_OFF                  0x00000000  ///&lt; Control register offset.</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a><a class="code" href="sam3__ssc_8h.html#a0aaa14e1ef1ae878da79db18a78d3b8d">00053</a> <span class="preprocessor">#define SSC_RXEN                     0  ///&lt; Receive enable.</span>
<a name="l00054"></a><a class="code" href="sam3__ssc_8h.html#a570d1e6135bb8d91e04391bc574b4b5b">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXDIS                    1  ///&lt; Receive disable.</span>
<a name="l00055"></a><a class="code" href="sam3__ssc_8h.html#a52971a900b884e14ec1b05b9db293a9e">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXEN                     8  ///&lt; Transmit enable.</span>
<a name="l00056"></a><a class="code" href="sam3__ssc_8h.html#a9a8d978d3ed119f0ccd8961a1b6266dd">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXDIS                    9  ///&lt; Transmit disable.</span>
<a name="l00057"></a><a class="code" href="sam3__ssc_8h.html#aa73f76a4cffadbedc4a637a34aa14b26">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_SWRST                   15  ///&lt; Software reset.</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00059"></a>00059 
<a name="l00063"></a>00063 <span class="comment">/*\{*/</span>
<a name="l00064"></a><a class="code" href="sam3__ssc_8h.html#a8215bb4aad3c82618e879b2266ae9f8f">00064</a> <span class="preprocessor">#define SSC_CMR_OFF                 0x00000004  ///&lt; Clock mode register offset.</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a><a class="code" href="sam3__ssc_8h.html#acbba0dd0eb079a5a6bde1c225d38dfd8">00066</a> <span class="preprocessor">#define SSC_DIV_MASK                0x00000FFF  ///&lt; Clock divider.</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00068"></a>00068 
<a name="l00072"></a>00072 <span class="comment">/*\{*/</span>
<a name="l00073"></a><a class="code" href="sam3__ssc_8h.html#a79860da6d4db8ce3108a11b52e618b51">00073</a> <span class="preprocessor">#define SSC_RCMR_OFF                0x00000010  ///&lt; Receive clock mode register offset.</span>
<a name="l00074"></a><a class="code" href="sam3__ssc_8h.html#a58d93a433657d26c133adf3397f50a2c">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_OFF                0x00000018  ///&lt; Transmit clock mode register offset.</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a><a class="code" href="sam3__ssc_8h.html#a0a2a3b9b00f8669f048b997dd70e5bc3">00076</a> <span class="preprocessor">#define SSC_CKS_MASK                0x00000003  ///&lt; Receive clock selection.</span>
<a name="l00077"></a><a class="code" href="sam3__ssc_8h.html#a5e4731a2181099d48e440e5289eac33b">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKS_DIV                 0x00000000  ///&lt; Divided clock.</span>
<a name="l00078"></a><a class="code" href="sam3__ssc_8h.html#adc110505897fbd3e9936888cb737fcd2">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKS_CLK                 0x00000001  ///&lt; RK/TK clock signal.</span>
<a name="l00079"></a><a class="code" href="sam3__ssc_8h.html#a29173072383f4b056671fff7179c4000">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKS_PIN                 0x00000002  ///&lt; TK/RK pin.</span>
<a name="l00080"></a><a class="code" href="sam3__ssc_8h.html#ac6d7fc44023539d9204bccf1e14512cd">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKO_MASK                0x0000001C  ///&lt; Receive clock output mode selection.</span>
<a name="l00081"></a><a class="code" href="sam3__ssc_8h.html#afc0f2c099a9fcf9fa4123ee68388c6c5">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKO_NONE                0x00000000  ///&lt; None.</span>
<a name="l00082"></a><a class="code" href="sam3__ssc_8h.html#aed78a72d80324bbf3284b858e0955ba3">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKO_CONT                0x00000004  ///&lt; Continous receive clock.</span>
<a name="l00083"></a><a class="code" href="sam3__ssc_8h.html#af3da4d734311e451325d232895ff5bd6">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKO_TRAN                0x00000008  ///&lt; Receive clock only during data transfers.</span>
<a name="l00084"></a><a class="code" href="sam3__ssc_8h.html#af5aaf1688e3bf2708ff1f4a66e32b06e">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKI                              5  ///&lt; Receive clock inversion.</span>
<a name="l00085"></a><a class="code" href="sam3__ssc_8h.html#a5e913cf2e4f30074e4678aaef9811136">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKG_MASK                0x000000C0  ///&lt; Receive clock gating selection.</span>
<a name="l00086"></a><a class="code" href="sam3__ssc_8h.html#a75a7d42e7e9cf9f932ec86f428d21723">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKG_NONE                0x00000000  ///&lt; None, continous clock.</span>
<a name="l00087"></a><a class="code" href="sam3__ssc_8h.html#ac17628b5a9e29b5c759785e4fbd51e2b">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKG_FL                  0x00000040  ///&lt; Continous receive clock.</span>
<a name="l00088"></a><a class="code" href="sam3__ssc_8h.html#a1665d78746fa6105e6430c513153c5db">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CKG_FH                  0x00000080  ///&lt; Receive clock only during data transfers.</span>
<a name="l00089"></a><a class="code" href="sam3__ssc_8h.html#a134b6cfd410dfa1e5f41953399f3dc7c">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_MASK              0x00000F00  ///&lt; Receive start selection.</span>
<a name="l00090"></a><a class="code" href="sam3__ssc_8h.html#ad01c9d1ec238621a04f962ddd622ced5">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_CONT              0x00000000  ///&lt; Receive start as soon as enabled.</span>
<a name="l00091"></a><a class="code" href="sam3__ssc_8h.html#acbda0bd9f70d932b74c4b528fc96f113">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_TX                0x00000100  ///&lt; Receive start on transmit start.</span>
<a name="l00092"></a><a class="code" href="sam3__ssc_8h.html#a8440d4bf2af08521a86fc6a6d842ca02">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_RX                0x00000100  ///&lt; Receive start on receive start.</span>
<a name="l00093"></a><a class="code" href="sam3__ssc_8h.html#a153a1e8ce1344b2bd2c2fbf9e980af22">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_LOW_F             0x00000200  ///&lt; Receive start on low level RF.</span>
<a name="l00094"></a><a class="code" href="sam3__ssc_8h.html#ab3aa6b325d1b518260f7542ae3844261">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_HIGH_F            0x00000300  ///&lt; Receive start on high level RF.</span>
<a name="l00095"></a><a class="code" href="sam3__ssc_8h.html#a7dca4e9790c2a1caeb5029aa5e1ced23">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_FALL_F            0x00000400  ///&lt; Receive start on falling edge RF.</span>
<a name="l00096"></a><a class="code" href="sam3__ssc_8h.html#aede91ff2160b69e2064c64f481db9f20">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_RISE_F            0x00000500  ///&lt; Receive start on rising edge RF.</span>
<a name="l00097"></a><a class="code" href="sam3__ssc_8h.html#a50781df546b8b08b3c93193c754febf7">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_LEVEL_F           0x00000600  ///&lt; Receive start on any RF level change.</span>
<a name="l00098"></a><a class="code" href="sam3__ssc_8h.html#a8680d2b69fa69ff50c696b6e33ed3b2a">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_EDGE_F            0x00000700  ///&lt; Receive start on any RF edge.</span>
<a name="l00099"></a><a class="code" href="sam3__ssc_8h.html#a5187494b1c4c3c71d7f44c1b6b39226e">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_START_COMP0             0x00000800  ///&lt; Receive on compare 0.</span>
<a name="l00100"></a><a class="code" href="sam3__ssc_8h.html#a668efa00200c6abe449132f40d05cc0c">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_STOP                            12  ///&lt; Receive stop selection.</span>
<a name="l00101"></a><a class="code" href="sam3__ssc_8h.html#aaf5d13be1ab89360f9445ed4de0bf454">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_STTDLY_MASK             0x00FF0000  ///&lt; Receive start delay.</span>
<a name="l00102"></a><a class="code" href="sam3__ssc_8h.html#a51f537b508de6b14688680bc22a2f358">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_STTDLY_SHIFT                    16  ///&lt; Least significant bit of receive start delay.</span>
<a name="l00103"></a><a class="code" href="sam3__ssc_8h.html#a4a234b4931ca92be23ba10239bb048d9">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_PERIOD_MASK             0xFF000000  ///&lt; Receive period divider selection.</span>
<a name="l00104"></a><a class="code" href="sam3__ssc_8h.html#a522ffed79e504e012a27d28dee99385d">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_PERIOD_SHIFT                    24  ///&lt; Least significant bit of receive period divider selection.</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00106"></a>00106 
<a name="l00110"></a>00110 <span class="comment">/*\{*/</span>
<a name="l00111"></a><a class="code" href="sam3__ssc_8h.html#a19ee82176a13c868184f8b413d4a6497">00111</a> <span class="preprocessor">#define SSC_RFMR_OFF                0x00000014  ///&lt; Receive frame mode register offset.</span>
<a name="l00112"></a><a class="code" href="sam3__ssc_8h.html#ae68c712617521aee7562c189ab091f98">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_OFF                0x0000001C  ///&lt; Transmit frame mode register offset.</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00114"></a><a class="code" href="sam3__ssc_8h.html#a5b5f1e9cefda12f716d54ef681e156d3">00114</a> <span class="preprocessor">#define SSC_DATLEN_MASK             0x0000001F  ///&lt; Data length.</span>
<a name="l00115"></a><a class="code" href="sam3__ssc_8h.html#abb4e9af44b414c8d166961056e042631">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_LOOP                             5  ///&lt; Receiver loop mode.</span>
<a name="l00116"></a><a class="code" href="sam3__ssc_8h.html#a6ca7d91cb2fffd52c376e401e3c77a34">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_DATDEF                           5  ///&lt; Transmit default value.</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a><a class="code" href="sam3__ssc_8h.html#a4b1513ef77f139e9ca9550c1180e54e5">00118</a> <span class="preprocessor">#define SSC_MSBF                             7  ///&lt; Most significant bit first.</span>
<a name="l00119"></a><a class="code" href="sam3__ssc_8h.html#a4497c31111b27b7adaa0eecd7c34d363">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_DATNB_MASK              0x00000F00  ///&lt; Data number per frame.</span>
<a name="l00120"></a><a class="code" href="sam3__ssc_8h.html#a0b5582fadf2f8bd0fef2c34a907e66b9">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_DATNB_SHIFT                      8  ///&lt; Least significant bit of data number per frame.</span>
<a name="l00121"></a><a class="code" href="sam3__ssc_8h.html#a49db56e3bffaa70cb90085de88741a60">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSLEN_MASK              0x000F0000  ///&lt; Receive frame sync. length.</span>
<a name="l00122"></a><a class="code" href="sam3__ssc_8h.html#a9a3145e266be1f9084b8fa5b6c5a8635">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSLEN_SHIFT                     16  ///&lt; Least significant bit of receive frame sync. length.</span>
<a name="l00123"></a><a class="code" href="sam3__ssc_8h.html#a3e269aa6a51e4c7f4c823318c8925a61">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS                    0x00700000  ///&lt; Receive frame sync. output selection.</span>
<a name="l00124"></a><a class="code" href="sam3__ssc_8h.html#a5e6c04499b3306980c78baefb04fc3c8">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_NONE               0x00000000  ///&lt; No frame sync. Line set to input.</span>
<a name="l00125"></a><a class="code" href="sam3__ssc_8h.html#a9b3f2bc75d759f4779adaa67b6893bbf">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_NEGATIVE           0x00100000  ///&lt; Negative pulse.</span>
<a name="l00126"></a><a class="code" href="sam3__ssc_8h.html#a8da7bc47a9d9e5131961ca5034c6ed2c">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_POSITIVE           0x00200000  ///&lt; Positive pulse.</span>
<a name="l00127"></a><a class="code" href="sam3__ssc_8h.html#ad9631a52af3051a8953311b5d502baa7">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_LOW                0x00300000  ///&lt; Low during transfer.</span>
<a name="l00128"></a><a class="code" href="sam3__ssc_8h.html#a5e4ddbffd672e392c495078e199d3e50">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_HIGH               0x00400000  ///&lt; High during transfer.</span>
<a name="l00129"></a><a class="code" href="sam3__ssc_8h.html#a062cb2f6780c9d3c01e2f900ccc03e5f">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSOS_TOGGLE             0x00500000  ///&lt; Toggling at each start.</span>
<a name="l00130"></a><a class="code" href="sam3__ssc_8h.html#a9febbc7f8ed4e1886f7e68bff7bf66d6">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSDEN                           23  ///&lt; Frame sync. data enable.</span>
<a name="l00131"></a><a class="code" href="sam3__ssc_8h.html#a5f8285f0f3107a59f88b2f649dc30e38">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_FSEDGE                          24  ///&lt; Frame sync. edge detection.</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00133"></a>00133 
<a name="l00137"></a>00137 <span class="comment">/*\{*/</span>
<a name="l00138"></a><a class="code" href="sam3__ssc_8h.html#a9186e64ace4a829ebbe7851a34da15f2">00138</a> <span class="preprocessor">#define SSC_RHR_OFF                 0x00000020  ///&lt; Receive holding register offset.</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00140"></a>00140 
<a name="l00144"></a>00144 <span class="comment">/*\{*/</span>
<a name="l00145"></a><a class="code" href="sam3__ssc_8h.html#a8d029edc335fb271cb2d1f518e0d2b69">00145</a> <span class="preprocessor">#define SSC_THR_OFF                 0x00000024  ///&lt; Transmit holding register offset.</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00147"></a>00147 
<a name="l00151"></a>00151 <span class="comment">/*\{*/</span>
<a name="l00152"></a><a class="code" href="sam3__ssc_8h.html#a8614e27b24a78ea9c1b42c99b2aaff10">00152</a> <span class="preprocessor">#define SSC_RSHR_OFF                0x00000030  ///&lt; Receive sync. holding register offset.</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00154"></a>00154 
<a name="l00158"></a>00158 <span class="comment">/*\{*/</span>
<a name="l00159"></a><a class="code" href="sam3__ssc_8h.html#a8f280bab4f43ddc8dc509338dc418214">00159</a> <span class="preprocessor">#define SSC_TSHR_OFF                0x00000034  ///&lt; Transmit sync. holding register offset.</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00161"></a>00161 
<a name="l00165"></a>00165 <span class="comment">/*\{*/</span>
<a name="l00166"></a><a class="code" href="sam3__ssc_8h.html#a905cc8104fc9eae6cca32bd42f4cd55d">00166</a> <span class="preprocessor">#define SSC_RC0R_OFF                0x00000038  ///&lt; Receive compare 0 register offset.</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00168"></a>00168 
<a name="l00172"></a>00172 <span class="comment">/*\{*/</span>
<a name="l00173"></a><a class="code" href="sam3__ssc_8h.html#ad7a6967237022f39d46c86210092f479">00173</a> <span class="preprocessor">#define SSC_RC1R_OFF                0x0000003C  ///&lt; Receive compare 1 register offset.</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00175"></a>00175 
<a name="l00179"></a>00179 <span class="comment">/*\{*/</span>
<a name="l00180"></a><a class="code" href="sam3__ssc_8h.html#ada71618740c141381f4b3b60f48ba07a">00180</a> <span class="preprocessor">#define SSC_SR_OFF                  0x00000040  ///&lt; Status register offset.</span>
<a name="l00181"></a><a class="code" href="sam3__ssc_8h.html#a0a440a9e8eee74ebd00bc5320458bbfa">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_IER_OFF                 0x00000044  ///&lt; Interrupt enable register offset.</span>
<a name="l00182"></a><a class="code" href="sam3__ssc_8h.html#a6a4d83ecb255ee8736d90c13f03fc4c4">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_IDR_OFF                 0x00000048  ///&lt; Interrupt disable register offset.</span>
<a name="l00183"></a><a class="code" href="sam3__ssc_8h.html#af33ee3add1d99ad2acf85e442e2831d2">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_IMR_OFF                 0x0000004C  ///&lt; Interrupt mask register offset.</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>
<a name="l00185"></a><a class="code" href="sam3__ssc_8h.html#add11b7405f12280b809d371ff26aa562">00185</a> <span class="preprocessor">#define SSC_TXRDY                            0  ///&lt; Transmit ready.</span>
<a name="l00186"></a><a class="code" href="sam3__ssc_8h.html#ad53ad83d87bae56877d7b86503f9c709">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXEMPTY                          1  ///&lt; Transmit empty.</span>
<a name="l00187"></a><a class="code" href="sam3__ssc_8h.html#a009be0cb90377d74c0ff17bb918396f6">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_ENDTX                            2  ///&lt; End of transmission.</span>
<a name="l00188"></a><a class="code" href="sam3__ssc_8h.html#a08cadb85da7ab9081686aa86a4a0d7de">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXBUFE                           3  ///&lt; Transmit buffer empty.</span>
<a name="l00189"></a><a class="code" href="sam3__ssc_8h.html#a6b85b99746e616d1e2b0552fbd86f229">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXRDY                            4  ///&lt; Receive ready.</span>
<a name="l00190"></a><a class="code" href="sam3__ssc_8h.html#aa8de75989b8d4b2af01ef87b45109f49">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_OVRUN                            5  ///&lt; Receive overrun.</span>
<a name="l00191"></a><a class="code" href="sam3__ssc_8h.html#ac2507ee4feca56dea888a2fa08935802">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_ENDRX                            6  ///&lt; End of receiption.</span>
<a name="l00192"></a><a class="code" href="sam3__ssc_8h.html#a1f58318d5073aded24db1f74488959ac">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXBUFF                           7  ///&lt; Receive buffer full.</span>
<a name="l00193"></a><a class="code" href="sam3__ssc_8h.html#a0fd7b51c4c3ec4d998c41669fa706271">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CP0                              8  ///&lt; Compare 0.</span>
<a name="l00194"></a><a class="code" href="sam3__ssc_8h.html#a27f716f7c680a5e2cccff49092a60152">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CP1                              9  ///&lt; Compare 1.</span>
<a name="l00195"></a><a class="code" href="sam3__ssc_8h.html#a68ec31d33e0ca50707ae12b1f576e231">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXSYN                           10  ///&lt; Transmit sync.</span>
<a name="l00196"></a><a class="code" href="sam3__ssc_8h.html#a79ff5e7db825bec924c7b905ad813419">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXSYN                           11  ///&lt; Receive sync.</span>
<a name="l00197"></a><a class="code" href="sam3__ssc_8h.html#a549d2fb3efab6bc07721315aec9eafb3">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TXENA                           16  ///&lt; Transmit enable.</span>
<a name="l00198"></a><a class="code" href="sam3__ssc_8h.html#ab95bfdfbb1dcf4062e8cad042d759a3b">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RXENA                           17  ///&lt; Receive enable.</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>
<a name="l00200"></a>00200 
<a name="l00201"></a><a class="code" href="sam3__ssc_8h.html#a8333a0d563246b070743867d7ee973be">00201</a> <span class="preprocessor">#define SSC_CR      (*((reg32_t *)(SSC_BASE + SSC_CR_OFF)))     ///&lt; Control register address.</span>
<a name="l00202"></a><a class="code" href="sam3__ssc_8h.html#ad3108df745eed38dbacdf7af537e1e8b">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CMR     (*((reg32_t *)(SSC_BASE + SSC_CMR_OFF)))    ///&lt; Clock mode register address.</span>
<a name="l00203"></a><a class="code" href="sam3__ssc_8h.html#a340d3b36fc4244bf799b45439e66c995">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR    (*((reg32_t *)(SSC_BASE + SSC_RCMR_OFF)))   ///&lt; Receive clock mode register address.</span>
<a name="l00204"></a><a class="code" href="sam3__ssc_8h.html#a3ee6649e3943ba66a740c5210e81c40a">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR    (*((reg32_t *)(SSC_BASE + SSC_TCMR_OFF)))   ///&lt; Transmit clock mode register address.</span>
<a name="l00205"></a><a class="code" href="sam3__ssc_8h.html#a3fb128790d1d6b4e9be45f80e8b201e7">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR    (*((reg32_t *)(SSC_BASE + SSC_RFMR_OFF)))   ///&lt; Receive frame mode register address.</span>
<a name="l00206"></a><a class="code" href="sam3__ssc_8h.html#aa862d4063504db595007b721590dd8a2">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR    (*((reg32_t *)(SSC_BASE + SSC_TFMR_OFF)))   ///&lt; Transmit frame mode register address.</span>
<a name="l00207"></a><a class="code" href="sam3__ssc_8h.html#a475d96e9865411e21d337f1dfd56b059">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RHR     (*((reg32_t *)(SSC_BASE + SSC_RHR_OFF)))    ///&lt; Receive holding register address.</span>
<a name="l00208"></a><a class="code" href="sam3__ssc_8h.html#a5c51880f2cfda70338156a555eed1e16">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_THR     (*((reg32_t *)(SSC_BASE + SSC_THR_OFF)))    ///&lt; Transmit holding register address.</span>
<a name="l00209"></a><a class="code" href="sam3__ssc_8h.html#a631c19db5d36a13277cc8ba4b757e3e3">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RSHR    (*((reg32_t *)(SSC_BASE + SSC_RSHR_OFF)))   ///&lt; Receive sync. holding register address.</span>
<a name="l00210"></a><a class="code" href="sam3__ssc_8h.html#a48081c1fa5413fd00f11f627fc97eb64">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TSHR    (*((reg32_t *)(SSC_BASE + SSC_TSHR_OFF)))   ///&lt; Transmit sync. holding register address.</span>
<a name="l00211"></a><a class="code" href="sam3__ssc_8h.html#a11e477004e4dc8f8d3dcec399fc1a05b">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RC0R    (*((reg32_t *)(SSC_BASE + SSC_RC0R_OFF)))   ///&lt; Receive compare 0 register address.</span>
<a name="l00212"></a><a class="code" href="sam3__ssc_8h.html#a692eff5becda7034b185f1edc62f670f">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RC1R    (*((reg32_t *)(SSC_BASE + SSC_RC1R_OFF)))   ///&lt; Receive compare 1 register address.</span>
<a name="l00213"></a><a class="code" href="sam3__ssc_8h.html#a90a127c193bd864152a396f6b71218ae">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_SR      (*((reg32_t *)(SSC_BASE + SSC_SR_OFF)))     ///&lt; Status register address.</span>
<a name="l00214"></a><a class="code" href="sam3__ssc_8h.html#a9c4f7e1ade47bc88ab797dd56d863075">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_IER     (*((reg32_t *)(SSC_BASE + SSC_IER_OFF)))    ///&lt; Interrupt enable register address.</span>
<a name="l00215"></a><a class="code" href="sam3__ssc_8h.html#a808b994115af005bf8529aae4cc4b3fd">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_IDR     (*((reg32_t *)(SSC_BASE + SSC_IDR_OFF)))    ///&lt; Interrupt disable register address.</span>
<a name="l00216"></a><a class="code" href="sam3__ssc_8h.html#a6b93450dd7362357ec0043f85c9cc56c">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_IMR     (*((reg32_t *)(SSC_BASE + SSC_IMR_OFF)))    ///&lt; Interrupt mask register address.</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span>
<a name="l00218"></a><a class="code" href="sam3__ssc_8h.html#ab2d3b46a38e2a7290da46376be6db59b">00218</a> <span class="preprocessor">#define SSC_RPR    (*((reg32_t *)(SSC_BASE + PERIPH_RPR_OFF)))  ///&lt; Receive pointer register address.</span>
<a name="l00219"></a><a class="code" href="sam3__ssc_8h.html#a63bd8e8d0aa110debdab10aa03370600">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCR    (*((reg32_t *)(SSC_BASE + PERIPH_RCR_OFF)))  ///&lt; Receive counter register address.</span>
<a name="l00220"></a><a class="code" href="sam3__ssc_8h.html#a4681441f3dca8575f8d989cc4b34154d">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TPR    (*((reg32_t *)(SSC_BASE + PERIPH_TPR_OFF)))  ///&lt; Transmit pointer register address.</span>
<a name="l00221"></a><a class="code" href="sam3__ssc_8h.html#a368b0ef7321235e9316078e4b725fa63">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCR    (*((reg32_t *)(SSC_BASE + PERIPH_TCR_OFF)))  ///&lt; Transmit counter register address.</span>
<a name="l00222"></a><a class="code" href="sam3__ssc_8h.html#a7dfdbdb8d6805210a076a9c64cae28c6">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RNPR   (*((reg32_t *)(SSC_BASE + PERIPH_RNPR_OFF))) ///&lt; Receive next pointer register address.</span>
<a name="l00223"></a><a class="code" href="sam3__ssc_8h.html#a90982c515d22a956d8759c330c212b07">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RNCR   (*((reg32_t *)(SSC_BASE + PERIPH_RNCR_OFF))) ///&lt; Receive next counter register address.</span>
<a name="l00224"></a><a class="code" href="sam3__ssc_8h.html#adb2b8483e2a43e20f1922899e3456e03">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TNPR   (*((reg32_t *)(SSC_BASE + PERIPH_TNPR_OFF))) ///&lt; Transmit next pointer register address.</span>
<a name="l00225"></a><a class="code" href="sam3__ssc_8h.html#ac95b3208d26eea6e6deb2d04b1151311">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TNCR   (*((reg32_t *)(SSC_BASE + PERIPH_TNCR_OFF))) ///&lt; Transmit next counter register address.</span>
<a name="l00226"></a><a class="code" href="sam3__ssc_8h.html#a70d36d980f37d82af6c279119076ca73">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_PTCR   (*((reg32_t *)(SSC_BASE + PERIPH_PTCR_OFF))) ///&lt; Transfer control register address.</span>
<a name="l00227"></a><a class="code" href="sam3__ssc_8h.html#ae098fb4b340cd405bc8b64e4a8466d93">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_PTSR   (*((reg32_t *)(SSC_BASE + PERIPH_PTSR_OFF))) ///&lt; Transfer status register address.</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>
<a name="l00229"></a>00229 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_SSC_H */</span>
</pre></div></div>
</div>


