#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 12 16:07:50 2025
# Process ID         : 14573
# Current directory  : /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/vivado.log
# Journal file       : /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/vivado.jou
# Running On         : minhLenovo
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 4204.581 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16628 MB
# Swap memory        : 24192 MB
# Total Virtual      : 40821 MB
# Available Virtual  : 31619 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/minh/.Xilinx/Vivado/2024.2/Vivado_init.tcl'
Sourcing tcl script '/home/minh/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1463] Init.tcl in /home/minh/.Xilinx/Vivado/2024.2/init.tcl is not used. Vivado_init.tcl is already sourced.
INFO: [Common 17-1463] Init.tcl in /home/minh/.Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/hls_data.json outdir=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip srcdir=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/misc
INFO: Copied 9 verilog file(s) to /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/verilog
INFO: Copied 9 vhdl file(s) to /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/vhdl
Generating 4 subcores in /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/ip.tmp:
impl/misc/RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl
impl/misc/RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
impl/misc/RNG_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
impl/misc/RNG_uitodp_64ns_64_6_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/verilog
INFO: Generating RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip via file impl/misc/RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: Done generating RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip via file impl/misc/RNG_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl
INFO: Generating RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: Done generating RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/RNG_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
INFO: Generating RNG_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/RNG_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RNG_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RNG_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating RNG_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/RNG_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Generating RNG_uitodp_64ns_64_6_no_dsp_1_ip via file impl/misc/RNG_uitodp_64ns_64_6_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RNG_uitodp_64ns_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RNG_uitodp_64ns_64_6_no_dsp_1_ip'...
INFO: Done generating RNG_uitodp_64ns_64_6_no_dsp_1_ip via file impl/misc/RNG_uitodp_64ns_64_6_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/hdl/vhdl/RNG.vhd (RNG)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface seedi
INFO: Add data interface randFloat
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/component.xml
INFO: Created IP archive /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/impl/ip/xilinx_com_hls_RNG_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 16:08:07 2025...
