// Seed: 4057285969
module module_0 ();
endmodule
macromodule module_1 ();
  module_0();
  always @(negedge 1 or posedge id_1) if (id_1) id_1 <= 1 & 1;
  wire id_2;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wire id_7,
    output uwire id_8,
    input supply1 id_9,
    output wand id_10,
    output tri1 id_11,
    output uwire id_12#(.id_15(1)),
    input wire id_13
);
  wire id_16;
  module_0();
  assign id_3 = 1'b0;
endmodule
