
BCM_Send.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001598  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00001598  0000162c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000134  0080007a  0080007a  00001646  2**0
                  ALLOC
  3 .stab         00001bcc  00000000  00000000  00001648  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000583  00000000  00000000  00003214  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00003798  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002155  00000000  00000000  000038f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000944  00000000  00000000  00005a4d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000829  00000000  00000000  00006391  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c88  00000000  00000000  00006bbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001039  00000000  00000000  00007844  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001eb3  00000000  00000000  0000887d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 48 02 	jmp	0x490	; 0x490 <__vector_1>
       8:	0c 94 6f 02 	jmp	0x4de	; 0x4de <__vector_2>
       c:	0c 94 96 02 	jmp	0x52c	; 0x52c <__vector_3>
      10:	0c 94 bd 02 	jmp	0x57a	; 0x57a <__vector_4>
      14:	0c 94 e4 02 	jmp	0x5c8	; 0x5c8 <__vector_5>
      18:	0c 94 0b 03 	jmp	0x616	; 0x616 <__vector_6>
      1c:	0c 94 32 03 	jmp	0x664	; 0x664 <__vector_7>
      20:	0c 94 59 03 	jmp	0x6b2	; 0x6b2 <__vector_8>
      24:	0c 94 80 03 	jmp	0x700	; 0x700 <__vector_9>
      28:	0c 94 a7 03 	jmp	0x74e	; 0x74e <__vector_10>
      2c:	0c 94 ce 03 	jmp	0x79c	; 0x79c <__vector_11>
      30:	0c 94 f5 03 	jmp	0x7ea	; 0x7ea <__vector_12>
      34:	0c 94 1c 04 	jmp	0x838	; 0x838 <__vector_13>
      38:	0c 94 43 04 	jmp	0x886	; 0x886 <__vector_14>
      3c:	0c 94 6a 04 	jmp	0x8d4	; 0x8d4 <__vector_15>
      40:	0c 94 91 04 	jmp	0x922	; 0x922 <__vector_16>
      44:	0c 94 b8 04 	jmp	0x970	; 0x970 <__vector_17>
      48:	0c 94 df 04 	jmp	0x9be	; 0x9be <__vector_18>
      4c:	0c 94 06 05 	jmp	0xa0c	; 0xa0c <__vector_19>
      50:	0c 94 2d 05 	jmp	0xa5a	; 0xa5a <__vector_20>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e9       	ldi	r30, 0x98	; 152
      68:	f5 e1       	ldi	r31, 0x15	; 21
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 3a       	cpi	r26, 0xAE	; 174
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 2b 01 	call	0x256	; 0x256 <main>
      8a:	0c 94 ca 0a 	jmp	0x1594	; 0x1594 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <BCM_Init>:
extern uint8_t Buffer_Array[];
uint8_t u8Index=0;
extern uint8_t u8_DATA;
extern uint8_t size;
ERROR_STATUS BCM_Init (const BCM_ConfigType * ConfigPtr )
{
      92:	0f 93       	push	r16
      94:	cf 93       	push	r28
      96:	df 93       	push	r29
      98:	ec 01       	movw	r28, r24
  uint8_t ret=E_OK;
if(ConfigPtr == NULL){ret=NULL_PTR+BCM_MODULE;}
      9a:	00 97       	sbiw	r24, 0x00	; 0
      9c:	a9 f1       	breq	.+106    	; 0x108 <BCM_Init+0x76>
else{
/*Intialize SPI..*/
switch (ConfigPtr->u8_channel_Protcol) {
      9e:	88 81       	ld	r24, Y
      a0:	82 30       	cpi	r24, 0x02	; 2
      a2:	29 f0       	breq	.+10     	; 0xae <BCM_Init+0x1c>
      a4:	83 30       	cpi	r24, 0x03	; 3
      a6:	f1 f0       	breq	.+60     	; 0xe4 <BCM_Init+0x52>
      a8:	81 30       	cpi	r24, 0x01	; 1
      aa:	81 f5       	brne	.+96     	; 0x10c <BCM_Init+0x7a>
      ac:	0b c0       	rjmp	.+22     	; 0xc4 <BCM_Init+0x32>
  case SPI:
  u8_Is_Intialized++;
      ae:	80 91 7b 00 	lds	r24, 0x007B
      b2:	8f 5f       	subi	r24, 0xFF	; 255
      b4:	80 93 7b 00 	sts	0x007B, r24
	SPI_Init();
      b8:	0e 94 d4 05 	call	0xba8	; 0xba8 <SPI_Init>
  Enable_communication_interrupt();
      bc:	0e 94 2d 09 	call	0x125a	; 0x125a <Enable_communication_interrupt>
uint8_t u8Index=0;
extern uint8_t u8_DATA;
extern uint8_t size;
ERROR_STATUS BCM_Init (const BCM_ConfigType * ConfigPtr )
{
  uint8_t ret=E_OK;
      c0:	80 e0       	ldi	r24, 0x00	; 0
switch (ConfigPtr->u8_channel_Protcol) {
  case SPI:
  u8_Is_Intialized++;
	SPI_Init();
  Enable_communication_interrupt();
  break;
      c2:	25 c0       	rjmp	.+74     	; 0x10e <BCM_Init+0x7c>
  case UART:
u8_Is_Intialized++;
      c4:	80 91 7b 00 	lds	r24, 0x007B
      c8:	8f 5f       	subi	r24, 0xFF	; 255
      ca:	80 93 7b 00 	sts	0x007B, r24
  Uart_Init(Baud9600,OneStopBit,NoParity,EightBits,ASynchronous);
      ce:	87 e6       	ldi	r24, 0x67	; 103
      d0:	60 e0       	ldi	r22, 0x00	; 0
      d2:	40 e0       	ldi	r20, 0x00	; 0
      d4:	23 e0       	ldi	r18, 0x03	; 3
      d6:	00 e0       	ldi	r16, 0x00	; 0
      d8:	0e 94 cb 08 	call	0x1196	; 0x1196 <Uart_Init>
	Enable_communication_interrupt();
      dc:	0e 94 2d 09 	call	0x125a	; 0x125a <Enable_communication_interrupt>
uint8_t u8Index=0;
extern uint8_t u8_DATA;
extern uint8_t size;
ERROR_STATUS BCM_Init (const BCM_ConfigType * ConfigPtr )
{
  uint8_t ret=E_OK;
      e0:	80 e0       	ldi	r24, 0x00	; 0
  break;
  case UART:
u8_Is_Intialized++;
  Uart_Init(Baud9600,OneStopBit,NoParity,EightBits,ASynchronous);
	Enable_communication_interrupt();
  break;
      e2:	15 c0       	rjmp	.+42     	; 0x10e <BCM_Init+0x7c>
  case UARTANDSPI:
  u8_Is_Intialized++;
      e4:	80 91 7b 00 	lds	r24, 0x007B
      e8:	8f 5f       	subi	r24, 0xFF	; 255
      ea:	80 93 7b 00 	sts	0x007B, r24
  SPI_Init();
      ee:	0e 94 d4 05 	call	0xba8	; 0xba8 <SPI_Init>
  Uart_Init(Baud9600,OneStopBit,NoParity,EightBits,ASynchronous);
      f2:	87 e6       	ldi	r24, 0x67	; 103
      f4:	60 e0       	ldi	r22, 0x00	; 0
      f6:	40 e0       	ldi	r20, 0x00	; 0
      f8:	23 e0       	ldi	r18, 0x03	; 3
      fa:	00 e0       	ldi	r16, 0x00	; 0
      fc:	0e 94 cb 08 	call	0x1196	; 0x1196 <Uart_Init>
	Enable_communication_interrupt();
     100:	0e 94 2d 09 	call	0x125a	; 0x125a <Enable_communication_interrupt>
uint8_t u8Index=0;
extern uint8_t u8_DATA;
extern uint8_t size;
ERROR_STATUS BCM_Init (const BCM_ConfigType * ConfigPtr )
{
  uint8_t ret=E_OK;
     104:	80 e0       	ldi	r24, 0x00	; 0
  case UARTANDSPI:
  u8_Is_Intialized++;
  SPI_Init();
  Uart_Init(Baud9600,OneStopBit,NoParity,EightBits,ASynchronous);
	Enable_communication_interrupt();
  break;
     106:	03 c0       	rjmp	.+6      	; 0x10e <BCM_Init+0x7c>
extern uint8_t u8_DATA;
extern uint8_t size;
ERROR_STATUS BCM_Init (const BCM_ConfigType * ConfigPtr )
{
  uint8_t ret=E_OK;
if(ConfigPtr == NULL){ret=NULL_PTR+BCM_MODULE;}
     108:	84 e3       	ldi	r24, 0x34	; 52
     10a:	01 c0       	rjmp	.+2      	; 0x10e <BCM_Init+0x7c>
  SPI_Init();
  Uart_Init(Baud9600,OneStopBit,NoParity,EightBits,ASynchronous);
	Enable_communication_interrupt();
  break;
  case I2C:
  ret=INVALID_PARM+BCM_MODULE;
     10c:	8a e3       	ldi	r24, 0x3A	; 58
  ret=INVALID_PARM+BCM_MODULE;
  break;

}
}
u8_frameID=ConfigPtr -> u8_BCM_ID;
     10e:	99 81       	ldd	r25, Y+1	; 0x01
     110:	90 93 7c 00 	sts	0x007C, r25
return ret;
}
     114:	df 91       	pop	r29
     116:	cf 91       	pop	r28
     118:	0f 91       	pop	r16
     11a:	08 95       	ret

0000011c <BCM_DeInit>:
ERROR_STATUS BCM_DeInit (const BCM_ConfigType * ConfigPtr)
{
uint8_t ret=E_OK;
    if(u8_Is_Intialized==1)
     11c:	20 91 7b 00 	lds	r18, 0x007B
     120:	21 30       	cpi	r18, 0x01	; 1
     122:	19 f5       	brne	.+70     	; 0x16a <BCM_DeInit+0x4e>
      {
      switch (ConfigPtr->u8_channel_Protcol)
     124:	fc 01       	movw	r30, r24
     126:	80 81       	ld	r24, Z
     128:	82 30       	cpi	r24, 0x02	; 2
     12a:	59 f0       	breq	.+22     	; 0x142 <BCM_DeInit+0x26>
     12c:	83 30       	cpi	r24, 0x03	; 3
     12e:	18 f4       	brcc	.+6      	; 0x136 <BCM_DeInit+0x1a>
     130:	81 30       	cpi	r24, 0x01	; 1
     132:	29 f4       	brne	.+10     	; 0x13e <BCM_DeInit+0x22>
     134:	0c c0       	rjmp	.+24     	; 0x14e <BCM_DeInit+0x32>
     136:	83 30       	cpi	r24, 0x03	; 3
     138:	81 f0       	breq	.+32     	; 0x15a <BCM_DeInit+0x3e>
     13a:	84 30       	cpi	r24, 0x04	; 4
     13c:	d1 f0       	breq	.+52     	; 0x172 <BCM_DeInit+0x56>
u8_frameID=ConfigPtr -> u8_BCM_ID;
return ret;
}
ERROR_STATUS BCM_DeInit (const BCM_ConfigType * ConfigPtr)
{
uint8_t ret=E_OK;
     13e:	80 e0       	ldi	r24, 0x00	; 0
     140:	08 95       	ret
    if(u8_Is_Intialized==1)
      {
      switch (ConfigPtr->u8_channel_Protcol)
        {
          case SPI:
            u8_Is_Intialized--;
     142:	10 92 7b 00 	sts	0x007B, r1
	           SPI_De_Init();
     146:	0e 94 13 06 	call	0xc26	; 0xc26 <SPI_De_Init>
u8_frameID=ConfigPtr -> u8_BCM_ID;
return ret;
}
ERROR_STATUS BCM_DeInit (const BCM_ConfigType * ConfigPtr)
{
uint8_t ret=E_OK;
     14a:	80 e0       	ldi	r24, 0x00	; 0
      switch (ConfigPtr->u8_channel_Protcol)
        {
          case SPI:
            u8_Is_Intialized--;
	           SPI_De_Init();
          break;
     14c:	08 95       	ret
          case UART:
            u8_Is_Intialized--;
     14e:	10 92 7b 00 	sts	0x007B, r1
             Uart_De_Init();
     152:	0e 94 42 09 	call	0x1284	; 0x1284 <Uart_De_Init>
u8_frameID=ConfigPtr -> u8_BCM_ID;
return ret;
}
ERROR_STATUS BCM_DeInit (const BCM_ConfigType * ConfigPtr)
{
uint8_t ret=E_OK;
     156:	80 e0       	ldi	r24, 0x00	; 0
	           SPI_De_Init();
          break;
          case UART:
            u8_Is_Intialized--;
             Uart_De_Init();
          break;
     158:	08 95       	ret
          case UARTANDSPI:
            u8_Is_Intialized--;
     15a:	10 92 7b 00 	sts	0x007B, r1
            SPI_De_Init();
     15e:	0e 94 13 06 	call	0xc26	; 0xc26 <SPI_De_Init>
            Uart_De_Init();
     162:	0e 94 42 09 	call	0x1284	; 0x1284 <Uart_De_Init>
u8_frameID=ConfigPtr -> u8_BCM_ID;
return ret;
}
ERROR_STATUS BCM_DeInit (const BCM_ConfigType * ConfigPtr)
{
uint8_t ret=E_OK;
     166:	80 e0       	ldi	r24, 0x00	; 0
          break;
          case UARTANDSPI:
            u8_Is_Intialized--;
            SPI_De_Init();
            Uart_De_Init();
          break;
     168:	08 95       	ret
          case I2C:
            ret=INVALID_PARM+BCM_MODULE;
          break;
        }
    }else if(u8_Is_Intialized > 1)
     16a:	22 30       	cpi	r18, 0x02	; 2
     16c:	20 f0       	brcs	.+8      	; 0x176 <BCM_DeInit+0x5a>
      {
        ret=MULTIPLE_INIT+BCM_MODULE;
     16e:	88 e3       	ldi	r24, 0x38	; 56
     170:	08 95       	ret
            u8_Is_Intialized--;
            SPI_De_Init();
            Uart_De_Init();
          break;
          case I2C:
            ret=INVALID_PARM+BCM_MODULE;
     172:	8a e3       	ldi	r24, 0x3A	; 58
     174:	08 95       	ret
    }else if(u8_Is_Intialized > 1)
      {
        ret=MULTIPLE_INIT+BCM_MODULE;
      }else
      {
        ret = NOT_INIT+BCM_MODULE;
     176:	86 e3       	ldi	r24, 0x36	; 54
      }
return ret;
}
     178:	08 95       	ret

0000017a <BCM_TxDispatcher>:
/******Disable SPI int******/
/*while uart is filling buffer*/
/*calculate check sum*/
/*Enable Spi int and disable uart int when buffer is full*/
/*When spi emptys buffer enable uart interrupt*/
Buffer_Array[size-1]=Checksum;
     17a:	e0 91 66 00 	lds	r30, 0x0066
     17e:	f0 e0       	ldi	r31, 0x00	; 0
     180:	ea 57       	subi	r30, 0x7A	; 122
     182:	ff 4f       	sbci	r31, 0xFF	; 255
     184:	80 91 65 00 	lds	r24, 0x0065
     188:	80 83       	st	Z, r24

return ret;
}
     18a:	80 e0       	ldi	r24, 0x00	; 0
     18c:	08 95       	ret

0000018e <BCM_Send>:
ERROR_STATUS BCM_Send(
  uint8_t u8_channel_Protcol ,
  uint8_t u8_BCM_ID,
  uint8_t u8_data_Lenght,
  uint8_t Num_of_Frames )
{
     18e:	cf 93       	push	r28
     190:	c4 2f       	mov	r28, r20
  uint8_t ret=E_OK;

/*BCMID  & data length*/
Buffer_Array[0]=u8_BCM_ID;
     192:	60 93 87 00 	sts	0x0087, r22
Buffer_Array[1]=u8_data_Lenght;
     196:	40 93 88 00 	sts	0x0088, r20
u8Index=2;
     19a:	92 e0       	ldi	r25, 0x02	; 2
     19c:	90 93 7a 00 	sts	0x007A, r25
/*************************************************************/
            /*                                */
/*************************************************************/

switch (u8_channel_Protcol)
     1a0:	82 30       	cpi	r24, 0x02	; 2
     1a2:	59 f0       	breq	.+22     	; 0x1ba <BCM_Send+0x2c>
     1a4:	83 30       	cpi	r24, 0x03	; 3
     1a6:	18 f4       	brcc	.+6      	; 0x1ae <BCM_Send+0x20>
     1a8:	81 30       	cpi	r24, 0x01	; 1
     1aa:	d1 f4       	brne	.+52     	; 0x1e0 <BCM_Send+0x52>
     1ac:	0e c0       	rjmp	.+28     	; 0x1ca <BCM_Send+0x3c>
     1ae:	83 30       	cpi	r24, 0x03	; 3
     1b0:	91 f0       	breq	.+36     	; 0x1d6 <BCM_Send+0x48>
     1b2:	84 30       	cpi	r24, 0x04	; 4
     1b4:	a9 f4       	brne	.+42     	; 0x1e0 <BCM_Send+0x52>
    break;
    case UARTANDSPI:
       spi_send_first(u8_BCM_ID);
    break;
    case I2C:
      ret=INVALID_PARM+BCM_MODULE;
     1b6:	8a e3       	ldi	r24, 0x3A	; 58
     1b8:	14 c0       	rjmp	.+40     	; 0x1e2 <BCM_Send+0x54>
/*************************************************************/

switch (u8_channel_Protcol)
  {
    case SPI:
      spi_send_first(u8_BCM_ID);
     1ba:	86 2f       	mov	r24, r22
     1bc:	0e 94 15 06 	call	0xc2a	; 0xc2a <spi_send_first>
      spi_send_first(u8_data_Lenght);
     1c0:	8c 2f       	mov	r24, r28
     1c2:	0e 94 15 06 	call	0xc2a	; 0xc2a <spi_send_first>
  uint8_t u8_channel_Protcol ,
  uint8_t u8_BCM_ID,
  uint8_t u8_data_Lenght,
  uint8_t Num_of_Frames )
{
  uint8_t ret=E_OK;
     1c6:	80 e0       	ldi	r24, 0x00	; 0
switch (u8_channel_Protcol)
  {
    case SPI:
      spi_send_first(u8_BCM_ID);
      spi_send_first(u8_data_Lenght);
    break;
     1c8:	0c c0       	rjmp	.+24     	; 0x1e2 <BCM_Send+0x54>
    case UART:
    	Uart_tryansmitfirstbyte(u8_BCM_ID);
     1ca:	86 2f       	mov	r24, r22
     1cc:	90 e0       	ldi	r25, 0x00	; 0
     1ce:	0e 94 3e 09 	call	0x127c	; 0x127c <Uart_tryansmitfirstbyte>
  uint8_t u8_channel_Protcol ,
  uint8_t u8_BCM_ID,
  uint8_t u8_data_Lenght,
  uint8_t Num_of_Frames )
{
  uint8_t ret=E_OK;
     1d2:	80 e0       	ldi	r24, 0x00	; 0
      spi_send_first(u8_BCM_ID);
      spi_send_first(u8_data_Lenght);
    break;
    case UART:
    	Uart_tryansmitfirstbyte(u8_BCM_ID);
    break;
     1d4:	06 c0       	rjmp	.+12     	; 0x1e2 <BCM_Send+0x54>
    case UARTANDSPI:
       spi_send_first(u8_BCM_ID);
     1d6:	86 2f       	mov	r24, r22
     1d8:	0e 94 15 06 	call	0xc2a	; 0xc2a <spi_send_first>
  uint8_t u8_channel_Protcol ,
  uint8_t u8_BCM_ID,
  uint8_t u8_data_Lenght,
  uint8_t Num_of_Frames )
{
  uint8_t ret=E_OK;
     1dc:	80 e0       	ldi	r24, 0x00	; 0
    case UART:
    	Uart_tryansmitfirstbyte(u8_BCM_ID);
    break;
    case UARTANDSPI:
       spi_send_first(u8_BCM_ID);
    break;
     1de:	01 c0       	rjmp	.+2      	; 0x1e2 <BCM_Send+0x54>
    case I2C:
      ret=INVALID_PARM+BCM_MODULE;
    break;
    default:
    ret=E_NOK+INVALID_PARM+BCM_MODULE;
     1e0:	8b e3       	ldi	r24, 0x3B	; 59
  }

  return ret;
}
     1e2:	cf 91       	pop	r28
     1e4:	08 95       	ret

000001e6 <Uart_Int_RX>:


void Uart_Int_RX(void)
{
  u8_DATA=UDR;
     1e6:	5c b1       	in	r21, 0x0c	; 12
     1e8:	50 93 65 00 	sts	0x0065, r21
  if(u8Index<size-1)
     1ec:	40 91 7a 00 	lds	r20, 0x007A
     1f0:	84 2f       	mov	r24, r20
     1f2:	90 e0       	ldi	r25, 0x00	; 0
     1f4:	20 91 66 00 	lds	r18, 0x0066
     1f8:	30 e0       	ldi	r19, 0x00	; 0
     1fa:	21 50       	subi	r18, 0x01	; 1
     1fc:	30 40       	sbci	r19, 0x00	; 0
     1fe:	82 17       	cp	r24, r18
     200:	93 07       	cpc	r25, r19
     202:	44 f4       	brge	.+16     	; 0x214 <Uart_Int_RX+0x2e>
  {
    Buffer_Array[u8Index]=u8_DATA;
     204:	89 57       	subi	r24, 0x79	; 121
     206:	9f 4f       	sbci	r25, 0xFF	; 255
     208:	fc 01       	movw	r30, r24
     20a:	50 83       	st	Z, r21
    u8Index++;
     20c:	4f 5f       	subi	r20, 0xFF	; 255
     20e:	40 93 7a 00 	sts	0x007A, r20
     212:	08 95       	ret
  }
    else{
      u8Index=2;
     214:	82 e0       	ldi	r24, 0x02	; 2
     216:	80 93 7a 00 	sts	0x007A, r24
     21a:	08 95       	ret

0000021c <SPI_int_Master_Send>:

}
void SPI_int_Master_Send(void)
{
  /******Disable uart Rx int******/
  SPDR=u8_DATA;
     21c:	80 91 65 00 	lds	r24, 0x0065
     220:	8f b9       	out	0x0f, r24	; 15
  if(u8Index<size-1)
     222:	40 91 7a 00 	lds	r20, 0x007A
     226:	84 2f       	mov	r24, r20
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	20 91 66 00 	lds	r18, 0x0066
     22e:	30 e0       	ldi	r19, 0x00	; 0
     230:	21 50       	subi	r18, 0x01	; 1
     232:	30 40       	sbci	r19, 0x00	; 0
     234:	82 17       	cp	r24, r18
     236:	93 07       	cpc	r25, r19
     238:	54 f4       	brge	.+20     	; 0x24e <SPI_int_Master_Send+0x32>
  {
    u8_DATA=Buffer_Array[u8Index];
     23a:	89 57       	subi	r24, 0x79	; 121
     23c:	9f 4f       	sbci	r25, 0xFF	; 255
     23e:	fc 01       	movw	r30, r24
     240:	80 81       	ld	r24, Z
     242:	80 93 65 00 	sts	0x0065, r24
    u8Index++;
     246:	4f 5f       	subi	r20, 0xFF	; 255
     248:	40 93 7a 00 	sts	0x007A, r20
     24c:	08 95       	ret
  }
    else{
      u8Index=2;
     24e:	82 e0       	ldi	r24, 0x02	; 2
     250:	80 93 7a 00 	sts	0x007A, r24
     254:	08 95       	ret

00000256 <main>:
	gpioPinDirection(GPIOB,BIT3,OUTPUT);
	Uart_Init(Baud9600,OneStopBit,NoParity,EightBits,ASynchronous);
	Enable_communication_interrupt();
	SPI_Init();
*/
BCM_Init (&BCM_Configuration);
     256:	80 e6       	ldi	r24, 0x60	; 96
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	0e 94 49 00 	call	0x92	; 0x92 <BCM_Init>
/*	SPDR=u8_DATA;*/
BCM_Send(UARTANDSPI,'M',250,4);
     25e:	83 e0       	ldi	r24, 0x03	; 3
     260:	6d e4       	ldi	r22, 0x4D	; 77
     262:	4a ef       	ldi	r20, 0xFA	; 250
     264:	24 e0       	ldi	r18, 0x04	; 4
     266:	0e 94 c7 00 	call	0x18e	; 0x18e <BCM_Send>



    while(1)
    {
      BCM_TxDispatcher();
     26a:	0e 94 bd 00 	call	0x17a	; 0x17a <BCM_TxDispatcher>
     26e:	fd cf       	rjmp	.-6      	; 0x26a <main+0x14>

00000270 <gpioPortDirection>:
 * @param value: set the port value and takes the following values
 * 				- 0x00 -> Low
 * 				- 0xff -> High
 */

switch (u8_port)	
     270:	81 30       	cpi	r24, 0x01	; 1
     272:	49 f0       	breq	.+18     	; 0x286 <gpioPortDirection+0x16>
     274:	81 30       	cpi	r24, 0x01	; 1
     276:	28 f0       	brcs	.+10     	; 0x282 <gpioPortDirection+0x12>
     278:	82 30       	cpi	r24, 0x02	; 2
     27a:	39 f0       	breq	.+14     	; 0x28a <gpioPortDirection+0x1a>
     27c:	83 30       	cpi	r24, 0x03	; 3
     27e:	41 f4       	brne	.+16     	; 0x290 <gpioPortDirection+0x20>
     280:	06 c0       	rjmp	.+12     	; 0x28e <gpioPortDirection+0x1e>
{	case GPIOA:
	PORTA_DIR = u8_direction;
     282:	6a bb       	out	0x1a, r22	; 26
	break;
     284:	08 95       	ret
	case GPIOB:
	PORTB_DIR = u8_direction;
     286:	67 bb       	out	0x17, r22	; 23
	break;
     288:	08 95       	ret
	case GPIOC:
	PORTC_DIR = u8_direction;
     28a:	64 bb       	out	0x14, r22	; 20
	break;
     28c:	08 95       	ret
	case GPIOD:
	PORTD_DIR = u8_direction;
     28e:	61 bb       	out	0x11, r22	; 17
     290:	08 95       	ret

00000292 <gpioPortWrite>:
}

void gpioPortWrite(uint8_t u8_port, uint8_t u8_value)
{
	
switch (u8_port)	
     292:	81 30       	cpi	r24, 0x01	; 1
     294:	49 f0       	breq	.+18     	; 0x2a8 <gpioPortWrite+0x16>
     296:	81 30       	cpi	r24, 0x01	; 1
     298:	28 f0       	brcs	.+10     	; 0x2a4 <gpioPortWrite+0x12>
     29a:	82 30       	cpi	r24, 0x02	; 2
     29c:	39 f0       	breq	.+14     	; 0x2ac <gpioPortWrite+0x1a>
     29e:	83 30       	cpi	r24, 0x03	; 3
     2a0:	41 f4       	brne	.+16     	; 0x2b2 <gpioPortWrite+0x20>
     2a2:	06 c0       	rjmp	.+12     	; 0x2b0 <gpioPortWrite+0x1e>
{	case GPIOA:
	PORTA_DATA = u8_value;
     2a4:	6b bb       	out	0x1b, r22	; 27
	break;
     2a6:	08 95       	ret
	case GPIOB:
	PORTB_DATA = u8_value;
     2a8:	68 bb       	out	0x18, r22	; 24
	break;
     2aa:	08 95       	ret
	case GPIOC:
	PORTC_DATA = u8_value;
     2ac:	65 bb       	out	0x15, r22	; 21
	break;
     2ae:	08 95       	ret
	case GPIOD:
	PORTD_DATA = u8_value;
     2b0:	62 bb       	out	0x12, r22	; 18
     2b2:	08 95       	ret

000002b4 <gpioPortToggle>:
	
}
void gpioPortToggle(uint8_t u8_port)
{
	
switch (u8_port)	
     2b4:	81 30       	cpi	r24, 0x01	; 1
     2b6:	59 f0       	breq	.+22     	; 0x2ce <gpioPortToggle+0x1a>
     2b8:	81 30       	cpi	r24, 0x01	; 1
     2ba:	28 f0       	brcs	.+10     	; 0x2c6 <gpioPortToggle+0x12>
     2bc:	82 30       	cpi	r24, 0x02	; 2
     2be:	59 f0       	breq	.+22     	; 0x2d6 <gpioPortToggle+0x22>
     2c0:	83 30       	cpi	r24, 0x03	; 3
     2c2:	81 f4       	brne	.+32     	; 0x2e4 <gpioPortToggle+0x30>
     2c4:	0c c0       	rjmp	.+24     	; 0x2de <gpioPortToggle+0x2a>
{	case GPIOA:
	PORTA_DATA ^= HIGH;
     2c6:	8b b3       	in	r24, 0x1b	; 27
     2c8:	80 95       	com	r24
     2ca:	8b bb       	out	0x1b, r24	; 27
	break;
     2cc:	08 95       	ret
	case GPIOB:
	PORTB_DATA ^= HIGH;
     2ce:	88 b3       	in	r24, 0x18	; 24
     2d0:	80 95       	com	r24
     2d2:	88 bb       	out	0x18, r24	; 24
	break;
     2d4:	08 95       	ret
	case GPIOC:
	PORTC_DATA ^= HIGH;
     2d6:	85 b3       	in	r24, 0x15	; 21
     2d8:	80 95       	com	r24
     2da:	85 bb       	out	0x15, r24	; 21
	break;
     2dc:	08 95       	ret
	case GPIOD:
	PORTD_DATA ^= HIGH;
     2de:	82 b3       	in	r24, 0x12	; 18
     2e0:	80 95       	com	r24
     2e2:	82 bb       	out	0x12, r24	; 18
     2e4:	08 95       	ret

000002e6 <gpioPortRead>:

uint8_t gpioPortRead(uint8_t u8_port)
{
	uint8_t U8_ret_Port_data=0;
	
switch (u8_port)	
     2e6:	81 30       	cpi	r24, 0x01	; 1
     2e8:	49 f0       	breq	.+18     	; 0x2fc <gpioPortRead+0x16>
     2ea:	81 30       	cpi	r24, 0x01	; 1
     2ec:	28 f0       	brcs	.+10     	; 0x2f8 <gpioPortRead+0x12>
     2ee:	82 30       	cpi	r24, 0x02	; 2
     2f0:	39 f0       	breq	.+14     	; 0x300 <gpioPortRead+0x1a>
     2f2:	83 30       	cpi	r24, 0x03	; 3
     2f4:	49 f4       	brne	.+18     	; 0x308 <gpioPortRead+0x22>
     2f6:	06 c0       	rjmp	.+12     	; 0x304 <gpioPortRead+0x1e>
{	case GPIOA:
	U8_ret_Port_data=PORTA_DATA & HIGH;
     2f8:	8b b3       	in	r24, 0x1b	; 27
	break;
     2fa:	08 95       	ret
	case GPIOB:
	U8_ret_Port_data=PORTB_DATA & HIGH;
     2fc:	88 b3       	in	r24, 0x18	; 24
	break;
     2fe:	08 95       	ret
	case GPIOC:
	U8_ret_Port_data=PORTC_DATA & HIGH;
     300:	85 b3       	in	r24, 0x15	; 21
	break;
     302:	08 95       	ret
	case GPIOD:
	U8_ret_Port_data=PORTD_DATA & HIGH;
     304:	82 b3       	in	r24, 0x12	; 18
	break;
     306:	08 95       	ret
	
}

uint8_t gpioPortRead(uint8_t u8_port)
{
	uint8_t U8_ret_Port_data=0;
     308:	80 e0       	ldi	r24, 0x00	; 0
	break;
	
}

return 	U8_ret_Port_data;
}
     30a:	08 95       	ret

0000030c <gpioPinDirection>:
 * 				- 0x00 -> Input
 * 				- 0xff -> Output
 */
void gpioPinDirection(uint8_t u8_port, uint8_t u8_pins, uint8_t u8_direction)
{
switch(u8_direction){
     30c:	44 23       	and	r20, r20
     30e:	19 f0       	breq	.+6      	; 0x316 <gpioPinDirection+0xa>
     310:	4f 3f       	cpi	r20, 0xFF	; 255
     312:	d1 f5       	brne	.+116    	; 0x388 <gpioPinDirection+0x7c>
     314:	21 c0       	rjmp	.+66     	; 0x358 <gpioPinDirection+0x4c>
case INPUT:
{
switch (u8_port)	
     316:	81 30       	cpi	r24, 0x01	; 1
     318:	69 f0       	breq	.+26     	; 0x334 <gpioPinDirection+0x28>
     31a:	81 30       	cpi	r24, 0x01	; 1
     31c:	28 f0       	brcs	.+10     	; 0x328 <gpioPinDirection+0x1c>
     31e:	82 30       	cpi	r24, 0x02	; 2
     320:	79 f0       	breq	.+30     	; 0x340 <gpioPinDirection+0x34>
     322:	83 30       	cpi	r24, 0x03	; 3
     324:	c9 f4       	brne	.+50     	; 0x358 <gpioPinDirection+0x4c>
     326:	12 c0       	rjmp	.+36     	; 0x34c <gpioPinDirection+0x40>
{	case GPIOA:
	PORTA_DIR &=(~u8_pins);   // 0b01111111
     328:	8a b3       	in	r24, 0x1a	; 26
     32a:	96 2f       	mov	r25, r22
     32c:	90 95       	com	r25
     32e:	89 23       	and	r24, r25
     330:	8a bb       	out	0x1a, r24	; 26
     332:	1b c0       	rjmp	.+54     	; 0x36a <gpioPinDirection+0x5e>
	break;
	case GPIOB:
	PORTB_DIR &=(~u8_pins);
     334:	87 b3       	in	r24, 0x17	; 23
     336:	96 2f       	mov	r25, r22
     338:	90 95       	com	r25
     33a:	89 23       	and	r24, r25
     33c:	87 bb       	out	0x17, r24	; 23
     33e:	19 c0       	rjmp	.+50     	; 0x372 <gpioPinDirection+0x66>
	break;
	case GPIOC:
	PORTC_DIR &=(~u8_pins);
     340:	84 b3       	in	r24, 0x14	; 20
     342:	96 2f       	mov	r25, r22
     344:	90 95       	com	r25
     346:	89 23       	and	r24, r25
     348:	84 bb       	out	0x14, r24	; 20
     34a:	17 c0       	rjmp	.+46     	; 0x37a <gpioPinDirection+0x6e>
	break;
	case GPIOD:
	PORTD_DIR &=(~u8_pins);
     34c:	81 b3       	in	r24, 0x11	; 17
     34e:	96 2f       	mov	r25, r22
     350:	90 95       	com	r25
     352:	89 23       	and	r24, r25
     354:	81 bb       	out	0x11, r24	; 17
     356:	15 c0       	rjmp	.+42     	; 0x382 <gpioPinDirection+0x76>
	break;
	
}
}
case OUTPUT:{
switch (u8_port)	
     358:	81 30       	cpi	r24, 0x01	; 1
     35a:	59 f0       	breq	.+22     	; 0x372 <gpioPinDirection+0x66>
     35c:	81 30       	cpi	r24, 0x01	; 1
     35e:	28 f0       	brcs	.+10     	; 0x36a <gpioPinDirection+0x5e>
     360:	82 30       	cpi	r24, 0x02	; 2
     362:	59 f0       	breq	.+22     	; 0x37a <gpioPinDirection+0x6e>
     364:	83 30       	cpi	r24, 0x03	; 3
     366:	81 f4       	brne	.+32     	; 0x388 <gpioPinDirection+0x7c>
     368:	0c c0       	rjmp	.+24     	; 0x382 <gpioPinDirection+0x76>
{	case GPIOA:
	PORTA_DIR |=(u8_pins);
     36a:	8a b3       	in	r24, 0x1a	; 26
     36c:	68 2b       	or	r22, r24
     36e:	6a bb       	out	0x1a, r22	; 26
	break;
     370:	08 95       	ret
	case GPIOB:
	PORTB_DIR |=(u8_pins);
     372:	87 b3       	in	r24, 0x17	; 23
     374:	68 2b       	or	r22, r24
     376:	67 bb       	out	0x17, r22	; 23
	break;
     378:	08 95       	ret
	case GPIOC:
	PORTC_DIR |=(u8_pins);
     37a:	84 b3       	in	r24, 0x14	; 20
     37c:	68 2b       	or	r22, r24
     37e:	64 bb       	out	0x14, r22	; 20
	break;
     380:	08 95       	ret
	case GPIOD:
	PORTD_DIR |=(u8_pins);
     382:	81 b3       	in	r24, 0x11	; 17
     384:	68 2b       	or	r22, r24
     386:	61 bb       	out	0x11, r22	; 17
     388:	08 95       	ret

0000038a <gpioPinWrite>:
	
	
}

void gpioPinWrite(uint8_t u8_port, uint8_t u8_pins, uint8_t u8_value)
{switch(u8_value){
     38a:	44 23       	and	r20, r20
     38c:	19 f0       	breq	.+6      	; 0x394 <gpioPinWrite+0xa>
     38e:	4f 3f       	cpi	r20, 0xFF	; 255
     390:	b1 f5       	brne	.+108    	; 0x3fe <gpioPinWrite+0x74>
     392:	1d c0       	rjmp	.+58     	; 0x3ce <gpioPinWrite+0x44>
case LOW:
{
switch (u8_port)	
     394:	81 30       	cpi	r24, 0x01	; 1
     396:	61 f0       	breq	.+24     	; 0x3b0 <gpioPinWrite+0x26>
     398:	81 30       	cpi	r24, 0x01	; 1
     39a:	28 f0       	brcs	.+10     	; 0x3a6 <gpioPinWrite+0x1c>
     39c:	82 30       	cpi	r24, 0x02	; 2
     39e:	69 f0       	breq	.+26     	; 0x3ba <gpioPinWrite+0x30>
     3a0:	83 30       	cpi	r24, 0x03	; 3
     3a2:	69 f5       	brne	.+90     	; 0x3fe <gpioPinWrite+0x74>
     3a4:	0f c0       	rjmp	.+30     	; 0x3c4 <gpioPinWrite+0x3a>
{	case GPIOA:
	PORTA_DATA &= ~(u8_pins);   // 0b01111111
     3a6:	8b b3       	in	r24, 0x1b	; 27
     3a8:	60 95       	com	r22
     3aa:	68 23       	and	r22, r24
     3ac:	6b bb       	out	0x1b, r22	; 27
	break;
     3ae:	08 95       	ret
	case GPIOB:
	PORTB_DATA &= ~(u8_pins);
     3b0:	88 b3       	in	r24, 0x18	; 24
     3b2:	60 95       	com	r22
     3b4:	68 23       	and	r22, r24
     3b6:	68 bb       	out	0x18, r22	; 24
	break;
     3b8:	08 95       	ret
	case GPIOC:
	PORTC_DATA &= ~(u8_pins);
     3ba:	85 b3       	in	r24, 0x15	; 21
     3bc:	60 95       	com	r22
     3be:	68 23       	and	r22, r24
     3c0:	65 bb       	out	0x15, r22	; 21
	break;
     3c2:	08 95       	ret
	case GPIOD:
	PORTD_DATA &= ~(u8_pins);
     3c4:	82 b3       	in	r24, 0x12	; 18
     3c6:	60 95       	com	r22
     3c8:	68 23       	and	r22, r24
     3ca:	62 bb       	out	0x12, r22	; 18
	break;
     3cc:	08 95       	ret
	
}
break;
}
case HIGH:{
switch (u8_port)	
     3ce:	81 30       	cpi	r24, 0x01	; 1
     3d0:	59 f0       	breq	.+22     	; 0x3e8 <gpioPinWrite+0x5e>
     3d2:	81 30       	cpi	r24, 0x01	; 1
     3d4:	28 f0       	brcs	.+10     	; 0x3e0 <gpioPinWrite+0x56>
     3d6:	82 30       	cpi	r24, 0x02	; 2
     3d8:	59 f0       	breq	.+22     	; 0x3f0 <gpioPinWrite+0x66>
     3da:	83 30       	cpi	r24, 0x03	; 3
     3dc:	81 f4       	brne	.+32     	; 0x3fe <gpioPinWrite+0x74>
     3de:	0c c0       	rjmp	.+24     	; 0x3f8 <gpioPinWrite+0x6e>
{	case GPIOA:
	PORTA_DATA |=(u8_pins);
     3e0:	8b b3       	in	r24, 0x1b	; 27
     3e2:	68 2b       	or	r22, r24
     3e4:	6b bb       	out	0x1b, r22	; 27
	break;
     3e6:	08 95       	ret
	case GPIOB:
	PORTB_DATA |=(u8_pins);
     3e8:	88 b3       	in	r24, 0x18	; 24
     3ea:	68 2b       	or	r22, r24
     3ec:	68 bb       	out	0x18, r22	; 24
	break;
     3ee:	08 95       	ret
	case GPIOC:
	PORTC_DATA |=(u8_pins);
     3f0:	85 b3       	in	r24, 0x15	; 21
     3f2:	68 2b       	or	r22, r24
     3f4:	65 bb       	out	0x15, r22	; 21
	break;
     3f6:	08 95       	ret
	case GPIOD:
	PORTD_DATA |=(u8_pins);
     3f8:	82 b3       	in	r24, 0x12	; 18
     3fa:	68 2b       	or	r22, r24
     3fc:	62 bb       	out	0x12, r22	; 18
     3fe:	08 95       	ret

00000400 <gpioPinToggle>:
}

}
void gpioPinToggle(uint8_t u8_port, uint8_t u8_pins)
{
switch (u8_port)	
     400:	81 30       	cpi	r24, 0x01	; 1
     402:	59 f0       	breq	.+22     	; 0x41a <gpioPinToggle+0x1a>
     404:	81 30       	cpi	r24, 0x01	; 1
     406:	28 f0       	brcs	.+10     	; 0x412 <gpioPinToggle+0x12>
     408:	82 30       	cpi	r24, 0x02	; 2
     40a:	59 f0       	breq	.+22     	; 0x422 <gpioPinToggle+0x22>
     40c:	83 30       	cpi	r24, 0x03	; 3
     40e:	81 f4       	brne	.+32     	; 0x430 <gpioPinToggle+0x30>
     410:	0c c0       	rjmp	.+24     	; 0x42a <gpioPinToggle+0x2a>
{	case GPIOA:
	PORTA_DATA ^=(u8_pins);
     412:	8b b3       	in	r24, 0x1b	; 27
     414:	68 27       	eor	r22, r24
     416:	6b bb       	out	0x1b, r22	; 27
	break;
     418:	08 95       	ret
	case GPIOB:
	PORTB_DATA ^=(u8_pins);
     41a:	88 b3       	in	r24, 0x18	; 24
     41c:	68 27       	eor	r22, r24
     41e:	68 bb       	out	0x18, r22	; 24
	break;
     420:	08 95       	ret
	case GPIOC:
	PORTC_DATA ^=(u8_pins);
     422:	85 b3       	in	r24, 0x15	; 21
     424:	68 27       	eor	r22, r24
     426:	65 bb       	out	0x15, r22	; 21
	break;
     428:	08 95       	ret
	case GPIOD:
	PORTD_DATA ^=(u8_pins);
     42a:	82 b3       	in	r24, 0x12	; 18
     42c:	68 27       	eor	r22, r24
     42e:	62 bb       	out	0x12, r22	; 18
     430:	08 95       	ret

00000432 <gpioPinRead>:
	
}
uint8_t gpioPinRead(uint8_t u8_port, uint8_t u8_pin)
{
	uint8_t U8_ret_BIT_data = 0;
switch (u8_port)	
     432:	81 30       	cpi	r24, 0x01	; 1
     434:	51 f0       	breq	.+20     	; 0x44a <gpioPinRead+0x18>
     436:	81 30       	cpi	r24, 0x01	; 1
     438:	28 f0       	brcs	.+10     	; 0x444 <gpioPinRead+0x12>
     43a:	82 30       	cpi	r24, 0x02	; 2
     43c:	49 f0       	breq	.+18     	; 0x450 <gpioPinRead+0x1e>
     43e:	83 30       	cpi	r24, 0x03	; 3
     440:	69 f4       	brne	.+26     	; 0x45c <gpioPinRead+0x2a>
     442:	09 c0       	rjmp	.+18     	; 0x456 <gpioPinRead+0x24>
{	case GPIOA:
	U8_ret_BIT_data=(PORTA_PIN & u8_pin);
     444:	89 b3       	in	r24, 0x19	; 25
     446:	68 23       	and	r22, r24
	break;
     448:	0a c0       	rjmp	.+20     	; 0x45e <gpioPinRead+0x2c>
	case GPIOB:
	U8_ret_BIT_data=(PORTB_PIN & u8_pin);
     44a:	86 b3       	in	r24, 0x16	; 22
     44c:	68 23       	and	r22, r24
	break;
     44e:	07 c0       	rjmp	.+14     	; 0x45e <gpioPinRead+0x2c>
	case GPIOC:
	U8_ret_BIT_data=(PORTC_PIN & u8_pin);
     450:	83 b3       	in	r24, 0x13	; 19
     452:	68 23       	and	r22, r24
	break;
     454:	04 c0       	rjmp	.+8      	; 0x45e <gpioPinRead+0x2c>
	case GPIOD:
	U8_ret_BIT_data=(PORTD_PIN & u8_pin);
     456:	80 b3       	in	r24, 0x10	; 16
     458:	68 23       	and	r22, r24
	break;
     45a:	01 c0       	rjmp	.+2      	; 0x45e <gpioPinRead+0x2c>
	
	
}
uint8_t gpioPinRead(uint8_t u8_port, uint8_t u8_pin)
{
	uint8_t U8_ret_BIT_data = 0;
     45c:	60 e0       	ldi	r22, 0x00	; 0
}
	
	
	
}
uint8_t gpioPinRead(uint8_t u8_port, uint8_t u8_pin)
     45e:	81 e0       	ldi	r24, 0x01	; 1
     460:	66 23       	and	r22, r22
     462:	09 f4       	brne	.+2      	; 0x466 <gpioPinRead+0x34>
     464:	80 e0       	ldi	r24, 0x00	; 0
if(U8_ret_BIT_data > 0)
{
	U8_ret_BIT_data = 1;
}
return U8_ret_BIT_data;
     466:	08 95       	ret

00000468 <G_interrupt_Enable>:
ptr_to_Fun SPM_RDY;

void G_interrupt_Enable(void)
{
//	sei();
 SREG |=(0x80);
     468:	8f b7       	in	r24, 0x3f	; 63
     46a:	80 68       	ori	r24, 0x80	; 128
     46c:	8f bf       	out	0x3f, r24	; 63
}
     46e:	08 95       	ret

00000470 <EX_interrupt_enable2>:
void EX_interrupt_enable2(void)
{
gpioPinDirection(GPIOB,BIT2,LOW);
     470:	81 e0       	ldi	r24, 0x01	; 1
     472:	64 e0       	ldi	r22, 0x04	; 4
     474:	40 e0       	ldi	r20, 0x00	; 0
     476:	0e 94 86 01 	call	0x30c	; 0x30c <gpioPinDirection>
SET_BIT(GICR,INT2);
     47a:	8b b7       	in	r24, 0x3b	; 59
     47c:	80 62       	ori	r24, 0x20	; 32
     47e:	8b bf       	out	0x3b, r24	; 59
SET_BIT(MCUCSR,6);
     480:	84 b7       	in	r24, 0x34	; 52
     482:	80 64       	ori	r24, 0x40	; 64
     484:	84 bf       	out	0x34, r24	; 52
}
     486:	08 95       	ret

00000488 <G_interrupt_Disable>:
void G_interrupt_Disable(void)
{
CLEAR_BIT(SREG,7);
     488:	8f b7       	in	r24, 0x3f	; 63
     48a:	8f 77       	andi	r24, 0x7F	; 127
     48c:	8f bf       	out	0x3f, r24	; 63
}
     48e:	08 95       	ret

00000490 <__vector_1>:
void __vector_1(void) __attribute__((signal));
void __vector_1(void)
{
     490:	1f 92       	push	r1
     492:	0f 92       	push	r0
     494:	0f b6       	in	r0, 0x3f	; 63
     496:	0f 92       	push	r0
     498:	11 24       	eor	r1, r1
     49a:	2f 93       	push	r18
     49c:	3f 93       	push	r19
     49e:	4f 93       	push	r20
     4a0:	5f 93       	push	r21
     4a2:	6f 93       	push	r22
     4a4:	7f 93       	push	r23
     4a6:	8f 93       	push	r24
     4a8:	9f 93       	push	r25
     4aa:	af 93       	push	r26
     4ac:	bf 93       	push	r27
     4ae:	ef 93       	push	r30
     4b0:	ff 93       	push	r31
  INT0_external_interrupt();
     4b2:	e0 91 98 01 	lds	r30, 0x0198
     4b6:	f0 91 99 01 	lds	r31, 0x0199
     4ba:	09 95       	icall
}
     4bc:	ff 91       	pop	r31
     4be:	ef 91       	pop	r30
     4c0:	bf 91       	pop	r27
     4c2:	af 91       	pop	r26
     4c4:	9f 91       	pop	r25
     4c6:	8f 91       	pop	r24
     4c8:	7f 91       	pop	r23
     4ca:	6f 91       	pop	r22
     4cc:	5f 91       	pop	r21
     4ce:	4f 91       	pop	r20
     4d0:	3f 91       	pop	r19
     4d2:	2f 91       	pop	r18
     4d4:	0f 90       	pop	r0
     4d6:	0f be       	out	0x3f, r0	; 63
     4d8:	0f 90       	pop	r0
     4da:	1f 90       	pop	r1
     4dc:	18 95       	reti

000004de <__vector_2>:


void __vector_2(void) __attribute__((signal));
void __vector_2(void)
{
     4de:	1f 92       	push	r1
     4e0:	0f 92       	push	r0
     4e2:	0f b6       	in	r0, 0x3f	; 63
     4e4:	0f 92       	push	r0
     4e6:	11 24       	eor	r1, r1
     4e8:	2f 93       	push	r18
     4ea:	3f 93       	push	r19
     4ec:	4f 93       	push	r20
     4ee:	5f 93       	push	r21
     4f0:	6f 93       	push	r22
     4f2:	7f 93       	push	r23
     4f4:	8f 93       	push	r24
     4f6:	9f 93       	push	r25
     4f8:	af 93       	push	r26
     4fa:	bf 93       	push	r27
     4fc:	ef 93       	push	r30
     4fe:	ff 93       	push	r31
  INT1_external_interrupt();
     500:	e0 91 9e 01 	lds	r30, 0x019E
     504:	f0 91 9f 01 	lds	r31, 0x019F
     508:	09 95       	icall
}
     50a:	ff 91       	pop	r31
     50c:	ef 91       	pop	r30
     50e:	bf 91       	pop	r27
     510:	af 91       	pop	r26
     512:	9f 91       	pop	r25
     514:	8f 91       	pop	r24
     516:	7f 91       	pop	r23
     518:	6f 91       	pop	r22
     51a:	5f 91       	pop	r21
     51c:	4f 91       	pop	r20
     51e:	3f 91       	pop	r19
     520:	2f 91       	pop	r18
     522:	0f 90       	pop	r0
     524:	0f be       	out	0x3f, r0	; 63
     526:	0f 90       	pop	r0
     528:	1f 90       	pop	r1
     52a:	18 95       	reti

0000052c <__vector_3>:


void __vector_3(void) __attribute__((signal));
void __vector_3(void)
{
     52c:	1f 92       	push	r1
     52e:	0f 92       	push	r0
     530:	0f b6       	in	r0, 0x3f	; 63
     532:	0f 92       	push	r0
     534:	11 24       	eor	r1, r1
     536:	2f 93       	push	r18
     538:	3f 93       	push	r19
     53a:	4f 93       	push	r20
     53c:	5f 93       	push	r21
     53e:	6f 93       	push	r22
     540:	7f 93       	push	r23
     542:	8f 93       	push	r24
     544:	9f 93       	push	r25
     546:	af 93       	push	r26
     548:	bf 93       	push	r27
     54a:	ef 93       	push	r30
     54c:	ff 93       	push	r31
  INT2_external_interrupt();
     54e:	e0 91 8e 01 	lds	r30, 0x018E
     552:	f0 91 8f 01 	lds	r31, 0x018F
     556:	09 95       	icall
}
     558:	ff 91       	pop	r31
     55a:	ef 91       	pop	r30
     55c:	bf 91       	pop	r27
     55e:	af 91       	pop	r26
     560:	9f 91       	pop	r25
     562:	8f 91       	pop	r24
     564:	7f 91       	pop	r23
     566:	6f 91       	pop	r22
     568:	5f 91       	pop	r21
     56a:	4f 91       	pop	r20
     56c:	3f 91       	pop	r19
     56e:	2f 91       	pop	r18
     570:	0f 90       	pop	r0
     572:	0f be       	out	0x3f, r0	; 63
     574:	0f 90       	pop	r0
     576:	1f 90       	pop	r1
     578:	18 95       	reti

0000057a <__vector_4>:


void __vector_4(void) __attribute__((signal));
void __vector_4(void)
{
     57a:	1f 92       	push	r1
     57c:	0f 92       	push	r0
     57e:	0f b6       	in	r0, 0x3f	; 63
     580:	0f 92       	push	r0
     582:	11 24       	eor	r1, r1
     584:	2f 93       	push	r18
     586:	3f 93       	push	r19
     588:	4f 93       	push	r20
     58a:	5f 93       	push	r21
     58c:	6f 93       	push	r22
     58e:	7f 93       	push	r23
     590:	8f 93       	push	r24
     592:	9f 93       	push	r25
     594:	af 93       	push	r26
     596:	bf 93       	push	r27
     598:	ef 93       	push	r30
     59a:	ff 93       	push	r31
TIMER2COMP();
     59c:	e0 91 6f 00 	lds	r30, 0x006F
     5a0:	f0 91 70 00 	lds	r31, 0x0070
     5a4:	09 95       	icall
}
     5a6:	ff 91       	pop	r31
     5a8:	ef 91       	pop	r30
     5aa:	bf 91       	pop	r27
     5ac:	af 91       	pop	r26
     5ae:	9f 91       	pop	r25
     5b0:	8f 91       	pop	r24
     5b2:	7f 91       	pop	r23
     5b4:	6f 91       	pop	r22
     5b6:	5f 91       	pop	r21
     5b8:	4f 91       	pop	r20
     5ba:	3f 91       	pop	r19
     5bc:	2f 91       	pop	r18
     5be:	0f 90       	pop	r0
     5c0:	0f be       	out	0x3f, r0	; 63
     5c2:	0f 90       	pop	r0
     5c4:	1f 90       	pop	r1
     5c6:	18 95       	reti

000005c8 <__vector_5>:


void __vector_5(void) __attribute__((signal));
void __vector_5(void)
{
     5c8:	1f 92       	push	r1
     5ca:	0f 92       	push	r0
     5cc:	0f b6       	in	r0, 0x3f	; 63
     5ce:	0f 92       	push	r0
     5d0:	11 24       	eor	r1, r1
     5d2:	2f 93       	push	r18
     5d4:	3f 93       	push	r19
     5d6:	4f 93       	push	r20
     5d8:	5f 93       	push	r21
     5da:	6f 93       	push	r22
     5dc:	7f 93       	push	r23
     5de:	8f 93       	push	r24
     5e0:	9f 93       	push	r25
     5e2:	af 93       	push	r26
     5e4:	bf 93       	push	r27
     5e6:	ef 93       	push	r30
     5e8:	ff 93       	push	r31
  TIMER2OVF();
     5ea:	e0 91 6d 00 	lds	r30, 0x006D
     5ee:	f0 91 6e 00 	lds	r31, 0x006E
     5f2:	09 95       	icall
}
     5f4:	ff 91       	pop	r31
     5f6:	ef 91       	pop	r30
     5f8:	bf 91       	pop	r27
     5fa:	af 91       	pop	r26
     5fc:	9f 91       	pop	r25
     5fe:	8f 91       	pop	r24
     600:	7f 91       	pop	r23
     602:	6f 91       	pop	r22
     604:	5f 91       	pop	r21
     606:	4f 91       	pop	r20
     608:	3f 91       	pop	r19
     60a:	2f 91       	pop	r18
     60c:	0f 90       	pop	r0
     60e:	0f be       	out	0x3f, r0	; 63
     610:	0f 90       	pop	r0
     612:	1f 90       	pop	r1
     614:	18 95       	reti

00000616 <__vector_6>:

void __vector_6(void) __attribute__((signal));
void __vector_6(void)
{
     616:	1f 92       	push	r1
     618:	0f 92       	push	r0
     61a:	0f b6       	in	r0, 0x3f	; 63
     61c:	0f 92       	push	r0
     61e:	11 24       	eor	r1, r1
     620:	2f 93       	push	r18
     622:	3f 93       	push	r19
     624:	4f 93       	push	r20
     626:	5f 93       	push	r21
     628:	6f 93       	push	r22
     62a:	7f 93       	push	r23
     62c:	8f 93       	push	r24
     62e:	9f 93       	push	r25
     630:	af 93       	push	r26
     632:	bf 93       	push	r27
     634:	ef 93       	push	r30
     636:	ff 93       	push	r31
  TIMER1CAPT();
     638:	e0 91 a0 01 	lds	r30, 0x01A0
     63c:	f0 91 a1 01 	lds	r31, 0x01A1
     640:	09 95       	icall
}
     642:	ff 91       	pop	r31
     644:	ef 91       	pop	r30
     646:	bf 91       	pop	r27
     648:	af 91       	pop	r26
     64a:	9f 91       	pop	r25
     64c:	8f 91       	pop	r24
     64e:	7f 91       	pop	r23
     650:	6f 91       	pop	r22
     652:	5f 91       	pop	r21
     654:	4f 91       	pop	r20
     656:	3f 91       	pop	r19
     658:	2f 91       	pop	r18
     65a:	0f 90       	pop	r0
     65c:	0f be       	out	0x3f, r0	; 63
     65e:	0f 90       	pop	r0
     660:	1f 90       	pop	r1
     662:	18 95       	reti

00000664 <__vector_7>:

void __vector_7(void) __attribute__((signal));
void __vector_7(void)
{
     664:	1f 92       	push	r1
     666:	0f 92       	push	r0
     668:	0f b6       	in	r0, 0x3f	; 63
     66a:	0f 92       	push	r0
     66c:	11 24       	eor	r1, r1
     66e:	2f 93       	push	r18
     670:	3f 93       	push	r19
     672:	4f 93       	push	r20
     674:	5f 93       	push	r21
     676:	6f 93       	push	r22
     678:	7f 93       	push	r23
     67a:	8f 93       	push	r24
     67c:	9f 93       	push	r25
     67e:	af 93       	push	r26
     680:	bf 93       	push	r27
     682:	ef 93       	push	r30
     684:	ff 93       	push	r31
TIMER1COMPA();
     686:	e0 91 8c 01 	lds	r30, 0x018C
     68a:	f0 91 8d 01 	lds	r31, 0x018D
     68e:	09 95       	icall
}
     690:	ff 91       	pop	r31
     692:	ef 91       	pop	r30
     694:	bf 91       	pop	r27
     696:	af 91       	pop	r26
     698:	9f 91       	pop	r25
     69a:	8f 91       	pop	r24
     69c:	7f 91       	pop	r23
     69e:	6f 91       	pop	r22
     6a0:	5f 91       	pop	r21
     6a2:	4f 91       	pop	r20
     6a4:	3f 91       	pop	r19
     6a6:	2f 91       	pop	r18
     6a8:	0f 90       	pop	r0
     6aa:	0f be       	out	0x3f, r0	; 63
     6ac:	0f 90       	pop	r0
     6ae:	1f 90       	pop	r1
     6b0:	18 95       	reti

000006b2 <__vector_8>:

void __vector_8(void) __attribute__((signal));
void __vector_8(void)
{
     6b2:	1f 92       	push	r1
     6b4:	0f 92       	push	r0
     6b6:	0f b6       	in	r0, 0x3f	; 63
     6b8:	0f 92       	push	r0
     6ba:	11 24       	eor	r1, r1
     6bc:	2f 93       	push	r18
     6be:	3f 93       	push	r19
     6c0:	4f 93       	push	r20
     6c2:	5f 93       	push	r21
     6c4:	6f 93       	push	r22
     6c6:	7f 93       	push	r23
     6c8:	8f 93       	push	r24
     6ca:	9f 93       	push	r25
     6cc:	af 93       	push	r26
     6ce:	bf 93       	push	r27
     6d0:	ef 93       	push	r30
     6d2:	ff 93       	push	r31
  TIMER1COMPB();
     6d4:	e0 91 8a 01 	lds	r30, 0x018A
     6d8:	f0 91 8b 01 	lds	r31, 0x018B
     6dc:	09 95       	icall
}
     6de:	ff 91       	pop	r31
     6e0:	ef 91       	pop	r30
     6e2:	bf 91       	pop	r27
     6e4:	af 91       	pop	r26
     6e6:	9f 91       	pop	r25
     6e8:	8f 91       	pop	r24
     6ea:	7f 91       	pop	r23
     6ec:	6f 91       	pop	r22
     6ee:	5f 91       	pop	r21
     6f0:	4f 91       	pop	r20
     6f2:	3f 91       	pop	r19
     6f4:	2f 91       	pop	r18
     6f6:	0f 90       	pop	r0
     6f8:	0f be       	out	0x3f, r0	; 63
     6fa:	0f 90       	pop	r0
     6fc:	1f 90       	pop	r1
     6fe:	18 95       	reti

00000700 <__vector_9>:

void __vector_9(void) __attribute__((signal));
void __vector_9(void)
{
     700:	1f 92       	push	r1
     702:	0f 92       	push	r0
     704:	0f b6       	in	r0, 0x3f	; 63
     706:	0f 92       	push	r0
     708:	11 24       	eor	r1, r1
     70a:	2f 93       	push	r18
     70c:	3f 93       	push	r19
     70e:	4f 93       	push	r20
     710:	5f 93       	push	r21
     712:	6f 93       	push	r22
     714:	7f 93       	push	r23
     716:	8f 93       	push	r24
     718:	9f 93       	push	r25
     71a:	af 93       	push	r26
     71c:	bf 93       	push	r27
     71e:	ef 93       	push	r30
     720:	ff 93       	push	r31
  TIMER1OVF();
     722:	e0 91 a2 01 	lds	r30, 0x01A2
     726:	f0 91 a3 01 	lds	r31, 0x01A3
     72a:	09 95       	icall
}
     72c:	ff 91       	pop	r31
     72e:	ef 91       	pop	r30
     730:	bf 91       	pop	r27
     732:	af 91       	pop	r26
     734:	9f 91       	pop	r25
     736:	8f 91       	pop	r24
     738:	7f 91       	pop	r23
     73a:	6f 91       	pop	r22
     73c:	5f 91       	pop	r21
     73e:	4f 91       	pop	r20
     740:	3f 91       	pop	r19
     742:	2f 91       	pop	r18
     744:	0f 90       	pop	r0
     746:	0f be       	out	0x3f, r0	; 63
     748:	0f 90       	pop	r0
     74a:	1f 90       	pop	r1
     74c:	18 95       	reti

0000074e <__vector_10>:

void __vector_10(void) __attribute__((signal));
void __vector_10(void)
{
     74e:	1f 92       	push	r1
     750:	0f 92       	push	r0
     752:	0f b6       	in	r0, 0x3f	; 63
     754:	0f 92       	push	r0
     756:	11 24       	eor	r1, r1
     758:	2f 93       	push	r18
     75a:	3f 93       	push	r19
     75c:	4f 93       	push	r20
     75e:	5f 93       	push	r21
     760:	6f 93       	push	r22
     762:	7f 93       	push	r23
     764:	8f 93       	push	r24
     766:	9f 93       	push	r25
     768:	af 93       	push	r26
     76a:	bf 93       	push	r27
     76c:	ef 93       	push	r30
     76e:	ff 93       	push	r31

  TIMER0COMP();
     770:	e0 91 6b 00 	lds	r30, 0x006B
     774:	f0 91 6c 00 	lds	r31, 0x006C
     778:	09 95       	icall
}
     77a:	ff 91       	pop	r31
     77c:	ef 91       	pop	r30
     77e:	bf 91       	pop	r27
     780:	af 91       	pop	r26
     782:	9f 91       	pop	r25
     784:	8f 91       	pop	r24
     786:	7f 91       	pop	r23
     788:	6f 91       	pop	r22
     78a:	5f 91       	pop	r21
     78c:	4f 91       	pop	r20
     78e:	3f 91       	pop	r19
     790:	2f 91       	pop	r18
     792:	0f 90       	pop	r0
     794:	0f be       	out	0x3f, r0	; 63
     796:	0f 90       	pop	r0
     798:	1f 90       	pop	r1
     79a:	18 95       	reti

0000079c <__vector_11>:

void __vector_11(void) __attribute__((signal));
void __vector_11(void)
{
     79c:	1f 92       	push	r1
     79e:	0f 92       	push	r0
     7a0:	0f b6       	in	r0, 0x3f	; 63
     7a2:	0f 92       	push	r0
     7a4:	11 24       	eor	r1, r1
     7a6:	2f 93       	push	r18
     7a8:	3f 93       	push	r19
     7aa:	4f 93       	push	r20
     7ac:	5f 93       	push	r21
     7ae:	6f 93       	push	r22
     7b0:	7f 93       	push	r23
     7b2:	8f 93       	push	r24
     7b4:	9f 93       	push	r25
     7b6:	af 93       	push	r26
     7b8:	bf 93       	push	r27
     7ba:	ef 93       	push	r30
     7bc:	ff 93       	push	r31

  TIMER0OVF_INT();
     7be:	e0 91 90 01 	lds	r30, 0x0190
     7c2:	f0 91 91 01 	lds	r31, 0x0191
     7c6:	09 95       	icall
}
     7c8:	ff 91       	pop	r31
     7ca:	ef 91       	pop	r30
     7cc:	bf 91       	pop	r27
     7ce:	af 91       	pop	r26
     7d0:	9f 91       	pop	r25
     7d2:	8f 91       	pop	r24
     7d4:	7f 91       	pop	r23
     7d6:	6f 91       	pop	r22
     7d8:	5f 91       	pop	r21
     7da:	4f 91       	pop	r20
     7dc:	3f 91       	pop	r19
     7de:	2f 91       	pop	r18
     7e0:	0f 90       	pop	r0
     7e2:	0f be       	out	0x3f, r0	; 63
     7e4:	0f 90       	pop	r0
     7e6:	1f 90       	pop	r1
     7e8:	18 95       	reti

000007ea <__vector_12>:

void __vector_12(void) __attribute__((signal));
void __vector_12(void)
{
     7ea:	1f 92       	push	r1
     7ec:	0f 92       	push	r0
     7ee:	0f b6       	in	r0, 0x3f	; 63
     7f0:	0f 92       	push	r0
     7f2:	11 24       	eor	r1, r1
     7f4:	2f 93       	push	r18
     7f6:	3f 93       	push	r19
     7f8:	4f 93       	push	r20
     7fa:	5f 93       	push	r21
     7fc:	6f 93       	push	r22
     7fe:	7f 93       	push	r23
     800:	8f 93       	push	r24
     802:	9f 93       	push	r25
     804:	af 93       	push	r26
     806:	bf 93       	push	r27
     808:	ef 93       	push	r30
     80a:	ff 93       	push	r31
  SPI_STC();
     80c:	e0 91 69 00 	lds	r30, 0x0069
     810:	f0 91 6a 00 	lds	r31, 0x006A
     814:	09 95       	icall
}
     816:	ff 91       	pop	r31
     818:	ef 91       	pop	r30
     81a:	bf 91       	pop	r27
     81c:	af 91       	pop	r26
     81e:	9f 91       	pop	r25
     820:	8f 91       	pop	r24
     822:	7f 91       	pop	r23
     824:	6f 91       	pop	r22
     826:	5f 91       	pop	r21
     828:	4f 91       	pop	r20
     82a:	3f 91       	pop	r19
     82c:	2f 91       	pop	r18
     82e:	0f 90       	pop	r0
     830:	0f be       	out	0x3f, r0	; 63
     832:	0f 90       	pop	r0
     834:	1f 90       	pop	r1
     836:	18 95       	reti

00000838 <__vector_13>:

void __vector_13(void) __attribute__((signal));
void __vector_13(void)
{
     838:	1f 92       	push	r1
     83a:	0f 92       	push	r0
     83c:	0f b6       	in	r0, 0x3f	; 63
     83e:	0f 92       	push	r0
     840:	11 24       	eor	r1, r1
     842:	2f 93       	push	r18
     844:	3f 93       	push	r19
     846:	4f 93       	push	r20
     848:	5f 93       	push	r21
     84a:	6f 93       	push	r22
     84c:	7f 93       	push	r23
     84e:	8f 93       	push	r24
     850:	9f 93       	push	r25
     852:	af 93       	push	r26
     854:	bf 93       	push	r27
     856:	ef 93       	push	r30
     858:	ff 93       	push	r31
  USART_RXC();
     85a:	e0 91 67 00 	lds	r30, 0x0067
     85e:	f0 91 68 00 	lds	r31, 0x0068
     862:	09 95       	icall
}
     864:	ff 91       	pop	r31
     866:	ef 91       	pop	r30
     868:	bf 91       	pop	r27
     86a:	af 91       	pop	r26
     86c:	9f 91       	pop	r25
     86e:	8f 91       	pop	r24
     870:	7f 91       	pop	r23
     872:	6f 91       	pop	r22
     874:	5f 91       	pop	r21
     876:	4f 91       	pop	r20
     878:	3f 91       	pop	r19
     87a:	2f 91       	pop	r18
     87c:	0f 90       	pop	r0
     87e:	0f be       	out	0x3f, r0	; 63
     880:	0f 90       	pop	r0
     882:	1f 90       	pop	r1
     884:	18 95       	reti

00000886 <__vector_14>:

void __vector_14(void) __attribute__((signal));
void __vector_14(void)
{
     886:	1f 92       	push	r1
     888:	0f 92       	push	r0
     88a:	0f b6       	in	r0, 0x3f	; 63
     88c:	0f 92       	push	r0
     88e:	11 24       	eor	r1, r1
     890:	2f 93       	push	r18
     892:	3f 93       	push	r19
     894:	4f 93       	push	r20
     896:	5f 93       	push	r21
     898:	6f 93       	push	r22
     89a:	7f 93       	push	r23
     89c:	8f 93       	push	r24
     89e:	9f 93       	push	r25
     8a0:	af 93       	push	r26
     8a2:	bf 93       	push	r27
     8a4:	ef 93       	push	r30
     8a6:	ff 93       	push	r31
  USART_UDRE();
     8a8:	e0 91 9c 01 	lds	r30, 0x019C
     8ac:	f0 91 9d 01 	lds	r31, 0x019D
     8b0:	09 95       	icall
}
     8b2:	ff 91       	pop	r31
     8b4:	ef 91       	pop	r30
     8b6:	bf 91       	pop	r27
     8b8:	af 91       	pop	r26
     8ba:	9f 91       	pop	r25
     8bc:	8f 91       	pop	r24
     8be:	7f 91       	pop	r23
     8c0:	6f 91       	pop	r22
     8c2:	5f 91       	pop	r21
     8c4:	4f 91       	pop	r20
     8c6:	3f 91       	pop	r19
     8c8:	2f 91       	pop	r18
     8ca:	0f 90       	pop	r0
     8cc:	0f be       	out	0x3f, r0	; 63
     8ce:	0f 90       	pop	r0
     8d0:	1f 90       	pop	r1
     8d2:	18 95       	reti

000008d4 <__vector_15>:

void __vector_15(void) __attribute__((signal));
void __vector_15(void)
{
     8d4:	1f 92       	push	r1
     8d6:	0f 92       	push	r0
     8d8:	0f b6       	in	r0, 0x3f	; 63
     8da:	0f 92       	push	r0
     8dc:	11 24       	eor	r1, r1
     8de:	2f 93       	push	r18
     8e0:	3f 93       	push	r19
     8e2:	4f 93       	push	r20
     8e4:	5f 93       	push	r21
     8e6:	6f 93       	push	r22
     8e8:	7f 93       	push	r23
     8ea:	8f 93       	push	r24
     8ec:	9f 93       	push	r25
     8ee:	af 93       	push	r26
     8f0:	bf 93       	push	r27
     8f2:	ef 93       	push	r30
     8f4:	ff 93       	push	r31
  USART_TXC();
     8f6:	e0 91 9a 01 	lds	r30, 0x019A
     8fa:	f0 91 9b 01 	lds	r31, 0x019B
     8fe:	09 95       	icall
}
     900:	ff 91       	pop	r31
     902:	ef 91       	pop	r30
     904:	bf 91       	pop	r27
     906:	af 91       	pop	r26
     908:	9f 91       	pop	r25
     90a:	8f 91       	pop	r24
     90c:	7f 91       	pop	r23
     90e:	6f 91       	pop	r22
     910:	5f 91       	pop	r21
     912:	4f 91       	pop	r20
     914:	3f 91       	pop	r19
     916:	2f 91       	pop	r18
     918:	0f 90       	pop	r0
     91a:	0f be       	out	0x3f, r0	; 63
     91c:	0f 90       	pop	r0
     91e:	1f 90       	pop	r1
     920:	18 95       	reti

00000922 <__vector_16>:

void __vector_16(void) __attribute__((signal));
void __vector_16(void)
{
     922:	1f 92       	push	r1
     924:	0f 92       	push	r0
     926:	0f b6       	in	r0, 0x3f	; 63
     928:	0f 92       	push	r0
     92a:	11 24       	eor	r1, r1
     92c:	2f 93       	push	r18
     92e:	3f 93       	push	r19
     930:	4f 93       	push	r20
     932:	5f 93       	push	r21
     934:	6f 93       	push	r22
     936:	7f 93       	push	r23
     938:	8f 93       	push	r24
     93a:	9f 93       	push	r25
     93c:	af 93       	push	r26
     93e:	bf 93       	push	r27
     940:	ef 93       	push	r30
     942:	ff 93       	push	r31
  ADC_INT();
     944:	e0 91 94 01 	lds	r30, 0x0194
     948:	f0 91 95 01 	lds	r31, 0x0195
     94c:	09 95       	icall
}
     94e:	ff 91       	pop	r31
     950:	ef 91       	pop	r30
     952:	bf 91       	pop	r27
     954:	af 91       	pop	r26
     956:	9f 91       	pop	r25
     958:	8f 91       	pop	r24
     95a:	7f 91       	pop	r23
     95c:	6f 91       	pop	r22
     95e:	5f 91       	pop	r21
     960:	4f 91       	pop	r20
     962:	3f 91       	pop	r19
     964:	2f 91       	pop	r18
     966:	0f 90       	pop	r0
     968:	0f be       	out	0x3f, r0	; 63
     96a:	0f 90       	pop	r0
     96c:	1f 90       	pop	r1
     96e:	18 95       	reti

00000970 <__vector_17>:

void __vector_17(void) __attribute__((signal));
void __vector_17(void)
{
     970:	1f 92       	push	r1
     972:	0f 92       	push	r0
     974:	0f b6       	in	r0, 0x3f	; 63
     976:	0f 92       	push	r0
     978:	11 24       	eor	r1, r1
     97a:	2f 93       	push	r18
     97c:	3f 93       	push	r19
     97e:	4f 93       	push	r20
     980:	5f 93       	push	r21
     982:	6f 93       	push	r22
     984:	7f 93       	push	r23
     986:	8f 93       	push	r24
     988:	9f 93       	push	r25
     98a:	af 93       	push	r26
     98c:	bf 93       	push	r27
     98e:	ef 93       	push	r30
     990:	ff 93       	push	r31
  EE_RDY();
     992:	e0 91 96 01 	lds	r30, 0x0196
     996:	f0 91 97 01 	lds	r31, 0x0197
     99a:	09 95       	icall
}
     99c:	ff 91       	pop	r31
     99e:	ef 91       	pop	r30
     9a0:	bf 91       	pop	r27
     9a2:	af 91       	pop	r26
     9a4:	9f 91       	pop	r25
     9a6:	8f 91       	pop	r24
     9a8:	7f 91       	pop	r23
     9aa:	6f 91       	pop	r22
     9ac:	5f 91       	pop	r21
     9ae:	4f 91       	pop	r20
     9b0:	3f 91       	pop	r19
     9b2:	2f 91       	pop	r18
     9b4:	0f 90       	pop	r0
     9b6:	0f be       	out	0x3f, r0	; 63
     9b8:	0f 90       	pop	r0
     9ba:	1f 90       	pop	r1
     9bc:	18 95       	reti

000009be <__vector_18>:

void __vector_18(void) __attribute__((signal));
void __vector_18(void)
{
     9be:	1f 92       	push	r1
     9c0:	0f 92       	push	r0
     9c2:	0f b6       	in	r0, 0x3f	; 63
     9c4:	0f 92       	push	r0
     9c6:	11 24       	eor	r1, r1
     9c8:	2f 93       	push	r18
     9ca:	3f 93       	push	r19
     9cc:	4f 93       	push	r20
     9ce:	5f 93       	push	r21
     9d0:	6f 93       	push	r22
     9d2:	7f 93       	push	r23
     9d4:	8f 93       	push	r24
     9d6:	9f 93       	push	r25
     9d8:	af 93       	push	r26
     9da:	bf 93       	push	r27
     9dc:	ef 93       	push	r30
     9de:	ff 93       	push	r31
  ANA_COMP();
     9e0:	e0 91 92 01 	lds	r30, 0x0192
     9e4:	f0 91 93 01 	lds	r31, 0x0193
     9e8:	09 95       	icall
}
     9ea:	ff 91       	pop	r31
     9ec:	ef 91       	pop	r30
     9ee:	bf 91       	pop	r27
     9f0:	af 91       	pop	r26
     9f2:	9f 91       	pop	r25
     9f4:	8f 91       	pop	r24
     9f6:	7f 91       	pop	r23
     9f8:	6f 91       	pop	r22
     9fa:	5f 91       	pop	r21
     9fc:	4f 91       	pop	r20
     9fe:	3f 91       	pop	r19
     a00:	2f 91       	pop	r18
     a02:	0f 90       	pop	r0
     a04:	0f be       	out	0x3f, r0	; 63
     a06:	0f 90       	pop	r0
     a08:	1f 90       	pop	r1
     a0a:	18 95       	reti

00000a0c <__vector_19>:

void __vector_19(void) __attribute__((signal));
void __vector_19(void)
{
     a0c:	1f 92       	push	r1
     a0e:	0f 92       	push	r0
     a10:	0f b6       	in	r0, 0x3f	; 63
     a12:	0f 92       	push	r0
     a14:	11 24       	eor	r1, r1
     a16:	2f 93       	push	r18
     a18:	3f 93       	push	r19
     a1a:	4f 93       	push	r20
     a1c:	5f 93       	push	r21
     a1e:	6f 93       	push	r22
     a20:	7f 93       	push	r23
     a22:	8f 93       	push	r24
     a24:	9f 93       	push	r25
     a26:	af 93       	push	r26
     a28:	bf 93       	push	r27
     a2a:	ef 93       	push	r30
     a2c:	ff 93       	push	r31
  TWI_I2C();
     a2e:	e0 91 86 01 	lds	r30, 0x0186
     a32:	f0 91 87 01 	lds	r31, 0x0187
     a36:	09 95       	icall
}
     a38:	ff 91       	pop	r31
     a3a:	ef 91       	pop	r30
     a3c:	bf 91       	pop	r27
     a3e:	af 91       	pop	r26
     a40:	9f 91       	pop	r25
     a42:	8f 91       	pop	r24
     a44:	7f 91       	pop	r23
     a46:	6f 91       	pop	r22
     a48:	5f 91       	pop	r21
     a4a:	4f 91       	pop	r20
     a4c:	3f 91       	pop	r19
     a4e:	2f 91       	pop	r18
     a50:	0f 90       	pop	r0
     a52:	0f be       	out	0x3f, r0	; 63
     a54:	0f 90       	pop	r0
     a56:	1f 90       	pop	r1
     a58:	18 95       	reti

00000a5a <__vector_20>:

void __vector_20(void) __attribute__((signal));
void __vector_20(void)
{
     a5a:	1f 92       	push	r1
     a5c:	0f 92       	push	r0
     a5e:	0f b6       	in	r0, 0x3f	; 63
     a60:	0f 92       	push	r0
     a62:	11 24       	eor	r1, r1
     a64:	2f 93       	push	r18
     a66:	3f 93       	push	r19
     a68:	4f 93       	push	r20
     a6a:	5f 93       	push	r21
     a6c:	6f 93       	push	r22
     a6e:	7f 93       	push	r23
     a70:	8f 93       	push	r24
     a72:	9f 93       	push	r25
     a74:	af 93       	push	r26
     a76:	bf 93       	push	r27
     a78:	ef 93       	push	r30
     a7a:	ff 93       	push	r31
  SPM_RDY();
     a7c:	e0 91 88 01 	lds	r30, 0x0188
     a80:	f0 91 89 01 	lds	r31, 0x0189
     a84:	09 95       	icall
}
     a86:	ff 91       	pop	r31
     a88:	ef 91       	pop	r30
     a8a:	bf 91       	pop	r27
     a8c:	af 91       	pop	r26
     a8e:	9f 91       	pop	r25
     a90:	8f 91       	pop	r24
     a92:	7f 91       	pop	r23
     a94:	6f 91       	pop	r22
     a96:	5f 91       	pop	r21
     a98:	4f 91       	pop	r20
     a9a:	3f 91       	pop	r19
     a9c:	2f 91       	pop	r18
     a9e:	0f 90       	pop	r0
     aa0:	0f be       	out	0x3f, r0	; 63
     aa2:	0f 90       	pop	r0
     aa4:	1f 90       	pop	r1
     aa6:	18 95       	reti

00000aa8 <Led_Init>:
	LED_3

*/
void Led_Init(En_LedNumber_t en_led_id)
{
switch(en_led_id)
     aa8:	81 30       	cpi	r24, 0x01	; 1
     aaa:	69 f0       	breq	.+26     	; 0xac6 <Led_Init+0x1e>
     aac:	81 30       	cpi	r24, 0x01	; 1
     aae:	28 f0       	brcs	.+10     	; 0xaba <Led_Init+0x12>
     ab0:	82 30       	cpi	r24, 0x02	; 2
     ab2:	79 f0       	breq	.+30     	; 0xad2 <Led_Init+0x2a>
     ab4:	83 30       	cpi	r24, 0x03	; 3
     ab6:	c1 f4       	brne	.+48     	; 0xae8 <Led_Init+0x40>
     ab8:	12 c0       	rjmp	.+36     	; 0xade <Led_Init+0x36>
{
case LED_0:
gpioPinDirection(LED_0_GPIO,LED_0_BIT,HIGH);
     aba:	81 e0       	ldi	r24, 0x01	; 1
     abc:	60 e1       	ldi	r22, 0x10	; 16
     abe:	4f ef       	ldi	r20, 0xFF	; 255
     ac0:	0e 94 86 01 	call	0x30c	; 0x30c <gpioPinDirection>
break;
     ac4:	08 95       	ret

case LED_1:
gpioPinDirection(LED_1_GPIO,LED_1_BIT,HIGH);
     ac6:	81 e0       	ldi	r24, 0x01	; 1
     ac8:	60 e2       	ldi	r22, 0x20	; 32
     aca:	4f ef       	ldi	r20, 0xFF	; 255
     acc:	0e 94 86 01 	call	0x30c	; 0x30c <gpioPinDirection>
break;
     ad0:	08 95       	ret

case LED_2:
gpioPinDirection(LED_2_GPIO,LED_2_BIT,HIGH);
     ad2:	81 e0       	ldi	r24, 0x01	; 1
     ad4:	60 e4       	ldi	r22, 0x40	; 64
     ad6:	4f ef       	ldi	r20, 0xFF	; 255
     ad8:	0e 94 86 01 	call	0x30c	; 0x30c <gpioPinDirection>
break;
     adc:	08 95       	ret

case LED_3:
gpioPinDirection(LED_3_GPIO,LED_3_BIT,HIGH);
     ade:	81 e0       	ldi	r24, 0x01	; 1
     ae0:	60 e8       	ldi	r22, 0x80	; 128
     ae2:	4f ef       	ldi	r20, 0xFF	; 255
     ae4:	0e 94 86 01 	call	0x30c	; 0x30c <gpioPinDirection>
     ae8:	08 95       	ret

00000aea <Led_On>:
}


void Led_On(En_LedNumber_t en_led_id)
{
switch(en_led_id)
     aea:	81 30       	cpi	r24, 0x01	; 1
     aec:	69 f0       	breq	.+26     	; 0xb08 <Led_On+0x1e>
     aee:	81 30       	cpi	r24, 0x01	; 1
     af0:	28 f0       	brcs	.+10     	; 0xafc <Led_On+0x12>
     af2:	82 30       	cpi	r24, 0x02	; 2
     af4:	79 f0       	breq	.+30     	; 0xb14 <Led_On+0x2a>
     af6:	83 30       	cpi	r24, 0x03	; 3
     af8:	c1 f4       	brne	.+48     	; 0xb2a <Led_On+0x40>
     afa:	12 c0       	rjmp	.+36     	; 0xb20 <Led_On+0x36>
{
case LED_0:
gpioPinWrite(LED_0_GPIO,LED_0_BIT,HIGH);
     afc:	81 e0       	ldi	r24, 0x01	; 1
     afe:	60 e1       	ldi	r22, 0x10	; 16
     b00:	4f ef       	ldi	r20, 0xFF	; 255
     b02:	0e 94 c5 01 	call	0x38a	; 0x38a <gpioPinWrite>
break;
     b06:	08 95       	ret

case LED_1:
gpioPinWrite(LED_1_GPIO,LED_1_BIT,HIGH);
     b08:	81 e0       	ldi	r24, 0x01	; 1
     b0a:	60 e2       	ldi	r22, 0x20	; 32
     b0c:	4f ef       	ldi	r20, 0xFF	; 255
     b0e:	0e 94 c5 01 	call	0x38a	; 0x38a <gpioPinWrite>
break;
     b12:	08 95       	ret

case LED_2:
gpioPinWrite(LED_2_GPIO,LED_2_BIT,HIGH);
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	60 e4       	ldi	r22, 0x40	; 64
     b18:	4f ef       	ldi	r20, 0xFF	; 255
     b1a:	0e 94 c5 01 	call	0x38a	; 0x38a <gpioPinWrite>
break;
     b1e:	08 95       	ret

case LED_3:
gpioPinWrite(LED_3_GPIO,LED_3_BIT,HIGH);
     b20:	81 e0       	ldi	r24, 0x01	; 1
     b22:	60 e8       	ldi	r22, 0x80	; 128
     b24:	4f ef       	ldi	r20, 0xFF	; 255
     b26:	0e 94 c5 01 	call	0x38a	; 0x38a <gpioPinWrite>
     b2a:	08 95       	ret

00000b2c <Led_Off>:
}

void Led_Off(En_LedNumber_t en_led_id)
{

switch(en_led_id)
     b2c:	81 30       	cpi	r24, 0x01	; 1
     b2e:	69 f0       	breq	.+26     	; 0xb4a <Led_Off+0x1e>
     b30:	81 30       	cpi	r24, 0x01	; 1
     b32:	28 f0       	brcs	.+10     	; 0xb3e <Led_Off+0x12>
     b34:	82 30       	cpi	r24, 0x02	; 2
     b36:	79 f0       	breq	.+30     	; 0xb56 <Led_Off+0x2a>
     b38:	83 30       	cpi	r24, 0x03	; 3
     b3a:	c1 f4       	brne	.+48     	; 0xb6c <Led_Off+0x40>
     b3c:	12 c0       	rjmp	.+36     	; 0xb62 <Led_Off+0x36>
{
case LED_0:
gpioPinWrite(LED_0_GPIO,LED_0_BIT,LOW);
     b3e:	81 e0       	ldi	r24, 0x01	; 1
     b40:	60 e1       	ldi	r22, 0x10	; 16
     b42:	40 e0       	ldi	r20, 0x00	; 0
     b44:	0e 94 c5 01 	call	0x38a	; 0x38a <gpioPinWrite>
break;
     b48:	08 95       	ret

case LED_1:
gpioPinWrite(LED_1_GPIO,LED_1_BIT,LOW);
     b4a:	81 e0       	ldi	r24, 0x01	; 1
     b4c:	60 e2       	ldi	r22, 0x20	; 32
     b4e:	40 e0       	ldi	r20, 0x00	; 0
     b50:	0e 94 c5 01 	call	0x38a	; 0x38a <gpioPinWrite>
break;
     b54:	08 95       	ret

case LED_2:
gpioPinWrite(LED_2_GPIO,LED_2_BIT,LOW);
     b56:	81 e0       	ldi	r24, 0x01	; 1
     b58:	60 e4       	ldi	r22, 0x40	; 64
     b5a:	40 e0       	ldi	r20, 0x00	; 0
     b5c:	0e 94 c5 01 	call	0x38a	; 0x38a <gpioPinWrite>
break;
     b60:	08 95       	ret

case LED_3:
gpioPinWrite(LED_3_GPIO,LED_3_BIT,LOW);
     b62:	81 e0       	ldi	r24, 0x01	; 1
     b64:	60 e8       	ldi	r22, 0x80	; 128
     b66:	40 e0       	ldi	r20, 0x00	; 0
     b68:	0e 94 c5 01 	call	0x38a	; 0x38a <gpioPinWrite>
     b6c:	08 95       	ret

00000b6e <Led_Toggle>:


}
void Led_Toggle(En_LedNumber_t en_led_id)
{
switch(en_led_id)
     b6e:	81 30       	cpi	r24, 0x01	; 1
     b70:	61 f0       	breq	.+24     	; 0xb8a <Led_Toggle+0x1c>
     b72:	81 30       	cpi	r24, 0x01	; 1
     b74:	28 f0       	brcs	.+10     	; 0xb80 <Led_Toggle+0x12>
     b76:	82 30       	cpi	r24, 0x02	; 2
     b78:	69 f0       	breq	.+26     	; 0xb94 <Led_Toggle+0x26>
     b7a:	83 30       	cpi	r24, 0x03	; 3
     b7c:	a1 f4       	brne	.+40     	; 0xba6 <Led_Toggle+0x38>
     b7e:	0f c0       	rjmp	.+30     	; 0xb9e <Led_Toggle+0x30>
{
case LED_0:
gpioPinToggle(LED_0_GPIO,LED_0_BIT);
     b80:	81 e0       	ldi	r24, 0x01	; 1
     b82:	60 e1       	ldi	r22, 0x10	; 16
     b84:	0e 94 00 02 	call	0x400	; 0x400 <gpioPinToggle>
break;
     b88:	08 95       	ret

case LED_1:
gpioPinToggle(LED_1_GPIO,LED_1_BIT);
     b8a:	81 e0       	ldi	r24, 0x01	; 1
     b8c:	60 e2       	ldi	r22, 0x20	; 32
     b8e:	0e 94 00 02 	call	0x400	; 0x400 <gpioPinToggle>
break;
     b92:	08 95       	ret

case LED_2:
gpioPinToggle(LED_2_GPIO,LED_2_BIT);
     b94:	81 e0       	ldi	r24, 0x01	; 1
     b96:	60 e4       	ldi	r22, 0x40	; 64
     b98:	0e 94 00 02 	call	0x400	; 0x400 <gpioPinToggle>
break;
     b9c:	08 95       	ret

case LED_3:
gpioPinToggle(LED_3_GPIO,LED_3_BIT);
     b9e:	81 e0       	ldi	r24, 0x01	; 1
     ba0:	60 e8       	ldi	r22, 0x80	; 128
     ba2:	0e 94 00 02 	call	0x400	; 0x400 <gpioPinToggle>
     ba6:	08 95       	ret

00000ba8 <SPI_Init>:
#include "gpio.h"
extern ST_SPI_Configuration SPI_Config ;
extern volatile uint8_t u8_DATA;

void SPI_Init()
{
     ba8:	cf 93       	push	r28
     baa:	df 93       	push	r29
	 ST_SPI_Configuration *gConfig = & SPI_Config;

	/********************Enable SPI Interrupt ******************/

	//SPCR = SPCR | (SPI_INT_ENABLE<<SPIE);
	SPCR = gConfig->MASTER_SLAVE_MODE | gConfig->DATA_ORDER
     bac:	c1 e7       	ldi	r28, 0x71	; 113
     bae:	d0 e0       	ldi	r29, 0x00	; 0
     bb0:	90 91 78 00 	lds	r25, 0x0078
     bb4:	88 81       	ld	r24, Y
     bb6:	89 2b       	or	r24, r25
     bb8:	9c 81       	ldd	r25, Y+4	; 0x04
     bba:	89 2b       	or	r24, r25
     bbc:	99 81       	ldd	r25, Y+1	; 0x01
     bbe:	89 2b       	or	r24, r25
     bc0:	9d 81       	ldd	r25, Y+5	; 0x05
     bc2:	89 2b       	or	r24, r25
     bc4:	9e 81       	ldd	r25, Y+6	; 0x06
     bc6:	89 2b       	or	r24, r25
     bc8:	8d b9       	out	0x0d, r24	; 13
			  | gConfig->OPERATING_LEVEL | gConfig->PRESCALAR
			 | gConfig->SAMPLING_EDGE | gConfig ->INT_ENABLE;

	SPSR |= gConfig->DOUBLE_SPEED;
     bca:	9e b1       	in	r25, 0x0e	; 14
     bcc:	8b 81       	ldd	r24, Y+3	; 0x03
     bce:	89 2b       	or	r24, r25
     bd0:	8e b9       	out	0x0e, r24	; 14
			 gpioPinDirection(GPIOB, BIT4 | BIT5 | BIT7, OUTPUT);
     bd2:	81 e0       	ldi	r24, 0x01	; 1
     bd4:	60 eb       	ldi	r22, 0xB0	; 176
     bd6:	4f ef       	ldi	r20, 0xFF	; 255
     bd8:	0e 94 86 01 	call	0x30c	; 0x30c <gpioPinDirection>
			 gpioPinDirection(GPIOB, BIT6, INPUT);
     bdc:	81 e0       	ldi	r24, 0x01	; 1
     bde:	60 e4       	ldi	r22, 0x40	; 64
     be0:	40 e0       	ldi	r20, 0x00	; 0
     be2:	0e 94 86 01 	call	0x30c	; 0x30c <gpioPinDirection>

		SPCR |=  gConfig->ENABLE;
     be6:	9d b1       	in	r25, 0x0d	; 13
     be8:	8a 81       	ldd	r24, Y+2	; 0x02
     bea:	89 2b       	or	r24, r25
     bec:	8d b9       	out	0x0d, r24	; 13



}
     bee:	df 91       	pop	r29
     bf0:	cf 91       	pop	r28
     bf2:	08 95       	ret

00000bf4 <SPI_Transciever_INT>:
void SPI_Transciever_INT(void)
{
	SPDR=u8_DATA;
     bf4:	80 91 65 00 	lds	r24, 0x0065
     bf8:	8f b9       	out	0x0f, r24	; 15
}
     bfa:	08 95       	ret

00000bfc <SPI_Send>:
void  SPI_Send(uint8_t u8_data)
{
     /* Start transmission */
     SPDR = u8_data;
     bfc:	8f b9       	out	0x0f, r24	; 15
    if (!(READBIT(SPCR,SPIE)))
     bfe:	6f 99       	sbic	0x0d, 7	; 13
     c00:	02 c0       	rjmp	.+4      	; 0xc06 <SPI_Send+0xa>
    {
	 	/* Wait for transmission complete */
     while(!(SPSR & (1<<SPIF)));
     c02:	77 9b       	sbis	0x0e, 7	; 14
     c04:	fe cf       	rjmp	.-4      	; 0xc02 <SPI_Send+0x6>
     c06:	08 95       	ret

00000c08 <spi_INT_CALLED>:
		}
}


uint8_t spi_INT_CALLED(void){
	return SPDR;
     c08:	8f b1       	in	r24, 0x0f	; 15
}
     c0a:	08 95       	ret

00000c0c <SPI_Receive>:

uint8_t  SPI_Receive(void)
{
	if (!(READBIT(SPCR,SPIE)))
     c0c:	6f 99       	sbic	0x0d, 7	; 13
     c0e:	02 c0       	rjmp	.+4      	; 0xc14 <SPI_Receive+0x8>
	{
		/* Wait for transmission complete */
		while(!(SPSR & (1<<SPIF)));
     c10:	77 9b       	sbis	0x0e, 7	; 14
     c12:	fe cf       	rjmp	.-4      	; 0xc10 <SPI_Receive+0x4>
		//return SPDR ; // Received data
	}
	return SPDR;
     c14:	8f b1       	in	r24, 0x0f	; 15
}
     c16:	08 95       	ret

00000c18 <SPI_Checks_for_collision>:


 uint8_t SPI_Checks_for_collision(void)
{
	 return READBIT(SPSR, WCOL);
     c18:	8e b1       	in	r24, 0x0e	; 14
     c1a:	82 95       	swap	r24
     c1c:	86 95       	lsr	r24
     c1e:	86 95       	lsr	r24
     c20:	83 70       	andi	r24, 0x03	; 3
}
     c22:	81 70       	andi	r24, 0x01	; 1
     c24:	08 95       	ret

00000c26 <SPI_De_Init>:

void SPI_De_Init(void)
{
SPCR=0;
     c26:	1d b8       	out	0x0d, r1	; 13
}
     c28:	08 95       	ret

00000c2a <spi_send_first>:
void spi_send_first(uint8_t data)
{
SPDR=data;
     c2a:	8f b9       	out	0x0f, r24	; 15
}
     c2c:	08 95       	ret

00000c2e <timer0Set>:
}

}
void timer0Set(uint8_t u8_value)
{
TCNT0 =	u8_value;
     c2e:	82 bf       	out	0x32, r24	; 50
}
     c30:	08 95       	ret

00000c32 <timer0Read>:

uint8_t timer0Read(void)
{
	 return TCNT0;
     c32:	82 b7       	in	r24, 0x32	; 50
}
     c34:	08 95       	ret

00000c36 <timer0Start>:
Depending on prescaler	x     X    X

*/
void timer0Start(void)
{
	 TCCR0 &= (0xF8);
     c36:	83 b7       	in	r24, 0x33	; 51
     c38:	88 7f       	andi	r24, 0xF8	; 248
     c3a:	83 bf       	out	0x33, r24	; 51
	 TCCR0 |= Prescaler_Value;
     c3c:	93 b7       	in	r25, 0x33	; 51
     c3e:	80 91 83 00 	lds	r24, 0x0083
     c42:	89 2b       	or	r24, r25
     c44:	83 bf       	out	0x33, r24	; 51
}
     c46:	08 95       	ret

00000c48 <timer0Stop>:
						      0     0    0
*/
void timer0Stop(void)
 {

TCCR0 &= (0xF8);
     c48:	83 b7       	in	r24, 0x33	; 51
     c4a:	88 7f       	andi	r24, 0xF8	; 248
     c4c:	83 bf       	out	0x33, r24	; 51

 }
     c4e:	08 95       	ret

00000c50 <timer0Init>:
uint8_t Prescaler_Value2=0;
uint8_t u8g_T1_Prescaler=0;
volatile uint8_t pwm_time_on=0,flag=0;

void timer0Init(En_timer0Mode_t en_mode,En_timer0OC_t en_OC0,En_timer0perscaler_t en_prescal,uint8_t u8_initialValue, uint8_t u8_outputCompare,En_timer0Interrupt_t en_interruptMask)
{
     c50:	ef 92       	push	r14
     c52:	0f 93       	push	r16
if(en_prescal == T0_NO_CLOCK)
     c54:	44 23       	and	r20, r20
     c56:	19 f4       	brne	.+6      	; 0xc5e <timer0Init+0xe>
{/*
if there is no clock the timer will be disabled
*/
timer0Stop();
     c58:	0e 94 24 06 	call	0xc48	; 0xc48 <timer0Stop>
     c5c:	48 c0       	rjmp	.+144    	; 0xcee <timer0Init+0x9e>
}
else
{
TCCR0 |= en_mode|en_prescal;
     c5e:	93 b7       	in	r25, 0x33	; 51
     c60:	89 2b       	or	r24, r25
     c62:	84 2b       	or	r24, r20
     c64:	83 bf       	out	0x33, r24	; 51
Prescaler_Value=en_prescal;
     c66:	40 93 83 00 	sts	0x0083, r20
TCNT0 = u8_initialValue;
     c6a:	22 bf       	out	0x32, r18	; 50
switch(en_OC0){
     c6c:	60 31       	cpi	r22, 0x10	; 16
     c6e:	71 f0       	breq	.+28     	; 0xc8c <timer0Init+0x3c>
     c70:	61 31       	cpi	r22, 0x11	; 17
     c72:	18 f4       	brcc	.+6      	; 0xc7a <timer0Init+0x2a>
     c74:	66 23       	and	r22, r22
     c76:	31 f0       	breq	.+12     	; 0xc84 <timer0Init+0x34>
     c78:	14 c0       	rjmp	.+40     	; 0xca2 <timer0Init+0x52>
     c7a:	60 32       	cpi	r22, 0x20	; 32
     c7c:	59 f0       	breq	.+22     	; 0xc94 <timer0Init+0x44>
     c7e:	60 33       	cpi	r22, 0x30	; 48
     c80:	81 f4       	brne	.+32     	; 0xca2 <timer0Init+0x52>
     c82:	0c c0       	rjmp	.+24     	; 0xc9c <timer0Init+0x4c>
	case  T0_OC0_DIS:
	{
	TCCR0 &= 0xCF;
     c84:	83 b7       	in	r24, 0x33	; 51
     c86:	8f 7c       	andi	r24, 0xCF	; 207
     c88:	83 bf       	out	0x33, r24	; 51
		break;
     c8a:	0b c0       	rjmp	.+22     	; 0xca2 <timer0Init+0x52>
	}
	case T0_OC0_TOGGLE:
	{
		TCCR0|=T0_OC0_TOGGLE;
     c8c:	83 b7       	in	r24, 0x33	; 51
     c8e:	80 61       	ori	r24, 0x10	; 16
     c90:	83 bf       	out	0x33, r24	; 51
		break;
     c92:	07 c0       	rjmp	.+14     	; 0xca2 <timer0Init+0x52>
	}
	case  T0_OC0_CLEAR:
	{
	TCCR0 |= T0_OC0_CLEAR;
     c94:	83 b7       	in	r24, 0x33	; 51
     c96:	80 62       	ori	r24, 0x20	; 32
     c98:	83 bf       	out	0x33, r24	; 51

		break;
     c9a:	03 c0       	rjmp	.+6      	; 0xca2 <timer0Init+0x52>
	}
	case T0_OC0_SET:
	{
		TCCR0 |=T0_OC0_SET;
     c9c:	83 b7       	in	r24, 0x33	; 51
     c9e:	80 63       	ori	r24, 0x30	; 48
     ca0:	83 bf       	out	0x33, r24	; 51
		break;
	}

}
OCR0  =u8_outputCompare;
     ca2:	0c bf       	out	0x3c, r16	; 60
switch(en_interruptMask){
     ca4:	81 e0       	ldi	r24, 0x01	; 1
     ca6:	e8 16       	cp	r14, r24
     ca8:	69 f0       	breq	.+26     	; 0xcc4 <timer0Init+0x74>
     caa:	e8 16       	cp	r14, r24
     cac:	20 f0       	brcs	.+8      	; 0xcb6 <timer0Init+0x66>
     cae:	82 e0       	ldi	r24, 0x02	; 2
     cb0:	e8 16       	cp	r14, r24
     cb2:	e9 f4       	brne	.+58     	; 0xcee <timer0Init+0x9e>
     cb4:	10 c0       	rjmp	.+32     	; 0xcd6 <timer0Init+0x86>
case  T0_POLLING:{
pooling=0;
     cb6:	10 92 82 00 	sts	0x0082, r1
G_interrupt_Disable();
     cba:	0e 94 44 02 	call	0x488	; 0x488 <G_interrupt_Disable>
TIMSK &= T0_POLLING;
     cbe:	89 b7       	in	r24, 0x39	; 57
     cc0:	19 be       	out	0x39, r1	; 57
break;
     cc2:	15 c0       	rjmp	.+42     	; 0xcee <timer0Init+0x9e>
}
case T0_INTERRUPT_NORMAL :
{pooling=1;
     cc4:	81 e0       	ldi	r24, 0x01	; 1
     cc6:	80 93 82 00 	sts	0x0082, r24
G_interrupt_Enable();
     cca:	0e 94 34 02 	call	0x468	; 0x468 <G_interrupt_Enable>
TIMSK |= T0_INTERRUPT_NORMAL;
     cce:	89 b7       	in	r24, 0x39	; 57
     cd0:	81 60       	ori	r24, 0x01	; 1
     cd2:	89 bf       	out	0x39, r24	; 57
break;
     cd4:	0c c0       	rjmp	.+24     	; 0xcee <timer0Init+0x9e>
}
case T0_INTERRUPT_CMP:
{pooling=1;
     cd6:	81 e0       	ldi	r24, 0x01	; 1
     cd8:	80 93 82 00 	sts	0x0082, r24
//G_interrupt_Enable();
SET_BIT(SREG,7);
     cdc:	8f b7       	in	r24, 0x3f	; 63
     cde:	80 68       	ori	r24, 0x80	; 128
     ce0:	8f bf       	out	0x3f, r24	; 63
TIMSK |= T0_INTERRUPT_NORMAL;
     ce2:	89 b7       	in	r24, 0x39	; 57
     ce4:	81 60       	ori	r24, 0x01	; 1
     ce6:	89 bf       	out	0x39, r24	; 57
TIMSK |=T0_INTERRUPT_CMP;
     ce8:	89 b7       	in	r24, 0x39	; 57
     cea:	82 60       	ori	r24, 0x02	; 2
     cec:	89 bf       	out	0x39, r24	; 57
}
}

}

}
     cee:	0f 91       	pop	r16
     cf0:	ef 90       	pop	r14
     cf2:	08 95       	ret

00000cf4 <timer0DelayMs>:
	uint32_t u32_loop=0;
/*	u32_ovf_counter=0;
		timer0Set(48);
		while(u32_ovf_counter <= (64)*u16_delay_in_ms);
*/
for (u32_loop=0;u32_loop<u16_delay_in_ms;u32_loop++)
     cf4:	ac 01       	movw	r20, r24
     cf6:	60 e0       	ldi	r22, 0x00	; 0
     cf8:	70 e0       	ldi	r23, 0x00	; 0
     cfa:	41 15       	cp	r20, r1
     cfc:	51 05       	cpc	r21, r1
     cfe:	61 05       	cpc	r22, r1
     d00:	71 05       	cpc	r23, r1
     d02:	89 f0       	breq	.+34     	; 0xd26 <timer0DelayMs+0x32>
     d04:	80 e0       	ldi	r24, 0x00	; 0
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	dc 01       	movw	r26, r24
{
	while ((TIFR&0x01)==0);
     d0a:	08 b6       	in	r0, 0x38	; 56
     d0c:	00 fe       	sbrs	r0, 0
     d0e:	fd cf       	rjmp	.-6      	; 0xd0a <timer0DelayMs+0x16>
	TIFR |=0x01;
     d10:	28 b7       	in	r18, 0x38	; 56
     d12:	21 60       	ori	r18, 0x01	; 1
     d14:	28 bf       	out	0x38, r18	; 56
	uint32_t u32_loop=0;
/*	u32_ovf_counter=0;
		timer0Set(48);
		while(u32_ovf_counter <= (64)*u16_delay_in_ms);
*/
for (u32_loop=0;u32_loop<u16_delay_in_ms;u32_loop++)
     d16:	01 96       	adiw	r24, 0x01	; 1
     d18:	a1 1d       	adc	r26, r1
     d1a:	b1 1d       	adc	r27, r1
     d1c:	84 17       	cp	r24, r20
     d1e:	95 07       	cpc	r25, r21
     d20:	a6 07       	cpc	r26, r22
     d22:	b7 07       	cpc	r27, r23
     d24:	90 f3       	brcs	.-28     	; 0xd0a <timer0DelayMs+0x16>
     d26:	08 95       	ret

00000d28 <timer0DelayUs>:
 at pooling _no prescaling
 240at TCNT0

 */
 void timer0DelayUs(uint32_t u32_delay_in_us)
 {  uint32_t u32_loop=0;
     d28:	dc 01       	movw	r26, r24
     d2a:	cb 01       	movw	r24, r22
	for (u32_loop=0;u32_loop<u32_delay_in_us;u32_loop++)
     d2c:	00 97       	sbiw	r24, 0x00	; 0
     d2e:	a1 05       	cpc	r26, r1
     d30:	b1 05       	cpc	r27, r1
     d32:	31 f0       	breq	.+12     	; 0xd40 <timer0DelayUs+0x18>
	{
	timer0Set(240);
     d34:	80 ef       	ldi	r24, 0xF0	; 240
     d36:	0e 94 17 06 	call	0xc2e	; 0xc2e <timer0Set>
	while(timer0Read()<=255);
     d3a:	0e 94 19 06 	call	0xc32	; 0xc32 <timer0Read>
     d3e:	fd cf       	rjmp	.-6      	; 0xd3a <timer0DelayUs+0x12>
	//while(u32_ovf_counter <= (8*u32_delay_in_us/1000));
	}
	TIFR |=(1<<TOV0);/*Clear the flag*/
     d40:	88 b7       	in	r24, 0x38	; 56
     d42:	81 60       	ori	r24, 0x01	; 1
     d44:	88 bf       	out	0x38, r24	; 56
}/*1*/
     d46:	08 95       	ret

00000d48 <timer0SwPWM>:
void timer0SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{
     d48:	cf 92       	push	r12
     d4a:	df 92       	push	r13
     d4c:	ef 92       	push	r14
     d4e:	ff 92       	push	r15
     d50:	cf 93       	push	r28
     d52:	c8 2f       	mov	r28, r24
float dutyReal;
pwm_time_on=MAX_HOLD;
     d54:	8f ef       	ldi	r24, 0xFF	; 255
     d56:	80 93 7e 00 	sts	0x007E, r24
dutyReal=((float)u8_dutyCycle/(float)FULL_SPEED);
pwm_time_on=(float)pwm_time_on*dutyReal;
     d5a:	60 91 7e 00 	lds	r22, 0x007E
     d5e:	70 e0       	ldi	r23, 0x00	; 0
     d60:	80 e0       	ldi	r24, 0x00	; 0
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__floatunsisf>
     d68:	6b 01       	movw	r12, r22
     d6a:	7c 01       	movw	r14, r24
}/*1*/
void timer0SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{
float dutyReal;
pwm_time_on=MAX_HOLD;
dutyReal=((float)u8_dutyCycle/(float)FULL_SPEED);
     d6c:	6c 2f       	mov	r22, r28
     d6e:	70 e0       	ldi	r23, 0x00	; 0
     d70:	80 e0       	ldi	r24, 0x00	; 0
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__floatunsisf>
     d78:	20 e0       	ldi	r18, 0x00	; 0
     d7a:	30 e0       	ldi	r19, 0x00	; 0
     d7c:	48 ec       	ldi	r20, 0xC8	; 200
     d7e:	52 e4       	ldi	r21, 0x42	; 66
     d80:	0e 94 45 09 	call	0x128a	; 0x128a <__divsf3>
     d84:	9b 01       	movw	r18, r22
     d86:	ac 01       	movw	r20, r24
pwm_time_on=(float)pwm_time_on*dutyReal;
     d88:	c7 01       	movw	r24, r14
     d8a:	b6 01       	movw	r22, r12
     d8c:	0e 94 67 0a 	call	0x14ce	; 0x14ce <__mulsf3>
     d90:	0e 94 ad 09 	call	0x135a	; 0x135a <__fixunssfsi>
     d94:	60 93 7e 00 	sts	0x007E, r22
switch(pooling)
     d98:	80 91 82 00 	lds	r24, 0x0082
     d9c:	88 23       	and	r24, r24
     d9e:	19 f0       	breq	.+6      	; 0xda6 <timer0SwPWM+0x5e>
     da0:	81 30       	cpi	r24, 0x01	; 1
     da2:	29 f5       	brne	.+74     	; 0xdee <timer0SwPWM+0xa6>
     da4:	1f c0       	rjmp	.+62     	; 0xde4 <timer0SwPWM+0x9c>
{
	case 0:
	{
	timer0Start();
     da6:	0e 94 1b 06 	call	0xc36	; 0xc36 <timer0Start>
	timer0Set(pwm_time_on);
     daa:	80 91 7e 00 	lds	r24, 0x007E
     dae:	0e 94 17 06 	call	0xc2e	; 0xc2e <timer0Set>
	//freq 50KHZ is the Max frequency possible
	while ((TIFR&0x01)==0);
     db2:	08 b6       	in	r0, 0x38	; 56
     db4:	00 fe       	sbrs	r0, 0
     db6:	fd cf       	rjmp	.-6      	; 0xdb2 <timer0SwPWM+0x6a>
	TIFR |=0x01;
     db8:	88 b7       	in	r24, 0x38	; 56
     dba:	81 60       	ori	r24, 0x01	; 1
     dbc:	88 bf       	out	0x38, r24	; 56
	PORTC_DATA |=0xff;
     dbe:	85 b3       	in	r24, 0x15	; 21
     dc0:	8f ef       	ldi	r24, 0xFF	; 255
     dc2:	85 bb       	out	0x15, r24	; 21
	timer0Start();
     dc4:	0e 94 1b 06 	call	0xc36	; 0xc36 <timer0Start>
	timer0Set(MAX_HOLD-pwm_time_on);
     dc8:	80 91 7e 00 	lds	r24, 0x007E
     dcc:	80 95       	com	r24
     dce:	0e 94 17 06 	call	0xc2e	; 0xc2e <timer0Set>
	//freq
	while ((TIFR & 0x01)==0);
     dd2:	08 b6       	in	r0, 0x38	; 56
     dd4:	00 fe       	sbrs	r0, 0
     dd6:	fd cf       	rjmp	.-6      	; 0xdd2 <timer0SwPWM+0x8a>
	TIFR |=0x01;
     dd8:	88 b7       	in	r24, 0x38	; 56
     dda:	81 60       	ori	r24, 0x01	; 1
     ddc:	88 bf       	out	0x38, r24	; 56
	PORTC_DATA &=0x00;
     dde:	85 b3       	in	r24, 0x15	; 21
     de0:	15 ba       	out	0x15, r1	; 21

break;
     de2:	05 c0       	rjmp	.+10     	; 0xdee <timer0SwPWM+0xa6>
}
case 1:
{
timer0Start();
     de4:	0e 94 1b 06 	call	0xc36	; 0xc36 <timer0Start>
OCR0=pwm_time_on;
     de8:	80 91 7e 00 	lds	r24, 0x007E
     dec:	8c bf       	out	0x3c, r24	; 60
break;
}

}

}
     dee:	cf 91       	pop	r28
     df0:	ff 90       	pop	r15
     df2:	ef 90       	pop	r14
     df4:	df 90       	pop	r13
     df6:	cf 90       	pop	r12
     df8:	08 95       	ret

00000dfa <Timer_interrupt_COMP_routine>:



void Timer_interrupt_COMP_routine(void)
{
	PORTD_DATA ^=0xff;
     dfa:	82 b3       	in	r24, 0x12	; 18
     dfc:	80 95       	com	r24
     dfe:	82 bb       	out	0x12, r24	; 18

}
     e00:	08 95       	ret

00000e02 <timer1Init>:
 */
void timer1Init(En_timer1Mode_t en_mode,En_timer1OC_t en_OC,
	En_timer1perscaler_t en_prescal,uint16_t u16_initialValue,
	uint16_t u16_outputCompareA,uint16_t u16_outputCompareB,
	 uint16_t u16_inputCapture,En_timer1Interrupt_t en_interruptMask)
 {
     e02:	af 92       	push	r10
     e04:	ef 92       	push	r14
     e06:	ff 92       	push	r15
     e08:	0f 93       	push	r16
     e0a:	1f 93       	push	r17
     e0c:	d9 01       	movw	r26, r18
     e0e:	2a 2d       	mov	r18, r10
	TCCR1 |= en_mode | en_OC;
     e10:	ee b5       	in	r30, 0x2e	; 46
     e12:	ff b5       	in	r31, 0x2f	; 47
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	86 2b       	or	r24, r22
     e18:	97 2b       	or	r25, r23
     e1a:	8e 2b       	or	r24, r30
     e1c:	9f 2b       	or	r25, r31
     e1e:	9f bd       	out	0x2f, r25	; 47
     e20:	8e bd       	out	0x2e, r24	; 46
	u8g_T1_Prescaler=en_prescal;
     e22:	40 93 7f 00 	sts	0x007F, r20
	OCR1A =u16_outputCompareA;
     e26:	1b bd       	out	0x2b, r17	; 43
     e28:	0a bd       	out	0x2a, r16	; 42
	OCR1B =u16_outputCompareB;
     e2a:	f9 bc       	out	0x29, r15	; 41
     e2c:	e8 bc       	out	0x28, r14	; 40
	TCNT1=u16_initialValue;
     e2e:	bd bd       	out	0x2d, r27	; 45
     e30:	ac bd       	out	0x2c, r26	; 44
	switch(en_interruptMask)
     e32:	28 30       	cpi	r18, 0x08	; 8
     e34:	d1 f0       	breq	.+52     	; 0xe6a <timer1Init+0x68>
     e36:	29 30       	cpi	r18, 0x09	; 9
     e38:	28 f4       	brcc	.+10     	; 0xe44 <timer1Init+0x42>
     e3a:	aa 20       	and	r10, r10
     e3c:	51 f0       	breq	.+20     	; 0xe52 <timer1Init+0x50>
     e3e:	24 30       	cpi	r18, 0x04	; 4
     e40:	f9 f4       	brne	.+62     	; 0xe80 <timer1Init+0x7e>
     e42:	0b c0       	rjmp	.+22     	; 0xe5a <timer1Init+0x58>
     e44:	20 32       	cpi	r18, 0x20	; 32
     e46:	a9 f0       	breq	.+42     	; 0xe72 <timer1Init+0x70>
     e48:	2c 33       	cpi	r18, 0x3C	; 60
     e4a:	b9 f0       	breq	.+46     	; 0xe7a <timer1Init+0x78>
     e4c:	20 31       	cpi	r18, 0x10	; 16
     e4e:	c1 f4       	brne	.+48     	; 0xe80 <timer1Init+0x7e>
     e50:	08 c0       	rjmp	.+16     	; 0xe62 <timer1Init+0x60>
	{
		case T1_POLLING:
		{
			TIMSK &=0xC3;
     e52:	89 b7       	in	r24, 0x39	; 57
     e54:	83 7c       	andi	r24, 0xC3	; 195
     e56:	89 bf       	out	0x39, r24	; 57
			/*	     OCIE0 ToIE0   ALL INTERRUPT T1    	OCIE0 ToIE0
			TIMSK &=  1     1        0 0 0 0 	           1     1
			All T1 Interrupts enable are cleared
			but other timers interrupt enable are not effected
			*/
		break;
     e58:	13 c0       	rjmp	.+38     	; 0xe80 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_NORMAL:
		{
			TIMSK |=T1_INTERRUPT_NORMAL;
     e5a:	89 b7       	in	r24, 0x39	; 57
     e5c:	84 60       	ori	r24, 0x04	; 4
     e5e:	89 bf       	out	0x39, r24	; 57
		break;
     e60:	0f c0       	rjmp	.+30     	; 0xe80 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_CMP_1A:
		{
			TIMSK |=T1_INTERRUPT_CMP_1A;
     e62:	89 b7       	in	r24, 0x39	; 57
     e64:	80 61       	ori	r24, 0x10	; 16
     e66:	89 bf       	out	0x39, r24	; 57
			break;
     e68:	0b c0       	rjmp	.+22     	; 0xe80 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_CMP_1B:
		{
			TIMSK |=T1_INTERRUPT_CMP_1B;
     e6a:	89 b7       	in	r24, 0x39	; 57
     e6c:	88 60       	ori	r24, 0x08	; 8
     e6e:	89 bf       	out	0x39, r24	; 57
			break;
     e70:	07 c0       	rjmp	.+14     	; 0xe80 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_ICAPTURE:
		{
			TIMSK |=T1_INTERRUPT_ICAPTURE;
     e72:	89 b7       	in	r24, 0x39	; 57
     e74:	80 62       	ori	r24, 0x20	; 32
     e76:	89 bf       	out	0x39, r24	; 57
			break;
     e78:	03 c0       	rjmp	.+6      	; 0xe80 <timer1Init+0x7e>
		}
		case T1_INTERRUPT_All:
		{
			TIMSK|=T1_INTERRUPT_All;
     e7a:	89 b7       	in	r24, 0x39	; 57
     e7c:	8c 63       	ori	r24, 0x3C	; 60
     e7e:	89 bf       	out	0x39, r24	; 57
	}




	}
     e80:	1f 91       	pop	r17
     e82:	0f 91       	pop	r16
     e84:	ff 90       	pop	r15
     e86:	ef 90       	pop	r14
     e88:	af 90       	pop	r10
     e8a:	08 95       	ret

00000e8c <timer1Set>:


void timer1Set(uint16_t u16_value)
{
TCNT1=u16_value;
     e8c:	9d bd       	out	0x2d, r25	; 45
     e8e:	8c bd       	out	0x2c, r24	; 44
}
     e90:	08 95       	ret

00000e92 <timer1Read>:
 * Description:
 * @return TCNT1
 */
uint16_t timer1Read(void)
{
return TCNT1;
     e92:	8c b5       	in	r24, 0x2c	; 44
     e94:	9d b5       	in	r25, 0x2d	; 45
}
     e96:	08 95       	ret

00000e98 <timer1Start>:
 * Description:
 * @param
 */
void timer1Start(void)
{
TCCR1|=u8g_T1_Prescaler;
     e98:	2e b5       	in	r18, 0x2e	; 46
     e9a:	3f b5       	in	r19, 0x2f	; 47
     e9c:	80 91 7f 00 	lds	r24, 0x007F
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	82 2b       	or	r24, r18
     ea4:	93 2b       	or	r25, r19
     ea6:	9f bd       	out	0x2f, r25	; 47
     ea8:	8e bd       	out	0x2e, r24	; 46
}
     eaa:	08 95       	ret

00000eac <timer1Stop>:
 * Description:
 * @param
 */
void timer1Stop(void)
{
TCCR1 &=0xfff8;
     eac:	8e b5       	in	r24, 0x2e	; 46
     eae:	9f b5       	in	r25, 0x2f	; 47
     eb0:	88 7f       	andi	r24, 0xF8	; 248
     eb2:	9f bd       	out	0x2f, r25	; 47
     eb4:	8e bd       	out	0x2e, r24	; 46
/*Keep all sittings as it is and put zeros in cs10,cs11,cs12*/
}
     eb6:	08 95       	ret

00000eb8 <timer1DelayMs>:
 */
void timer1DelayMs(uint16_t u16_delay_in_ms)
{


}
     eb8:	08 95       	ret

00000eba <timer1DelayUs>:
 */
void timer1DelayUs(uint32_t u32_delay_in_us)
{


}
     eba:	08 95       	ret

00000ebc <timer1SwPWM>:
 */
void timer1SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{


}
     ebc:	08 95       	ret

00000ebe <timer2Set>:
* Description:
* @param value
*/
void timer2Set(uint8_t u8_a_value)
{
TCNT2=u8_a_value;
     ebe:	84 bd       	out	0x24, r24	; 36
}
     ec0:	08 95       	ret

00000ec2 <timer2Read>:
/**
* Description:
* @return
*/
uint8_t timer2Read(void){
return TCNT2;
     ec2:	84 b5       	in	r24, 0x24	; 36
}
     ec4:	08 95       	ret

00000ec6 <timer2Start>:
/**
* Description:
*/
void timer2Start(void)
{
TCCR2 &= 0xf8;
     ec6:	85 b5       	in	r24, 0x25	; 37
     ec8:	88 7f       	andi	r24, 0xF8	; 248
     eca:	85 bd       	out	0x25, r24	; 37
TCCR2 |= Prescaler_Value2;
     ecc:	95 b5       	in	r25, 0x25	; 37
     ece:	80 91 80 00 	lds	r24, 0x0080
     ed2:	89 2b       	or	r24, r25
     ed4:	85 bd       	out	0x25, r24	; 37
}
     ed6:	08 95       	ret

00000ed8 <timer2Stop>:
/**
* Description:
*/
void timer2Stop(void)
{
TCCR2 &= 0xf8;
     ed8:	85 b5       	in	r24, 0x25	; 37
     eda:	88 7f       	andi	r24, 0xF8	; 248
     edc:	85 bd       	out	0x25, r24	; 37

}
     ede:	08 95       	ret

00000ee0 <timer2Init>:


}

void timer2Init(En_timer2Mode_t en_mode,En_timer2OC_t en_OC,En_timer2perscaler_t en_prescal2, uint8_t u8_initialValue, uint8_t u8_outputCompare, uint8_t u8_assynchronous, En_timer2Interrupt_t en_interruptMask)
{
     ee0:	cf 92       	push	r12
     ee2:	0f 93       	push	r16
if(en_prescal2 == T2_NO_CLOCK)
     ee4:	44 23       	and	r20, r20
     ee6:	19 f4       	brne	.+6      	; 0xeee <timer2Init+0xe>
{/*
if there is no clock the timer will be disabled
*/
timer2Stop();
     ee8:	0e 94 6c 07 	call	0xed8	; 0xed8 <timer2Stop>
     eec:	46 c0       	rjmp	.+140    	; 0xf7a <timer2Init+0x9a>
}
else
{
TCCR2 |= en_mode|en_prescal2 ;
     eee:	95 b5       	in	r25, 0x25	; 37
     ef0:	89 2b       	or	r24, r25
     ef2:	84 2b       	or	r24, r20
     ef4:	85 bd       	out	0x25, r24	; 37
Prescaler_Value2=en_prescal2;
     ef6:	40 93 80 00 	sts	0x0080, r20
TCNT2 = u8_initialValue;
     efa:	24 bd       	out	0x24, r18	; 36
switch(en_OC){
     efc:	60 31       	cpi	r22, 0x10	; 16
     efe:	71 f0       	breq	.+28     	; 0xf1c <timer2Init+0x3c>
     f00:	61 31       	cpi	r22, 0x11	; 17
     f02:	18 f4       	brcc	.+6      	; 0xf0a <timer2Init+0x2a>
     f04:	66 23       	and	r22, r22
     f06:	31 f0       	breq	.+12     	; 0xf14 <timer2Init+0x34>
     f08:	14 c0       	rjmp	.+40     	; 0xf32 <timer2Init+0x52>
     f0a:	60 32       	cpi	r22, 0x20	; 32
     f0c:	59 f0       	breq	.+22     	; 0xf24 <timer2Init+0x44>
     f0e:	60 33       	cpi	r22, 0x30	; 48
     f10:	81 f4       	brne	.+32     	; 0xf32 <timer2Init+0x52>
     f12:	0c c0       	rjmp	.+24     	; 0xf2c <timer2Init+0x4c>
	case  T2_OC2_DIS:
	{
	TCCR2 &= 0xCF;
     f14:	85 b5       	in	r24, 0x25	; 37
     f16:	8f 7c       	andi	r24, 0xCF	; 207
     f18:	85 bd       	out	0x25, r24	; 37
		break;
     f1a:	0b c0       	rjmp	.+22     	; 0xf32 <timer2Init+0x52>
	}
	case T2_OC2_TOGGLE:
	{
		TCCR2 |=T2_OC2_TOGGLE;
     f1c:	85 b5       	in	r24, 0x25	; 37
     f1e:	80 61       	ori	r24, 0x10	; 16
     f20:	85 bd       	out	0x25, r24	; 37
		break;
     f22:	07 c0       	rjmp	.+14     	; 0xf32 <timer2Init+0x52>
	}
	case  T2_OC2_CLEAR:
	{
	TCCR2 |= T2_OC2_CLEAR;
     f24:	85 b5       	in	r24, 0x25	; 37
     f26:	80 62       	ori	r24, 0x20	; 32
     f28:	85 bd       	out	0x25, r24	; 37

		break;
     f2a:	03 c0       	rjmp	.+6      	; 0xf32 <timer2Init+0x52>
	}
	case T2_OC2_SET:
	{
		TCCR2 |=T2_OC2_SET;
     f2c:	85 b5       	in	r24, 0x25	; 37
     f2e:	80 63       	ori	r24, 0x30	; 48
     f30:	85 bd       	out	0x25, r24	; 37
		break;
	}

}
OCR2  =u8_outputCompare;
     f32:	03 bd       	out	0x23, r16	; 35
switch(en_interruptMask){
     f34:	80 e4       	ldi	r24, 0x40	; 64
     f36:	c8 16       	cp	r12, r24
     f38:	61 f0       	breq	.+24     	; 0xf52 <timer2Init+0x72>
     f3a:	80 e8       	ldi	r24, 0x80	; 128
     f3c:	c8 16       	cp	r12, r24
     f3e:	91 f0       	breq	.+36     	; 0xf64 <timer2Init+0x84>
     f40:	cc 20       	and	r12, r12
     f42:	d9 f4       	brne	.+54     	; 0xf7a <timer2Init+0x9a>
case  T2_POLLING:
pooling_2=0;
     f44:	10 92 81 00 	sts	0x0081, r1
G_interrupt_Disable();
     f48:	0e 94 44 02 	call	0x488	; 0x488 <G_interrupt_Disable>
TIMSK &= T2_POLLING;
     f4c:	89 b7       	in	r24, 0x39	; 57
     f4e:	19 be       	out	0x39, r1	; 57
break;
     f50:	14 c0       	rjmp	.+40     	; 0xf7a <timer2Init+0x9a>
case T2_INTERRUPT_NORMAL :
{
	pooling_2=1;
     f52:	81 e0       	ldi	r24, 0x01	; 1
     f54:	80 93 81 00 	sts	0x0081, r24
G_interrupt_Enable();
     f58:	0e 94 34 02 	call	0x468	; 0x468 <G_interrupt_Enable>
TIMSK |= T2_INTERRUPT_NORMAL;
     f5c:	89 b7       	in	r24, 0x39	; 57
     f5e:	80 64       	ori	r24, 0x40	; 64
     f60:	89 bf       	out	0x39, r24	; 57
break;
     f62:	0b c0       	rjmp	.+22     	; 0xf7a <timer2Init+0x9a>
}
case T2_INTERRUPT_CMP:
{
	pooling_2=1;
     f64:	81 e0       	ldi	r24, 0x01	; 1
     f66:	80 93 81 00 	sts	0x0081, r24
G_interrupt_Enable();
     f6a:	0e 94 34 02 	call	0x468	; 0x468 <G_interrupt_Enable>
//SET_BIT(SREG,7);
TIMSK |=T2_INTERRUPT_NORMAL;
     f6e:	89 b7       	in	r24, 0x39	; 57
     f70:	80 64       	ori	r24, 0x40	; 64
     f72:	89 bf       	out	0x39, r24	; 57
TIMSK |=T2_INTERRUPT_CMP;
     f74:	89 b7       	in	r24, 0x39	; 57
     f76:	80 68       	ori	r24, 0x80	; 128
     f78:	89 bf       	out	0x39, r24	; 57

}



}
     f7a:	0f 91       	pop	r16
     f7c:	cf 90       	pop	r12
     f7e:	08 95       	ret

00000f80 <timer2DelayMs>:
		Prescalercounst=1;
		break;

		}*/
void timer2DelayMs(uint16_t u16_delay_in_ms)
{
     f80:	0f 93       	push	r16
     f82:	1f 93       	push	r17
     f84:	cf 93       	push	r28
     f86:	df 93       	push	r29
     f88:	00 d0       	rcall	.+0      	; 0xf8a <timer2DelayMs+0xa>
     f8a:	00 d0       	rcall	.+0      	; 0xf8c <timer2DelayMs+0xc>
     f8c:	cd b7       	in	r28, 0x3d	; 61
     f8e:	de b7       	in	r29, 0x3e	; 62
     f90:	8c 01       	movw	r16, r24
	volatile uint16_t count=0;
     f92:	1a 82       	std	Y+2, r1	; 0x02
     f94:	19 82       	std	Y+1, r1	; 0x01
	volatile uint8_t Prescalercounst=0,set_timer2=0;
     f96:	1b 82       	std	Y+3, r1	; 0x03
     f98:	1c 82       	std	Y+4, r1	; 0x04
	switch(Prescaler_Value2)
     f9a:	80 91 80 00 	lds	r24, 0x0080
     f9e:	84 30       	cpi	r24, 0x04	; 4
     fa0:	f9 f0       	breq	.+62     	; 0xfe0 <timer2DelayMs+0x60>
     fa2:	85 30       	cpi	r24, 0x05	; 5
     fa4:	38 f4       	brcc	.+14     	; 0xfb4 <timer2DelayMs+0x34>
     fa6:	82 30       	cpi	r24, 0x02	; 2
     fa8:	89 f0       	breq	.+34     	; 0xfcc <timer2DelayMs+0x4c>
     faa:	83 30       	cpi	r24, 0x03	; 3
     fac:	a0 f4       	brcc	.+40     	; 0xfd6 <timer2DelayMs+0x56>
     fae:	81 30       	cpi	r24, 0x01	; 1
     fb0:	51 f5       	brne	.+84     	; 0x1006 <timer2DelayMs+0x86>
     fb2:	07 c0       	rjmp	.+14     	; 0xfc2 <timer2DelayMs+0x42>
     fb4:	86 30       	cpi	r24, 0x06	; 6
     fb6:	f1 f0       	breq	.+60     	; 0xff4 <timer2DelayMs+0x74>
     fb8:	86 30       	cpi	r24, 0x06	; 6
     fba:	b8 f0       	brcs	.+46     	; 0xfea <timer2DelayMs+0x6a>
     fbc:	87 30       	cpi	r24, 0x07	; 7
     fbe:	19 f5       	brne	.+70     	; 0x1006 <timer2DelayMs+0x86>
     fc0:	1e c0       	rjmp	.+60     	; 0xffe <timer2DelayMs+0x7e>
	{
		case T2_PRESCALER_NO:{
		Prescalercounst=58;
     fc2:	8a e3       	ldi	r24, 0x3A	; 58
     fc4:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=10;
     fc6:	8a e0       	ldi	r24, 0x0A	; 10
     fc8:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     fca:	1d c0       	rjmp	.+58     	; 0x1006 <timer2DelayMs+0x86>
		case T2_PRESCALER_8:
		{Prescalercounst=8;
     fcc:	88 e0       	ldi	r24, 0x08	; 8
     fce:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=12;
     fd0:	8c e0       	ldi	r24, 0x0C	; 12
     fd2:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     fd4:	18 c0       	rjmp	.+48     	; 0x1006 <timer2DelayMs+0x86>
		case T2_PRESCALER_32:
		{Prescalercounst=2;
     fd6:	82 e0       	ldi	r24, 0x02	; 2
     fd8:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=8;
     fda:	88 e0       	ldi	r24, 0x08	; 8
     fdc:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     fde:	13 c0       	rjmp	.+38     	; 0x1006 <timer2DelayMs+0x86>
		case T2_PRESCALER_64:
		{Prescalercounst=1;
     fe0:	81 e0       	ldi	r24, 0x01	; 1
     fe2:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=6;
     fe4:	86 e0       	ldi	r24, 0x06	; 6
     fe6:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     fe8:	0e c0       	rjmp	.+28     	; 0x1006 <timer2DelayMs+0x86>
		case T2_PRESCALER_128:
		{Prescalercounst=1;
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=131;
     fee:	83 e8       	ldi	r24, 0x83	; 131
     ff0:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     ff2:	09 c0       	rjmp	.+18     	; 0x1006 <timer2DelayMs+0x86>
		case T2_PRESCALER_256:
		{Prescalercounst=1;
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=194;
     ff8:	82 ec       	ldi	r24, 0xC2	; 194
     ffa:	8c 83       	std	Y+4, r24	; 0x04
		break;}
     ffc:	04 c0       	rjmp	.+8      	; 0x1006 <timer2DelayMs+0x86>
		case T2_PRESCALER_1024:
		{Prescalercounst=1;
     ffe:	81 e0       	ldi	r24, 0x01	; 1
    1000:	8b 83       	std	Y+3, r24	; 0x03
		set_timer2=240;
    1002:	80 ef       	ldi	r24, 0xF0	; 240
    1004:	8c 83       	std	Y+4, r24	; 0x04
		break;}
	}
	for (count=0;count<(u16_delay_in_ms*Prescalercounst);count++)
    1006:	1a 82       	std	Y+2, r1	; 0x02
    1008:	19 82       	std	Y+1, r1	; 0x01
    100a:	2b 81       	ldd	r18, Y+3	; 0x03
    100c:	49 81       	ldd	r20, Y+1	; 0x01
    100e:	5a 81       	ldd	r21, Y+2	; 0x02
    1010:	30 e0       	ldi	r19, 0x00	; 0
    1012:	02 9f       	mul	r16, r18
    1014:	c0 01       	movw	r24, r0
    1016:	03 9f       	mul	r16, r19
    1018:	90 0d       	add	r25, r0
    101a:	12 9f       	mul	r17, r18
    101c:	90 0d       	add	r25, r0
    101e:	11 24       	eor	r1, r1
    1020:	48 17       	cp	r20, r24
    1022:	59 07       	cpc	r21, r25
    1024:	e0 f4       	brcc	.+56     	; 0x105e <timer2DelayMs+0xde>
	{
		timer2Set(set_timer2);//10 for no prescaler....12 for 8 prescaler .... 8 for 32 prescaler ....6 for prescaler 64 .....
    1026:	8c 81       	ldd	r24, Y+4	; 0x04
    1028:	0e 94 5f 07 	call	0xebe	; 0xebe <timer2Set>
		//131 for 128 prescaler.......194 for 256 prescaler....240 for 1024
		while ((TIFR & 0x40)==0);
    102c:	08 b6       	in	r0, 0x38	; 56
    102e:	06 fe       	sbrs	r0, 6
    1030:	fd cf       	rjmp	.-6      	; 0x102c <timer2DelayMs+0xac>
		TIFR |=0x40;
    1032:	88 b7       	in	r24, 0x38	; 56
    1034:	80 64       	ori	r24, 0x40	; 64
    1036:	88 bf       	out	0x38, r24	; 56
		case T2_PRESCALER_1024:
		{Prescalercounst=1;
		set_timer2=240;
		break;}
	}
	for (count=0;count<(u16_delay_in_ms*Prescalercounst);count++)
    1038:	89 81       	ldd	r24, Y+1	; 0x01
    103a:	9a 81       	ldd	r25, Y+2	; 0x02
    103c:	01 96       	adiw	r24, 0x01	; 1
    103e:	9a 83       	std	Y+2, r25	; 0x02
    1040:	89 83       	std	Y+1, r24	; 0x01
    1042:	2b 81       	ldd	r18, Y+3	; 0x03
    1044:	49 81       	ldd	r20, Y+1	; 0x01
    1046:	5a 81       	ldd	r21, Y+2	; 0x02
    1048:	30 e0       	ldi	r19, 0x00	; 0
    104a:	02 9f       	mul	r16, r18
    104c:	c0 01       	movw	r24, r0
    104e:	03 9f       	mul	r16, r19
    1050:	90 0d       	add	r25, r0
    1052:	12 9f       	mul	r17, r18
    1054:	90 0d       	add	r25, r0
    1056:	11 24       	eor	r1, r1
    1058:	48 17       	cp	r20, r24
    105a:	59 07       	cpc	r21, r25
    105c:	20 f3       	brcs	.-56     	; 0x1026 <timer2DelayMs+0xa6>
		//131 for 128 prescaler.......194 for 256 prescaler....240 for 1024
		while ((TIFR & 0x40)==0);
		TIFR |=0x40;

	}
}
    105e:	0f 90       	pop	r0
    1060:	0f 90       	pop	r0
    1062:	0f 90       	pop	r0
    1064:	0f 90       	pop	r0
    1066:	df 91       	pop	r29
    1068:	cf 91       	pop	r28
    106a:	1f 91       	pop	r17
    106c:	0f 91       	pop	r16
    106e:	08 95       	ret

00001070 <timer2DelayUs>:

/*Always No prescaler...pooling ...timer2Set(240)*/
void timer2DelayUs(uint32_t u16_delay_in_us)
{
    1070:	cf 92       	push	r12
    1072:	df 92       	push	r13
    1074:	ef 92       	push	r14
    1076:	ff 92       	push	r15
    1078:	cf 93       	push	r28
    107a:	df 93       	push	r29
    107c:	00 d0       	rcall	.+0      	; 0x107e <timer2DelayUs+0xe>
    107e:	cd b7       	in	r28, 0x3d	; 61
    1080:	de b7       	in	r29, 0x3e	; 62
    1082:	6b 01       	movw	r12, r22
    1084:	7c 01       	movw	r14, r24
	volatile uint16_t count =0;
    1086:	1a 82       	std	Y+2, r1	; 0x02
    1088:	19 82       	std	Y+1, r1	; 0x01
	for (count=0;count<u16_delay_in_us;count++)
    108a:	1a 82       	std	Y+2, r1	; 0x02
    108c:	19 82       	std	Y+1, r1	; 0x01
    108e:	89 81       	ldd	r24, Y+1	; 0x01
    1090:	9a 81       	ldd	r25, Y+2	; 0x02
    1092:	a0 e0       	ldi	r26, 0x00	; 0
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	8c 15       	cp	r24, r12
    1098:	9d 05       	cpc	r25, r13
    109a:	ae 05       	cpc	r26, r14
    109c:	bf 05       	cpc	r27, r15
    109e:	b8 f4       	brcc	.+46     	; 0x10ce <timer2DelayUs+0x5e>
	{
		timer2Set(254);//254 for no prescaler
    10a0:	8e ef       	ldi	r24, 0xFE	; 254
    10a2:	0e 94 5f 07 	call	0xebe	; 0xebe <timer2Set>
		while ((TIFR & 0x40)==0);
    10a6:	08 b6       	in	r0, 0x38	; 56
    10a8:	06 fe       	sbrs	r0, 6
    10aa:	fd cf       	rjmp	.-6      	; 0x10a6 <timer2DelayUs+0x36>
		TIFR |=0x40;
    10ac:	88 b7       	in	r24, 0x38	; 56
    10ae:	80 64       	ori	r24, 0x40	; 64
    10b0:	88 bf       	out	0x38, r24	; 56

/*Always No prescaler...pooling ...timer2Set(240)*/
void timer2DelayUs(uint32_t u16_delay_in_us)
{
	volatile uint16_t count =0;
	for (count=0;count<u16_delay_in_us;count++)
    10b2:	89 81       	ldd	r24, Y+1	; 0x01
    10b4:	9a 81       	ldd	r25, Y+2	; 0x02
    10b6:	01 96       	adiw	r24, 0x01	; 1
    10b8:	9a 83       	std	Y+2, r25	; 0x02
    10ba:	89 83       	std	Y+1, r24	; 0x01
    10bc:	89 81       	ldd	r24, Y+1	; 0x01
    10be:	9a 81       	ldd	r25, Y+2	; 0x02
    10c0:	a0 e0       	ldi	r26, 0x00	; 0
    10c2:	b0 e0       	ldi	r27, 0x00	; 0
    10c4:	8c 15       	cp	r24, r12
    10c6:	9d 05       	cpc	r25, r13
    10c8:	ae 05       	cpc	r26, r14
    10ca:	bf 05       	cpc	r27, r15
    10cc:	48 f3       	brcs	.-46     	; 0x10a0 <timer2DelayUs+0x30>
		while ((TIFR & 0x40)==0);
		TIFR |=0x40;

	}

}
    10ce:	0f 90       	pop	r0
    10d0:	0f 90       	pop	r0
    10d2:	df 91       	pop	r29
    10d4:	cf 91       	pop	r28
    10d6:	ff 90       	pop	r15
    10d8:	ef 90       	pop	r14
    10da:	df 90       	pop	r13
    10dc:	cf 90       	pop	r12
    10de:	08 95       	ret

000010e0 <timer2SwPWM>:
/**
* Description:
* @param dutyCycle
*/
void timer2SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{
    10e0:	cf 92       	push	r12
    10e2:	df 92       	push	r13
    10e4:	ef 92       	push	r14
    10e6:	ff 92       	push	r15
    10e8:	cf 93       	push	r28
    10ea:	c8 2f       	mov	r28, r24

float dutyReal;
pwm_time_on=MAX_HOLD;
    10ec:	8f ef       	ldi	r24, 0xFF	; 255
    10ee:	80 93 7e 00 	sts	0x007E, r24
dutyReal=((float)u8_dutyCycle/(float)FULL_SPEED);
pwm_time_on=(float)pwm_time_on*dutyReal;
    10f2:	60 91 7e 00 	lds	r22, 0x007E
    10f6:	70 e0       	ldi	r23, 0x00	; 0
    10f8:	80 e0       	ldi	r24, 0x00	; 0
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__floatunsisf>
    1100:	6b 01       	movw	r12, r22
    1102:	7c 01       	movw	r14, r24
void timer2SwPWM(uint8_t u8_dutyCycle,uint8_t u8_frequency)
{

float dutyReal;
pwm_time_on=MAX_HOLD;
dutyReal=((float)u8_dutyCycle/(float)FULL_SPEED);
    1104:	6c 2f       	mov	r22, r28
    1106:	70 e0       	ldi	r23, 0x00	; 0
    1108:	80 e0       	ldi	r24, 0x00	; 0
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__floatunsisf>
    1110:	20 e0       	ldi	r18, 0x00	; 0
    1112:	30 e0       	ldi	r19, 0x00	; 0
    1114:	48 ec       	ldi	r20, 0xC8	; 200
    1116:	52 e4       	ldi	r21, 0x42	; 66
    1118:	0e 94 45 09 	call	0x128a	; 0x128a <__divsf3>
    111c:	9b 01       	movw	r18, r22
    111e:	ac 01       	movw	r20, r24
pwm_time_on=(float)pwm_time_on*dutyReal;
    1120:	c7 01       	movw	r24, r14
    1122:	b6 01       	movw	r22, r12
    1124:	0e 94 67 0a 	call	0x14ce	; 0x14ce <__mulsf3>
    1128:	0e 94 ad 09 	call	0x135a	; 0x135a <__fixunssfsi>
    112c:	60 93 7e 00 	sts	0x007E, r22
switch(pooling_2)
    1130:	80 91 81 00 	lds	r24, 0x0081
    1134:	88 23       	and	r24, r24
    1136:	19 f0       	breq	.+6      	; 0x113e <timer2SwPWM+0x5e>
    1138:	81 30       	cpi	r24, 0x01	; 1
    113a:	29 f5       	brne	.+74     	; 0x1186 <timer2SwPWM+0xa6>
    113c:	1f c0       	rjmp	.+62     	; 0x117c <timer2SwPWM+0x9c>
{
	case 0:
	{
		timer2Start();
    113e:	0e 94 63 07 	call	0xec6	; 0xec6 <timer2Start>
		timer2Set(pwm_time_on);
    1142:	80 91 7e 00 	lds	r24, 0x007E
    1146:	0e 94 5f 07 	call	0xebe	; 0xebe <timer2Set>
		//freq 50KHZ is the Max frequency possible
		while ((TIFR&0x04)==0);
    114a:	08 b6       	in	r0, 0x38	; 56
    114c:	02 fe       	sbrs	r0, 2
    114e:	fd cf       	rjmp	.-6      	; 0x114a <timer2SwPWM+0x6a>
		TIFR |=0x04;
    1150:	88 b7       	in	r24, 0x38	; 56
    1152:	84 60       	ori	r24, 0x04	; 4
    1154:	88 bf       	out	0x38, r24	; 56
		PORTC_DATA |=0xff;
    1156:	85 b3       	in	r24, 0x15	; 21
    1158:	8f ef       	ldi	r24, 0xFF	; 255
    115a:	85 bb       	out	0x15, r24	; 21
		timer2Start();
    115c:	0e 94 63 07 	call	0xec6	; 0xec6 <timer2Start>
		timer2Set(MAX_HOLD-pwm_time_on);
    1160:	80 91 7e 00 	lds	r24, 0x007E
    1164:	80 95       	com	r24
    1166:	0e 94 5f 07 	call	0xebe	; 0xebe <timer2Set>
		//freq
		while ((TIFR & 0x04)==0);
    116a:	08 b6       	in	r0, 0x38	; 56
    116c:	02 fe       	sbrs	r0, 2
    116e:	fd cf       	rjmp	.-6      	; 0x116a <timer2SwPWM+0x8a>
		TIFR |=0x04;
    1170:	88 b7       	in	r24, 0x38	; 56
    1172:	84 60       	ori	r24, 0x04	; 4
    1174:	88 bf       	out	0x38, r24	; 56
		PORTC_DATA &=0x00;
    1176:	85 b3       	in	r24, 0x15	; 21
    1178:	15 ba       	out	0x15, r1	; 21

		break;
    117a:	05 c0       	rjmp	.+10     	; 0x1186 <timer2SwPWM+0xa6>
	}
	case 1:
	{
		timer2Start();
    117c:	0e 94 63 07 	call	0xec6	; 0xec6 <timer2Start>
		OCR2=pwm_time_on;
    1180:	80 91 7e 00 	lds	r24, 0x007E
    1184:	83 bd       	out	0x23, r24	; 35
	}

}


}
    1186:	cf 91       	pop	r28
    1188:	ff 90       	pop	r15
    118a:	ef 90       	pop	r14
    118c:	df 90       	pop	r13
    118e:	cf 90       	pop	r12
    1190:	08 95       	ret

00001192 <Timer2_interrupt_COMP_routine>:
void Timer2_interrupt_COMP_routine(void)
{



}
    1192:	08 95       	ret

00001194 <Timer2_interrupt_routine>:
void Timer2_interrupt_routine(void)
{


}
    1194:	08 95       	ret

00001196 <Uart_Init>:
uint8_t BufferRequested[Buffer_Size];
volatile uint8_t u8_index=0;
volatile uint8_t buf_is_full=0;
void Uart_Init(En_BAUD_Rate Baud_rate,En_Stop_config Stop_bits_num,
  EN_Parity parity_Bit,EN_Data_Size data_num_bits,EN_UartMode uart_mode)
{uint8_t Buffer=0;
    1196:	0f 93       	push	r16
switch (Baud_rate) {
    1198:	83 33       	cpi	r24, 0x33	; 51
    119a:	71 f0       	breq	.+28     	; 0x11b8 <Uart_Init+0x22>
    119c:	84 33       	cpi	r24, 0x34	; 52
    119e:	18 f4       	brcc	.+6      	; 0x11a6 <Uart_Init+0x10>
    11a0:	89 31       	cpi	r24, 0x19	; 25
    11a2:	79 f4       	brne	.+30     	; 0x11c2 <Uart_Init+0x2c>
    11a4:	0c c0       	rjmp	.+24     	; 0x11be <Uart_Init+0x28>
    11a6:	84 34       	cpi	r24, 0x44	; 68
    11a8:	21 f0       	breq	.+8      	; 0x11b2 <Uart_Init+0x1c>
    11aa:	87 36       	cpi	r24, 0x67	; 103
    11ac:	51 f4       	brne	.+20     	; 0x11c2 <Uart_Init+0x2c>
  case Baud9600:
  UBRRL=Baud9600;
    11ae:	89 b9       	out	0x09, r24	; 9
  break;
    11b0:	08 c0       	rjmp	.+16     	; 0x11c2 <Uart_Init+0x2c>
  case Baud14400:
  UBRRL=Baud14400;
    11b2:	84 e4       	ldi	r24, 0x44	; 68
    11b4:	89 b9       	out	0x09, r24	; 9
  break;
    11b6:	05 c0       	rjmp	.+10     	; 0x11c2 <Uart_Init+0x2c>
  case Baud19200:
  UBRRL=Baud19200;
    11b8:	83 e3       	ldi	r24, 0x33	; 51
    11ba:	89 b9       	out	0x09, r24	; 9
  break;
    11bc:	02 c0       	rjmp	.+4      	; 0x11c2 <Uart_Init+0x2c>
  case Baud38400:
  UBRRL=Baud38400;
    11be:	89 e1       	ldi	r24, 0x19	; 25
    11c0:	89 b9       	out	0x09, r24	; 9
  break;
}
switch (Stop_bits_num) {
    11c2:	66 23       	and	r22, r22
    11c4:	31 f0       	breq	.+12     	; 0x11d2 <Uart_Init+0x3c>
    11c6:	61 30       	cpi	r22, 0x01	; 1
    11c8:	11 f0       	breq	.+4      	; 0x11ce <Uart_Init+0x38>
uint8_t BufferRequested[Buffer_Size];
volatile uint8_t u8_index=0;
volatile uint8_t buf_is_full=0;
void Uart_Init(En_BAUD_Rate Baud_rate,En_Stop_config Stop_bits_num,
  EN_Parity parity_Bit,EN_Data_Size data_num_bits,EN_UartMode uart_mode)
{uint8_t Buffer=0;
    11ca:	80 e0       	ldi	r24, 0x00	; 0
    11cc:	03 c0       	rjmp	.+6      	; 0x11d4 <Uart_Init+0x3e>
  break;
}
case TwoStopBits:
{
  SET_BIT(Buffer,URSEL);
  SET_BIT(Buffer,USBS);
    11ce:	88 e8       	ldi	r24, 0x88	; 136
  break;
    11d0:	01 c0       	rjmp	.+2      	; 0x11d4 <Uart_Init+0x3e>
  break;
}
switch (Stop_bits_num) {
case OneStopBit:
{ SET_BIT(Buffer,URSEL);
  CLEAR_BIT(Buffer,USBS);
    11d2:	80 e8       	ldi	r24, 0x80	; 128
  SET_BIT(Buffer,URSEL);
  SET_BIT(Buffer,USBS);
  break;
}
}
switch (data_num_bits)
    11d4:	22 30       	cpi	r18, 0x02	; 2
    11d6:	a1 f0       	breq	.+40     	; 0x1200 <Uart_Init+0x6a>
    11d8:	23 30       	cpi	r18, 0x03	; 3
    11da:	28 f4       	brcc	.+10     	; 0x11e6 <Uart_Init+0x50>
    11dc:	22 23       	and	r18, r18
    11de:	41 f0       	breq	.+16     	; 0x11f0 <Uart_Init+0x5a>
    11e0:	21 30       	cpi	r18, 0x01	; 1
    11e2:	b9 f4       	brne	.+46     	; 0x1212 <Uart_Init+0x7c>
    11e4:	09 c0       	rjmp	.+18     	; 0x11f8 <Uart_Init+0x62>
    11e6:	23 30       	cpi	r18, 0x03	; 3
    11e8:	79 f0       	breq	.+30     	; 0x1208 <Uart_Init+0x72>
    11ea:	24 30       	cpi	r18, 0x04	; 4
    11ec:	91 f4       	brne	.+36     	; 0x1212 <Uart_Init+0x7c>
    11ee:	0f c0       	rjmp	.+30     	; 0x120e <Uart_Init+0x78>
{
case FiveBits:
{
SET_BIT(Buffer,URSEL);
    11f0:	80 68       	ori	r24, 0x80	; 128
CLEAR_BIT(Buffer,UCSZ0);
CLEAR_BIT(Buffer,UCSZ1);
    11f2:	89 7f       	andi	r24, 0xF9	; 249
CLEAR_BIT(UCSRB,UCSZ2);
    11f4:	52 98       	cbi	0x0a, 2	; 10
break;
    11f6:	0d c0       	rjmp	.+26     	; 0x1212 <Uart_Init+0x7c>
}
case SexBits:
{
  SET_BIT(Buffer,URSEL);
  SET_BIT(Buffer,UCSZ0);
    11f8:	82 68       	ori	r24, 0x82	; 130
  CLEAR_BIT(Buffer,UCSZ1);
    11fa:	8b 7f       	andi	r24, 0xFB	; 251
  CLEAR_BIT(UCSRB,UCSZ2);
    11fc:	52 98       	cbi	0x0a, 2	; 10
  break;
    11fe:	09 c0       	rjmp	.+18     	; 0x1212 <Uart_Init+0x7c>
}
case SevenBits:
{
  SET_BIT(Buffer,URSEL);
  CLEAR_BIT(Buffer,UCSZ0);
    1200:	89 77       	andi	r24, 0x79	; 121
  SET_BIT(Buffer,UCSZ1);
    1202:	84 68       	ori	r24, 0x84	; 132
  CLEAR_BIT(UCSRB,UCSZ2);
    1204:	52 98       	cbi	0x0a, 2	; 10
  break;
    1206:	05 c0       	rjmp	.+10     	; 0x1212 <Uart_Init+0x7c>
}
case EightBits:
{   SET_BIT(Buffer,URSEL);
    SET_BIT(Buffer,UCSZ0);
    SET_BIT(Buffer,UCSZ1);
    1208:	86 68       	ori	r24, 0x86	; 134
    CLEAR_BIT(UCSRB,UCSZ2);
    120a:	52 98       	cbi	0x0a, 2	; 10
break;
    120c:	02 c0       	rjmp	.+4      	; 0x1212 <Uart_Init+0x7c>
}

case NineBits:
{   SET_BIT(Buffer,URSEL);
	SET_BIT(Buffer,UCSZ0);
	SET_BIT(Buffer,UCSZ1);
    120e:	86 68       	ori	r24, 0x86	; 134
	SET_BIT(UCSRB,UCSZ2);
    1210:	52 9a       	sbi	0x0a, 2	; 10
	break;
}

}

switch (uart_mode) {
    1212:	00 23       	and	r16, r16
    1214:	19 f0       	breq	.+6      	; 0x121c <Uart_Init+0x86>
    1216:	01 30       	cpi	r16, 0x01	; 1
    1218:	29 f4       	brne	.+10     	; 0x1224 <Uart_Init+0x8e>
    121a:	03 c0       	rjmp	.+6      	; 0x1222 <Uart_Init+0x8c>
  case ASynchronous:
  {
  SET_BIT(Buffer,URSEL);
    121c:	80 68       	ori	r24, 0x80	; 128
  CLEAR_BIT(Buffer,UMSEL);
    121e:	8f 7b       	andi	r24, 0xBF	; 191
  break;
    1220:	01 c0       	rjmp	.+2      	; 0x1224 <Uart_Init+0x8e>
  }
case Synchronous:
{
  SET_BIT(Buffer,URSEL);
  SET_BIT(Buffer,UMSEL);
    1222:	80 6c       	ori	r24, 0xC0	; 192
  break;
}
}
switch (parity_Bit) {
    1224:	41 30       	cpi	r20, 0x01	; 1
    1226:	41 f0       	breq	.+16     	; 0x1238 <Uart_Init+0xa2>
    1228:	41 30       	cpi	r20, 0x01	; 1
    122a:	18 f0       	brcs	.+6      	; 0x1232 <Uart_Init+0x9c>
    122c:	42 30       	cpi	r20, 0x02	; 2
    122e:	41 f4       	brne	.+16     	; 0x1240 <Uart_Init+0xaa>
    1230:	06 c0       	rjmp	.+12     	; 0x123e <Uart_Init+0xa8>
  case NoParity:
{
SET_BIT(Buffer,URSEL);
    1232:	80 68       	ori	r24, 0x80	; 128
CLEAR_BIT(Buffer,UPM0);
CLEAR_BIT(Buffer,UPM1);
    1234:	8f 7c       	andi	r24, 0xCF	; 207
  break;
    1236:	04 c0       	rjmp	.+8      	; 0x1240 <Uart_Init+0xaa>
}
case EvenParity:
{
SET_BIT(Buffer,URSEL);
CLEAR_BIT(Buffer,UPM0);
    1238:	8f 74       	andi	r24, 0x4F	; 79
SET_BIT(Buffer,UPM1);
    123a:	80 6a       	ori	r24, 0xA0	; 160
break;
    123c:	01 c0       	rjmp	.+2      	; 0x1240 <Uart_Init+0xaa>
}
case OddParity:
{
SET_BIT(Buffer,URSEL);
SET_BIT(Buffer,UPM1);
SET_BIT(Buffer,UPM0);
    123e:	80 6b       	ori	r24, 0xB0	; 176
}


}

UCSRC=Buffer;
    1240:	80 bd       	out	0x20, r24	; 32
SET_BIT(UCSRB,TXEN);/*TXEN*/
    1242:	53 9a       	sbi	0x0a, 3	; 10
SET_BIT(UCSRB,RXEN);/*RXEN*/
    1244:	54 9a       	sbi	0x0a, 4	; 10
}
    1246:	0f 91       	pop	r16
    1248:	08 95       	ret

0000124a <UartTransmitPooling>:
void UartTransmitPooling(uint8_t Data)
{
while( !( UCSRA & (1<<UDRE)));
    124a:	5d 9b       	sbis	0x0b, 5	; 11
    124c:	fe cf       	rjmp	.-4      	; 0x124a <UartTransmitPooling>
UDR=Data;
    124e:	8c b9       	out	0x0c, r24	; 12
}
    1250:	08 95       	ret

00001252 <UartRecievePooling>:
uint8_t UartRecievePooling(void)
{
	uint8_t data=0;
while (!( UCSRA & (1 << RXC)));/* Wait until new data receive*/
    1252:	5f 9b       	sbis	0x0b, 7	; 11
    1254:	fe cf       	rjmp	.-4      	; 0x1252 <UartRecievePooling>
data=UDR;
    1256:	8c b1       	in	r24, 0x0c	; 12
return data;									/* Get and return received data */
}
    1258:	08 95       	ret

0000125a <Enable_communication_interrupt>:


void Enable_communication_interrupt(void)
{
G_interrupt_Enable();
    125a:	0e 94 34 02 	call	0x468	; 0x468 <G_interrupt_Enable>
SET_BIT(UCSRB,RXCIE);
    125e:	57 9a       	sbi	0x0a, 7	; 10
SET_BIT(UCSRB,TXCIE);
    1260:	56 9a       	sbi	0x0a, 6	; 10
SET_BIT(SPCR,SPIE);
    1262:	6f 9a       	sbi	0x0d, 7	; 13
}
    1264:	08 95       	ret

00001266 <UartRecieveInterrupt>:
void UartRecieveInterrupt(void)
{/*
if(u8_index<Buffer_Size)
{
u8_Notification_RX=TRUE;
*/  u8_DATA=UDR;/*
    1266:	8c b1       	in	r24, 0x0c	; 12
    1268:	80 93 65 00 	sts	0x0065, r24
}
  else{
    u8_index=0;
      }
*/
}
    126c:	08 95       	ret

0000126e <UartTransmitInterrupt>:
 buf_is_full=1;
 u8_index=0;
     }
u8_Notification_TX=TRUE;
*/
UDR =u8_DATA;
    126e:	80 91 65 00 	lds	r24, 0x0065
    1272:	8c b9       	out	0x0c, r24	; 12
}
    1274:	08 95       	ret

00001276 <UartTransmitdataInt>:
void UartTransmitdataInt(uint8_t data_to_transmit)
{

	  u8_DATA=data_to_transmit;
    1276:	80 93 65 00 	sts	0x0065, r24

}
    127a:	08 95       	ret

0000127c <Uart_tryansmitfirstbyte>:

void Uart_tryansmitfirstbyte(uint8_t data)
{
UDR=data;
    127c:	8c b9       	out	0x0c, r24	; 12
}
    127e:	08 95       	ret

00001280 <Uart_recievefirstbyte>:
uint8_t Uart_recievefirstbyte(void)
{
uint8_t data=0;
data = UDR;
    1280:	8c b1       	in	r24, 0x0c	; 12
return data;
}
    1282:	08 95       	ret

00001284 <Uart_De_Init>:
void Uart_De_Init(void)
{
  CLEAR_BIT(UCSRB,TXEN);/*TXEN*/
    1284:	53 98       	cbi	0x0a, 3	; 10
  CLEAR_BIT(UCSRB,RXEN);/*RXEN*/
    1286:	54 98       	cbi	0x0a, 4	; 10

}
    1288:	08 95       	ret

0000128a <__divsf3>:
    128a:	0c d0       	rcall	.+24     	; 0x12a4 <__divsf3x>
    128c:	e6 c0       	rjmp	.+460    	; 0x145a <__fp_round>
    128e:	de d0       	rcall	.+444    	; 0x144c <__fp_pscB>
    1290:	40 f0       	brcs	.+16     	; 0x12a2 <__divsf3+0x18>
    1292:	d5 d0       	rcall	.+426    	; 0x143e <__fp_pscA>
    1294:	30 f0       	brcs	.+12     	; 0x12a2 <__divsf3+0x18>
    1296:	21 f4       	brne	.+8      	; 0x12a0 <__divsf3+0x16>
    1298:	5f 3f       	cpi	r21, 0xFF	; 255
    129a:	19 f0       	breq	.+6      	; 0x12a2 <__divsf3+0x18>
    129c:	c7 c0       	rjmp	.+398    	; 0x142c <__fp_inf>
    129e:	51 11       	cpse	r21, r1
    12a0:	10 c1       	rjmp	.+544    	; 0x14c2 <__fp_szero>
    12a2:	ca c0       	rjmp	.+404    	; 0x1438 <__fp_nan>

000012a4 <__divsf3x>:
    12a4:	eb d0       	rcall	.+470    	; 0x147c <__fp_split3>
    12a6:	98 f3       	brcs	.-26     	; 0x128e <__divsf3+0x4>

000012a8 <__divsf3_pse>:
    12a8:	99 23       	and	r25, r25
    12aa:	c9 f3       	breq	.-14     	; 0x129e <__divsf3+0x14>
    12ac:	55 23       	and	r21, r21
    12ae:	b1 f3       	breq	.-20     	; 0x129c <__divsf3+0x12>
    12b0:	95 1b       	sub	r25, r21
    12b2:	55 0b       	sbc	r21, r21
    12b4:	bb 27       	eor	r27, r27
    12b6:	aa 27       	eor	r26, r26
    12b8:	62 17       	cp	r22, r18
    12ba:	73 07       	cpc	r23, r19
    12bc:	84 07       	cpc	r24, r20
    12be:	38 f0       	brcs	.+14     	; 0x12ce <__divsf3_pse+0x26>
    12c0:	9f 5f       	subi	r25, 0xFF	; 255
    12c2:	5f 4f       	sbci	r21, 0xFF	; 255
    12c4:	22 0f       	add	r18, r18
    12c6:	33 1f       	adc	r19, r19
    12c8:	44 1f       	adc	r20, r20
    12ca:	aa 1f       	adc	r26, r26
    12cc:	a9 f3       	breq	.-22     	; 0x12b8 <__divsf3_pse+0x10>
    12ce:	33 d0       	rcall	.+102    	; 0x1336 <__divsf3_pse+0x8e>
    12d0:	0e 2e       	mov	r0, r30
    12d2:	3a f0       	brmi	.+14     	; 0x12e2 <__divsf3_pse+0x3a>
    12d4:	e0 e8       	ldi	r30, 0x80	; 128
    12d6:	30 d0       	rcall	.+96     	; 0x1338 <__divsf3_pse+0x90>
    12d8:	91 50       	subi	r25, 0x01	; 1
    12da:	50 40       	sbci	r21, 0x00	; 0
    12dc:	e6 95       	lsr	r30
    12de:	00 1c       	adc	r0, r0
    12e0:	ca f7       	brpl	.-14     	; 0x12d4 <__divsf3_pse+0x2c>
    12e2:	29 d0       	rcall	.+82     	; 0x1336 <__divsf3_pse+0x8e>
    12e4:	fe 2f       	mov	r31, r30
    12e6:	27 d0       	rcall	.+78     	; 0x1336 <__divsf3_pse+0x8e>
    12e8:	66 0f       	add	r22, r22
    12ea:	77 1f       	adc	r23, r23
    12ec:	88 1f       	adc	r24, r24
    12ee:	bb 1f       	adc	r27, r27
    12f0:	26 17       	cp	r18, r22
    12f2:	37 07       	cpc	r19, r23
    12f4:	48 07       	cpc	r20, r24
    12f6:	ab 07       	cpc	r26, r27
    12f8:	b0 e8       	ldi	r27, 0x80	; 128
    12fa:	09 f0       	breq	.+2      	; 0x12fe <__divsf3_pse+0x56>
    12fc:	bb 0b       	sbc	r27, r27
    12fe:	80 2d       	mov	r24, r0
    1300:	bf 01       	movw	r22, r30
    1302:	ff 27       	eor	r31, r31
    1304:	93 58       	subi	r25, 0x83	; 131
    1306:	5f 4f       	sbci	r21, 0xFF	; 255
    1308:	2a f0       	brmi	.+10     	; 0x1314 <__divsf3_pse+0x6c>
    130a:	9e 3f       	cpi	r25, 0xFE	; 254
    130c:	51 05       	cpc	r21, r1
    130e:	68 f0       	brcs	.+26     	; 0x132a <__divsf3_pse+0x82>
    1310:	8d c0       	rjmp	.+282    	; 0x142c <__fp_inf>
    1312:	d7 c0       	rjmp	.+430    	; 0x14c2 <__fp_szero>
    1314:	5f 3f       	cpi	r21, 0xFF	; 255
    1316:	ec f3       	brlt	.-6      	; 0x1312 <__divsf3_pse+0x6a>
    1318:	98 3e       	cpi	r25, 0xE8	; 232
    131a:	dc f3       	brlt	.-10     	; 0x1312 <__divsf3_pse+0x6a>
    131c:	86 95       	lsr	r24
    131e:	77 95       	ror	r23
    1320:	67 95       	ror	r22
    1322:	b7 95       	ror	r27
    1324:	f7 95       	ror	r31
    1326:	9f 5f       	subi	r25, 0xFF	; 255
    1328:	c9 f7       	brne	.-14     	; 0x131c <__divsf3_pse+0x74>
    132a:	88 0f       	add	r24, r24
    132c:	91 1d       	adc	r25, r1
    132e:	96 95       	lsr	r25
    1330:	87 95       	ror	r24
    1332:	97 f9       	bld	r25, 7
    1334:	08 95       	ret
    1336:	e1 e0       	ldi	r30, 0x01	; 1
    1338:	66 0f       	add	r22, r22
    133a:	77 1f       	adc	r23, r23
    133c:	88 1f       	adc	r24, r24
    133e:	bb 1f       	adc	r27, r27
    1340:	62 17       	cp	r22, r18
    1342:	73 07       	cpc	r23, r19
    1344:	84 07       	cpc	r24, r20
    1346:	ba 07       	cpc	r27, r26
    1348:	20 f0       	brcs	.+8      	; 0x1352 <__divsf3_pse+0xaa>
    134a:	62 1b       	sub	r22, r18
    134c:	73 0b       	sbc	r23, r19
    134e:	84 0b       	sbc	r24, r20
    1350:	ba 0b       	sbc	r27, r26
    1352:	ee 1f       	adc	r30, r30
    1354:	88 f7       	brcc	.-30     	; 0x1338 <__divsf3_pse+0x90>
    1356:	e0 95       	com	r30
    1358:	08 95       	ret

0000135a <__fixunssfsi>:
    135a:	98 d0       	rcall	.+304    	; 0x148c <__fp_splitA>
    135c:	88 f0       	brcs	.+34     	; 0x1380 <__fixunssfsi+0x26>
    135e:	9f 57       	subi	r25, 0x7F	; 127
    1360:	90 f0       	brcs	.+36     	; 0x1386 <__fixunssfsi+0x2c>
    1362:	b9 2f       	mov	r27, r25
    1364:	99 27       	eor	r25, r25
    1366:	b7 51       	subi	r27, 0x17	; 23
    1368:	a0 f0       	brcs	.+40     	; 0x1392 <__fixunssfsi+0x38>
    136a:	d1 f0       	breq	.+52     	; 0x13a0 <__fixunssfsi+0x46>
    136c:	66 0f       	add	r22, r22
    136e:	77 1f       	adc	r23, r23
    1370:	88 1f       	adc	r24, r24
    1372:	99 1f       	adc	r25, r25
    1374:	1a f0       	brmi	.+6      	; 0x137c <__fixunssfsi+0x22>
    1376:	ba 95       	dec	r27
    1378:	c9 f7       	brne	.-14     	; 0x136c <__fixunssfsi+0x12>
    137a:	12 c0       	rjmp	.+36     	; 0x13a0 <__fixunssfsi+0x46>
    137c:	b1 30       	cpi	r27, 0x01	; 1
    137e:	81 f0       	breq	.+32     	; 0x13a0 <__fixunssfsi+0x46>
    1380:	9f d0       	rcall	.+318    	; 0x14c0 <__fp_zero>
    1382:	b1 e0       	ldi	r27, 0x01	; 1
    1384:	08 95       	ret
    1386:	9c c0       	rjmp	.+312    	; 0x14c0 <__fp_zero>
    1388:	67 2f       	mov	r22, r23
    138a:	78 2f       	mov	r23, r24
    138c:	88 27       	eor	r24, r24
    138e:	b8 5f       	subi	r27, 0xF8	; 248
    1390:	39 f0       	breq	.+14     	; 0x13a0 <__fixunssfsi+0x46>
    1392:	b9 3f       	cpi	r27, 0xF9	; 249
    1394:	cc f3       	brlt	.-14     	; 0x1388 <__fixunssfsi+0x2e>
    1396:	86 95       	lsr	r24
    1398:	77 95       	ror	r23
    139a:	67 95       	ror	r22
    139c:	b3 95       	inc	r27
    139e:	d9 f7       	brne	.-10     	; 0x1396 <__fixunssfsi+0x3c>
    13a0:	3e f4       	brtc	.+14     	; 0x13b0 <__fixunssfsi+0x56>
    13a2:	90 95       	com	r25
    13a4:	80 95       	com	r24
    13a6:	70 95       	com	r23
    13a8:	61 95       	neg	r22
    13aa:	7f 4f       	sbci	r23, 0xFF	; 255
    13ac:	8f 4f       	sbci	r24, 0xFF	; 255
    13ae:	9f 4f       	sbci	r25, 0xFF	; 255
    13b0:	08 95       	ret

000013b2 <__floatunsisf>:
    13b2:	e8 94       	clt
    13b4:	09 c0       	rjmp	.+18     	; 0x13c8 <__floatsisf+0x12>

000013b6 <__floatsisf>:
    13b6:	97 fb       	bst	r25, 7
    13b8:	3e f4       	brtc	.+14     	; 0x13c8 <__floatsisf+0x12>
    13ba:	90 95       	com	r25
    13bc:	80 95       	com	r24
    13be:	70 95       	com	r23
    13c0:	61 95       	neg	r22
    13c2:	7f 4f       	sbci	r23, 0xFF	; 255
    13c4:	8f 4f       	sbci	r24, 0xFF	; 255
    13c6:	9f 4f       	sbci	r25, 0xFF	; 255
    13c8:	99 23       	and	r25, r25
    13ca:	a9 f0       	breq	.+42     	; 0x13f6 <__floatsisf+0x40>
    13cc:	f9 2f       	mov	r31, r25
    13ce:	96 e9       	ldi	r25, 0x96	; 150
    13d0:	bb 27       	eor	r27, r27
    13d2:	93 95       	inc	r25
    13d4:	f6 95       	lsr	r31
    13d6:	87 95       	ror	r24
    13d8:	77 95       	ror	r23
    13da:	67 95       	ror	r22
    13dc:	b7 95       	ror	r27
    13de:	f1 11       	cpse	r31, r1
    13e0:	f8 cf       	rjmp	.-16     	; 0x13d2 <__floatsisf+0x1c>
    13e2:	fa f4       	brpl	.+62     	; 0x1422 <__floatsisf+0x6c>
    13e4:	bb 0f       	add	r27, r27
    13e6:	11 f4       	brne	.+4      	; 0x13ec <__floatsisf+0x36>
    13e8:	60 ff       	sbrs	r22, 0
    13ea:	1b c0       	rjmp	.+54     	; 0x1422 <__floatsisf+0x6c>
    13ec:	6f 5f       	subi	r22, 0xFF	; 255
    13ee:	7f 4f       	sbci	r23, 0xFF	; 255
    13f0:	8f 4f       	sbci	r24, 0xFF	; 255
    13f2:	9f 4f       	sbci	r25, 0xFF	; 255
    13f4:	16 c0       	rjmp	.+44     	; 0x1422 <__floatsisf+0x6c>
    13f6:	88 23       	and	r24, r24
    13f8:	11 f0       	breq	.+4      	; 0x13fe <__floatsisf+0x48>
    13fa:	96 e9       	ldi	r25, 0x96	; 150
    13fc:	11 c0       	rjmp	.+34     	; 0x1420 <__floatsisf+0x6a>
    13fe:	77 23       	and	r23, r23
    1400:	21 f0       	breq	.+8      	; 0x140a <__floatsisf+0x54>
    1402:	9e e8       	ldi	r25, 0x8E	; 142
    1404:	87 2f       	mov	r24, r23
    1406:	76 2f       	mov	r23, r22
    1408:	05 c0       	rjmp	.+10     	; 0x1414 <__floatsisf+0x5e>
    140a:	66 23       	and	r22, r22
    140c:	71 f0       	breq	.+28     	; 0x142a <__floatsisf+0x74>
    140e:	96 e8       	ldi	r25, 0x86	; 134
    1410:	86 2f       	mov	r24, r22
    1412:	70 e0       	ldi	r23, 0x00	; 0
    1414:	60 e0       	ldi	r22, 0x00	; 0
    1416:	2a f0       	brmi	.+10     	; 0x1422 <__floatsisf+0x6c>
    1418:	9a 95       	dec	r25
    141a:	66 0f       	add	r22, r22
    141c:	77 1f       	adc	r23, r23
    141e:	88 1f       	adc	r24, r24
    1420:	da f7       	brpl	.-10     	; 0x1418 <__floatsisf+0x62>
    1422:	88 0f       	add	r24, r24
    1424:	96 95       	lsr	r25
    1426:	87 95       	ror	r24
    1428:	97 f9       	bld	r25, 7
    142a:	08 95       	ret

0000142c <__fp_inf>:
    142c:	97 f9       	bld	r25, 7
    142e:	9f 67       	ori	r25, 0x7F	; 127
    1430:	80 e8       	ldi	r24, 0x80	; 128
    1432:	70 e0       	ldi	r23, 0x00	; 0
    1434:	60 e0       	ldi	r22, 0x00	; 0
    1436:	08 95       	ret

00001438 <__fp_nan>:
    1438:	9f ef       	ldi	r25, 0xFF	; 255
    143a:	80 ec       	ldi	r24, 0xC0	; 192
    143c:	08 95       	ret

0000143e <__fp_pscA>:
    143e:	00 24       	eor	r0, r0
    1440:	0a 94       	dec	r0
    1442:	16 16       	cp	r1, r22
    1444:	17 06       	cpc	r1, r23
    1446:	18 06       	cpc	r1, r24
    1448:	09 06       	cpc	r0, r25
    144a:	08 95       	ret

0000144c <__fp_pscB>:
    144c:	00 24       	eor	r0, r0
    144e:	0a 94       	dec	r0
    1450:	12 16       	cp	r1, r18
    1452:	13 06       	cpc	r1, r19
    1454:	14 06       	cpc	r1, r20
    1456:	05 06       	cpc	r0, r21
    1458:	08 95       	ret

0000145a <__fp_round>:
    145a:	09 2e       	mov	r0, r25
    145c:	03 94       	inc	r0
    145e:	00 0c       	add	r0, r0
    1460:	11 f4       	brne	.+4      	; 0x1466 <__fp_round+0xc>
    1462:	88 23       	and	r24, r24
    1464:	52 f0       	brmi	.+20     	; 0x147a <__fp_round+0x20>
    1466:	bb 0f       	add	r27, r27
    1468:	40 f4       	brcc	.+16     	; 0x147a <__fp_round+0x20>
    146a:	bf 2b       	or	r27, r31
    146c:	11 f4       	brne	.+4      	; 0x1472 <__fp_round+0x18>
    146e:	60 ff       	sbrs	r22, 0
    1470:	04 c0       	rjmp	.+8      	; 0x147a <__fp_round+0x20>
    1472:	6f 5f       	subi	r22, 0xFF	; 255
    1474:	7f 4f       	sbci	r23, 0xFF	; 255
    1476:	8f 4f       	sbci	r24, 0xFF	; 255
    1478:	9f 4f       	sbci	r25, 0xFF	; 255
    147a:	08 95       	ret

0000147c <__fp_split3>:
    147c:	57 fd       	sbrc	r21, 7
    147e:	90 58       	subi	r25, 0x80	; 128
    1480:	44 0f       	add	r20, r20
    1482:	55 1f       	adc	r21, r21
    1484:	59 f0       	breq	.+22     	; 0x149c <__fp_splitA+0x10>
    1486:	5f 3f       	cpi	r21, 0xFF	; 255
    1488:	71 f0       	breq	.+28     	; 0x14a6 <__fp_splitA+0x1a>
    148a:	47 95       	ror	r20

0000148c <__fp_splitA>:
    148c:	88 0f       	add	r24, r24
    148e:	97 fb       	bst	r25, 7
    1490:	99 1f       	adc	r25, r25
    1492:	61 f0       	breq	.+24     	; 0x14ac <__fp_splitA+0x20>
    1494:	9f 3f       	cpi	r25, 0xFF	; 255
    1496:	79 f0       	breq	.+30     	; 0x14b6 <__fp_splitA+0x2a>
    1498:	87 95       	ror	r24
    149a:	08 95       	ret
    149c:	12 16       	cp	r1, r18
    149e:	13 06       	cpc	r1, r19
    14a0:	14 06       	cpc	r1, r20
    14a2:	55 1f       	adc	r21, r21
    14a4:	f2 cf       	rjmp	.-28     	; 0x148a <__fp_split3+0xe>
    14a6:	46 95       	lsr	r20
    14a8:	f1 df       	rcall	.-30     	; 0x148c <__fp_splitA>
    14aa:	08 c0       	rjmp	.+16     	; 0x14bc <__fp_splitA+0x30>
    14ac:	16 16       	cp	r1, r22
    14ae:	17 06       	cpc	r1, r23
    14b0:	18 06       	cpc	r1, r24
    14b2:	99 1f       	adc	r25, r25
    14b4:	f1 cf       	rjmp	.-30     	; 0x1498 <__fp_splitA+0xc>
    14b6:	86 95       	lsr	r24
    14b8:	71 05       	cpc	r23, r1
    14ba:	61 05       	cpc	r22, r1
    14bc:	08 94       	sec
    14be:	08 95       	ret

000014c0 <__fp_zero>:
    14c0:	e8 94       	clt

000014c2 <__fp_szero>:
    14c2:	bb 27       	eor	r27, r27
    14c4:	66 27       	eor	r22, r22
    14c6:	77 27       	eor	r23, r23
    14c8:	cb 01       	movw	r24, r22
    14ca:	97 f9       	bld	r25, 7
    14cc:	08 95       	ret

000014ce <__mulsf3>:
    14ce:	0b d0       	rcall	.+22     	; 0x14e6 <__mulsf3x>
    14d0:	c4 cf       	rjmp	.-120    	; 0x145a <__fp_round>
    14d2:	b5 df       	rcall	.-150    	; 0x143e <__fp_pscA>
    14d4:	28 f0       	brcs	.+10     	; 0x14e0 <__mulsf3+0x12>
    14d6:	ba df       	rcall	.-140    	; 0x144c <__fp_pscB>
    14d8:	18 f0       	brcs	.+6      	; 0x14e0 <__mulsf3+0x12>
    14da:	95 23       	and	r25, r21
    14dc:	09 f0       	breq	.+2      	; 0x14e0 <__mulsf3+0x12>
    14de:	a6 cf       	rjmp	.-180    	; 0x142c <__fp_inf>
    14e0:	ab cf       	rjmp	.-170    	; 0x1438 <__fp_nan>
    14e2:	11 24       	eor	r1, r1
    14e4:	ee cf       	rjmp	.-36     	; 0x14c2 <__fp_szero>

000014e6 <__mulsf3x>:
    14e6:	ca df       	rcall	.-108    	; 0x147c <__fp_split3>
    14e8:	a0 f3       	brcs	.-24     	; 0x14d2 <__mulsf3+0x4>

000014ea <__mulsf3_pse>:
    14ea:	95 9f       	mul	r25, r21
    14ec:	d1 f3       	breq	.-12     	; 0x14e2 <__mulsf3+0x14>
    14ee:	95 0f       	add	r25, r21
    14f0:	50 e0       	ldi	r21, 0x00	; 0
    14f2:	55 1f       	adc	r21, r21
    14f4:	62 9f       	mul	r22, r18
    14f6:	f0 01       	movw	r30, r0
    14f8:	72 9f       	mul	r23, r18
    14fa:	bb 27       	eor	r27, r27
    14fc:	f0 0d       	add	r31, r0
    14fe:	b1 1d       	adc	r27, r1
    1500:	63 9f       	mul	r22, r19
    1502:	aa 27       	eor	r26, r26
    1504:	f0 0d       	add	r31, r0
    1506:	b1 1d       	adc	r27, r1
    1508:	aa 1f       	adc	r26, r26
    150a:	64 9f       	mul	r22, r20
    150c:	66 27       	eor	r22, r22
    150e:	b0 0d       	add	r27, r0
    1510:	a1 1d       	adc	r26, r1
    1512:	66 1f       	adc	r22, r22
    1514:	82 9f       	mul	r24, r18
    1516:	22 27       	eor	r18, r18
    1518:	b0 0d       	add	r27, r0
    151a:	a1 1d       	adc	r26, r1
    151c:	62 1f       	adc	r22, r18
    151e:	73 9f       	mul	r23, r19
    1520:	b0 0d       	add	r27, r0
    1522:	a1 1d       	adc	r26, r1
    1524:	62 1f       	adc	r22, r18
    1526:	83 9f       	mul	r24, r19
    1528:	a0 0d       	add	r26, r0
    152a:	61 1d       	adc	r22, r1
    152c:	22 1f       	adc	r18, r18
    152e:	74 9f       	mul	r23, r20
    1530:	33 27       	eor	r19, r19
    1532:	a0 0d       	add	r26, r0
    1534:	61 1d       	adc	r22, r1
    1536:	23 1f       	adc	r18, r19
    1538:	84 9f       	mul	r24, r20
    153a:	60 0d       	add	r22, r0
    153c:	21 1d       	adc	r18, r1
    153e:	82 2f       	mov	r24, r18
    1540:	76 2f       	mov	r23, r22
    1542:	6a 2f       	mov	r22, r26
    1544:	11 24       	eor	r1, r1
    1546:	9f 57       	subi	r25, 0x7F	; 127
    1548:	50 40       	sbci	r21, 0x00	; 0
    154a:	8a f0       	brmi	.+34     	; 0x156e <__mulsf3_pse+0x84>
    154c:	e1 f0       	breq	.+56     	; 0x1586 <__mulsf3_pse+0x9c>
    154e:	88 23       	and	r24, r24
    1550:	4a f0       	brmi	.+18     	; 0x1564 <__mulsf3_pse+0x7a>
    1552:	ee 0f       	add	r30, r30
    1554:	ff 1f       	adc	r31, r31
    1556:	bb 1f       	adc	r27, r27
    1558:	66 1f       	adc	r22, r22
    155a:	77 1f       	adc	r23, r23
    155c:	88 1f       	adc	r24, r24
    155e:	91 50       	subi	r25, 0x01	; 1
    1560:	50 40       	sbci	r21, 0x00	; 0
    1562:	a9 f7       	brne	.-22     	; 0x154e <__mulsf3_pse+0x64>
    1564:	9e 3f       	cpi	r25, 0xFE	; 254
    1566:	51 05       	cpc	r21, r1
    1568:	70 f0       	brcs	.+28     	; 0x1586 <__mulsf3_pse+0x9c>
    156a:	60 cf       	rjmp	.-320    	; 0x142c <__fp_inf>
    156c:	aa cf       	rjmp	.-172    	; 0x14c2 <__fp_szero>
    156e:	5f 3f       	cpi	r21, 0xFF	; 255
    1570:	ec f3       	brlt	.-6      	; 0x156c <__mulsf3_pse+0x82>
    1572:	98 3e       	cpi	r25, 0xE8	; 232
    1574:	dc f3       	brlt	.-10     	; 0x156c <__mulsf3_pse+0x82>
    1576:	86 95       	lsr	r24
    1578:	77 95       	ror	r23
    157a:	67 95       	ror	r22
    157c:	b7 95       	ror	r27
    157e:	f7 95       	ror	r31
    1580:	e7 95       	ror	r30
    1582:	9f 5f       	subi	r25, 0xFF	; 255
    1584:	c1 f7       	brne	.-16     	; 0x1576 <__mulsf3_pse+0x8c>
    1586:	fe 2b       	or	r31, r30
    1588:	88 0f       	add	r24, r24
    158a:	91 1d       	adc	r25, r1
    158c:	96 95       	lsr	r25
    158e:	87 95       	ror	r24
    1590:	97 f9       	bld	r25, 7
    1592:	08 95       	ret

00001594 <_exit>:
    1594:	f8 94       	cli

00001596 <__stop_program>:
    1596:	ff cf       	rjmp	.-2      	; 0x1596 <__stop_program>
