ARM GAS  /tmp/ccxpvtap.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_msp.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_MspInit:
  26              	.LFB144:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32h7xx_hal_msp.c **** 
  25:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32h7xx_hal_msp.c **** 
  27:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32h7xx_hal_msp.c **** 
  30:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccxpvtap.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32h7xx_hal_msp.c **** 
  35:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32h7xx_hal_msp.c **** 
  37:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32h7xx_hal_msp.c **** 
  40:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32h7xx_hal_msp.c **** 
  42:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32h7xx_hal_msp.c **** 
  45:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32h7xx_hal_msp.c **** 
  47:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32h7xx_hal_msp.c **** 
  50:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32h7xx_hal_msp.c **** 
  52:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32h7xx_hal_msp.c **** 
  55:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32h7xx_hal_msp.c **** 
  57:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32h7xx_hal_msp.c **** 
  59:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32h7xx_hal_msp.c **** /**
  61:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32h7xx_hal_msp.c ****   */
  63:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 64 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32h7xx_hal_msp.c **** 
  67:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32h7xx_hal_msp.c **** 
  69:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 69 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 69 3 view .LVU2
  39              		.loc 1 69 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 69 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
  46 0014 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/ccxpvtap.s 			page 3


  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 69 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32h7xx_hal_msp.c **** 
  71:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  72:Core/Src/stm32h7xx_hal_msp.c **** 
  73:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  74:Core/Src/stm32h7xx_hal_msp.c **** 
  75:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  76:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 76 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE144:
  65              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_UART_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv5-d16
  73              	HAL_UART_MspInit:
  74              	.LVL0:
  75              	.LFB145:
  77:Core/Src/stm32h7xx_hal_msp.c **** 
  78:Core/Src/stm32h7xx_hal_msp.c **** /**
  79:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
  80:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  81:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
  82:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  83:Core/Src/stm32h7xx_hal_msp.c **** */
  84:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  85:Core/Src/stm32h7xx_hal_msp.c **** {
  76              		.loc 1 85 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 216
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		.loc 1 85 1 is_stmt 0 view .LVU9
  81 0000 10B5     		push	{r4, lr}
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 8
  84              		.cfi_offset 4, -8
  85              		.cfi_offset 14, -4
  86 0002 B6B0     		sub	sp, sp, #216
  87              	.LCFI3:
  88              		.cfi_def_cfa_offset 224
  89 0004 0446     		mov	r4, r0
ARM GAS  /tmp/ccxpvtap.s 			page 4


  86:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  90              		.loc 1 86 3 is_stmt 1 view .LVU10
  91              		.loc 1 86 20 is_stmt 0 view .LVU11
  92 0006 0021     		movs	r1, #0
  93 0008 3191     		str	r1, [sp, #196]
  94 000a 3291     		str	r1, [sp, #200]
  95 000c 3391     		str	r1, [sp, #204]
  96 000e 3491     		str	r1, [sp, #208]
  97 0010 3591     		str	r1, [sp, #212]
  87:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  98              		.loc 1 87 3 is_stmt 1 view .LVU12
  99              		.loc 1 87 28 is_stmt 0 view .LVU13
 100 0012 BC22     		movs	r2, #188
 101 0014 02A8     		add	r0, sp, #8
 102              	.LVL1:
 103              		.loc 1 87 28 view .LVU14
 104 0016 FFF7FEFF 		bl	memset
 105              	.LVL2:
  88:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART1)
 106              		.loc 1 88 3 is_stmt 1 view .LVU15
 107              		.loc 1 88 11 is_stmt 0 view .LVU16
 108 001a 2268     		ldr	r2, [r4]
 109              		.loc 1 88 5 view .LVU17
 110 001c 1A4B     		ldr	r3, .L11
 111 001e 9A42     		cmp	r2, r3
 112 0020 01D0     		beq	.L9
 113              	.L5:
  89:Core/Src/stm32h7xx_hal_msp.c ****   {
  90:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  91:Core/Src/stm32h7xx_hal_msp.c **** 
  92:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  93:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
  94:Core/Src/stm32h7xx_hal_msp.c ****   */
  95:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  96:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
  97:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  98:Core/Src/stm32h7xx_hal_msp.c ****     {
  99:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 100:Core/Src/stm32h7xx_hal_msp.c ****     }
 101:Core/Src/stm32h7xx_hal_msp.c **** 
 102:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 103:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 104:Core/Src/stm32h7xx_hal_msp.c **** 
 105:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 106:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 107:Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USART1_TX
 108:Core/Src/stm32h7xx_hal_msp.c ****     PA10     ------> USART1_RX
 109:Core/Src/stm32h7xx_hal_msp.c ****     */
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 112:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 114:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 115:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 116:Core/Src/stm32h7xx_hal_msp.c **** 
 117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 118:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccxpvtap.s 			page 5


 119:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 120:Core/Src/stm32h7xx_hal_msp.c ****   }
 121:Core/Src/stm32h7xx_hal_msp.c **** 
 122:Core/Src/stm32h7xx_hal_msp.c **** }
 114              		.loc 1 122 1 view .LVU18
 115 0022 36B0     		add	sp, sp, #216
 116              	.LCFI4:
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 8
 119              		@ sp needed
 120 0024 10BD     		pop	{r4, pc}
 121              	.LVL3:
 122              	.L9:
 123              	.LCFI5:
 124              		.cfi_restore_state
  95:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 125              		.loc 1 95 5 is_stmt 1 view .LVU19
  95:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 126              		.loc 1 95 46 is_stmt 0 view .LVU20
 127 0026 0123     		movs	r3, #1
 128 0028 0293     		str	r3, [sp, #8]
  96:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 129              		.loc 1 96 5 is_stmt 1 view .LVU21
  97:Core/Src/stm32h7xx_hal_msp.c ****     {
 130              		.loc 1 97 5 view .LVU22
  97:Core/Src/stm32h7xx_hal_msp.c ****     {
 131              		.loc 1 97 9 is_stmt 0 view .LVU23
 132 002a 02A8     		add	r0, sp, #8
 133 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 134              	.LVL4:
  97:Core/Src/stm32h7xx_hal_msp.c ****     {
 135              		.loc 1 97 8 view .LVU24
 136 0030 38BB     		cbnz	r0, .L10
 137              	.L7:
 103:Core/Src/stm32h7xx_hal_msp.c **** 
 138              		.loc 1 103 5 is_stmt 1 view .LVU25
 139              	.LBB3:
 103:Core/Src/stm32h7xx_hal_msp.c **** 
 140              		.loc 1 103 5 view .LVU26
 103:Core/Src/stm32h7xx_hal_msp.c **** 
 141              		.loc 1 103 5 view .LVU27
 142 0032 164B     		ldr	r3, .L11+4
 143 0034 D3F8F020 		ldr	r2, [r3, #240]
 144 0038 42F01002 		orr	r2, r2, #16
 145 003c C3F8F020 		str	r2, [r3, #240]
 103:Core/Src/stm32h7xx_hal_msp.c **** 
 146              		.loc 1 103 5 view .LVU28
 147 0040 D3F8F020 		ldr	r2, [r3, #240]
 148 0044 02F01002 		and	r2, r2, #16
 149 0048 0092     		str	r2, [sp]
 103:Core/Src/stm32h7xx_hal_msp.c **** 
 150              		.loc 1 103 5 view .LVU29
 151 004a 009A     		ldr	r2, [sp]
 152              	.LBE3:
 103:Core/Src/stm32h7xx_hal_msp.c **** 
 153              		.loc 1 103 5 view .LVU30
 105:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  /tmp/ccxpvtap.s 			page 6


 154              		.loc 1 105 5 view .LVU31
 155              	.LBB4:
 105:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 156              		.loc 1 105 5 view .LVU32
 105:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 157              		.loc 1 105 5 view .LVU33
 158 004c D3F8E020 		ldr	r2, [r3, #224]
 159 0050 42F00102 		orr	r2, r2, #1
 160 0054 C3F8E020 		str	r2, [r3, #224]
 105:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 161              		.loc 1 105 5 view .LVU34
 162 0058 D3F8E030 		ldr	r3, [r3, #224]
 163 005c 03F00103 		and	r3, r3, #1
 164 0060 0193     		str	r3, [sp, #4]
 105:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 165              		.loc 1 105 5 view .LVU35
 166 0062 019B     		ldr	r3, [sp, #4]
 167              	.LBE4:
 105:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 168              		.loc 1 105 5 view .LVU36
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169              		.loc 1 110 5 view .LVU37
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 170              		.loc 1 110 25 is_stmt 0 view .LVU38
 171 0064 4FF4C063 		mov	r3, #1536
 172 0068 3193     		str	r3, [sp, #196]
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 111 5 is_stmt 1 view .LVU39
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 111 26 is_stmt 0 view .LVU40
 175 006a 0223     		movs	r3, #2
 176 006c 3293     		str	r3, [sp, #200]
 112:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 177              		.loc 1 112 5 is_stmt 1 view .LVU41
 112:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 178              		.loc 1 112 26 is_stmt 0 view .LVU42
 179 006e 0023     		movs	r3, #0
 180 0070 3393     		str	r3, [sp, #204]
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 181              		.loc 1 113 5 is_stmt 1 view .LVU43
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 182              		.loc 1 113 27 is_stmt 0 view .LVU44
 183 0072 3493     		str	r3, [sp, #208]
 114:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 114 5 is_stmt 1 view .LVU45
 114:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 114 31 is_stmt 0 view .LVU46
 186 0074 0723     		movs	r3, #7
 187 0076 3593     		str	r3, [sp, #212]
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 188              		.loc 1 115 5 is_stmt 1 view .LVU47
 189 0078 31A9     		add	r1, sp, #196
 190 007a 0548     		ldr	r0, .L11+8
 191 007c FFF7FEFF 		bl	HAL_GPIO_Init
 192              	.LVL5:
 193              		.loc 1 122 1 is_stmt 0 view .LVU48
 194 0080 CFE7     		b	.L5
ARM GAS  /tmp/ccxpvtap.s 			page 7


 195              	.L10:
  99:Core/Src/stm32h7xx_hal_msp.c ****     }
 196              		.loc 1 99 7 is_stmt 1 view .LVU49
 197 0082 FFF7FEFF 		bl	Error_Handler
 198              	.LVL6:
 199 0086 D4E7     		b	.L7
 200              	.L12:
 201              		.align	2
 202              	.L11:
 203 0088 00100140 		.word	1073811456
 204 008c 00440258 		.word	1476543488
 205 0090 00000258 		.word	1476526080
 206              		.cfi_endproc
 207              	.LFE145:
 209              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_UART_MspDeInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 215              		.fpu fpv5-d16
 217              	HAL_UART_MspDeInit:
 218              	.LVL7:
 219              	.LFB146:
 123:Core/Src/stm32h7xx_hal_msp.c **** 
 124:Core/Src/stm32h7xx_hal_msp.c **** /**
 125:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 126:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 127:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 128:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32h7xx_hal_msp.c **** */
 130:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 131:Core/Src/stm32h7xx_hal_msp.c **** {
 220              		.loc 1 131 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		.loc 1 131 1 is_stmt 0 view .LVU51
 225 0000 08B5     		push	{r3, lr}
 226              	.LCFI6:
 227              		.cfi_def_cfa_offset 8
 228              		.cfi_offset 3, -8
 229              		.cfi_offset 14, -4
 132:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART1)
 230              		.loc 1 132 3 is_stmt 1 view .LVU52
 231              		.loc 1 132 11 is_stmt 0 view .LVU53
 232 0002 0268     		ldr	r2, [r0]
 233              		.loc 1 132 5 view .LVU54
 234 0004 084B     		ldr	r3, .L17
 235 0006 9A42     		cmp	r2, r3
 236 0008 00D0     		beq	.L16
 237              	.LVL8:
 238              	.L13:
 133:Core/Src/stm32h7xx_hal_msp.c ****   {
 134:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 135:Core/Src/stm32h7xx_hal_msp.c **** 
 136:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
ARM GAS  /tmp/ccxpvtap.s 			page 8


 137:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 138:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 139:Core/Src/stm32h7xx_hal_msp.c **** 
 140:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 141:Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USART1_TX
 142:Core/Src/stm32h7xx_hal_msp.c ****     PA10     ------> USART1_RX
 143:Core/Src/stm32h7xx_hal_msp.c ****     */
 144:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 145:Core/Src/stm32h7xx_hal_msp.c **** 
 146:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 147:Core/Src/stm32h7xx_hal_msp.c **** 
 148:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 149:Core/Src/stm32h7xx_hal_msp.c ****   }
 150:Core/Src/stm32h7xx_hal_msp.c **** 
 151:Core/Src/stm32h7xx_hal_msp.c **** }
 239              		.loc 1 151 1 view .LVU55
 240 000a 08BD     		pop	{r3, pc}
 241              	.LVL9:
 242              	.L16:
 138:Core/Src/stm32h7xx_hal_msp.c **** 
 243              		.loc 1 138 5 is_stmt 1 view .LVU56
 244 000c 074A     		ldr	r2, .L17+4
 245 000e D2F8F030 		ldr	r3, [r2, #240]
 246 0012 23F01003 		bic	r3, r3, #16
 247 0016 C2F8F030 		str	r3, [r2, #240]
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 248              		.loc 1 144 5 view .LVU57
 249 001a 4FF4C061 		mov	r1, #1536
 250 001e 0448     		ldr	r0, .L17+8
 251              	.LVL10:
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 252              		.loc 1 144 5 is_stmt 0 view .LVU58
 253 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 254              	.LVL11:
 255              		.loc 1 151 1 view .LVU59
 256 0024 F1E7     		b	.L13
 257              	.L18:
 258 0026 00BF     		.align	2
 259              	.L17:
 260 0028 00100140 		.word	1073811456
 261 002c 00440258 		.word	1476543488
 262 0030 00000258 		.word	1476526080
 263              		.cfi_endproc
 264              	.LFE146:
 266              		.text
 267              	.Letext0:
 268              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 269              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 270              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 271              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 272              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 273              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 274              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 275              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 276              		.file 10 "Core/Inc/main.h"
 277              		.file 11 "<built-in>"
ARM GAS  /tmp/ccxpvtap.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_msp.c
     /tmp/ccxpvtap.s:17     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccxpvtap.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccxpvtap.s:61     .text.HAL_MspInit:0000000000000020 $d
     /tmp/ccxpvtap.s:66     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccxpvtap.s:73     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccxpvtap.s:203    .text.HAL_UART_MspInit:0000000000000088 $d
     /tmp/ccxpvtap.s:210    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccxpvtap.s:217    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccxpvtap.s:260    .text.HAL_UART_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
