<div id="pf7d" class="pf w0 h0" data-page-no="7d"><div class="pc pc7d w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg7d.png"/><div class="t m0 x14 h8 y6c3 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">For the USB FS OTG controller to operate, the minimum</div><div class="t m0 x3e hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">system clock frequency is 20 MHz.</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">The USB OTG controller also requires a 48 MHz clock. The clock source options are</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">shown below.</div><div class="c xbe y9ac w1f h5a"><div class="t m6 xe3 h59 y9ad ff2 fs29 fc0 sc0 ls0 ws0">USB 48MHz</div><div class="t m6 x83 h59 y9ae ff2 fs29 fc0 sc0 ls0">USB_CLKIN</div><div class="t m6 x0 h59 y9af ff2 fs29 fc0 sc0 ls0">MCGPLLCLK</div><div class="t m6 x26 h59 y9b0 ff2 fs29 fc0 sc0 ls0">SIM_SOPT2[USBSRC]</div><div class="t m6 x29 h59 y9b1 ff2 fs29 fc0 sc0 ls0">SIM_SOPT2[PLLFLLSEL]</div><div class="t m6 x0 h59 y9b2 ff2 fs29 fc0 sc0 ls0">MCGFLLCLK</div><div class="t m6 x41 h59 y9b3 ff2 fs29 fc0 sc0 ls0">รท2</div></div><div class="t m0 x19 h9 y9b4 ff1 fs2 fc0 sc0 ls0 ws0">Figure 5-6. USB 48 MHz clock source</div><div class="t m0 x14 h8 y9b5 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y9b6 ff3 fs5 fc0 sc0 ls0 ws0">The MCGFLLCLK does not meet the USB jitter specifications</div><div class="t m0 x3e hf y9b7 ff3 fs5 fc0 sc0 ls0 ws0">for certification.</div><div class="t m0 x9 he y9b8 ff1 fs1 fc0 sc0 ls0 ws0">5.7.7<span class="_ _b"> </span>UART clocking</div><div class="t m0 x9 hf y9b9 ff3 fs5 fc0 sc0 ls0 ws0">The UART0 module has a selectable clock as shown in the following figure. UART1 and</div><div class="t m0 x9 hf y9ba ff3 fs5 fc0 sc0 ls0 ws0">UART2 modules operate from the bus clock.</div><div class="t m0 x14 h8 y9bb ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y9bc ff3 fs5 fc0 sc0 ls0 ws0">The chosen clock must remain enabled if the UART0 is to</div><div class="t m0 x3e hf y9bd ff3 fs5 fc0 sc0 ls0 ws0">continue operating in all required low-power modes.</div><div class="c xfb y9be w20 h5b"><div class="t m6 xc5 h59 y9bf ff2 fs29 fc0 sc0 ls0 ws0">UART0 clock</div><div class="t m6 xf9 h5c y9c0 ff2 fs29 fc0 sc0 ls0 ws20d">MCGPLLCLK <span class="v0">รท2</span></div><div class="t m6 x49 h59 y9c1 ff2 fs29 fc0 sc0 ls0">SIM_SOPT2[UART0SRC]</div><div class="t m6 xbe h59 y9c2 ff2 fs29 fc0 sc0 ls0">SIM_SOPT2[PLLFLLSEL]</div><div class="t m6 xba h59 y9c3 ff2 fs29 fc0 sc0 ls0">MCGFLLCLK</div><div class="t m6 xc0 h57 y9c4 ff2 fs28 fc0 sc0 ls0">MCGIRCLK</div><div class="t m6 x84 h57 y9c5 ff2 fs28 fc0 sc0 ls0">OSCERCLK</div></div><div class="t m0 x4a h9 y9c6 ff1 fs2 fc0 sc0 ls0 ws0">Figure 5-7. UART0 clock generation</div><div class="t m0 x76 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 5 Clock Distribution</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>125</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
