// Seed: 1249545370
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_3 <= id_3;
    id_3 = 1;
  end
  wire id_4;
  assign module_1.type_4 = 0;
  supply1 id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1
    , id_12,
    input supply1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input supply0 id_10
);
  wire id_13 = 1;
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
