// Seed: 3548216229
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri id_3
);
  logic id_5;
  assign id_5 = -1;
  assign module_1.id_11 = 0;
endmodule
module module_0 (
    output supply0 id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wand id_5,
    output supply1 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 id_10,
    input uwire id_11,
    output wand id_12,
    input tri0 module_1
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_6
  );
endmodule
