# FPGA Metronome Project ğŸ¶

**Final Project for Digital Logic Design (DLD) course**  
Implemented on an FPGA board using Verilog and Quartus Prime.

---

## ğŸ“Œ Overview
This project is a **full-featured digital metronome** implemented in hardware.  
It generates precise tempo pulses, drives a buzzer and LEDs, and displays BPM or mode information on a 7â€‘segment display.  

The design demonstrates:
- Clock division and timing control
- Modular Verilog design
- Button debouncing and edge detection
- Multi-mode operation (Run, Time Signature, Accent, Visual)

---

## âš™ï¸ Features
- Adjustable tempo: **30â€“300 BPM**
- Multiple time signatures: **2/4, 3/4, 4/4, 6/8**
- Accent beats for measure emphasis
- Visual-only mode (LEDs + display without buzzer)
- Mode cycling via **KEY3**, option toggling via **KEY4**
- LED indicators for beat position
- 7â€‘segment display showing BPM or current mode

---

## ğŸ› ï¸ Hardware Setup
- **FPGA Board**: Cyclone IV (50 MHz clock)
- **Inputs**:
  - KEY1 â†’ Increase BPM
  - KEY2 â†’ Decrease BPM
  - KEY3 â†’ Cycle mode (Run â†’ Time Sig â†’ Accent â†’ Visual â†’ Run)
  - KEY4 â†’ Toggle option (Start/Stop, select signature, enable/disable accent/visual)
- **Outputs**:
  - Buzzer (active low)
  - LEDs (beat indicators)
  - 7â€‘segment display (BPM or mode)

---

## ğŸ“‚ Repository Structure
- `metronome.v` â†’ Core metronome logic
- `metronome_display.v` â†’ Top module with display + LED integration
- `simulation/` â†’ Testbench and Questa simulation files
- `output_files/` â†’ Quartus compilation reports and `.sof` bitstream
- `LICENSE` â†’ MIT License
- `README.md` â†’ Project documentation

---

## â–¶ï¸ How to Run
1. Open the project in **Intel Quartus Prime**.
2. Compile the design (`metronome_display.v` as top module).
3. Program the FPGA board with the generated `.sof` file.
4. Use the keys to control BPM and modes, observe LEDs, buzzer, and display.

---

## ğŸ“¸ Demo
*(Optional: Add a GIF or short video of the FPGA board running the metronome here.)*

---

## ğŸ“œ License
This project is licensed under the **MIT License** â€” free to use, modify, and share.

---

## âœ¨ Acknowledgments
- Developed as part of the **Digital Logic Design course final project**.
- Tools: Quartus Prime, Questa simulation.
