
*** Running vivado
    with args -log processor.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source processor.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: link_design -top processor -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.srcs/constrs_1/new/processeur_v1.xdc]
Finished Parsing XDC File [/home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.srcs/constrs_1/new/processeur_v1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1476.645 ; gain = 312.824 ; free physical = 106711 ; free virtual = 136831
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1563.676 ; gain = 87.031 ; free physical = 106697 ; free virtual = 136818

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b0a01aa6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2014.176 ; gain = 450.500 ; free physical = 106322 ; free virtual = 136430

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b0a01aa6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 891d2169

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 129881fbb

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 129881fbb

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c64452e9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c64452e9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442
Ending Logic Optimization Task | Checksum: 1c64452e9

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c64452e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c64452e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.176 ; gain = 0.000 ; free physical = 106334 ; free virtual = 136442
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2014.176 ; gain = 537.531 ; free physical = 106334 ; free virtual = 136442
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.runs/impl_1/processor_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
Command: report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.runs/impl_1/processor_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2078.207 ; gain = 32.016 ; free physical = 106293 ; free virtual = 136401
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.207 ; gain = 0.000 ; free physical = 106284 ; free virtual = 136391
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c8953372

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2078.207 ; gain = 0.000 ; free physical = 106284 ; free virtual = 136391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.207 ; gain = 0.000 ; free physical = 106284 ; free virtual = 136391

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad89e827

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2078.207 ; gain = 0.000 ; free physical = 106285 ; free virtual = 136392

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: efa52b8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2085.840 ; gain = 7.633 ; free physical = 106285 ; free virtual = 136392

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: efa52b8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2085.840 ; gain = 7.633 ; free physical = 106285 ; free virtual = 136392
Phase 1 Placer Initialization | Checksum: efa52b8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2085.840 ; gain = 7.633 ; free physical = 106285 ; free virtual = 136392

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10e640df3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106268 ; free virtual = 136375

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.887 ; gain = 0.000 ; free physical = 106215 ; free virtual = 136323

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: bd45ada5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106215 ; free virtual = 136323
Phase 2 Global Placement | Checksum: 15b09aabd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106215 ; free virtual = 136322

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15b09aabd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106215 ; free virtual = 136322

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1737bc5c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106214 ; free virtual = 136322

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18d233a56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106214 ; free virtual = 136322

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18d233a56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106214 ; free virtual = 136322

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e7d4cf7d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106211 ; free virtual = 136319

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: eff4a6de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106211 ; free virtual = 136319

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: eff4a6de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106211 ; free virtual = 136319
Phase 3 Detail Placement | Checksum: eff4a6de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106211 ; free virtual = 136319

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 121eec41f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 121eec41f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106211 ; free virtual = 136319
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.453. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 121be7be2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106212 ; free virtual = 136319
Phase 4.1 Post Commit Optimization | Checksum: 121be7be2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106212 ; free virtual = 136319

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 121be7be2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106212 ; free virtual = 136319

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 121be7be2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106212 ; free virtual = 136319

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 187840d74

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106212 ; free virtual = 136319
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 187840d74

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106212 ; free virtual = 136319
Ending Placer Task | Checksum: f638b581

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106220 ; free virtual = 136327
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.887 ; gain = 103.680 ; free physical = 106220 ; free virtual = 136327
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2181.887 ; gain = 0.000 ; free physical = 106219 ; free virtual = 136327
INFO: [Common 17-1381] The checkpoint '/home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.runs/impl_1/processor_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file processor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2181.887 ; gain = 0.000 ; free physical = 106216 ; free virtual = 136324
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_placed.rpt -pb processor_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2181.887 ; gain = 0.000 ; free physical = 106219 ; free virtual = 136327
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2181.887 ; gain = 0.000 ; free physical = 106222 ; free virtual = 136330
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e9475b7 ConstDB: 0 ShapeSum: e7a43fca RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13cf32af5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2181.887 ; gain = 0.000 ; free physical = 106115 ; free virtual = 136226
Post Restoration Checksum: NetGraph: d9583e3e NumContArr: 639aecb7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13cf32af5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2181.887 ; gain = 0.000 ; free physical = 106115 ; free virtual = 136226

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13cf32af5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2184.711 ; gain = 2.824 ; free physical = 106085 ; free virtual = 136196

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13cf32af5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2184.711 ; gain = 2.824 ; free physical = 106085 ; free virtual = 136196
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a4685053

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.486  | TNS=0.000  | WHS=-0.077 | THS=-1.712 |

Phase 2 Router Initialization | Checksum: 22d6f6e5c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 147df8efc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106076 ; free virtual = 136188

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.356  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22c34a22a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106077 ; free virtual = 136189
Phase 4 Rip-up And Reroute | Checksum: 22c34a22a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106077 ; free virtual = 136189

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 200fc5611

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.448  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 200fc5611

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 200fc5611

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186
Phase 5 Delay and Skew Optimization | Checksum: 200fc5611

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 253928298

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.448  | TNS=0.000  | WHS=0.185  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e31f422f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186
Phase 6 Post Hold Fix | Checksum: 1e31f422f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0530973 %
  Global Horizontal Routing Utilization  = 0.0658511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18591e8b6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18591e8b6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 158bef4f1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.448  | TNS=0.000  | WHS=0.185  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 158bef4f1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106075 ; free virtual = 136186
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106104 ; free virtual = 136215

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2193.711 ; gain = 11.824 ; free physical = 106104 ; free virtual = 136215
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2195.711 ; gain = 0.000 ; free physical = 106103 ; free virtual = 136215
INFO: [Common 17-1381] The checkpoint '/home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.runs/impl_1/processor_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
Command: report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.runs/impl_1/processor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
Command: report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.runs/impl_1/processor_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
Command: report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file processor_route_status.rpt -pb processor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file processor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file processor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processor_bus_skew_routed.rpt -pb processor_bus_skew_routed.pb -rpx processor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon May 29 22:40:03 2023...
