$comment
	File created using the following command:
		vcd file mux4to1.msim.vcd -direction
$end
$date
	Sun Feb 21 11:39:18 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux4to1_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var reg 2 % Sel [1:0] $end
$var wire 1 & F $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . F~output_o $end
$var wire 1 / D~input_o $end
$var wire 1 0 Sel[1]~input_o $end
$var wire 1 1 Sel[0]~input_o $end
$var wire 1 2 C~input_o $end
$var wire 1 3 A~input_o $end
$var wire 1 4 F~0_combout $end
$var wire 1 5 B~input_o $end
$var wire 1 6 F~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
b0 %
0&
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
$end
#5000
1!
b10 %
13
10
0'
#10000
1"
b11 %
0!
b1 %
15
11
00
03
1'
16
1.
1&
#15000
1#
1!
b11 %
12
13
10
0'
14
06
0.
0&
#20000
1$
0"
b10 %
0!
b0 %
1/
05
01
00
03
1'
04
16
1.
1&
06
0.
0&
#25000
1!
b10 %
13
10
0'
14
16
1.
1&
#30000
0#
1"
b11 %
0!
b1 %
02
15
11
00
03
1'
04
#35000
1!
b11 %
13
10
0'
14
#40000
0$
0"
b10 %
0!
b0 %
0/
05
01
00
03
1'
04
06
0.
0&
#45000
1#
1!
b10 %
12
13
10
0'
14
16
1.
1&
#50000
1"
b11 %
0!
b1 %
15
11
00
03
1'
04
06
0.
0&
16
1.
1&
#55000
1!
b11 %
13
10
0'
14
06
0.
0&
#60000
1$
0#
0"
b10 %
0!
b0 %
1/
02
05
01
00
03
1'
04
16
1.
1&
06
0.
0&
#65000
1!
b10 %
13
10
0'
#70000
