Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 17 00:44:01 2025
| Host         : Ibukun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_topmodule_timing_summary_routed.rpt -pb stopwatch_topmodule_timing_summary_routed.pb -rpx stopwatch_topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_topmodule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_stop (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_10hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  116          inf        0.000                      0                  116           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 4.168ns (56.000%)  route 3.275ns (44.000%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  ssd/an_reg[2]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/an_reg[2]/Q
                         net (fo=1, routed)           3.275     3.694    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749     7.444 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.444    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 4.011ns (55.010%)  route 3.281ns (44.990%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDSE                         0.000     0.000 r  ssd/seg_reg[1]/C
    SLICE_X0Y96          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[1]/Q
                         net (fo=1, routed)           3.281     3.737    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.292 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.292    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 4.033ns (55.817%)  route 3.192ns (44.183%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDSE                         0.000     0.000 r  ssd/seg_reg[0]/C
    SLICE_X0Y96          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[0]/Q
                         net (fo=1, routed)           3.192     3.648    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.226 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.226    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 4.017ns (59.174%)  route 2.771ns (40.826%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDSE                         0.000     0.000 r  ssd/seg_reg[5]/C
    SLICE_X0Y96          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[5]/Q
                         net (fo=1, routed)           2.771     3.227    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.788 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.788    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.371ns  (logic 3.990ns (62.622%)  route 2.381ns (37.378%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE                         0.000     0.000 r  ssd/seg_reg[4]/C
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[4]/Q
                         net (fo=1, routed)           2.381     2.837    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.371 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.371    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 4.006ns (65.407%)  route 2.119ns (34.593%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDSE                         0.000     0.000 r  ssd/seg_reg[3]/C
    SLICE_X0Y99          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[3]/Q
                         net (fo=1, routed)           2.119     2.575    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.125 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.125    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 4.008ns (66.033%)  route 2.062ns (33.967%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE                         0.000     0.000 r  ssd/an_reg[3]/C
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd/an_reg[3]/Q
                         net (fo=1, routed)           2.062     2.518    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     6.070 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.070    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 3.993ns (67.865%)  route 1.891ns (32.135%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDSE                         0.000     0.000 r  ssd/seg_reg[6]/C
    SLICE_X0Y97          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[6]/Q
                         net (fo=1, routed)           1.891     2.347    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     5.884 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.884    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.992ns (68.147%)  route 1.866ns (31.853%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  ssd/an_reg[1]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd/an_reg[1]/Q
                         net (fo=1, routed)           1.866     2.322    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     5.857 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.857    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.992ns (70.433%)  route 1.676ns (29.567%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  ssd/an_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd/an_reg[0]/Q
                         net (fo=1, routed)           1.676     2.132    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     5.667 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.667    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw/sec_tens_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sw/sec_tens_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE                         0.000     0.000 r  sw/sec_tens_reg[3]/C
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sw/sec_tens_reg[3]/Q
                         net (fo=10, routed)          0.150     0.291    sw/sel0[3]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.336 r  sw/sec_tens[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    sw/sec_tens[1]_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  sw/sec_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/count_10hz_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div/count_10hz_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE                         0.000     0.000 r  clk_div/count_10hz_reg[20]/C
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div/count_10hz_reg[20]/Q
                         net (fo=25, routed)          0.168     0.309    clk_div/count_10hz[20]
    SLICE_X1Y103         LUT5 (Prop_lut5_I2_O)        0.045     0.354 r  clk_div/count_10hz[20]_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk_div/p_0_in[20]
    SLICE_X1Y103         FDCE                                         r  clk_div/count_10hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/clk_10hz_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div/clk_10hz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  clk_div/clk_10hz_reg/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div/clk_10hz_reg/Q
                         net (fo=13, routed)          0.168     0.309    clk_div/CLK
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  clk_div/clk_10hz_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk_div/clk_10hz_i_1_n_0
    SLICE_X1Y100         FDCE                                         r  clk_div/clk_10hz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/sec_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.831%)  route 0.173ns (48.169%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE                         0.000     0.000 r  sw/sec_tens_reg[0]/C
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sw/sec_tens_reg[0]/Q
                         net (fo=12, routed)          0.173     0.314    sw/sel0[0]
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.045     0.359 r  sw/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    ssd/D[1]
    SLICE_X0Y96          FDSE                                         r  ssd/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/sec_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.709%)  route 0.174ns (48.291%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE                         0.000     0.000 r  sw/sec_tens_reg[0]/C
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sw/sec_tens_reg[0]/Q
                         net (fo=12, routed)          0.174     0.315    sw/sel0[0]
    SLICE_X0Y96          LUT6 (Prop_lut6_I4_O)        0.045     0.360 r  sw/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.360    ssd/D[5]
    SLICE_X0Y96          FDSE                                         r  ssd/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/sec_tens_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sw/sec_tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE                         0.000     0.000 r  sw/sec_tens_reg[1]/C
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sw/sec_tens_reg[1]/Q
                         net (fo=11, routed)          0.180     0.321    sw/sel0[1]
    SLICE_X3Y97          LUT3 (Prop_lut3_I1_O)        0.042     0.363 r  sw/sec_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    sw/sec_tens[2]_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  sw/sec_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/count_10hz_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div/count_10hz_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE                         0.000     0.000 r  clk_div/count_10hz_reg[0]/C
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div/count_10hz_reg[0]/Q
                         net (fo=2, routed)           0.185     0.326    clk_div/count_10hz[0]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  clk_div/count_10hz[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    clk_div/p_0_in[0]
    SLICE_X4Y99          FDCE                                         r  clk_div/count_10hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/running_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw/tenths_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.164ns (43.568%)  route 0.212ns (56.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  sw/running_reg/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw/running_reg/Q
                         net (fo=7, routed)           0.212     0.376    sw/running
    SLICE_X2Y96          FDCE                                         r  sw/tenths_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/running_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw/tenths_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.164ns (43.568%)  route 0.212ns (56.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  sw/running_reg/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw/running_reg/Q
                         net (fo=7, routed)           0.212     0.376    sw/running
    SLICE_X2Y96          FDCE                                         r  sw/tenths_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/running_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sw/tenths_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.164ns (43.568%)  route 0.212ns (56.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  sw/running_reg/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw/running_reg/Q
                         net (fo=7, routed)           0.212     0.376    sw/running
    SLICE_X2Y96          FDCE                                         r  sw/tenths_reg[3]/CE
  -------------------------------------------------------------------    -------------------





