tests/tb/core_tb.v
src/core.v
src/alu.v
src/aluctrl.v
src/control.v
src/instrmem.v
src/memory.v
src/regfile.v
src/pipeline_regs/q1q2.v
src/pipeline_regs/q2q3.v
src/pipeline_regs/q3q4.v
src/pipeline_regs/q4q5.v

