<html>
<head>
<meta charset="UTF-8">
<title>Cpuid</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=X86ISA____CPUID">Click for Cpuid in the Full Manual</a></h3>

<p>Determining which CPUID features are supported in <span class="v">x86isa</span></p><p>We introduce a constrained function <span class="v">cpuid-flag-fn</span>, which 
  takes the following inputs:</p> 
 
 <ol> 
  <li>
<span class="v">eax</span>: 32-bit leaf index </li> 
 
  <li>
<span class="v">ecx</span>: 32-bit sub-leaf index, where applicable </li> 
 
  <li>
<span class="v">reg</span>: index of the output general-purpose register (<span class="v">eax</span>, 
  <span class="v">ebx</span>, <span class="v">ecx</span>, or <span class="v">edx</span>) </li> 
 
  <li>
<span class="v">bit</span>: relevant LSB of <span class="v">reg</span> (0-63)</li> 
 
  <li>
<span class="v">width</span>: width of the flag field of the output register</li> 
 
  <li>
<span class="v">x86</span>: the x86 state </li> 
 </ol> 
 
 <p>The only constraint about the return value of this function is 
 that it must be return a natural number of width <span class="v">width</span>.  During 
 proofs, you would need to add appropriate hypotheses to your theorems 
 about the values returned by <span class="v">cpuid-flag-fn</span> for a given CPUID 
 leaf, sub-leaf, and relevant output indexing information (i.e., 
 <span class="v">reg</span> and <span class="v">bit</span>).  During execution, you can use <span class="tt"><a href="ACL2____DEFATTACH.html">defattach</a></span> to execute this function.  By default, we use the function 
 <span class="tt"><a href="X86ISA____DEFAULT-CPUID-FLAG-FN.html">default-cpuid-flag-fn</a></span> as an attachment.  Feel free, of 
 course, to use your own attachment, where you can choose to 
 case-split on the leaf/sub-leaf of the CPUID.</p> 
 
 <p>We also provide macros the following macros to access CPUID feature flags 
 conveniently.</p> 
 
 <span class="tt">(cpuid-flag eax &amp;key (ecx '0) 
            (reg '0) 
            (bit '0) 
            (width '1) 
            (x86 'x86))</span> 
 
 <span class="tt">(feature-flag feature-flag x86)</span> 
 
<h3>Definitions and Theorems</h3><p><b>Theorem: </b>natp-cpuid-flag-fn</p><pre class="code">(<a href="ACL2____DEFTHM.html">defthm</a> natp-cpuid-flag-fn
        (<a href="ACL2____NATP.html">natp</a> (cpuid-flag-fn eax ecx reg bit width x86))
        :rule-classes (:type-prescription))</pre> 
<p><b>Theorem: </b>unsigned-byte-width-of-cpuid-flag-fn</p><pre class="code">(<a href="ACL2____DEFTHM.html">defthm</a>
  unsigned-byte-width-of-cpuid-flag-fn
  (<a href="ACL2____IMPLIES.html">implies</a>
       (<a href="ACL2____POSP.html">posp</a> width)
       (<a href="ACL2____UNSIGNED-BYTE-P.html">unsigned-byte-p</a> width
                        (cpuid-flag-fn eax ecx reg bit width x86))))</pre> 
<p><b>Function: </b>default-cpuid-flag-fn</p><pre class="code">(<a href="COMMON-LISP____DEFUN.html">defun</a>
 default-cpuid-flag-fn
 (eax ecx reg bit width x86)
 (<a href="COMMON-LISP____DECLARE.html">declare</a> (<a href="ACL2____XARGS.html">xargs</a> :stobjs (x86)))
 (<a href="COMMON-LISP____DECLARE.html">declare</a> (<a href="COMMON-LISP____TYPE.html">type</a> (unsigned-byte 32) eax)
          (<a href="COMMON-LISP____TYPE.html">type</a> (unsigned-byte 32) ecx)
          (<a href="COMMON-LISP____TYPE.html">type</a> (integer 0 63) bit)
          (<a href="COMMON-LISP____TYPE.html">type</a> (integer 1 32) width))
 (<a href="COMMON-LISP____DECLARE.html">declare</a> (<a href="ACL2____XARGS.html">xargs</a> :guard (<a href="COMMON-LISP____OR.html">or</a> (<a href="COMMON-LISP____EQUAL.html">equal</a> reg 0)
                            (<a href="COMMON-LISP____EQUAL.html">equal</a> reg 3)
                            (<a href="COMMON-LISP____EQUAL.html">equal</a> reg 1)
                            (<a href="COMMON-LISP____EQUAL.html">equal</a> reg 2))))
 (<a href="COMMON-LISP____LET.html">let</a>
  ((__function__ 'default-cpuid-flag-fn))
  (<a href="COMMON-LISP____DECLARE.html">declare</a> (<a href="COMMON-LISP____IGNORABLE.html">ignorable</a> __function__))
  (<a href="COMMON-LISP____CASE.html">case</a> eax
        (2147483656 (<a href="COMMON-LISP____CASE.html">case</a> reg
                          (0 (<a href="COMMON-LISP____CASE.html">case</a> bit (0 (<a href="COMMON-LISP____IF.html">if</a> (<a href="COMMON-LISP____EQUAL.html">equal</a> width 8) 52 0))
                                   (8 (<a href="COMMON-LISP____IF.html">if</a> (<a href="COMMON-LISP____EQUAL.html">equal</a> width 8) 48 0))
                                   (t 0)))
                          (t 1)))
        (t 1))))</pre> 
<p><b>Function: </b>feature-flag</p><pre class="code">(<a href="COMMON-LISP____DEFUN.html">defun</a>
 feature-flag (<a href="X86ISA____FEATURE-FLAG.html">feature-flag</a> x86)
 (<a href="COMMON-LISP____DECLARE.html">declare</a> (<a href="ACL2____XARGS.html">xargs</a> :stobjs (x86)))
 (<a href="COMMON-LISP____DECLARE.html">declare</a> (<a href="ACL2____XARGS.html">xargs</a> :guard (<a href="ACL2____MEMBER-EQUAL.html">member-equal</a> feature-flag
                                      *supported-feature-flags*)))
 (<a href="COMMON-LISP____LET.html">let</a>
     ((__function__ 'feature-flag))
     (<a href="COMMON-LISP____DECLARE.html">declare</a> (<a href="COMMON-LISP____IGNORABLE.html">ignorable</a> __function__))
     (<a href="COMMON-LISP____CASE.html">case</a> feature-flag
           (:sse3 (cpuid-flag 1 :reg 1 :bit 0))
           (:pclmulqdq (cpuid-flag 1 :reg 1 :bit 1))
           (:dtes64 (cpuid-flag 1 :reg 1 :bit 2))
           (:monitor (cpuid-flag 1 :reg 1 :bit 3))
           (:ds-cpl (cpuid-flag 1 :reg 1 :bit 4))
           (:vmx (cpuid-flag 1 :reg 1 :bit 5))
           (:smx (cpuid-flag 1 :reg 1 :bit 6))
           (:eist (cpuid-flag 1 :reg 1 :bit 7))
           (:tm2 (cpuid-flag 1 :reg 1 :bit 8))
           (:ssse3 (cpuid-flag 1 :reg 1 :bit 9))
           (:cnxt-id (cpuid-flag 1 :reg 1 :bit 10))
           (:sdbg (cpuid-flag 1 :reg 1 :bit 11))
           (:fma (cpuid-flag 1 :reg 1 :bit 12))
           (:cmpxchg16b (cpuid-flag 1 :reg 1 :bit 13))
           (:xtpr-up-ctrl (cpuid-flag 1 :reg 1 :bit 14))
           (:pdcm (cpuid-flag 1 :reg 1 :bit 15))
           (:pcid (cpuid-flag 1 :reg 1 :bit 17))
           (:dca (cpuid-flag 1 :reg 1 :bit 18))
           (:sse4.1 (cpuid-flag 1 :reg 1 :bit 19))
           (:sse4.2 (cpuid-flag 1 :reg 1 :bit 20))
           (:x2pic (cpuid-flag 1 :reg 1 :bit 21))
           (:movbe (cpuid-flag 1 :reg 1 :bit 22))
           (:popcnt (cpuid-flag 1 :reg 1 :bit 23))
           (:tsc-deadline (cpuid-flag 1 :reg 1 :bit 24))
           (:aes (cpuid-flag 1 :reg 1 :bit 25))
           (:xsave (cpuid-flag 1 :reg 1 :bit 26))
           (:osxsave (cpuid-flag 1 :reg 1 :bit 27))
           (:avx (cpuid-flag 1 :reg 1 :bit 28))
           (:f16c (cpuid-flag 1 :reg 1 :bit 29))
           (:rdrand (cpuid-flag 1 :reg 1 :bit 30))
           (:fpu (cpuid-flag 1 :reg 2 :bit 0))
           (:vme (cpuid-flag 1 :reg 2 :bit 1))
           (:de (cpuid-flag 1 :reg 2 :bit 2))
           (:pse (cpuid-flag 1 :reg 2 :bit 3))
           (:tsc (cpuid-flag 1 :reg 2 :bit 4))
           (:msr (cpuid-flag 1 :reg 2 :bit 5))
           (:pae (cpuid-flag 1 :reg 2 :bit 6))
           (:mce (cpuid-flag 1 :reg 2 :bit 7))
           (:cx8 (cpuid-flag 1 :reg 2 :bit 8))
           (:apic (cpuid-flag 1 :reg 2 :bit 9))
           (:sep (cpuid-flag 1 :reg 2 :bit 11))
           (:mtrr (cpuid-flag 1 :reg 2 :bit 12))
           (:pge (cpuid-flag 1 :reg 2 :bit 13))
           (:mca (cpuid-flag 1 :reg 2 :bit 14))
           (:cmov (cpuid-flag 1 :reg 2 :bit 15))
           (:pat (cpuid-flag 1 :reg 2 :bit 16))
           (:pse-36 (cpuid-flag 1 :reg 2 :bit 17))
           (:psn (cpuid-flag 1 :reg 2 :bit 18))
           (:clfsh (cpuid-flag 1 :reg 2 :bit 19))
           (:ds (cpuid-flag 1 :reg 2 :bit 21))
           (:acpi (cpuid-flag 1 :reg 2 :bit 22))
           (:mmx (cpuid-flag 1 :reg 2 :bit 23))
           (:fxsr (cpuid-flag 1 :reg 2 :bit 24))
           (:sse (cpuid-flag 1 :reg 2 :bit 25))
           (:sse2 (cpuid-flag 1 :reg 2 :bit 26))
           (:ss (cpuid-flag 1 :reg 2 :bit 27))
           (:htt (cpuid-flag 1 :reg 2 :bit 28))
           (:tm (cpuid-flag 1 :reg 2 :bit 29))
           (:pbe (cpuid-flag 1 :reg 2 :bit 31))
           (:fsgsbase (cpuid-flag 7 :ecx 0 :reg 3 :bit 0))
           (:ia32_tsc_adjust (cpuid-flag 7 :ecx 0 :reg 3 :bit 1))
           (:sgx (cpuid-flag 7 :ecx 0 :reg 3 :bit 2))
           (:bmi1 (cpuid-flag 7 :ecx 0 :reg 3 :bit 3))
           (:hle (cpuid-flag 7 :ecx 0 :reg 3 :bit 4))
           (:avx2 (cpuid-flag 7 :ecx 0 :reg 3 :bit 5))
           (:fdp_excptn_only (cpuid-flag 7 :ecx 0 :reg 3 :bit 6))
           (:smep (cpuid-flag 7 :ecx 0 :reg 3 :bit 7))
           (:bmi2 (cpuid-flag 7 :ecx 0 :reg 3 :bit 8))
           (:rep-movsb-stosb (cpuid-flag 7 :ecx 0 :reg 3 :bit 9))
           (:invpcid (cpuid-flag 7 :ecx 0 :reg 3 :bit 10))
           (:rtm (cpuid-flag 7 :ecx 0 :reg 3 :bit 11))
           (:rdt-m (cpuid-flag 7 :ecx 0 :reg 3 :bit 12))
           (:dep-fpu-cs-ds (cpuid-flag 7 :ecx 0 :reg 3 :bit 13))
           (:mpx (cpuid-flag 7 :ecx 0 :reg 3 :bit 14))
           (:rdt-a (cpuid-flag 7 :ecx 0 :reg 3 :bit 15))
           (:avx512f (cpuid-flag 7 :ecx 0 :reg 3 :bit 16))
           (:avx512dq (cpuid-flag 7 :ecx 0 :reg 3 :bit 17))
           (:rdseed (cpuid-flag 7 :ecx 0 :reg 3 :bit 18))
           (:adx (cpuid-flag 7 :ecx 0 :reg 3 :bit 19))
           (:smap (cpuid-flag 7 :ecx 0 :reg 3 :bit 20))
           (:avx512_ifma (cpuid-flag 7 :ecx 0 :reg 3 :bit 21))
           (:clflushopt (cpuid-flag 7 :ecx 0 :reg 3 :bit 23))
           (:clwb (cpuid-flag 7 :ecx 0 :reg 3 :bit 24))
           (:proc-trace (cpuid-flag 7 :ecx 0 :reg 3 :bit 25))
           (:avx512pf (cpuid-flag 7 :ecx 0 :reg 3 :bit 26))
           (:avx512er (cpuid-flag 7 :ecx 0 :reg 3 :bit 27))
           (:avx512cd (cpuid-flag 7 :ecx 0 :reg 3 :bit 28))
           (:sha (cpuid-flag 7 :ecx 0 :reg 3 :bit 29))
           (:avx512bw (cpuid-flag 7 :ecx 0 :reg 3 :bit 30))
           (:avx512vl (cpuid-flag 7 :ecx 0 :reg 3 :bit 31))
           (:prefetchwt1 (cpuid-flag 7 :ecx 0 :reg 1 :bit 0))
           (:avx512_vbmi (cpuid-flag 7 :ecx 0 :reg 1 :bit 1))
           (:umip (cpuid-flag 7 :ecx 0 :reg 1 :bit 2))
           (:pku (cpuid-flag 7 :ecx 0 :reg 1 :bit 3))
           (:ospke (cpuid-flag 7 :ecx 0 :reg 1 :bit 4))
           (:cet (cpuid-flag 7 :ecx 0 :reg 1 :bit 7))
           (:la57 (cpuid-flag 7 :ecx 0 :reg 1 :bit 16))
           (:mawau (cpuid-flag 7
                               :ecx 0
                               :reg 1
                               :bit 17
                               :width 5))
           (:rdpid (cpuid-flag 7 :ecx 0 :reg 1 :bit 22))
           (:sgx_lc (cpuid-flag 7 :ecx 0 :reg 1 :bit 30))
           (:pks (cpuid-flag 7 :ecx 0 :reg 1 :bit 31))
           (:avx512_4vnniw (cpuid-flag 7 :ecx 0 :reg 2 :bit 2))
           (:avx512_4fmaps (cpuid-flag 7 :ecx 0 :reg 2 :bit 3))
           (:x87-state (cpuid-flag 13 :ecx 0 :reg 0 :bit 0))
           (:sse-state (cpuid-flag 13 :ecx 0 :reg 0 :bit 1))
           (:avx-state (cpuid-flag 13 :ecx 0 :reg 0 :bit 2))
           (:mpx-state (cpuid-flag 13
                                   :ecx 0
                                   :reg 0
                                   :bit 3
                                   :width 2))
           (:avx512-state (cpuid-flag 13
                                      :ecx 0
                                      :reg 0
                                      :bit 5
                                      :width 3))
           (:ia32_xss_0 (cpuid-flag 13 :ecx 0 :reg 0 :bit 8))
           (:pkru (cpuid-flag 13 :ecx 0 :reg 0 :bit 9))
           (:ia32_xss_1 (cpuid-flag 13 :ecx 0 :reg 0 :bit 13))
           (:xsaveopt (cpuid-flag 13 :ecx 1 :reg 0 :bit 0))
           (:xsavec (cpuid-flag 13 :ecx 1 :reg 0 :bit 1))
           (:xgetbv (cpuid-flag 13 :ecx 1 :reg 0 :bit 2))
           (:xss (cpuid-flag 13 :ecx 1 :reg 0 :bit 3))
           (:lahf-sahf (cpuid-flag 2147483649 :reg 1 :bit 0))
           (:lzcnt (cpuid-flag 2147483649 :reg 1 :bit 5))
           (:prfchw (cpuid-flag 2147483649 :reg 1 :bit 8))
           (:sgx1 (cpuid-flag 2147483649 :reg 0 :bit 0))
           (:sgx2 (cpuid-flag 2147483649 :reg 0 :bit 1))
           (:syscall-sysret (cpuid-flag 2147483649 :reg 2 :bit 11))
           (:execute-disable (cpuid-flag 2147483649 :reg 2 :bit 20))
           (:1g-pages (cpuid-flag 2147483649 :reg 2 :bit 26))
           (:rdtscp (cpuid-flag 2147483649 :reg 2 :bit 27))
           (:intel64 (cpuid-flag 2147483649 :reg 2 :bit 29))
           (:maxphyaddr (cpuid-flag 2147483656
                                    :reg 0
                                    :bit 0
                                    :width 8))
           (:linearaddr (cpuid-flag 2147483656
                                    :reg 0
                                    :bit 8
                                    :width 8))
           (otherwise 0))))</pre> 
<p><b>Function: </b>feature-flags</p><pre class="code">(<a href="COMMON-LISP____DEFUN.html">defun</a>
 feature-flags (features x86)
 (<a href="COMMON-LISP____DECLARE.html">declare</a> (<a href="ACL2____XARGS.html">xargs</a> :stobjs (x86)))
 (<a href="COMMON-LISP____DECLARE.html">declare</a>
   (<a href="ACL2____XARGS.html">xargs</a> :guard (subset-equal features *supported-feature-flags*)))
 (<a href="COMMON-LISP____LET.html">let</a> ((__function__ 'feature-flags))
      (<a href="COMMON-LISP____DECLARE.html">declare</a> (<a href="COMMON-LISP____IGNORABLE.html">ignorable</a> __function__))
      (<a href="COMMON-LISP____COND.html">cond</a> ((<a href="COMMON-LISP____ATOM.html">atom</a> features) 1)
            ((<a href="COMMON-LISP____EQL.html">eql</a> (<a href="X86ISA____FEATURE-FLAG.html">feature-flag</a> (<a href="COMMON-LISP____FIRST.html">first</a> features) x86)
                  0)
             0)
            (t (<a href="X86ISA____FEATURE-FLAGS.html">feature-flags</a> (<a href="COMMON-LISP____REST.html">rest</a> features) x86)))))</pre> 

</body>
</html>
