#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  1 16:19:48 2020
# Process ID: 28725
# Current directory: /home/koutarou/develop/risky2/src
# Command line: vivado
# Log file: /home/koutarou/develop/risky2/src/vivado.log
# Journal file: /home/koutarou/develop/risky2/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/koutarou/develop/risky2/project/risky2.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/koutarou/develop/risky2/project/pre_mem_access.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/koutarou/develop/risky2/project/risky2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'risky2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/koutarou/develop/risky2/project/risky2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj risky2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/exec_switcher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_switcher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2458] undeclared symbol is_load_unsigned, assumed default net type wire [/home/koutarou/develop/risky2/src/execute.sv:94]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/hardware_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/irreg_pc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irreg_pc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/mem_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/pre_mem_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_mem_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/pre_memory_access.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_memory_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/reg_ready.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ready
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/risky2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risky2
INFO: [VRFC 10-2458] undeclared symbol hc_access, assumed default net type wire [/home/koutarou/develop/risky2/src/risky2.sv:220]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/writeback_data_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/koutarou/develop/risky2/src/test_bench/risky2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risky2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/koutarou/develop/risky2/project/risky2.sim/sim_1/behav/xsim'
xelab -wto 2832847645d54ea3b91d98b7d28ed620 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot risky2_tb_behav xil_defaultlib.risky2_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 2832847645d54ea3b91d98b7d28ed620 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot risky2_tb_behav xil_defaultlib.risky2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_ready
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.exec_switcher
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.irreg_pc_gen
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.pre_mem_ctl
Compiling module xil_defaultlib.pre_memory_access
Compiling module xil_defaultlib.bram
Compiling module xil_defaultlib.mem_access
Compiling module xil_defaultlib.writeback_gen
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.risky2
Compiling module xil_defaultlib.risky2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot risky2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/koutarou/develop/risky2/project/pre_mem_access.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/koutarou/develop/risky2/project/pre_mem_access.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/koutarou/develop/risky2/project/risky2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "risky2_tb_behav -key {Behavioral:sim_1:Functional:risky2_tb} -tclbatch {risky2_tb.tcl} -view {/home/koutarou/develop/risky2/project/fetch_tb_behav.wcfg} -view {/home/koutarou/develop/risky2/project/decode.wcfg} -view {/home/koutarou/develop/risky2/project/fetch.wcfg} -view {/home/koutarou/develop/risky2/project/execute.wcfg} -view {/home/koutarou/develop/risky2/project/alu.wcfg} -view {/home/koutarou/develop/risky2/project/writebach.wcfg} -view {/home/koutarou/develop/risky2/project/risky2.wcfg} -view {/home/koutarou/develop/risky2/project/mem_ctl.wcfg} -view {/home/koutarou/develop/risky2/project/ram.wcfg} -view {/home/koutarou/develop/risky2/project/memory_access.wcfg} -view {/home/koutarou/develop/risky2/project/pre_memory_access.wcfg} -view {/home/koutarou/develop/risky2/project/bram.wcfg} -view {/home/koutarou/develop/risky2/project/mem_access.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/koutarou/develop/risky2/project/fetch_tb_behav.wcfg
open_wave_config /home/koutarou/develop/risky2/project/decode.wcfg
WARNING: Simulation object /risky2_tb/risky2/decode/op1_ready was not found in the design.
WARNING: Simulation object /risky2_tb/risky2/decode/op2_ready was not found in the design.
WARNING: Simulation object /risky2_tb/risky2/decode/op2_ready_type was not found in the design.
open_wave_config /home/koutarou/develop/risky2/project/fetch.wcfg
open_wave_config /home/koutarou/develop/risky2/project/execute.wcfg
open_wave_config /home/koutarou/develop/risky2/project/alu.wcfg
open_wave_config /home/koutarou/develop/risky2/project/writebach.wcfg
WARNING: Simulation object /risky2_tb/risky2/writeback/rstd was not found in the design.
