#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May 19 09:19:45 2025
# Process ID         : 25016
# Current directory  : C:/CochetLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_synth_1
# Command line       : vivado.exe -log scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source scalp_zynqps_scalp_axi_link_cplx_num_regs_0.tcl
# Log file           : C:/CochetLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_synth_1/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vds
# Journal file       : C:/CochetLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_synth_1\vivado.jou
# Running On         : Torchet
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33687 MB
# Swap memory        : 2166 MB
# Total Virtual      : 35854 MB
# Available Virtual  : 7408 MB
#-----------------------------------------------------------
source scalp_zynqps_scalp_axi_link_cplx_num_regs_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CochetLPSC/scalp_revc_windows'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/CochetLPSC/scalp_revc_windows' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/CochetLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: scalp_zynqps_scalp_axi_link_cplx_num_regs_0
Command: synth_design -top scalp_zynqps_scalp_axi_link_cplx_num_regs_0 -part xc7z015clg485-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1075.266 ; gain = 466.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'scalp_zynqps_scalp_axi_link_cplx_num_regs_0' [c:/CochetLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/synth/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:99]
	Parameter C_AXI4_ARADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_RRESP_SIZE bound to: 2 - type: integer 
	Parameter C_AXI4_AWADDR_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WDATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_WSTRB_SIZE bound to: 4 - type: integer 
	Parameter C_AXI4_BRESP_SIZE bound to: 2 - type: integer 
	Parameter C_AXI4_ADDR_SIZE bound to: 12 - type: integer 
	Parameter C_AXI4_DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'scalp_axi_link' declared at 'c:/CochetLPSC/scalp_revc_windows/scalp_zynqps/ipshared/3ff2/src/scalp_axi_link.vhd:32' bound to instance 'U0' of component 'scalp_axi_link' [c:/CochetLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/synth/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:216]
INFO: [Synth 8-638] synthesizing module 'scalp_axi_link' [c:/CochetLPSC/scalp_revc_windows/scalp_zynqps/ipshared/3ff2/src/scalp_axi_link.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'scalp_axi_link' (0#1) [c:/CochetLPSC/scalp_revc_windows/scalp_zynqps/ipshared/3ff2/src/scalp_axi_link.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'scalp_zynqps_scalp_axi_link_cplx_num_regs_0' (0#1) [c:/CochetLPSC/scalp_revc_windows/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/synth/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1187.023 ; gain = 578.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1187.023 ; gain = 578.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1187.023 ; gain = 578.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1187.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1192.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1192.305 ; gain = 0.133
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1192.305 ; gain = 583.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1192.305 ; gain = 583.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1192.305 ; gain = 583.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1192.305 ; gain = 583.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design scalp_zynqps_scalp_axi_link_cplx_num_regs_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1193.367 ; gain = 584.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1362.629 ; gain = 753.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1362.629 ; gain = 753.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1372.477 ; gain = 763.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1589.125 ; gain = 980.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1589.125 ; gain = 980.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1589.125 ; gain = 980.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1589.125 ; gain = 980.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1589.125 ; gain = 980.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1589.125 ; gain = 980.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1589.125 ; gain = 980.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1589.125 ; gain = 974.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1589.125 ; gain = 980.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1589.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1589.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 32dac931
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 1589.125 ; gain = 1204.094
INFO: [Common 17-1381] The checkpoint 'C:/CochetLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_synth_1/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP scalp_zynqps_scalp_axi_link_cplx_num_regs_0, cache-ID = d92d62e881c45497
INFO: [Common 17-1381] The checkpoint 'C:/CochetLPSC/scalp_revc_windows/scalp_user_design/scalp_user_design.runs/scalp_zynqps_scalp_axi_link_cplx_num_regs_0_synth_1/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file scalp_zynqps_scalp_axi_link_cplx_num_regs_0_utilization_synth.rpt -pb scalp_zynqps_scalp_axi_link_cplx_num_regs_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 19 09:21:01 2025...
