<profile>

<section name = "Vitis HLS Report for 'guitar_effects'" level="0">
<item name = "Date">Thu Apr 25 12:54:27 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Guitar_Effects</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_guitar_effects_Pipeline_LPF_Loop_fu_572">guitar_effects_Pipeline_LPF_Loop, 6635, 6635, 66.350 us, 66.350 us, 6635, 6635, no</column>
<column name="grp_wah_fu_581">wah, 3738, 3738, 37.380 us, 37.380 us, 3738, 3738, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">441, 441, 1, -, -, 441, no</column>
<column name="- Loop 2">88200, 88200, 1, -, -, 88200, no</column>
<column name="- VITIS_LOOP_83_2">100, 100, 1, -, -, 100, no</column>
<column name="- VITIS_LOOP_96_3">?, ?, 9 ~ 10497, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3034, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 10, 5416, 7721, -</column>
<column name="Memory">258, -, 5, 8, 0</column>
<column name="Multiplexer">-, -, -, 1543, -</column>
<column name="Register">-, -, 1948, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">92, 4, 6, 23, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 508, 840, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U39">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U31">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U30">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="grp_guitar_effects_Pipeline_LPF_Loop_fu_572">guitar_effects_Pipeline_LPF_Loop, 1, 0, 670, 1057, 0</column>
<column name="mul_32s_8s_40_2_1_U34">mul_32s_8s_40_2_1, 0, 1, 165, 50, 0</column>
<column name="mul_32s_8s_40_2_1_U35">mul_32s_8s_40_2_1, 0, 1, 165, 50, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U32">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32ns_32_6_no_dsp_1_U33">sitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="srem_32ns_10ns_32_36_seq_1_U36">srem_32ns_10ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_18ns_17_36_seq_1_U37">srem_32ns_18ns_17_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_18ns_32_36_seq_1_U38">srem_32ns_18ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="grp_wah_fu_581">wah, 0, 3, 1660, 2981, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="compression_buffer_U">compression_buffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 441, 32, 1, 14112</column>
<column name="control_signals_buffer_U">control_signals_buffer_RAM_AUTO_1R1W, 0, 5, 8, 0, 100, 5, 1, 500</column>
<column name="delay_buffer_U">delay_buffer_RAM_AUTO_1R1W, 256, 0, 0, 0, 88200, 32, 1, 2822400</column>
<column name="wah_values_buffer_U">wah_values_buffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 100, 32, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln346_1_fu_1163_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln346_2_fu_1464_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln346_fu_1336_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln83_fu_707_p2">+, 0, 0, 14, 7, 1</column>
<column name="current_sample_fu_1029_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_46_fu_646_p2">+, 0, 0, 14, 9, 1</column>
<column name="empty_49_fu_676_p2">+, 0, 0, 24, 17, 1</column>
<column name="grp_fu_1069_p0">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_1300_p0">+, 0, 0, 39, 32, 1</column>
<column name="output_fu_1582_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_V_fu_839_p2">+, 0, 0, 39, 32, 32</column>
<column name="result_fu_947_p2">+, 0, 0, 39, 32, 32</column>
<column name="ret_V_2_fu_964_p2">+, 0, 0, 39, 32, 1</column>
<column name="ret_V_fu_928_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_1288_p0">-, 0, 0, 39, 32, 32</column>
<column name="negative_threshold_fu_789_p2">-, 0, 0, 39, 1, 32</column>
<column name="r_V_3_fu_834_p2">-, 0, 0, 39, 32, 32</column>
<column name="result_1_fu_983_p2">-, 0, 0, 39, 32, 32</column>
<column name="result_V_10_fu_1557_p2">-, 0, 0, 39, 1, 32</column>
<column name="result_V_6_fu_1268_p2">-, 0, 0, 39, 1, 32</column>
<column name="result_V_9_fu_1256_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln1512_1_fu_1350_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln1512_2_fu_1177_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln1512_fu_1478_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln165_fu_1045_p2">-, 0, 0, 39, 1, 32</column>
<column name="and_ln147_fu_988_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln149_fu_861_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln193_fu_1115_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state163_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2835">and, 0, 0, 2, 1, 1</column>
<column name="exitcond3093_fu_670_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="exitcond3146_fu_640_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln1049_1_fu_959_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln1049_fu_923_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln147_fu_829_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln149_fu_850_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln180_fu_1075_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="icmp_ln188_fu_1100_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln193_1_fu_1110_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln193_fu_1105_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln83_fu_701_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="r_V_10_fu_1516_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="r_V_6_fu_1388_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="r_V_8_fu_1215_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="ap_block_state163">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state165">or, 0, 0, 2, 1, 1</column>
<column name="or_ln104_fu_1016_p2">or, 0, 0, 32, 32, 4</column>
<column name="or_ln109_fu_1088_p2">or, 0, 0, 32, 32, 3</column>
<column name="or_ln114_fu_1563_p2">or, 0, 0, 32, 32, 2</column>
<column name="or_ln119_fu_1602_p2">or, 0, 0, 32, 32, 1</column>
<column name="or_ln149_fu_867_p2">or, 0, 0, 2, 1, 1</column>
<column name="abs_in_1_fu_1050_p3">select, 0, 0, 32, 1, 32</column>
<column name="current_level_fu_1093_p3">select, 0, 0, 32, 1, 32</column>
<column name="empty_53_fu_1022_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_2_fu_992_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_4_fu_1000_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_12_fu_1273_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_13_fu_1261_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_V_fu_1576_p3">select, 0, 0, 32, 1, 32</column>
<column name="ret_V_1_fu_940_p3">select, 0, 0, 32, 1, 32</column>
<column name="ret_V_3_fu_976_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1048_1_fu_969_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1048_fu_933_p3">select, 0, 0, 32, 1, 32</column>
<column name="ush_1_fu_1187_p3">select, 0, 0, 9, 1, 9</column>
<column name="ush_2_fu_1488_p3">select, 0, 0, 9, 1, 9</column>
<column name="ush_fu_1360_p3">select, 0, 0, 9, 1, 9</column>
<column name="val_1_fu_1249_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_2_fu_1550_p3">select, 0, 0, 32, 1, 32</column>
<column name="val_fu_1422_p3">select, 0, 0, 32, 1, 32</column>
<column name="r_V_11_fu_1522_p2">shl, 0, 0, 242, 79, 79</column>
<column name="r_V_7_fu_1394_p2">shl, 0, 0, 242, 79, 79</column>
<column name="r_V_9_fu_1221_p2">shl, 0, 0, 242, 79, 79</column>
<column name="rev_fu_784_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln147_fu_844_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln149_fu_855_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_r_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="ap_NS_fsm">885, 166, 1, 166</column>
<column name="ap_phi_mux_empty_54_phi_fu_501_p8">9, 2, 32, 64</column>
<column name="ap_phi_mux_empty_56_phi_fu_551_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_int_5_phi_fu_563_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_int_phi_fu_515_p8">14, 3, 32, 96</column>
<column name="compression_buffer_address0">20, 4, 9, 36</column>
<column name="compression_buffer_ce0">14, 3, 1, 3</column>
<column name="compression_buffer_d0">14, 3, 32, 96</column>
<column name="compression_buffer_index_fu_288">9, 2, 32, 64</column>
<column name="control_signals_buffer_address0">14, 3, 7, 21</column>
<column name="control_signals_buffer_ce0">14, 3, 1, 3</column>
<column name="control_signals_buffer_d0">14, 3, 5, 15</column>
<column name="control_signals_buffer_we0">14, 3, 1, 3</column>
<column name="current_sample_assign_fu_280">9, 2, 32, 64</column>
<column name="debug_output_local_0_fu_296">9, 2, 32, 64</column>
<column name="delay_buffer_address0">20, 4, 17, 68</column>
<column name="delay_buffer_d0">14, 3, 32, 96</column>
<column name="delay_buffer_index_fu_284">9, 2, 32, 64</column>
<column name="empty_47_fu_268">9, 2, 17, 34</column>
<column name="empty_51_fu_276">9, 2, 32, 64</column>
<column name="empty_54_reg_498">14, 3, 32, 96</column>
<column name="empty_55_reg_526">9, 2, 32, 64</column>
<column name="empty_56_reg_548">9, 2, 32, 64</column>
<column name="empty_fu_244">9, 2, 9, 18</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_ARVALID">14, 3, 1, 3</column>
<column name="gmem_RREADY">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_2119_ce">14, 3, 1, 3</column>
<column name="grp_fu_2119_p0">14, 3, 32, 96</column>
<column name="grp_fu_2119_p1">14, 3, 32, 96</column>
<column name="grp_fu_594_ce">14, 3, 1, 3</column>
<column name="grp_fu_594_p0">20, 4, 32, 128</column>
<column name="grp_fu_594_p1">25, 5, 32, 160</column>
<column name="grp_fu_598_p0">14, 3, 32, 96</column>
<column name="grp_fu_602_ce">20, 4, 1, 4</column>
<column name="grp_fu_602_p0">37, 7, 32, 224</column>
<column name="i_fu_272">9, 2, 7, 14</column>
<column name="tmp_int_1_reg_537">9, 2, 32, 64</column>
<column name="tmp_int_5_reg_559">9, 2, 32, 64</column>
<column name="tmp_int_reg_512">14, 3, 32, 96</column>
<column name="wah_buffer_index_1_fu_292">9, 2, 32, 64</column>
<column name="wah_values_buffer_address0">14, 3, 7, 21</column>
<column name="wah_values_buffer_ce0">14, 3, 1, 3</column>
<column name="wah_values_buffer_d0">14, 3, 32, 96</column>
<column name="wah_values_buffer_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln193_reg_1990">1, 0, 1, 0</column>
<column name="ap_CS_fsm">165, 0, 165, 0</column>
<column name="compression_buffer_index_1_reg_1962">32, 0, 32, 0</column>
<column name="compression_buffer_index_fu_288">32, 0, 32, 0</column>
<column name="compression_max_threshold_read_reg_1664">32, 0, 32, 0</column>
<column name="compression_min_threshold_read_reg_1670">32, 0, 32, 0</column>
<column name="compression_zero_threshold_read_reg_1659">32, 0, 32, 0</column>
<column name="control_read_reg_1692">8, 0, 8, 0</column>
<column name="conv16_i_reg_1818">32, 0, 32, 0</column>
<column name="conv24_i_reg_1823">32, 0, 32, 0</column>
<column name="conv7_i_i_i_reg_1812">40, 0, 40, 0</column>
<column name="current_sample_assign_fu_280">32, 0, 32, 0</column>
<column name="current_sample_reg_1947">32, 0, 32, 0</column>
<column name="data_V_2_reg_2076">32, 0, 32, 0</column>
<column name="debug_output_local_0_fu_296">32, 0, 32, 0</column>
<column name="delay_buffer_index_fu_284">32, 0, 32, 0</column>
<column name="delay_buffer_index_load_reg_2020">32, 0, 32, 0</column>
<column name="delay_buffer_load_reg_2071">32, 0, 32, 0</column>
<column name="delay_mult_read_reg_1654">32, 0, 32, 0</column>
<column name="delay_samples_read_reg_1649">32, 0, 32, 0</column>
<column name="distortion_clip_factor_read_reg_1677">8, 0, 8, 0</column>
<column name="distortion_threshold_read_reg_1682">32, 0, 32, 0</column>
<column name="empty_47_fu_268">17, 0, 17, 0</column>
<column name="empty_51_fu_276">32, 0, 32, 0</column>
<column name="empty_53_reg_1941">32, 0, 32, 0</column>
<column name="empty_54_reg_498">32, 0, 32, 0</column>
<column name="empty_55_reg_526">32, 0, 32, 0</column>
<column name="empty_56_reg_548">32, 0, 32, 0</column>
<column name="empty_fu_244">9, 0, 9, 0</column>
<column name="gmem_addr_read_reg_1797">32, 0, 32, 0</column>
<column name="grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_wah_fu_581_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_272">7, 0, 7, 0</column>
<column name="icmp_ln147_reg_1862">1, 0, 1, 0</column>
<column name="icmp_ln180_reg_1957">1, 0, 1, 0</column>
<column name="icmp_ln188_reg_1986">1, 0, 1, 0</column>
<column name="isNeg_1_reg_2004">1, 0, 1, 0</column>
<column name="isNeg_2_reg_2086">1, 0, 1, 0</column>
<column name="isNeg_reg_2045">1, 0, 1, 0</column>
<column name="negative_threshold_reg_1807">32, 0, 32, 0</column>
<column name="or_ln109_reg_1974">31, 0, 32, 1</column>
<column name="or_ln149_reg_1877">1, 0, 1, 0</column>
<column name="p_Result_20_reg_2035">1, 0, 1, 0</column>
<column name="p_Result_21_reg_2040">23, 0, 23, 0</column>
<column name="p_Result_22_reg_1994">1, 0, 1, 0</column>
<column name="p_Result_23_reg_1999">23, 0, 23, 0</column>
<column name="p_Result_25_reg_2081">23, 0, 23, 0</column>
<column name="r_V_12_reg_1892">40, 0, 40, 0</column>
<column name="r_V_13_reg_1909">40, 0, 40, 0</column>
<column name="r_V_3_reg_1867">32, 0, 32, 0</column>
<column name="r_V_reg_1872">32, 0, 32, 0</column>
<column name="reg_608">32, 0, 32, 0</column>
<column name="reg_614">32, 0, 32, 0</column>
<column name="reg_619">32, 0, 32, 0</column>
<column name="result_4_reg_1926">32, 0, 32, 0</column>
<column name="result_V_10_reg_2101">32, 0, 32, 0</column>
<column name="ret_V_3_cast_reg_1914">32, 0, 32, 0</column>
<column name="ret_V_cast_reg_1897">32, 0, 32, 0</column>
<column name="rev_reg_1802">1, 0, 1, 0</column>
<column name="srem_ln208_reg_2061">17, 0, 17, 0</column>
<column name="tmp_13_reg_1783">1, 0, 1, 0</column>
<column name="tmp_15_reg_1787">1, 0, 1, 0</column>
<column name="tmp_data_V_1_reg_1828">32, 0, 32, 0</column>
<column name="tmp_dest_V_reg_1857">6, 0, 6, 0</column>
<column name="tmp_id_V_reg_1852">5, 0, 5, 0</column>
<column name="tmp_int_1_reg_537">32, 0, 32, 0</column>
<column name="tmp_int_5_reg_559">32, 0, 32, 0</column>
<column name="tmp_int_reg_512">32, 0, 32, 0</column>
<column name="tmp_keep_V_reg_1833">4, 0, 4, 0</column>
<column name="tmp_last_V_reg_1848">1, 0, 1, 0</column>
<column name="tmp_reg_1776">1, 0, 1, 0</column>
<column name="tmp_strb_V_reg_1838">4, 0, 4, 0</column>
<column name="tmp_user_V_reg_1843">2, 0, 2, 0</column>
<column name="trunc_ln1049_1_reg_1921">7, 0, 7, 0</column>
<column name="trunc_ln1049_reg_1904">7, 0, 7, 0</column>
<column name="trunc_ln23_reg_1705">1, 0, 1, 0</column>
<column name="trunc_ln67_reg_1969">10, 0, 10, 0</column>
<column name="trunc_ln76_reg_1936">31, 0, 31, 0</column>
<column name="ush_1_reg_2009">9, 0, 9, 0</column>
<column name="ush_2_reg_2091">9, 0, 9, 0</column>
<column name="ush_reg_2050">9, 0, 9, 0</column>
<column name="val_1_reg_2014">32, 0, 32, 0</column>
<column name="val_2_reg_2096">32, 0, 32, 0</column>
<column name="val_reg_2055">32, 0, 32, 0</column>
<column name="wah_buffer_index_1_fu_292">32, 0, 32, 0</column>
<column name="wah_coeffs_read_reg_1643">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 8, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 8, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, guitar_effects, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, guitar_effects, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="INPUT_r_TDATA">in, 32, axis, INPUT_r_V_data_V, pointer</column>
<column name="INPUT_r_TVALID">in, 1, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TREADY">out, 1, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TDEST">in, 6, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TKEEP">in, 4, axis, INPUT_r_V_keep_V, pointer</column>
<column name="INPUT_r_TSTRB">in, 4, axis, INPUT_r_V_strb_V, pointer</column>
<column name="INPUT_r_TUSER">in, 2, axis, INPUT_r_V_user_V, pointer</column>
<column name="INPUT_r_TLAST">in, 1, axis, INPUT_r_V_last_V, pointer</column>
<column name="INPUT_r_TID">in, 5, axis, INPUT_r_V_id_V, pointer</column>
<column name="OUTPUT_r_TDATA">out, 32, axis, OUTPUT_r_V_data_V, pointer</column>
<column name="OUTPUT_r_TVALID">out, 1, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TREADY">in, 1, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TDEST">out, 6, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TKEEP">out, 4, axis, OUTPUT_r_V_keep_V, pointer</column>
<column name="OUTPUT_r_TSTRB">out, 4, axis, OUTPUT_r_V_strb_V, pointer</column>
<column name="OUTPUT_r_TUSER">out, 2, axis, OUTPUT_r_V_user_V, pointer</column>
<column name="OUTPUT_r_TLAST">out, 1, axis, OUTPUT_r_V_last_V, pointer</column>
<column name="OUTPUT_r_TID">out, 5, axis, OUTPUT_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
