//
//  Procedures for working with chipset configuration
//
#include "include.h"

// Global Variables

// Chip type:
int chip_type=0; // index of current chip in the chipset table
int maxchip=-1;   // number of chipsets in the config

// описатели чипсетов
struct {
  unsigned int id;         // Chipset ID
  unsigned int nandbase;   // NAND Base
  unsigned char udflag;    // udsize partition table, 0-512, 1-516
  char name[20];  // chipset name
  unsigned int ctrl_type;  // NAND controller register layout diagram
  unsigned int sahara;     // sahara protocol flag
  char nprg[40];           // nprg loader name
  char enprg[40];         // enprg loader name
}  chipset[100];

// Table of chipset identification codes, no more than 20 codes per chipset
unsigned short chip_code[100][20];  

// Addresses of chipset registers (offsets relative to the base)
struct {
  unsigned int nand_cmd;
  unsigned int nand_addr0;
  unsigned int nand_addr1;
  unsigned int nand_cs;   
  unsigned int nand_exec; 
  unsigned int nand_buffer_status;
  unsigned int nand_status;
  unsigned int nand_cfg0;  
  unsigned int nand_cfg1;  
  unsigned int nand_ecc_cfg;
  unsigned int NAND_FLASH_READ_ID; 
  unsigned int sector_buf;
} nandreg[]={
// cmd  adr0   adr1    cs    exec  buf_st fl_st  cfg0   cfg1   ecc     id   sbuf 
  { 0,   4,     8,    0xc,   0x10 , 0x18, 0x14,  0x20  ,0x24,  0x28,  0x40, 0x100 }, //  ctrl=0 - новые
  {0x304,0x300,0xffff,0x30c,0xffff,0xffff,0x308, 0xffff,0x328,0xffff, 0x320,0     }  //  ctrl=1 - старые
};  

// Controller Commands
struct {
  unsigned int stop;      // Stopping controller operations
  unsigned int read;      // Data Only
  unsigned int readall;   // Data+ECC+spare
  unsigned int program;    // Data Only
  unsigned int programall; // Data+ECC+spare
  unsigned int erase;
  unsigned int identify;
} nandopcodes[] = {
//  stop   read  readall  program  programall erase  indetify
  { 0x01,  0x32,  0x34,    0x36,     0x39,     0x3a,   0x0b },   // ctrl=0 - новые
  { 0x07,  0x01,  0xffff,  0x03,   0xffff,     0x04,   0x05 }    // ctrl=1 - старые
};  

// Global controller address stores

unsigned int nand_addr0;
unsigned int nand_addr1;
unsigned int nand_cs;   
unsigned int nand_exec; 
unsigned int nand_status;
unsigned int nand_buffer_status;
unsigned int nand_cfg0;  
unsigned int nand_cfg1;  
unsigned int nand_ecc_cfg;
unsigned int NAND_FLASH_READ_ID; 
unsigned int sector_buf;

// Global instruction code repositories

unsigned int nc_stop,nc_read,nc_readall,nc_program,nc_programall,nc_erase,nc_identify;

//************************************************
//*   Loading chipset config
//************************************************
int load_config() {
  
char line[300];
char* tok1, *tok2;
int index;
int msmidcount;

char vname[50];
char vval[100];

FILE* in=fopen("chipset.cfg","r");  
if (in == 0) {
  printf("\n! File chipset.cfg not found\n");
  return 0;  // конфиг не найден
}

while(fgets(line,300,in) != 0) {
  if (strlen(line)<3) continue; // string too short
  if (line[0] == '#') continue; // comment
  index=strspn(line," ");  // we get a pointer to the beginning of the informative part of the line
  tok1=line+index;
  
  if (strlen(tok1) == 0) continue; // string of only spaces
  
  // the beginning of the next chipset descriptor
  if (tok1[0] == '[') {
//     printf("\n@@ chipset descriptor:");
   tok2=strchr(tok1,']');
   if (tok2 == 0) {
      printf("\n! The configuration file contains an error in the chipset header\n %s\n",line);
      return 0;
    }   
    tok2[0]=0;
    // We are starting to create a description structure for the next chipset
    maxchip++; // Structure Index
    chipset[maxchip].id=0;         // (id) = 0 - non-existent chipset
    chipset[maxchip].nandbase=0;   // controller address
    chipset[maxchip].udflag=0;    // udsize partition table, 0-512, 1-516
    strcpy(chipset[maxchip].name,tok1+1);  // chipset name
    chipset[maxchip].ctrl_type=0;  // NAND controller register layout diagram
    chipset[maxchip].nprg[0]=0;
    chipset[maxchip].enprg[0]=0;
    memset(chip_code[maxchip],0xffff,40);  // msm_id table is filled with FF
    msmidcount=0;
//       printf("\n@@ %s",tok1+1);
    continue;
  }

  if (maxchip == -1) {
      printf("\n! The configuration file contains lines outside the chipset description section\n");
      return 0;
  }   
  
  // She string is one of the variables describing the chipset
  memset(vname,0,sizeof(vname));
  memset(vval,0,sizeof(vval));
  // select the descriptive token
  index=strspn(line," ");  // we get a pointer to the beginning of the informative part of the line
  tok1=line+index; // pricipal token
  index=strcspn(tok1," ="); // end of token
  memcpy(vname,tok1,index); // get variable name
  
  tok1+=index; 
  if (strchr(tok1,'=') == 0) {
     printf("\n! Configuration file: no variable value\n%s\n",line);
     return 0;
  }
  tok1+=strspn(tok1,"= "); // skip the separator
  strncpy(vval,tok1,strcspn(tok1," \r\n"));

//   printf("\n @@@ vname = <%s>   vval = <%s>",vname,vval); 
  
  // parsing variable names
  
  // chip id
  if (strcmp(vname,"id") == 0) {
     chipset[maxchip].id=atoi(vval);         // chipset code (id) 0 - non-existent chipset
     if (chipset[maxchip].id == 0) {
      printf("\n! Configuration file: id=0 invalid\n%s\n",line);
      return 0;
     }
     continue;
  }
  
  // controller address
  if (strcmp(vname,"addr") == 0) {
    sscanf(vval,"%x",&chipset[maxchip].nandbase);
    continue;
  }
  
  // udflag
  if (strcmp(vname,"udflag") == 0) {
    chipset[maxchip].udflag=atoi(vval);
    continue;
  }
  
  // controller type
  if (strcmp(vname,"ctrl") == 0) {
    chipset[maxchip].ctrl_type=atoi(vval);
    continue;
  }

  // msm_id table
  if (strcmp(vname,"msmid") == 0) {
    sscanf(vval,"%hx",&chip_code[maxchip][msmidcount++]);
    continue;
  }

  // sahara protocol flag
  if (strcmp(vname,"sahara") == 0) {
    chipset[maxchip].sahara=atoi(vval);
    continue;
  }


  // default NPRG name
  if (strcmp(vname,"nprg") == 0) {
  strncpy(chipset[maxchip].nprg,vval,39);
  continue;
  }
  
  // default ENPRG name
  if (strcmp(vname,"enprg") == 0) {
  strncpy(chipset[maxchip].enprg,vval,39);  
  continue;
  }
  
  // other names
  printf("\n! Configuration file: invalid variable name\n%s\n",line);
  return 0;

} 
fclose(in);
if (maxchip == -1) {
  printf("\n! The configuration file does not contain any chipset descriptors\n");
  return 0;
}  
maxchip++;
return 1;
}

  
//************************************************
//*   Search chipset by msm_id
//************************************************
int find_chipset(unsigned short code) {
int i,j;
if (maxchip == -1) 
  if (!load_config()) exit(0); // config didn't load
for(i=0;i<maxchip;i++) {
  for (j=0;j<20;j++) {
   if (code == chip_code[i][j]) return chipset[i].id;
   if (chip_code[i][j] == 0xffff) break;
  }    
}
// not found
return -1;
}  

//************************************************
//* Print a list of supported chipsets
//***********************************************
void list_chipset() {
  
int i,j;
printf("\n Code     Name    NAND Addr   Type  udflag  MSM_ID\n---------------------------------------------------------------------");
for(i=0;i<maxchip;i++) {
//  if (i == 0)  printf("\n  0 (default) chipset auto-detection");
  printf("\n %2i  %9.9s    %08x    %1i     %1i    ",chipset[i].id,chipset[i].name,
	 chipset[i].nandbase,chipset[i].ctrl_type,chipset[i].udflag);
  for(j=0;chip_code[i][j]!=0xffff;j++) 
    printf(" %04hx",chip_code[i][j]);
}
printf("\n\n");
exit(0);
}

//*******************************************************************************
//*   Setting the chipset type by chipset code from the command line
//* 
//* arg - pointer to optarg specified in the -k switch
//****************************************************************
void define_chipset(char* arg) {

unsigned int c;  

if (maxchip == -1) 
  if (!load_config()) exit(0); // config didn't load
// check for -kl
if (optarg[0]=='l') list_chipset();

// get the chipset code from the argument
sscanf(arg,"%u",&c);
set_chipset(c);
}

//****************************************************************
//*   Setting controller parameters by chipset type
//****************************************************************
void set_chipset(unsigned int c) {


int i;
chip_type=-1;  

if (maxchip == -1) 
  if (!load_config()) exit(0); // config didn't load

// get the size of the chipset array
for(i=0;i<maxchip ;i++) 

// check our number
  if (chipset[i].id == c) chip_type=i;

if (chip_type == -1) {
  printf("\n - Invalid chipset code - %i",chip_type);
  exit(1);
}
// set the addresses of the chipset registers
#define setnandreg(name) name=chipset[chip_type].nandbase+nandreg[chipset[chip_type].ctrl_type].name;
setnandreg(nand_cmd)
setnandreg(nand_addr0)
setnandreg(nand_addr1)
setnandreg(nand_cs)   
setnandreg(nand_exec)
setnandreg(nand_status)
setnandreg(nand_buffer_status)
setnandreg(nand_cfg0)  
setnandreg(nand_cfg1)  
setnandreg(nand_ecc_cfg)
setnandreg(NAND_FLASH_READ_ID)
setnandreg(sector_buf)
}

//**************************************************************
//* Getting the name of the current chipset
//**************************************************************
unsigned char* get_chipname() {
  return chipset[chip_type].name;
}  

//**************************************************************
//* Getting the nand controller type
//**************************************************************
unsigned int get_controller() {
  return chipset[chip_type].ctrl_type;
}  

//**************************************************************
//* Getting the sahara protocol flag
//**************************************************************
unsigned int get_sahara() {
  return chipset[chip_type].sahara;
}  

//************************************************************
//*  Check chipset name
//************************************************************
int is_chipset(char* name) {
  if (strcmp(chipset[chip_type].name,name) == 0) return 1;
  return 0;
}


//**************************************************************
//* Getting udsize
//**************************************************************
unsigned int get_udflag() {
  return chipset[chip_type].udflag;
}  

//**************************************************************
//* Getting the NPRG bootloader name
//**************************************************************
char* get_nprg() {
  return chipset[chip_type].nprg;
}  

//**************************************************************
//* Getting the ENPRG boot loader name
//**************************************************************
char* get_enprg() {
  return chipset[chip_type].enprg;
}  

