<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\tmp\tangnano-5V\applications\TangNanoZ80MEM\TangNanoZ80MEM_project\impl\gwsynthesis\TangNanoZ80MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\tmp\tangnano-5V\applications\TangNanoZ80MEM\TangNanoZ80MEM_project\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue May  7 10:27:50 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1591</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1684</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>86</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>102</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>MREQ_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>MREQ_n_ibuf/I </td>
</tr>
<tr>
<td>IORQ_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>IORQ_n_ibuf/I </td>
</tr>
<tr>
<td>CLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_div_s1/Q </td>
</tr>
<tr>
<td>n315_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n315_s2/F </td>
</tr>
<tr>
<td>write_memory</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>write_memory_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td>200.156(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>MREQ_n</td>
<td>100.000(MHz)</td>
<td>185.080(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>CLK_d</td>
<td>100.000(MHz)</td>
<td>433.815(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of IORQ_n!</h4>
<h4>No timing paths to get frequency of n315_6!</h4>
<h4>No timing paths to get frequency of write_memory!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MREQ_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MREQ_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>IORQ_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>IORQ_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n315_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n315_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>write_memory</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>write_memory</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.717</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_0_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>n315_6:[R]</td>
<td>5.000</td>
<td>2.900</td>
<td>3.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.717</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_2_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>n315_6:[R]</td>
<td>5.000</td>
<td>2.900</td>
<td>3.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.717</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_4_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>n315_6:[R]</td>
<td>5.000</td>
<td>2.900</td>
<td>3.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.717</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_5_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>n315_6:[R]</td>
<td>5.000</td>
<td>2.900</td>
<td>3.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.543</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_1_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>n315_6:[R]</td>
<td>5.000</td>
<td>2.900</td>
<td>3.573</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.543</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_6_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>n315_6:[R]</td>
<td>5.000</td>
<td>2.900</td>
<td>3.573</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.543</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_7_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>n315_6:[R]</td>
<td>5.000</td>
<td>2.900</td>
<td>3.573</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.530</td>
<td>address_io_5_s0/Q</td>
<td>tx_data_3_s0/CE</td>
<td>IORQ_n:[F]</td>
<td>n315_6:[R]</td>
<td>5.000</td>
<td>2.900</td>
<td>3.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.527</td>
<td>address_io_5_s0/Q</td>
<td>tx_send_s0/SET</td>
<td>IORQ_n:[F]</td>
<td>n315_6:[R]</td>
<td>5.000</td>
<td>2.900</td>
<td>3.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.046</td>
<td>address_13_s0/Q</td>
<td>mem_mem_3_4_s/ADA[13]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.896</td>
<td>address_8_s0/Q</td>
<td>mem_mem_3_2_s/ADA[8]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.871</td>
<td>address_9_s0/Q</td>
<td>mem_mem_3_2_s/ADA[9]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.869</td>
<td>address_10_s0/Q</td>
<td>mem_mem_3_2_s/ADA[10]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.819</td>
<td>address_8_s0/Q</td>
<td>mem_mem_2_7_s/ADA[8]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.325</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.799</td>
<td>address_13_s0/Q</td>
<td>mem_mem_2_6_s/ADA[13]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.304</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.785</td>
<td>address_9_s0/Q</td>
<td>mem_mem_2_7_s/ADA[9]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.291</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.638</td>
<td>address_13_s0/Q</td>
<td>mem_mem_3_1_s/ADA[13]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.634</td>
<td>address_11_s0/Q</td>
<td>mem_mem_0_6_s/ADA[11]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.139</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.633</td>
<td>address_13_s0/Q</td>
<td>mem_mem_2_3_s/ADA[13]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.138</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.619</td>
<td>address_13_s0/Q</td>
<td>mem_mem_3_7_s/ADA[13]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.618</td>
<td>address_9_s0/Q</td>
<td>mem_mem_2_2_s/ADA[9]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.123</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.618</td>
<td>address_10_s0/Q</td>
<td>mem_mem_2_7_s/ADA[10]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.123</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.605</td>
<td>address_8_s0/Q</td>
<td>mem_mem_2_2_s/ADA[8]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.111</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.562</td>
<td>address_11_s0/Q</td>
<td>mem_mem_1_1_s/ADA[11]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.068</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.557</td>
<td>address_13_s0/Q</td>
<td>mem_mem_2_1_s/ADA[13]</td>
<td>MREQ_n:[F]</td>
<td>write_memory:[R]</td>
<td>5.000</td>
<td>2.425</td>
<td>3.062</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.412</td>
<td>CLK_div_s1/D</td>
<td>CLK_div_s1/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.217</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.340</td>
<td>tx_data_5_s0/Q</td>
<td>uart_tx_inst/send_buf_6_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.282</td>
<td>tx_data_4_s0/Q</td>
<td>uart_tx_inst/send_buf_5_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.282</td>
<td>tx_data_7_s0/Q</td>
<td>uart_tx_inst/send_buf_8_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.228</td>
<td>tx_data_2_s0/Q</td>
<td>uart_tx_inst/send_buf_3_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.228</td>
<td>tx_data_6_s0/Q</td>
<td>uart_tx_inst/send_buf_7_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.208</td>
<td>tx_data_0_s0/Q</td>
<td>uart_tx_inst/send_buf_1_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.143</td>
<td>tx_data_1_s0/Q</td>
<td>uart_tx_inst/send_buf_2_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.752</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.089</td>
<td>tx_data_3_s0/Q</td>
<td>uart_tx_inst/send_buf_4_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.806</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.079</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_0_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.816</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.899</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.996</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.899</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_11_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.996</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.899</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>0.996</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.828</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_10_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.067</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.828</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_11_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.067</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.828</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_13_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.067</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.772</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_12_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.123</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.769</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_0_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.769</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_4_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.769</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_6_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.769</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_7_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.769</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_8_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.769</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_14_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.698</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_6_s0/D</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.197</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.647</td>
<td>tx_send_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_1_s0/CE</td>
<td>n315_6:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.849</td>
<td>1.248</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.436</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/state_1_s1/CLEAR</td>
<td>CLK_d:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-2.702</td>
<td>1.196</td>
</tr>
<tr>
<td>2</td>
<td>11.436</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/state_0_s1/CLEAR</td>
<td>CLK_d:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>-2.702</td>
<td>1.196</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.112</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/state_1_s1/CLEAR</td>
<td>CLK_d:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.811</td>
<td>0.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.112</td>
<td>RESET_n_s2/Q</td>
<td>uart_tx_inst/state_0_s1/CLEAR</td>
<td>CLK_d:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.811</td>
<td>0.746</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>cnt_500ms_24_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>cnt_500ms_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>cnt_500ms_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>cnt_500ms_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>clk_cnt_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/state_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>onboard_rgb_led/state_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n315_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>8.913</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>9.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>io_data_7_s4/I1</td>
</tr>
<tr>
<td>9.908</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">io_data_7_s4/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>io_data_7_s3/I3</td>
</tr>
<tr>
<td>10.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n321_s2/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n321_s2/F</td>
</tr>
<tr>
<td>12.661</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">tx_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>11.014</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>10.979</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td>10.944</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>tx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.129%; route: 1.599, 40.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 42.802%; route: 1.911, 51.007%; tC2Q: 0.232, 6.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n315_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>8.913</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>9.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>io_data_7_s4/I1</td>
</tr>
<tr>
<td>9.908</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">io_data_7_s4/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>io_data_7_s3/I3</td>
</tr>
<tr>
<td>10.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n321_s2/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n321_s2/F</td>
</tr>
<tr>
<td>12.661</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" font-weight:bold;">tx_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>11.014</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>10.979</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td>10.944</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>tx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.129%; route: 1.599, 40.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 42.802%; route: 1.911, 51.007%; tC2Q: 0.232, 6.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n315_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>8.913</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>9.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>io_data_7_s4/I1</td>
</tr>
<tr>
<td>9.908</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">io_data_7_s4/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>io_data_7_s3/I3</td>
</tr>
<tr>
<td>10.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n321_s2/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n321_s2/F</td>
</tr>
<tr>
<td>12.661</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" font-weight:bold;">tx_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>11.014</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>10.979</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td>10.944</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>tx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.129%; route: 1.599, 40.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 42.802%; route: 1.911, 51.007%; tC2Q: 0.232, 6.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n315_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>8.913</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>9.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>io_data_7_s4/I1</td>
</tr>
<tr>
<td>9.908</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">io_data_7_s4/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>io_data_7_s3/I3</td>
</tr>
<tr>
<td>10.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n321_s2/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n321_s2/F</td>
</tr>
<tr>
<td>12.661</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">tx_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>11.014</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>10.979</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td>10.944</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>tx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.129%; route: 1.599, 40.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 42.802%; route: 1.911, 51.007%; tC2Q: 0.232, 6.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n315_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>8.913</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>9.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>io_data_7_s4/I1</td>
</tr>
<tr>
<td>9.908</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">io_data_7_s4/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>io_data_7_s3/I3</td>
</tr>
<tr>
<td>10.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n321_s2/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n321_s2/F</td>
</tr>
<tr>
<td>12.487</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">tx_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>11.014</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>10.979</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td>10.944</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>tx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.129%; route: 1.599, 40.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 44.891%; route: 1.737, 48.616%; tC2Q: 0.232, 6.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n315_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>8.913</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>9.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>io_data_7_s4/I1</td>
</tr>
<tr>
<td>9.908</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">io_data_7_s4/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>io_data_7_s3/I3</td>
</tr>
<tr>
<td>10.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n321_s2/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n321_s2/F</td>
</tr>
<tr>
<td>12.487</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">tx_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>11.014</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>10.979</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td>10.944</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>tx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.129%; route: 1.599, 40.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 44.891%; route: 1.737, 48.616%; tC2Q: 0.232, 6.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n315_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>8.913</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>9.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>io_data_7_s4/I1</td>
</tr>
<tr>
<td>9.908</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">io_data_7_s4/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>io_data_7_s3/I3</td>
</tr>
<tr>
<td>10.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n321_s2/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n321_s2/F</td>
</tr>
<tr>
<td>12.487</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">tx_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>11.014</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>10.979</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td>10.944</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>tx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.129%; route: 1.599, 40.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 44.891%; route: 1.737, 48.616%; tC2Q: 0.232, 6.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n315_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>8.913</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>9.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>io_data_7_s4/I1</td>
</tr>
<tr>
<td>9.908</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">io_data_7_s4/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>io_data_7_s3/I3</td>
</tr>
<tr>
<td>10.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n321_s2/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n321_s2/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">tx_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>11.014</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>10.979</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td>10.944</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>tx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.129%; route: 1.599, 40.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 45.055%; route: 1.724, 48.429%; tC2Q: 0.232, 6.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_io_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>IORQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n315_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IORQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>IOT44[A]</td>
<td>IORQ_n_ibuf/O</td>
</tr>
<tr>
<td>8.913</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>address_io_5_s0/CLK</td>
</tr>
<tr>
<td>9.145</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">address_io_5_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>io_data_7_s4/I1</td>
</tr>
<tr>
<td>9.908</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">io_data_7_s4/F</td>
</tr>
<tr>
<td>10.322</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>io_data_7_s3/I3</td>
</tr>
<tr>
<td>10.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">io_data_7_s3/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n321_s2/I3</td>
</tr>
<tr>
<td>12.112</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n321_s2/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>11.014</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>10.979</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_send_s0</td>
</tr>
<tr>
<td>10.944</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.129%; route: 1.599, 40.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 45.095%; route: 1.721, 48.383%; tC2Q: 0.232, 6.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">address_13_s0/Q</td>
</tr>
<tr>
<td>13.818</td>
<td>3.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">mem_mem_3_4_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>mem_mem_3_4_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_4_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>mem_mem_3_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.319, 93.467%; tC2Q: 0.232, 6.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td>address_8_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>35</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">address_8_s0/Q</td>
</tr>
<tr>
<td>13.668</td>
<td>3.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">mem_mem_3_2_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_2_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_2_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.169, 93.179%; tC2Q: 0.232, 6.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>address_9_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>35</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">address_9_s0/Q</td>
</tr>
<tr>
<td>13.643</td>
<td>3.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">mem_mem_3_2_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_2_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_2_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.144, 93.128%; tC2Q: 0.232, 6.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL47[B]</td>
<td>address_10_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>35</td>
<td>IOL47[B]</td>
<td style=" font-weight:bold;">address_10_s0/Q</td>
</tr>
<tr>
<td>13.641</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">mem_mem_3_2_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_2_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_2_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>mem_mem_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 93.124%; tC2Q: 0.232, 6.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_2_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td>address_8_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>35</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">address_8_s0/Q</td>
</tr>
<tr>
<td>13.591</td>
<td>3.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">mem_mem_2_7_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem_mem_2_7_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_2_7_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem_mem_2_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.093, 93.022%; tC2Q: 0.232, 6.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_2_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">address_13_s0/Q</td>
</tr>
<tr>
<td>13.571</td>
<td>3.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">mem_mem_2_6_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>mem_mem_2_6_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_2_6_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>mem_mem_2_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.072, 92.978%; tC2Q: 0.232, 7.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_2_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>address_9_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>35</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">address_9_s0/Q</td>
</tr>
<tr>
<td>13.558</td>
<td>3.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">mem_mem_2_7_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem_mem_2_7_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_2_7_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem_mem_2_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.059, 92.950%; tC2Q: 0.232, 7.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">address_13_s0/Q</td>
</tr>
<tr>
<td>13.410</td>
<td>2.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">mem_mem_3_1_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_1_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 92.618%; tC2Q: 0.232, 7.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>address_11_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">address_11_s0/Q</td>
</tr>
<tr>
<td>13.406</td>
<td>2.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_mem_0_6_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_0_6_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.907, 92.610%; tC2Q: 0.232, 7.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_2_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">address_13_s0/Q</td>
</tr>
<tr>
<td>13.405</td>
<td>2.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">mem_mem_2_3_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>mem_mem_2_3_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_2_3_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>mem_mem_2_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.906, 92.608%; tC2Q: 0.232, 7.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_3_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">address_13_s0/Q</td>
</tr>
<tr>
<td>13.391</td>
<td>2.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">mem_mem_3_7_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>mem_mem_3_7_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_3_7_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>mem_mem_3_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.892, 92.573%; tC2Q: 0.232, 7.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_2_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>address_9_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>35</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">address_9_s0/Q</td>
</tr>
<tr>
<td>13.390</td>
<td>2.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem_mem_2_2_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_mem_2_2_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_2_2_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_mem_2_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.891, 92.572%; tC2Q: 0.232, 7.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_2_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL47[B]</td>
<td>address_10_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>35</td>
<td>IOL47[B]</td>
<td style=" font-weight:bold;">address_10_s0/Q</td>
</tr>
<tr>
<td>13.390</td>
<td>2.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">mem_mem_2_7_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem_mem_2_7_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_2_7_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>mem_mem_2_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.891, 92.571%; tC2Q: 0.232, 7.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_2_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td>address_8_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>35</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">address_8_s0/Q</td>
</tr>
<tr>
<td>13.378</td>
<td>2.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">mem_mem_2_2_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_mem_2_2_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_2_2_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>mem_mem_2_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.879, 92.542%; tC2Q: 0.232, 7.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>address_11_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">address_11_s0/Q</td>
</tr>
<tr>
<td>13.334</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">mem_mem_1_1_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>mem_mem_1_1_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_1_1_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.836, 92.437%; tC2Q: 0.232, 7.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_mem_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MREQ_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>write_memory:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MREQ_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>61</td>
<td>IOT40[B]</td>
<td>MREQ_n_ibuf/O</td>
</tr>
<tr>
<td>10.267</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT4[B]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>10.499</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">address_13_s0/Q</td>
</tr>
<tr>
<td>13.329</td>
<td>2.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">mem_mem_2_1_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>write_memory</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R27C31[2][B]</td>
<td>write_memory_s2/F</td>
</tr>
<tr>
<td>12.842</td>
<td>2.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>mem_mem_2_1_s/CLKA</td>
</tr>
<tr>
<td>12.807</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_mem_2_1_s</td>
</tr>
<tr>
<td>12.772</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>mem_mem_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.425</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 43.934%; route: 2.953, 56.066%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.830, 92.423%; tC2Q: 0.232, 7.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.842, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK_div_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK_div_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>1.217</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">CLK_div_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>CLK_div_s1/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK_div_s1</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>CLK_div_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>0.935</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">tx_data_5_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>uart_tx_inst/n132_s3/I0</td>
</tr>
<tr>
<td>1.289</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n132_s3/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>uart_tx_inst/send_buf_6_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.935</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" font-weight:bold;">tx_data_4_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>uart_tx_inst/n133_s3/I0</td>
</tr>
<tr>
<td>1.347</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n133_s3/F</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>uart_tx_inst/send_buf_5_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.935</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">tx_data_7_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>uart_tx_inst/n130_s3/I0</td>
</tr>
<tr>
<td>1.347</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n130_s3/F</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>uart_tx_inst/send_buf_8_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_8_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>uart_tx_inst/send_buf_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.935</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" font-weight:bold;">tx_data_2_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>uart_tx_inst/n135_s3/I0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n135_s3/F</td>
</tr>
<tr>
<td>1.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>uart_tx_inst/send_buf_3_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_3_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>uart_tx_inst/send_buf_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.935</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">tx_data_6_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>uart_tx_inst/n131_s3/I0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n131_s3/F</td>
</tr>
<tr>
<td>1.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>uart_tx_inst/send_buf_7_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_7_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>uart_tx_inst/send_buf_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.935</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">tx_data_0_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>uart_tx_inst/n137_s3/I0</td>
</tr>
<tr>
<td>1.421</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n137_s3/F</td>
</tr>
<tr>
<td>1.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>uart_tx_inst/send_buf_1_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_1_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>uart_tx_inst/send_buf_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">tx_data_1_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>uart_tx_inst/n136_s3/I0</td>
</tr>
<tr>
<td>1.486</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n136_s3/F</td>
</tr>
<tr>
<td>1.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>uart_tx_inst/send_buf_2_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_2_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>uart_tx_inst/send_buf_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.544%; route: 0.260, 34.608%; tC2Q: 0.202, 26.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">tx_data_3_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>uart_tx_inst/n134_s3/I0</td>
</tr>
<tr>
<td>1.540</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n134_s3/F</td>
</tr>
<tr>
<td>1.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/send_buf_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>uart_tx_inst/send_buf_4_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 42.659%; route: 0.260, 32.291%; tC2Q: 0.202, 25.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>uart_tx_inst/n158_s8/I2</td>
</tr>
<tr>
<td>1.550</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n158_s8/F</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>uart_tx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.585%; route: 0.250, 30.672%; tC2Q: 0.202, 24.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.730</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.255%; route: 0.403, 40.465%; tC2Q: 0.202, 20.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.730</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>uart_tx_inst/cycle_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.255%; route: 0.403, 40.465%; tC2Q: 0.202, 20.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.730</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.255%; route: 0.403, 40.465%; tC2Q: 0.202, 20.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>uart_tx_inst/n158_s7/I1</td>
</tr>
<tr>
<td>1.544</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n158_s7/F</td>
</tr>
<tr>
<td>1.569</td>
<td>0.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>uart_tx_inst/n148_s5/I2</td>
</tr>
<tr>
<td>1.801</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n148_s5/F</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 53.976%; route: 0.289, 27.095%; tC2Q: 0.202, 18.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>uart_tx_inst/n158_s7/I1</td>
</tr>
<tr>
<td>1.544</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n158_s7/F</td>
</tr>
<tr>
<td>1.569</td>
<td>0.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>uart_tx_inst/n147_s5/I0</td>
</tr>
<tr>
<td>1.801</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n147_s5/F</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>uart_tx_inst/cycle_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[1][A]</td>
<td>uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 53.976%; route: 0.289, 27.095%; tC2Q: 0.202, 18.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>uart_tx_inst/n158_s7/I1</td>
</tr>
<tr>
<td>1.544</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n158_s7/F</td>
</tr>
<tr>
<td>1.569</td>
<td>0.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>uart_tx_inst/n145_s5/I2</td>
</tr>
<tr>
<td>1.801</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n145_s5/F</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 53.976%; route: 0.289, 27.095%; tC2Q: 0.202, 18.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.857</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.803%; route: 0.530, 47.218%; tC2Q: 0.202, 17.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.860</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>uart_tx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.710%; route: 0.533, 47.358%; tC2Q: 0.202, 17.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.860</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>uart_tx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.710%; route: 0.533, 47.358%; tC2Q: 0.202, 17.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.860</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.710%; route: 0.533, 47.358%; tC2Q: 0.202, 17.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.860</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>uart_tx_inst/cycle_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_7_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>uart_tx_inst/cycle_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.710%; route: 0.533, 47.358%; tC2Q: 0.202, 17.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.860</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>uart_tx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>uart_tx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.710%; route: 0.533, 47.358%; tC2Q: 0.202, 17.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.860</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>uart_tx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.710%; route: 0.533, 47.358%; tC2Q: 0.202, 17.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>uart_tx_inst/n158_s7/I1</td>
</tr>
<tr>
<td>1.544</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n158_s7/F</td>
</tr>
<tr>
<td>1.699</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>uart_tx_inst/n152_s5/I0</td>
</tr>
<tr>
<td>1.931</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n152_s5/F</td>
</tr>
<tr>
<td>1.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 48.120%; route: 0.419, 35.005%; tC2Q: 0.202, 16.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n315_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n315_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R29C29[0][B]</td>
<td>n315_s2/F</td>
</tr>
<tr>
<td>0.734</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tx_send_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>uart_tx_inst/cycle_cnt_15_s2/I1</td>
</tr>
<tr>
<td>1.591</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/cycle_cnt_15_s2/F</td>
</tr>
<tr>
<td>1.982</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.849</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 31.318%; route: 0.655, 52.502%; tC2Q: 0.202, 16.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R27C30[2][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>2.627</td>
<td>2.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>3.824</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>uart_tx_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_1_s1</td>
</tr>
<tr>
<td>15.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>uart_tx_inst/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.964, 80.606%; tC2Q: 0.232, 19.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R27C30[2][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>2.627</td>
<td>2.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>2.859</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>3.824</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>uart_tx_inst/state_0_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_0_s1</td>
</tr>
<tr>
<td>15.259</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>uart_tx_inst/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.964, 80.606%; tC2Q: 0.232, 19.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R27C30[2][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>1.772</td>
<td>1.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>uart_tx_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_1_s1</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>uart_tx_inst/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.772, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.915%; tC2Q: 0.202, 27.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R27C30[2][A]</td>
<td>CLK_div_s1/Q</td>
</tr>
<tr>
<td>1.772</td>
<td>1.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>RESET_n_s2/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">RESET_n_s2/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>153</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>uart_tx_inst/state_0_s1/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_0_s1</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>uart_tx_inst/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.772, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.915%; tC2Q: 0.202, 27.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_500ms_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_500ms_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_500ms_24_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_500ms_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_500ms_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_500ms_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_500ms_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_500ms_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_500ms_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_500ms_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_500ms_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_500ms_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>clk_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>clk_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/state_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/state_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/state_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_tx_inst/send_buf_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/send_buf_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/send_buf_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_tx_inst/send_buf_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/send_buf_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/send_buf_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>onboard_rgb_led/state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_rgb_led/state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_rgb_led/state_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_tx_inst/send_buf_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/send_buf_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/send_buf_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>153</td>
<td>sys_clk_d</td>
<td>4.931</td>
<td>3.468</td>
</tr>
<tr>
<td>37</td>
<td>state[1]</td>
<td>6.216</td>
<td>0.757</td>
</tr>
<tr>
<td>35</td>
<td>address[10]</td>
<td>-0.869</td>
<td>3.142</td>
</tr>
<tr>
<td>35</td>
<td>address[7]</td>
<td>0.645</td>
<td>1.628</td>
</tr>
<tr>
<td>35</td>
<td>address[8]</td>
<td>-0.896</td>
<td>3.169</td>
</tr>
<tr>
<td>35</td>
<td>address[9]</td>
<td>-0.871</td>
<td>3.144</td>
</tr>
<tr>
<td>34</td>
<td>address[11]</td>
<td>-0.634</td>
<td>2.907</td>
</tr>
<tr>
<td>34</td>
<td>address[12]</td>
<td>-0.493</td>
<td>2.766</td>
</tr>
<tr>
<td>34</td>
<td>address[13]</td>
<td>-1.046</td>
<td>3.319</td>
</tr>
<tr>
<td>34</td>
<td>address[0]</td>
<td>0.481</td>
<td>1.792</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C31</td>
<td>81.94%</td>
</tr>
<tr>
<td>R26C29</td>
<td>80.56%</td>
</tr>
<tr>
<td>R26C34</td>
<td>79.17%</td>
</tr>
<tr>
<td>R24C29</td>
<td>76.39%</td>
</tr>
<tr>
<td>R24C33</td>
<td>76.39%</td>
</tr>
<tr>
<td>R26C30</td>
<td>76.39%</td>
</tr>
<tr>
<td>R29C31</td>
<td>75.00%</td>
</tr>
<tr>
<td>R23C29</td>
<td>73.61%</td>
</tr>
<tr>
<td>R24C28</td>
<td>73.61%</td>
</tr>
<tr>
<td>R25C33</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
