\newcommand\code[1]{\detokenize{#1}}

\newcommand\HWinTheLoop{hardware in-the-loop}

\newcommand\emitDummyInstr{\texttt{\Verb|emit_dummy(N)|}}
\newcommand\haltInstr{\texttt{\Verb|halt()|}}
\newcommand\resetSleepInstr{\texttt{\Verb|reset_sleep()|}}

\newcommand\systime{systime}
\newcommand\traceArb{trace arbitration}

\newcommand\allocator{allocator}

\newcommand\linear{linear}
\newcommand\random{random}
\newcommand\randomDense{random dense}
\newcommand\interleaved{interleaved}
\newcommand\interleavedDense{interleaved dense}

\newcommand\rtt{round trip time}

\newcommand\testnode{\texttt{EpycHost1}}

\newcommand\xcelium{xcelium}
\newcommand\xceliumVer{21.03-s009}


\newcommand\DPI{DPI}
\newcommand\PhyWordSize{\SI{64}{\bit}}
\newcommand\JTAG{JTAG}
\newcommand\JTAGID{JTAGID}
\newcommand\taildesc{taildesc}
\newcommand\curdesc{curdesc}
\newcommand\RCF{RCF}
\newcommand\uvmframework{UVM}
\newcommand\completed{completed}
\newcommand\Xilinx{Xilinx}
\newcommand\pbexec{pbexec}
\newcommand\ASIC{ASIC}
\newcommand\ayo{ayo}
\newcommand\vfifo{vfifo}
\newcommand\smartconnect{smartconnect}
\newcommand\LVDS{LVDS}

\newcommand\DDR{DDR3}
\newcommand\MMToS{MM2S}
\newcommand\SToMM{S2MM}

\newcommand\descriptor{descriptor}
\newcommand\HostARQ{Host-ARQ}
\newcommand\systemverilog{SystemVerilog}

\newcommand\waitCat{wait category}

\newcommand\DRAM{DRAM}

\newcommand\MIG{MIG}

\newcommand\AW{AW}
\newcommand\NEXT{NEXT}
\newcommand\LAST{LAST}
\newcommand\TVALID{TVALID}
\newcommand\AR{AR}
\newcommand\ACLK{ACLK}
\newcommand\AXILite{AXI-Lite}
\newcommand\ARESETn{ARESETn}
\newcommand\READY{READY}
\newcommand\TLAST{TLAST}
\newcommand\VALID{VALID}

\newcommand\XilinxMIG{XilinxMIG}
\newcommand\API{API}
\newcommand\IPv{IPv}
\newcommand\readCat{read category}

\newcommand\BSSTwo{BSS2}
\newcommand\bssTwoOS{\BSSTwo{} OS}

\newcommand\halfduplex{half-duplex}

\newcommand\pbExecClock{\ensuremath{\SI{125}{\mega\hertz}}}

\newcommand\Gigabitethernet{Gigabit Ethernet}

\newcommand\pbExecBandwidth{\ensuremath{\SI{8}{\giga\bit\per\second}}}

\newcommand\python{Python}
\newcommand\Kintex{Kintex}
\newcommand\UTEncoder{UTEncoder}
\newcommand\vpi{VPI}
\newcommand\cocotb{cocotb}
\newcommand\dpi{dpi}
\newcommand\DMA{DMA}
\newcommand\pbmem{pbmem}
\newcommand\FPGA{FPGA}
\newcommand\construct{construct}
\newcommand\ASICBandwidth{\ensuremath{\SI{8}{\giga\bit\per\second}}}
\newcommand\writeCat{write category}
\newcommand\SIMMEMSIZE{\ensuremath{\SI{32}{\mebi\byte}}}
\newcommand\cocotbaxi{cocotbaxi}

\newcommand\AXI{AXI}
\newcommand\FIFO{FIFO}

\newcommand\bramctrl{bramctrl}

\newcommand\vhpi{VHPI}

\newcommand\TKEEP{TKEEP}
\newcommand\TDATA{TDATA}

\newcommand\globalfence{globalfence}

\newcommand\AXIDMA{AXIDMA}
\newcommand\Ethernet{Ethernet}

\newcommand\hdl{HDL}
\newcommand\UDP{UDP}

\newcommand\R{R}
\newcommand\AXIBRAMController{AXIBRAMController}


\newcommand\PlaybackProgram{playback program}

\newcommand\TREADY{TREADY}

\newcommand\cpp{cpp}

\newcommand\UT{UT}

\newcommand\burstsize{burst size}

\newcommand\VPI{VPI}

\newcommand\flangedram{flange-dram}

\newcommand\RAM{RAM}

\newcommand\ValidNextStream{ValidNext stream}

\newcommand\AXIRAM{AXIRAM}
\newcommand\flange{flange}

\newcommand\mmap{mmap}

\newcommand\VFIFO{VFIFO}
\newcommand\FAXI{FAXI}

\newcommand\HostBandwidth{\SI{1}{\giga\bit\per\second}}

\newcommand\hxcomm{hxcomm}

\newcommand\B{B}
\newcommand\W{W}
\newcommand\AXIStream{AXI-Stream}

\newcommand\wait{wait}

\newcommand\DUT{DUT}
