CAPI=2:
name: socet:OS-dev:crc_ahb

filesets:
    rtl:
        depend:
            - "socet:bus-components:bus_protocol_if"
            - "socet:OS-dev:crc"
        files:
            - CRC/crc_ahb.sv
        file_type: systemVerilogSource


targets:
    default: &default
        filesets:
            - rtl
        toplevel: crc_ahb

    fpga:
        <<: *default
        description: Synthesize for FPGA
        default_tool: quartus
        toplevel:
            - crc_ahb

        tools:
            quartus:
                family: Cyclone IV E
                device: EP4CE115F29C7 
                
