/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [14:0] _03_;
  wire [8:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [24:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [33:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [24:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_63z;
  wire [28:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_8z ? celloutsig_0_11z : celloutsig_0_24z;
  assign celloutsig_1_9z = celloutsig_1_6z ? celloutsig_1_5z[1] : celloutsig_1_7z;
  assign celloutsig_0_45z = ~(celloutsig_0_28z[9] & celloutsig_0_11z);
  assign celloutsig_0_11z = ~(celloutsig_0_3z & celloutsig_0_6z[13]);
  assign celloutsig_0_31z = !(celloutsig_0_2z[1] ? in_data[82] : celloutsig_0_23z[4]);
  assign celloutsig_0_7z = !(celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_0_72z = !(celloutsig_0_10z ? celloutsig_0_63z[9] : celloutsig_0_45z);
  assign celloutsig_1_4z = !(in_data[175] ? in_data[127] : celloutsig_1_0z[6]);
  assign celloutsig_1_8z = !(celloutsig_1_4z ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_0_26z = !(celloutsig_0_23z[0] ? celloutsig_0_22z[2] : celloutsig_0_7z);
  assign celloutsig_0_27z = !(celloutsig_0_25z[14] ? _01_ : in_data[29]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z | celloutsig_0_6z[22]);
  assign celloutsig_0_18z = ~(_02_ | celloutsig_0_11z);
  assign celloutsig_1_1z = ~in_data[165];
  assign celloutsig_1_19z = ~celloutsig_1_9z;
  assign celloutsig_1_7z = celloutsig_1_6z | ~(celloutsig_1_2z);
  assign celloutsig_1_17z = celloutsig_1_0z[2] | ~(celloutsig_1_13z);
  assign celloutsig_0_16z = celloutsig_0_13z[11] | ~(_02_);
  assign celloutsig_1_2z = in_data[131] | celloutsig_1_1z;
  assign celloutsig_0_10z = celloutsig_0_0z | celloutsig_0_1z;
  assign celloutsig_0_17z = celloutsig_0_9z | celloutsig_0_5z[4];
  assign celloutsig_0_0z = in_data[3] ^ in_data[20];
  assign celloutsig_0_21z = celloutsig_0_5z[4] ^ celloutsig_0_8z;
  always_ff @(negedge celloutsig_1_9z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 15'h0000;
    else _03_ <= { celloutsig_0_32z[16:3], celloutsig_0_41z };
  reg [6:0] _30_;
  always_ff @(negedge celloutsig_1_9z, posedge clkin_data[0])
    if (clkin_data[0]) _30_ <= 7'h00;
    else _30_ <= { celloutsig_0_6z[11:10], celloutsig_0_44z, celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_11z };
  assign out_data[38:32] = _30_;
  reg [8:0] _31_;
  always_ff @(posedge celloutsig_1_9z, posedge clkin_data[0])
    if (clkin_data[0]) _31_ <= 9'h000;
    else _31_ <= { celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_8z, celloutsig_0_4z };
  assign { _02_, _04_[7:4], _00_, _04_[2:0] } = _31_;
  reg [4:0] _32_;
  always_ff @(negedge celloutsig_1_9z, negedge clkin_data[0])
    if (!clkin_data[0]) _32_ <= 5'h00;
    else _32_ <= { celloutsig_0_14z[1:0], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z };
  assign { _05_[4], _01_, _05_[2:0] } = _32_;
  assign celloutsig_0_5z = { celloutsig_0_4z[2:1], celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_1z } & { celloutsig_0_4z[1], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[125:117] & in_data[171:163];
  assign celloutsig_0_4z = { in_data[17], celloutsig_0_0z, celloutsig_0_2z[2:1], celloutsig_0_2z[1] } / { 1'h1, celloutsig_0_3z, celloutsig_0_2z[2:1], in_data[0] };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_13z = { in_data[166:158], celloutsig_1_1z } > { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_1z = { in_data[18:7], celloutsig_0_0z } && in_data[32:20];
  assign celloutsig_0_19z = { celloutsig_0_7z, _02_, _04_[7:4], _00_, _04_[2:0], celloutsig_0_11z } < { celloutsig_0_6z[27:20], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[63:60], celloutsig_0_0z } < { in_data[86:83], celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_2z & ~(celloutsig_1_0z[0]);
  assign celloutsig_1_12z = celloutsig_1_4z & ~(celloutsig_1_10z[4]);
  assign celloutsig_0_24z = celloutsig_0_23z[3] & ~(celloutsig_0_21z);
  assign celloutsig_0_6z = { in_data[46:32], celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z[2:1], celloutsig_0_2z[1] } * { in_data[76:61], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_63z = { celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_43z } * { _03_[13:7], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_44z, celloutsig_0_36z, celloutsig_0_7z };
  assign celloutsig_1_10z = { in_data[107], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z } * { in_data[173:160], celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_13z[8:6], celloutsig_0_11z, celloutsig_0_3z } * { celloutsig_0_13z[8:7], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_10z, _05_[4], _01_, _05_[2:0], celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_18z, _02_, _04_[7:4], _00_, _04_[2:0] } * { celloutsig_0_13z[22:3], celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_1_3z = { in_data[183:173], celloutsig_1_0z } != { in_data[162:154], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_32z = { celloutsig_0_25z[21:4], celloutsig_0_5z } | { celloutsig_0_13z[24:4], celloutsig_0_7z, celloutsig_0_30z };
  assign celloutsig_0_43z = celloutsig_0_25z[5:3] | { _01_, _05_[2:1] };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z } | { in_data[112:111], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_22z = { _05_[4], _01_, _05_[2:1], celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_0z } | { celloutsig_0_2z[1], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_23z = { _04_[5:4], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_0z } | { celloutsig_0_13z[3:1], celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_30z = { celloutsig_0_28z[13:12], celloutsig_0_18z } | { celloutsig_0_6z[14:13], celloutsig_0_26z };
  assign celloutsig_0_44z = & { celloutsig_0_32z[21:7], _01_, _05_[4], _05_[2:0] };
  assign celloutsig_1_18z = & { celloutsig_1_17z, celloutsig_1_11z[4:0] };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_9z, celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z } - { celloutsig_0_6z[20:10], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z, _02_, _04_[7:4], _00_, _04_[2:0], celloutsig_0_11z };
  assign celloutsig_0_28z = { celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_18z, celloutsig_0_0z, _05_[4], _01_, _05_[2:0] } - { celloutsig_0_25z[21:8], celloutsig_0_17z };
  assign celloutsig_0_36z = ~((celloutsig_0_9z & celloutsig_0_7z) | celloutsig_0_27z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z[3] & celloutsig_0_3z) | celloutsig_0_3z);
  assign celloutsig_0_2z[2:1] = ~ { in_data[85], celloutsig_0_0z };
  assign { _04_[8], _04_[3] } = { _02_, _00_ };
  assign _05_[3] = _01_;
  assign celloutsig_0_2z[0] = celloutsig_0_2z[1];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z };
endmodule
