<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Verilog Instantiation Criteria Within SystemC" />
<meta name="abstract" content="A Verilog/SystemVerilog design unit may be instantiated within SystemC if it meets the following criteria:" />
<meta name="description" content="A Verilog/SystemVerilog design unit may be instantiated within SystemC if it meets the following criteria:" />
<meta name="DC.subject" content="Verilog, instantiation criteria in SystemC design, instantiation in SystemC-Verilog design, Verilog from SystemC" />
<meta name="keywords" content="Verilog, instantiation criteria in SystemC design, instantiation in SystemC-Verilog design, Verilog from SystemC" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id91e2034b-59ff-4b36-b5d2-10ace38b4a92" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Verilog Instantiation Criteria Within SystemC</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Verilog Instantiation Criteria Within SystemC" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id91e2034b-59ff-4b36-b5d2-10ace38b4a92">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Verilog Instantiation Criteria Within SystemC</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">A Verilog/SystemVerilog
design unit may be instantiated within SystemC if it meets the following
criteria:</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id91e2034b-59ff-4b36-b5d2-10ace38b4a92__idfd5a71c5-6a82-4565-9d58-2fe3177a75f8"><ul class="ul"><li class="li" id="id91e2034b-59ff-4b36-b5d2-10ace38b4a92__id18d23485-a411-40bf-9e6a-3b9ac5506eea"><p class="p">The
design unit is a module (UDPs and Verilog primitives are not allowed).</p>
</li>
<li class="li" id="id91e2034b-59ff-4b36-b5d2-10ace38b4a92__id767cd2be-4a6f-4635-8a32-fce232509b90"><p class="p">The
ports are named ports (Verilog allows unnamed ports).</p>
</li>
<li class="li" id="id91e2034b-59ff-4b36-b5d2-10ace38b4a92__ide3df525e-60aa-42f1-b826-0b12307af301"><p class="p">The
Verilog/SystemVerilog module name must be a valid C++ identifier.</p>
</li>
<li class="li" id="id91e2034b-59ff-4b36-b5d2-10ace38b4a92__id588aa46d-cb5c-479d-bdb9-5fb186e045e9"><p class="p">The
ports are not connected to bidirectional pass switches (it is not
possible to handle pass switches in SystemC).</p>
</li>
</ul>
<p class="p">A Verilog/SystemVerilog module that is compiled
into a library can be instantiated in a SystemC design as though
the module were a SystemC module by passing the Verilog/SystemVerilog
module name to the foreign module constructor. For an illustration
of this, see <a class="xref fm:Example" href="General_SystemcForeignModuleVerilogDeclaration_idf0d92e06.html#idf0d92e06-1031-4b24-bbe0-1b30f4650d70__ide3e66fc5-3d20-472b-86b9-a852b23cb36d">Example 1</a>.</p>
</div>
<div class="section Subsection" id="id91e2034b-59ff-4b36-b5d2-10ace38b4a92__id4137fd6e-a217-4870-8625-d8182973102b"><h2 class="title Subheading sectiontitle">SystemC and
Verilog Identifiers</h2><p class="p">The SystemC identifiers for the module name
and port names are the same as the Verilog identifiers for the module
name and port names. Verilog identifiers must be valid C++ identifiers.
SystemC and Verilog are both case-sensitive. <span class="ph fmvar:ProductName">Questa SIM</span> does nothing to the SystemC identifiers
when it generates the module. </p>
</div>
<div class="section Subsection" id="id91e2034b-59ff-4b36-b5d2-10ace38b4a92__idb09de902-2650-4ddd-b7bb-15b4ca206fcf"><h2 class="title Subheading sectiontitle">Verilog Configuration Support</h2><p class="p">You can use a Verilog configuration
to configure a Verilog module instantiated in SystemC. The Verilog
configuration must be elaborated (with vsim<span class="ph">or vopt</span>) as
a top-level design unit, or be part of another top-level VHDL or Verilog configuration.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SystemcInstantiatingVerilogSystemverilog_id4889d79f.html" title="To instantiate Verilog or SystemVerilog modules into a SystemC design, you must first create a SystemC foreign module declaration for each Verilog/SystemVerilog module. Once you have created the foreign module declaration, you can instantiate the foreign module just like any other SystemC module.">SystemC Instantiating Verilog or SystemVerilog</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Verilog Instantiation Criteria Within SystemC"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_VerilogInstantiationCriteriaWithinSystemc_id91e2034b.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>