0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_projects/Research/bubble_sort/project_1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_agent.sv,1740120588,systemVerilog,,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_scoreboard.sv,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_driver.sv,1740123693,systemVerilog,,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_monitor.sv,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_sequence.sv,,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_env.sv,1740121710,systemVerilog,,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/top_tb.sv,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_monitor.sv,1740121955,systemVerilog,,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_agent.sv,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_scoreboard.sv,1740121531,systemVerilog,,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_env.sv,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sources_1/imports/new/sorting_transaction.svh,,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
,,,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_sequencer.sv,1740119609,systemVerilog,,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_driver.sv,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sources_1/imports/new/sorting_transaction.svh,,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_test.sv,1740119777,systemVerilog,,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/top_tb.sv,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/top_tb.sv,1740120907,systemVerilog,,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_sequence.sv,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sources_1/imports/new/bubble_sort_if.sv;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_sequencer.sv;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_driver.sv;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_monitor.sv;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_scoreboard.sv;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_agent.sv;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_env.sv;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_test.sv;C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/sorting_sequence.sv,top_tb,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sources_1/imports/new/bubble_sort_if.sv,1740119649,systemVerilog,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/top_tb.sv,C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sim_1/new/top_tb.sv,,sort_if,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/FPGA_projects/Research/bubble_sort/project_1.srcs/sources_1/imports/new/sorting_transaction.svh,1740119112,verilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort.v,1739610150,verilog,,C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_8_2.v,,bubble_sort,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_8_2.v,1739610150,verilog,,C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_flow_control_loop_pipe_sequential_init.v,,bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_8_2,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort_flow_control_loop_pipe_sequential_init.v,1739610150,verilog,,C:/Users/minec/OneDrive/Documents/Coding Projects/Research/HLS/bubble-sort/p1/solution1/syn/verilog/bubble_sort.v,,bubble_sort_flow_control_loop_pipe_sequential_init,,uvm,../../../../project_1.srcs/sources_1/imports/new,+UVM=+UVM,,,,
C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1716425796,verilog,,,,,,,,,,,,
