spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W
spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W
spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_2
dfm
pu_kernel_Pipeline_init_au
pu_comp
pu_kernel_Pipeline_VITIS_LOOP_148_140
pu_kernel_Pipeline_VITIS_LOOP_148_1
pu_kernel_Pipeline_VITIS_LOOP_241_3
pu_kernel_Pipeline_VITIS_LOOP_235_2
pu_kernel_Pipeline_VITIS_LOOP_148_141
pu_kernel
pu_kernel_1_Pipeline_pu_save_stream_into_pu
pu_kernel_1_Pipeline_init_au
pu_kernel_1_Pipeline_VITIS_LOOP_148_138
pu_kernel_1_Pipeline_VITIS_LOOP_148_1
pu_kernel_1_Pipeline_VITIS_LOOP_241_3
pu_kernel_1_Pipeline_VITIS_LOOP_235_2
pu_kernel_1_Pipeline_VITIS_LOOP_148_139
pu_kernel_1
pu_kernel_2_Pipeline_pu_save_stream_into_pu
pu_kernel_2_Pipeline_init_au
pu_kernel_2_Pipeline_VITIS_LOOP_148_136
pu_kernel_2_Pipeline_VITIS_LOOP_148_1
pu_kernel_2_Pipeline_VITIS_LOOP_241_3
pu_kernel_2_Pipeline_VITIS_LOOP_235_2
pu_kernel_2_Pipeline_VITIS_LOOP_148_137
pu_kernel_2
pu_kernel_3_Pipeline_pu_save_stream_into_pu
pu_kernel_3_Pipeline_init_au
pu_kernel_3_Pipeline_VITIS_LOOP_148_134
pu_kernel_3_Pipeline_VITIS_LOOP_148_1
pu_kernel_3_Pipeline_VITIS_LOOP_241_3
pu_kernel_3_Pipeline_VITIS_LOOP_235_2
pu_kernel_3_Pipeline_VITIS_LOOP_148_135
pu_kernel_3
dataflow_in_loop_row_loop
spmm_hls
