{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653551231143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653551231159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 16:47:11 2022 " "Processing started: Thu May 26 16:47:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653551231159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551231159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleb -c simpleb " "Command: quartus_map --read_settings_files=on --write_settings_files=off simpleb -c simpleb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551231159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653551231797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653551231797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset reset simpleb.v(1) " "Verilog HDL Declaration information at simpleb.v(1): object \"Reset\" differs only in case from object \"reset\" in the same scope" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653551243786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Exec exec simpleb.v(1) " "Verilog HDL Declaration information at simpleb.v(1): object \"Exec\" differs only in case from object \"exec\" in the same scope" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653551243786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir3 IR3 simpleb.v(23) " "Verilog HDL Declaration information at simpleb.v(23): object \"ir3\" differs only in case from object \"IR3\" in the same scope" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653551243786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar4 AR4 simpleb.v(23) " "Verilog HDL Declaration information at simpleb.v(23): object \"ar4\" differs only in case from object \"AR4\" in the same scope" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653551243786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir4 IR4 simpleb.v(23) " "Verilog HDL Declaration information at simpleb.v(23): object \"ir4\" differs only in case from object \"IR4\" in the same scope" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653551243786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dr5 DR5 simpleb.v(23) " "Verilog HDL Declaration information at simpleb.v(23): object \"dr5\" differs only in case from object \"DR5\" in the same scope" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653551243786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir5 IR5 simpleb.v(23) " "Verilog HDL Declaration information at simpleb.v(23): object \"ir5\" differs only in case from object \"IR5\" in the same scope" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653551243786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleb.v 1 1 " "Found 1 design units, including 1 entities, in source file simpleb.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleb " "Found entity 1: simpleb" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file phasecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phaseCounter " "Found entity 1: phaseCounter" {  } { { "phaseCounter.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/phaseCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szcv.v 1 1 " "Found 1 design units, including 1 entities, in source file szcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 szcv " "Found entity 1: szcv" {  } { { "szcv.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/szcv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "externalout.v 1 1 " "Found 1 design units, including 1 entities, in source file externalout.v" { { "Info" "ISGN_ENTITY_NAME" "1 externalOut " "Found entity 1: externalOut" {  } { { "externalOut.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/externalOut.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer " "Found entity 1: demultiplexer" {  } { { "demultiplexer.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/demultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "HazardDetectionUnit.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/HazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/adder16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar_szcv.v 1 1 " "Found 1 design units, including 1 entities, in source file ar_szcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ar_szcv " "Found entity 1: ar_szcv" {  } { { "ar_szcv.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ar_szcv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control3.v 1 1 " "Found 1 design units, including 1 entities, in source file control3.v" { { "Info" "ISGN_ENTITY_NAME" "1 control3 " "Found entity 1: control3" {  } { { "control3.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/control3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/instructionMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fwd.v 1 1 " "Found 1 design units, including 1 entities, in source file fwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fwd " "Found entity 1: Fwd" {  } { { "Fwd.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/Fwd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclecount.v 1 1 " "Found 1 design units, including 1 entities, in source file cyclecount.v" { { "Info" "ISGN_ENTITY_NAME" "1 cycleCount " "Found entity 1: cycleCount" {  } { { "cycleCount.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/cycleCount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551243947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inst0 simpleb.v(28) " "Verilog HDL Implicit Net warning at simpleb.v(28): created implicit net for \"inst0\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ins3 simpleb.v(29) " "Verilog HDL Implicit Net warning at simpleb.v(29): created implicit net for \"ins3\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC simpleb.v(31) " "Verilog HDL Implicit Net warning at simpleb.v(31): created implicit net for \"PC\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AR simpleb.v(32) " "Verilog HDL Implicit Net warning at simpleb.v(32): created implicit net for \"AR\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AR_4 simpleb.v(33) " "Verilog HDL Implicit Net warning at simpleb.v(33): created implicit net for \"AR_4\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BR simpleb.v(34) " "Verilog HDL Implicit Net warning at simpleb.v(34): created implicit net for \"BR\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ARSource simpleb.v(35) " "Verilog HDL Implicit Net warning at simpleb.v(35): created implicit net for \"ARSource\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MEMQ simpleb.v(36) " "Verilog HDL Implicit Net warning at simpleb.v(36): created implicit net for \"MEMQ\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUAR simpleb.v(37) " "Verilog HDL Implicit Net warning at simpleb.v(37): created implicit net for \"ALUAR\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUBR simpleb.v(38) " "Verilog HDL Implicit Net warning at simpleb.v(38): created implicit net for \"ALUBR\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUARS simpleb.v(39) " "Verilog HDL Implicit Net warning at simpleb.v(39): created implicit net for \"ALUARS\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DR simpleb.v(40) " "Verilog HDL Implicit Net warning at simpleb.v(40): created implicit net for \"DR\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDR simpleb.v(41) " "Verilog HDL Implicit Net warning at simpleb.v(41): created implicit net for \"MDR\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WRd simpleb.v(44) " "Verilog HDL Implicit Net warning at simpleb.v(44): created implicit net for \"WRd\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WRa simpleb.v(45) " "Verilog HDL Implicit Net warning at simpleb.v(45): created implicit net for \"WRa\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rd3 simpleb.v(49) " "Verilog HDL Implicit Net warning at simpleb.v(49): created implicit net for \"Rd3\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rd4 simpleb.v(50) " "Verilog HDL Implicit Net warning at simpleb.v(50): created implicit net for \"Rd4\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ja simpleb.v(52) " "Verilog HDL Implicit Net warning at simpleb.v(52): created implicit net for \"Ja\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock simpleb.v(58) " "Verilog HDL Implicit Net warning at simpleb.v(58): created implicit net for \"clock\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ar_s simpleb.v(136) " "Verilog HDL Implicit Net warning at simpleb.v(136): created implicit net for \"ar_s\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ar_z simpleb.v(136) " "Verilog HDL Implicit Net warning at simpleb.v(136): created implicit net for \"ar_z\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ar_c simpleb.v(136) " "Verilog HDL Implicit Net warning at simpleb.v(136): created implicit net for \"ar_c\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ar_v simpleb.v(136) " "Verilog HDL Implicit Net warning at simpleb.v(136): created implicit net for \"ar_v\"" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551243947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleb " "Elaborating entity \"simpleb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst0 simpleb.v(28) " "Verilog HDL or VHDL warning at simpleb.v(28): object \"inst0\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ins3 simpleb.v(29) " "Verilog HDL or VHDL warning at simpleb.v(29): object \"ins3\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC simpleb.v(31) " "Verilog HDL or VHDL warning at simpleb.v(31): object \"PC\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AR simpleb.v(32) " "Verilog HDL or VHDL warning at simpleb.v(32): object \"AR\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AR_4 simpleb.v(33) " "Verilog HDL or VHDL warning at simpleb.v(33): object \"AR_4\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BR simpleb.v(34) " "Verilog HDL or VHDL warning at simpleb.v(34): object \"BR\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ARSource simpleb.v(35) " "Verilog HDL or VHDL warning at simpleb.v(35): object \"ARSource\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEMQ simpleb.v(36) " "Verilog HDL or VHDL warning at simpleb.v(36): object \"MEMQ\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUAR simpleb.v(37) " "Verilog HDL or VHDL warning at simpleb.v(37): object \"ALUAR\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUBR simpleb.v(38) " "Verilog HDL or VHDL warning at simpleb.v(38): object \"ALUBR\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUARS simpleb.v(39) " "Verilog HDL or VHDL warning at simpleb.v(39): object \"ALUARS\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DR simpleb.v(40) " "Verilog HDL or VHDL warning at simpleb.v(40): object \"DR\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MDR simpleb.v(41) " "Verilog HDL or VHDL warning at simpleb.v(41): object \"MDR\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WRd simpleb.v(44) " "Verilog HDL or VHDL warning at simpleb.v(44): object \"WRd\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WRa simpleb.v(45) " "Verilog HDL or VHDL warning at simpleb.v(45): object \"WRa\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd3 simpleb.v(49) " "Verilog HDL or VHDL warning at simpleb.v(49): object \"Rd3\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rd4 simpleb.v(50) " "Verilog HDL or VHDL warning at simpleb.v(50): object \"Rd4\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ja simpleb.v(52) " "Verilog HDL or VHDL warning at simpleb.v(52): object \"Ja\" assigned a value but never read" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551244032 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(28) " "Verilog HDL assignment warning at simpleb.v(28): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(29) " "Verilog HDL assignment warning at simpleb.v(29): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(31) " "Verilog HDL assignment warning at simpleb.v(31): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(32) " "Verilog HDL assignment warning at simpleb.v(32): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(33) " "Verilog HDL assignment warning at simpleb.v(33): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(34) " "Verilog HDL assignment warning at simpleb.v(34): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(35) " "Verilog HDL assignment warning at simpleb.v(35): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(36) " "Verilog HDL assignment warning at simpleb.v(36): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(37) " "Verilog HDL assignment warning at simpleb.v(37): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(38) " "Verilog HDL assignment warning at simpleb.v(38): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(39) " "Verilog HDL assignment warning at simpleb.v(39): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(40) " "Verilog HDL assignment warning at simpleb.v(40): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(41) " "Verilog HDL assignment warning at simpleb.v(41): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(44) " "Verilog HDL assignment warning at simpleb.v(44): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 simpleb.v(45) " "Verilog HDL assignment warning at simpleb.v(45): truncated value with size 3 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 simpleb.v(49) " "Verilog HDL assignment warning at simpleb.v(49): truncated value with size 3 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 simpleb.v(50) " "Verilog HDL assignment warning at simpleb.v(50): truncated value with size 3 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simpleb.v(52) " "Verilog HDL assignment warning at simpleb.v(52): truncated value with size 16 to match size of target (1)" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244048 "|simpleb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL0 " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL0\"" {  } { { "simpleb.v" "PLL0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL0\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL0\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL0\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244263 ""}  } { { "PLL.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653551244263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551244335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551244335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL0\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL0\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycleCount cycleCount:cycleCount0 " "Elaborating entity \"cycleCount\" for hierarchy \"cycleCount:cycleCount0\"" {  } { { "simpleb.v" "cycleCount0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244352 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevenseg.v 1 1 " "Using design file sevenseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenseg.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551244424 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653551244424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg cycleCount:cycleCount0\|sevenSeg:a0 " "Elaborating entity \"sevenSeg\" for hierarchy \"cycleCount:cycleCount0\|sevenSeg:a0\"" {  } { { "cycleCount.v" "a0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/cycleCount.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc0 " "Elaborating entity \"pc\" for hierarchy \"pc:pc0\"" {  } { { "simpleb.v" "pc0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc.v(9) " "Verilog HDL assignment warning at pc.v(9): truncated value with size 32 to match size of target (16)" {  } { { "pc.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/pc.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244476 "|simpleb|pc:pc0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc.v(20) " "Verilog HDL assignment warning at pc.v(20): truncated value with size 32 to match size of target (16)" {  } { { "pc.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/pc.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551244476 "|simpleb|pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMemory0 " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMemory0\"" {  } { { "simpleb.v" "instructionMemory0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMemory0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/instructionMemory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMemory0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/instructionMemory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMemory0\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BubbleSort.mif " "Parameter \"init_file\" = \"BubbleSort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551244667 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/instructionMemory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653551244667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jhc1 " "Found entity 1: altsyncram_jhc1" {  } { { "db/altsyncram_jhc1.tdf" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551244748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551244748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jhc1 instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated " "Elaborating entity \"altsyncram_jhc1\" for hierarchy \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e2 " "Found entity 1: altsyncram_v2e2" {  } { { "db/altsyncram_v2e2.tdf" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_v2e2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551244828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551244828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e2 instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|altsyncram_v2e2:altsyncram1 " "Elaborating entity \"altsyncram_v2e2\" for hierarchy \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|altsyncram_v2e2:altsyncram1\"" {  } { { "db/altsyncram_jhc1.tdf" "altsyncram1" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551244828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jhc1.tdf" "mgl_prim2" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551245650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jhc1.tdf" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551245674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551245681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551245681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551245681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551245681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551245681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551245681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551245681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551245681 ""}  } { { "db/altsyncram_jhc1.tdf" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_jhc1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653551245681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551245873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"instructionMemory:instructionMemory0\|altsyncram:altsyncram_component\|altsyncram_jhc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir0 " "Elaborating entity \"ir\" for hierarchy \"ir:ir0\"" {  } { { "simpleb.v" "ir0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:pc2 " "Elaborating entity \"REG\" for hierarchy \"REG:pc2\"" {  } { { "simpleb.v" "pc2" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control0 " "Elaborating entity \"control\" for hierarchy \"control:control0\"" {  } { { "simpleb.v" "control0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control.v(45) " "Verilog HDL assignment warning at control.v(45): truncated value with size 32 to match size of target (16)" {  } { { "control.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/control.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551246446 "|simpleb|control:control0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:jumpAddressCalucurator " "Elaborating entity \"adder16\" for hierarchy \"adder16:jumpAddressCalucurator\"" {  } { { "simpleb.v" "jumpAddressCalucurator" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:HazardDetectionUnit0 " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:HazardDetectionUnit0\"" {  } { { "simpleb.v" "HazardDetectionUnit0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:ForwardingUnit0 " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:ForwardingUnit0\"" {  } { { "simpleb.v" "ForwardingUnit0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFile0 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFile0\"" {  } { { "simpleb.v" "registerFile0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control3 control3:control3 " "Elaborating entity \"control3\" for hierarchy \"control3:control3\"" {  } { { "simpleb.v" "control3" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "externalOut externalOut:externalOut0 " "Elaborating entity \"externalOut\" for hierarchy \"externalOut:externalOut0\"" {  } { { "simpleb.v" "externalOut0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fwd Fwd:FWD_A3 " "Elaborating entity \"Fwd\" for hierarchy \"Fwd:FWD_A3\"" {  } { { "simpleb.v" "FWD_A3" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:ar_ir0 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:ar_ir0\"" {  } { { "simpleb.v" "ar_ir0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "simpleb.v" "alu0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(36) " "Verilog HDL assignment warning at alu.v(36): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/alu.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551246651 "|simpleb|alu:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter0 " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter0\"" {  } { { "simpleb.v" "shifter0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifted_double_in shifter.v(24) " "Verilog HDL or VHDL warning at shifter.v(24): object \"shifted_double_in\" assigned a value but never read" {  } { { "shifter.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653551246683 "|simpleb|shifter:shifter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 shifter.v(75) " "Verilog HDL assignment warning at shifter.v(75): truncated value with size 17 to match size of target (16)" {  } { { "shifter.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551246684 "|simpleb|shifter:shifter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shifter.v(77) " "Verilog HDL assignment warning at shifter.v(77): truncated value with size 32 to match size of target (1)" {  } { { "shifter.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551246684 "|simpleb|shifter:shifter0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(50) " "Verilog HDL Case Statement warning at shifter.v(50): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653551246684 "|simpleb|shifter:shifter0"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "shiftout shiftout shifter.v(47) " "Verilog HDL warning at shifter.v(47): variable shiftout in static task or function shiftout may have unintended latch behavior" {  } { { "shifter.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v" 47 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1653551246684 "|simpleb|shifter:shifter0"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "shiftout shifter.v(47) " "Verilog HDL Function Declaration warning at shifter.v(47): function \"shiftout\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "shifter.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v" 47 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1653551246684 "|simpleb|shifter:shifter0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shiftout 0 shifter.v(47) " "Net \"shiftout\" at shifter.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "shifter.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/shifter.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653551246684 "|simpleb|shifter:shifter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar_szcv ar_szcv:ar_szcv0 " "Elaborating entity \"ar_szcv\" for hierarchy \"ar_szcv:ar_szcv0\"" {  } { { "simpleb.v" "ar_szcv0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ar_szcv.v(4) " "Verilog HDL assignment warning at ar_szcv.v(4): truncated value with size 32 to match size of target (1)" {  } { { "ar_szcv.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ar_szcv.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653551246697 "|simpleb|ar_szcv:ar_szcv0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram0\"" {  } { { "simpleb.v" "ram0" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file random.mif " "Parameter \"init_file\" = \"random.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653551246783 ""}  } { { "ram.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653551246783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gck1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gck1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gck1 " "Found entity 1: altsyncram_gck1" {  } { { "db/altsyncram_gck1.tdf" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_gck1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551246869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551246869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gck1 ram:ram0\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated " "Elaborating entity \"altsyncram_gck1\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551246869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ema2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ema2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ema2 " "Found entity 1: altsyncram_ema2" {  } { { "db/altsyncram_ema2.tdf" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_ema2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551247001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551247001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ema2 ram:ram0\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|altsyncram_ema2:altsyncram1 " "Elaborating entity \"altsyncram_ema2\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\|altsyncram_gck1:auto_generated\|altsyncram_ema2:altsyncram1\"" {  } { { "db/altsyncram_gck1.tdf" "altsyncram1" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/altsyncram_gck1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551247001 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2048 C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/random.mif " "Memory depth (4096) in the design file differs from memory depth (2048) in the Memory Initialization File \"C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/random.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ram.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/ram.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1653551247017 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1653551247518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.26.16:47:32 Progress: Loading sld1b18c9ab/alt_sld_fab_wrapper_hw.tcl " "2022.05.26.16:47:32 Progress: Loading sld1b18c9ab/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551252719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551256374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551256742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551261654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551261983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551262255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551262690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551262708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551262708 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1653551263509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b18c9ab/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1b18c9ab/alt_sld_fab.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551264041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551264041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551264193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551264193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551264209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551264209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551264324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551264324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551264451 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551264451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551264451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/db/ip/sld1b18c9ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653551264544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551264544 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653551268308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[0\] GND " "Pin \"LED0\[0\]\" is stuck at GND" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653551269819 "|simpleb|LED0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[0\] GND " "Pin \"LED1\[0\]\" is stuck at GND" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653551269819 "|simpleb|LED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[0\] GND " "Pin \"LED2\[0\]\" is stuck at GND" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653551269819 "|simpleb|LED2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[0\] GND " "Pin \"LED3\[0\]\" is stuck at GND" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653551269819 "|simpleb|LED3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count_LEDA\[0\] GND " "Pin \"count_LEDA\[0\]\" is stuck at GND" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653551269819 "|simpleb|count_LEDA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count_LEDB\[0\] GND " "Pin \"count_LEDB\[0\]\" is stuck at GND" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653551269819 "|simpleb|count_LEDB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selector VCC " "Pin \"selector\" is stuck at VCC" {  } { { "simpleb.v" "" { Text "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/simpleb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653551269819 "|simpleb|selector"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653551269819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551270019 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653551272146 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1653551272205 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1653551272205 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551272443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/output_files/simpleb.map.smsg " "Generated suppressed messages file C:/Users/moeka/git/kuis-isle3hw/2022-simple-team17/simpleb/output_files/simpleb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551273381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653551274743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653551274743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1728 " "Implemented 1728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653551275013 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653551275013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1607 " "Implemented 1607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653551275013 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653551275013 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1653551275013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653551275013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653551275058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 16:47:55 2022 " "Processing ended: Thu May 26 16:47:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653551275058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653551275058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653551275058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653551275058 ""}
