Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
