

================================================================
== Vivado HLS Report for 'linear_array_array_ap_fixed_10u_linear_config12_s'
================================================================
* Date:           Mon Nov 22 19:57:10 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.916 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       6|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     198|    -|
|Register             |        -|      -|        3|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|        3|     204|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op25  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op36  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n  |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 198|         44|   22|         44|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|start_out                | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|start_write              | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,10u>,linear_config12> | return value |
|data_V_data_0_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_0_V                  |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_0_V                  |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                  data_V_data_0_V                  |    pointer   |
|data_V_data_1_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_1_V                  |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_1_V                  |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                  data_V_data_1_V                  |    pointer   |
|data_V_data_2_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_2_V                  |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_2_V                  |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                  data_V_data_2_V                  |    pointer   |
|data_V_data_3_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_3_V                  |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_3_V                  |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                  data_V_data_3_V                  |    pointer   |
|data_V_data_4_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_4_V                  |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_4_V                  |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                  data_V_data_4_V                  |    pointer   |
|data_V_data_5_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_5_V                  |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_5_V                  |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                  data_V_data_5_V                  |    pointer   |
|data_V_data_6_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_6_V                  |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_6_V                  |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                  data_V_data_6_V                  |    pointer   |
|data_V_data_7_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_7_V                  |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_7_V                  |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                  data_V_data_7_V                  |    pointer   |
|data_V_data_8_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_8_V                  |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_8_V                  |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                  data_V_data_8_V                  |    pointer   |
|data_V_data_9_V_dout     |  in |   12|   ap_fifo  |                  data_V_data_9_V                  |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_9_V                  |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                  data_V_data_9_V                  |    pointer   |
|res_V_data_0_V_din       | out |   12|   ap_fifo  |                   res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                   res_V_data_0_V                  |    pointer   |
|res_V_data_1_V_din       | out |   12|   ap_fifo  |                   res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                   res_V_data_1_V                  |    pointer   |
|res_V_data_2_V_din       | out |   12|   ap_fifo  |                   res_V_data_2_V                  |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_2_V                  |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                   res_V_data_2_V                  |    pointer   |
|res_V_data_3_V_din       | out |   12|   ap_fifo  |                   res_V_data_3_V                  |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_3_V                  |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                   res_V_data_3_V                  |    pointer   |
|res_V_data_4_V_din       | out |   12|   ap_fifo  |                   res_V_data_4_V                  |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_4_V                  |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                   res_V_data_4_V                  |    pointer   |
|res_V_data_5_V_din       | out |   12|   ap_fifo  |                   res_V_data_5_V                  |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_5_V                  |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                   res_V_data_5_V                  |    pointer   |
|res_V_data_6_V_din       | out |   12|   ap_fifo  |                   res_V_data_6_V                  |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_6_V                  |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                   res_V_data_6_V                  |    pointer   |
|res_V_data_7_V_din       | out |   12|   ap_fifo  |                   res_V_data_7_V                  |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_7_V                  |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                   res_V_data_7_V                  |    pointer   |
|res_V_data_8_V_din       | out |   12|   ap_fifo  |                   res_V_data_8_V                  |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_8_V                  |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                   res_V_data_8_V                  |    pointer   |
|res_V_data_9_V_din       | out |   12|   ap_fifo  |                   res_V_data_9_V                  |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_9_V                  |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                   res_V_data_9_V                  |    pointer   |
+-------------------------+-----+-----+------------+---------------------------------------------------+--------------+

