0.6
2019.2
Nov  6 2019
21:57:16
E:/OneDrive/Desktop/lab09_skel/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/alu.v,1610404350,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/bus_interface_unit.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,alu,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/bus_interface_unit.v,1610404356,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/control_unit.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,bus_interface_unit,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/control_unit.v,1610990572,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/cpu.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,control_unit,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/cpu.v,1610421850,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/decode_unit.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,cpu,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/cpu_test.v,1610404364,verilog,,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,cpu_test,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/decode_unit.v,1610988896,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/gpio.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,decode_unit,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,1610404374,verilog,,,,,,,,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/gpio.v,1610421816,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/gpio_unit.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,io_sram,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/gpio_unit.v,1610404380,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/interrupt_controller.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,gpio_unit,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/interrupt_controller.v,1610988112,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/reg_file_interface_unit.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,interrupt_controller,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/reg_file_interface_unit.v,1610404400,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/register_file.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,reg_file_interface_unit,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/register_file.v,1610404402,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/rom.v,,dual_port_sram,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/rom.v,1610413282,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/signal_generation_unit.v,,rom,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/signal_generation_unit.v,1610990698,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/sram.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,signal_generation_unit,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/sram.v,1610404410,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/state_machine.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,sram,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/state_machine.v,1610404414,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/timer_unit.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,state_machine,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/timer_unit.v,1610413148,verilog,,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/cpu_test.v,E:/OneDrive/Desktop/lab09_skel/project_1.srcs/sources_1/imports/lab09_skel/defines.vh,timer_unit,,,../../../../project_1.srcs/sources_1/imports/lab09_skel,,,,,
