// Seed: 1483142261
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output tri id_2,
    input supply1 id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  always id_2 = 1'h0;
  wire id_10 = id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wire id_2,
    output wand id_3,
    input wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7
);
  wire id_9;
  module_0(
      id_0, id_3, id_3, id_0
  );
endmodule
