<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 15:52:28 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>ASIMUT(1) cao-vlsi reference manual ASIMUT(1)</p>

<p style="margin-top: 1em">NAME <br>
asimut - A simulation tool for hardware descriptions</p>

<p style="margin-top: 1em">SYNOPSIS <br>
asimut [options] [root_file] [pattern_file]
[result_file]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
asimut is a logical simulation tool for hardware
descriptions. It compiles and loads a complete hardware
description written in VHDL (Very high speed integrated
circuits Hardware <br>
Description Language). The hardware description may be
structural (a hierarchy of instances) or behavioural. Only a
subset of VHDL is supported. Descriptions that do not match
<br>
this subset cause a syntax error during compilation. See
vhdl(5) for detailed information about the supported subset
of VHDL.</p>

<p style="margin-top: 1em">Once a hardware description is
loaded, asimut looks for a simulation pattern description
file. This file is to be written in pat format. The file is
compiled, loaded and linked <br>
with the hardware description. Then, the simulation is
started. When patterns are processed, a result file in pat
format is produced.</p>

<p style="margin-top: 1em">If a save action has been
requested in the pattern description file (see pat (5)),
asimut creates also a save file representing the state of
the description at the end of the <br>
simulation of the last pattern. The save file is named
root_file.sav, where root_file is the name of the
description.</p>

<p style="margin-top: 1em">The save file can be used in a
later simulation sequence to initialize the state of the
(same) hardware description before the simulation begins.
Using this mechanism, a large <br>
sequence of patterns can be breaked onto several small
sequences, each one initializing the hardware description
with the save file resulted from the previous sequence.</p>

<p style="margin-top: 1em">asimut reads several parameters
from the environment variables :</p>

<p style="margin-top: 1em">MBK_CATA_LIB list of directories
containing description and pattern files (using $PATH
syntax). The default path is the current directory (see
mbk(1)).</p>

<p style="margin-top: 1em">MBK_WORK_LIB specifies the
current working directory. The working directory indicates
the place where all output files are written.</p>

<p style="margin-top: 1em">MBK_CATAL_NAME Indicates the
file where the behavioral description files are listed. This
file is used to leaf cells of a structural description.(see
mbk(1))</p>

<p style="margin-top: 1em">MBK_IN_LO file extension for
structural entity. (see mbk(1))</p>

<p style="margin-top: 1em">VH_BEHSFX list of file
extensions for behavioural entities (using $PATH syntax).
The default file extension is vbe.</p>

<p style="margin-top: 1em">VH_PATSFX list of file
extensions for pattern description entities (using $PATH
syntax). The default file extension is pat.</p>

<p style="margin-top: 1em">VH_DLYSFX list of file
extensions for delays description entities (using $PATH
syntax). The default file extension is dly.</p>

<p style="margin-top: 1em">VH_MAXERR maximum number of
errors allowed during simulation phase. If the number of
errors occurred during simulation reaches VH_MAXERR, asimut
stops the simulation at <br>
the end of processing the current pattern. Patterns
following the current pattern remain unprocessed and are
reproduced in the result file. The default value <br>
of VH_MAXERR is 10.</p>

<p style="margin-top: 1em">root_file is the name of the
description.</p>

<p style="margin-top: 1em">By default asimut looks for a
structural description. It uses the MBK_IN_LO environment
variables to identify both the format and the extension of
structural description files. <br>
To load structural VHDL files MBK_IN_LO must be set to
vst.</p>

<p style="margin-top: 1em">To load a pure behavioural
description -b option must be specified. In such a case
asimut loads a data flow VHDL description file. The
VH_BEHSFX environment variable gives the <br>
extensions to be used.</p>

<p style="margin-top: 1em">pattern_file is the entity name
of the pattern description. The file containing this entity
must be named pattern_file.ext , where ext is one of the
extension specified in <br>
VH_PATSFX.</p>

<p style="margin-top: 1em">result_file is the result file
produced by asimut. The result file is a pattern description
file with the extension specified by VH_PATSFX.</p>

<p style="margin-top: 1em">OPTIONS <br>
-b consider the root_file description as a behavioural
description</p>

<p style="margin-top: 1em">-backdelay [min, max, typ]
delay_file <br>
use file delay_file.ext for delays backannotation, where ext
is one of the extension specified in VH_DLYSFX.</p>

<p style="margin-top: 1em">-bdd use BDDs (Binary Decision
Diagram) to represent expressions. Using this option makes
the simulation be two times faster but increases memory
requirement</p>

<p style="margin-top: 1em">-c run only the compilation
stage</p>

<p style="margin-top: 1em">-core core_file at the first
error encountered, dump the state of the circuit in both an
ascii file (suffixed .cor) and a binary save file (suffixed
.sav) which can be used <br>
as initialization file in a further session. If the -nores
option is specified a pattern file is also produced.</p>

<p style="margin-top: 1em">-dbg[sbpldc] call the debugger
(developer usage)</p>

<p style="margin-top: 1em">-defaultdelay (-dd) only null
delays (no after clause in the VHDL file) are changed if
backannotated delays or fixed delays are specified.</p>

<p style="margin-top: 1em">-fixeddelay value (-fd value)
<br>
all delays of the description are fixed to value.</p>

<p style="margin-top: 1em">-h display this help file</p>

<p style="margin-top: 1em">-i value initialize all signals
of the description with value. Value can be 0 or 1</p>

<p style="margin-top: 1em">-i save_file read a save file
and use it to initialize the state of the description before
processing the first pattern (the file name cannot be 1 nor
0)</p>

<p style="margin-top: 1em">-inspect instance_name <br>
produce a pattern file corresponding to the interface of the
instance identified by instance-name</p>

<p style="margin-top: 1em">-l n print at most n characters
for pattern labels. The default value for n is 15.</p>

<p style="margin-top: 1em">-nores do not generate result
file</p>

<p style="margin-top: 1em">-p n load at most n patterns
from input pattern file each time. Using this feature
reduces memory allocation when a great number of patterns
are to be simulated. <br>
In addition after the n patterns have been processed, the
simulation result is printed in the result pattern file. The
default value for n is 0 which makes <br>
the whole pattern file be loaded.</p>

<p style="margin-top: 1em">-t trace signals when making
BDDs (developer usage).</p>

<p style="margin-top: 1em">-transport use transport delay
model (default is inertial).</p>

<p style="margin-top: 1em">-zerodelay (-zd) all the delays
of the VHDL description are supposed to be null delays.</p>

<p style="margin-top: 1em">EXAMPLE <br>
asimut -b -i init_add adder_32 adder_patterns res_add</p>

<p style="margin-top: 1em">simulates a behavioural
description held in the file named &rsquo;adder_32.vbe using
the pattern file &lsquo;adder_patterns.pat&rsquo;. The
simulation results is written into &rsquo;res_add.pat&rsquo;
and the <br>
description is initialized with the values contained in
&rsquo;init_add.sav&rsquo;.</p>

<p style="margin-top: 1em">DIAGNOSTICS <br>
Register initializations in the pattern file allows changing
the value of a register into a known value. However, using
this feature to initialize a register before executing the
<br>
first pattern is not recommended. Registers value (defined
by the initialization statement) may be overwritten since
description has not a coherent state before the first
pat&acirc; <br>
tern.</p>

<p style="margin-top: 1em">SEE ALSO <br>
vhdl(5), pat(5), genpat(1), mbk(1)</p>

<p style="margin-top: 1em">ASIM/LIP6 October 1, 1997
ASIMUT(1)</p>
<hr>
</body>
</html>
