
praca_przejsciowa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004930  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b8  08004bd0  08004bd0  00014bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000078  08005488  08005488  00015488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000118  08005500  08005500  00015500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08005618  08005618  00015618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800561c  0800561c  0001561c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000104  20000000  08005620  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00003e68  20000104  08005724  00020104  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003f6c  08005724  00023f6c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002dd87  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004b5f  00000000  00000000  0004debb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000bd71  00000000  00000000  00052a1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001360  00000000  00000000  0005e790  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001978  00000000  00000000  0005faf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000af8f  00000000  00000000  00061468  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00008c12  00000000  00000000  0006c3f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00075009  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003e00  00000000  00000000  00075088  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000076  00000000  00000000  00078e88  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000104 	.word	0x20000104
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08004bb8 	.word	0x08004bb8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000108 	.word	0x20000108
 80002dc:	08004bb8 	.word	0x08004bb8

080002e0 <selfrel_offset31>:
 80002e0:	6803      	ldr	r3, [r0, #0]
 80002e2:	005a      	lsls	r2, r3, #1
 80002e4:	bf4c      	ite	mi
 80002e6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80002ea:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80002ee:	4418      	add	r0, r3
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop

080002f4 <search_EIT_table>:
 80002f4:	b361      	cbz	r1, 8000350 <search_EIT_table+0x5c>
 80002f6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002fa:	f101 3aff 	add.w	sl, r1, #4294967295
 80002fe:	4690      	mov	r8, r2
 8000300:	4606      	mov	r6, r0
 8000302:	46d1      	mov	r9, sl
 8000304:	2700      	movs	r7, #0
 8000306:	eb07 0409 	add.w	r4, r7, r9
 800030a:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 800030e:	1064      	asrs	r4, r4, #1
 8000310:	00e5      	lsls	r5, r4, #3
 8000312:	1971      	adds	r1, r6, r5
 8000314:	4608      	mov	r0, r1
 8000316:	f7ff ffe3 	bl	80002e0 <selfrel_offset31>
 800031a:	45a2      	cmp	sl, r4
 800031c:	4683      	mov	fp, r0
 800031e:	f105 0008 	add.w	r0, r5, #8
 8000322:	4430      	add	r0, r6
 8000324:	d009      	beq.n	800033a <search_EIT_table+0x46>
 8000326:	f7ff ffdb 	bl	80002e0 <selfrel_offset31>
 800032a:	45c3      	cmp	fp, r8
 800032c:	f100 30ff 	add.w	r0, r0, #4294967295
 8000330:	d805      	bhi.n	800033e <search_EIT_table+0x4a>
 8000332:	4540      	cmp	r0, r8
 8000334:	d209      	bcs.n	800034a <search_EIT_table+0x56>
 8000336:	1c67      	adds	r7, r4, #1
 8000338:	e7e5      	b.n	8000306 <search_EIT_table+0x12>
 800033a:	45c3      	cmp	fp, r8
 800033c:	d905      	bls.n	800034a <search_EIT_table+0x56>
 800033e:	42a7      	cmp	r7, r4
 8000340:	d002      	beq.n	8000348 <search_EIT_table+0x54>
 8000342:	f104 39ff 	add.w	r9, r4, #4294967295
 8000346:	e7de      	b.n	8000306 <search_EIT_table+0x12>
 8000348:	2100      	movs	r1, #0
 800034a:	4608      	mov	r0, r1
 800034c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000350:	4608      	mov	r0, r1
 8000352:	4770      	bx	lr

08000354 <__gnu_unwind_get_pr_addr>:
 8000354:	2801      	cmp	r0, #1
 8000356:	d007      	beq.n	8000368 <__gnu_unwind_get_pr_addr+0x14>
 8000358:	2802      	cmp	r0, #2
 800035a:	d007      	beq.n	800036c <__gnu_unwind_get_pr_addr+0x18>
 800035c:	4b04      	ldr	r3, [pc, #16]	; (8000370 <__gnu_unwind_get_pr_addr+0x1c>)
 800035e:	2800      	cmp	r0, #0
 8000360:	bf0c      	ite	eq
 8000362:	4618      	moveq	r0, r3
 8000364:	2000      	movne	r0, #0
 8000366:	4770      	bx	lr
 8000368:	4802      	ldr	r0, [pc, #8]	; (8000374 <__gnu_unwind_get_pr_addr+0x20>)
 800036a:	4770      	bx	lr
 800036c:	4802      	ldr	r0, [pc, #8]	; (8000378 <__gnu_unwind_get_pr_addr+0x24>)
 800036e:	4770      	bx	lr
 8000370:	08000a59 	.word	0x08000a59
 8000374:	08000a5d 	.word	0x08000a5d
 8000378:	08000a61 	.word	0x08000a61

0800037c <get_eit_entry>:
 800037c:	b530      	push	{r4, r5, lr}
 800037e:	4b24      	ldr	r3, [pc, #144]	; (8000410 <get_eit_entry+0x94>)
 8000380:	b083      	sub	sp, #12
 8000382:	4604      	mov	r4, r0
 8000384:	1e8d      	subs	r5, r1, #2
 8000386:	b37b      	cbz	r3, 80003e8 <get_eit_entry+0x6c>
 8000388:	a901      	add	r1, sp, #4
 800038a:	4628      	mov	r0, r5
 800038c:	f3af 8000 	nop.w
 8000390:	b320      	cbz	r0, 80003dc <get_eit_entry+0x60>
 8000392:	9901      	ldr	r1, [sp, #4]
 8000394:	462a      	mov	r2, r5
 8000396:	f7ff ffad 	bl	80002f4 <search_EIT_table>
 800039a:	4601      	mov	r1, r0
 800039c:	b1f0      	cbz	r0, 80003dc <get_eit_entry+0x60>
 800039e:	f7ff ff9f 	bl	80002e0 <selfrel_offset31>
 80003a2:	684b      	ldr	r3, [r1, #4]
 80003a4:	64a0      	str	r0, [r4, #72]	; 0x48
 80003a6:	2b01      	cmp	r3, #1
 80003a8:	d012      	beq.n	80003d0 <get_eit_entry+0x54>
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f101 0004 	add.w	r0, r1, #4
 80003b0:	db20      	blt.n	80003f4 <get_eit_entry+0x78>
 80003b2:	f7ff ff95 	bl	80002e0 <selfrel_offset31>
 80003b6:	2300      	movs	r3, #0
 80003b8:	64e0      	str	r0, [r4, #76]	; 0x4c
 80003ba:	6523      	str	r3, [r4, #80]	; 0x50
 80003bc:	6803      	ldr	r3, [r0, #0]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	db1c      	blt.n	80003fc <get_eit_entry+0x80>
 80003c2:	f7ff ff8d 	bl	80002e0 <selfrel_offset31>
 80003c6:	2300      	movs	r3, #0
 80003c8:	6120      	str	r0, [r4, #16]
 80003ca:	4618      	mov	r0, r3
 80003cc:	b003      	add	sp, #12
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	2300      	movs	r3, #0
 80003d2:	6123      	str	r3, [r4, #16]
 80003d4:	2305      	movs	r3, #5
 80003d6:	4618      	mov	r0, r3
 80003d8:	b003      	add	sp, #12
 80003da:	bd30      	pop	{r4, r5, pc}
 80003dc:	2300      	movs	r3, #0
 80003de:	6123      	str	r3, [r4, #16]
 80003e0:	2309      	movs	r3, #9
 80003e2:	4618      	mov	r0, r3
 80003e4:	b003      	add	sp, #12
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	490a      	ldr	r1, [pc, #40]	; (8000414 <get_eit_entry+0x98>)
 80003ea:	480b      	ldr	r0, [pc, #44]	; (8000418 <get_eit_entry+0x9c>)
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	10c9      	asrs	r1, r1, #3
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e7cf      	b.n	8000394 <get_eit_entry+0x18>
 80003f4:	2301      	movs	r3, #1
 80003f6:	64e0      	str	r0, [r4, #76]	; 0x4c
 80003f8:	6523      	str	r3, [r4, #80]	; 0x50
 80003fa:	e7df      	b.n	80003bc <get_eit_entry+0x40>
 80003fc:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000400:	f7ff ffa8 	bl	8000354 <__gnu_unwind_get_pr_addr>
 8000404:	2800      	cmp	r0, #0
 8000406:	6120      	str	r0, [r4, #16]
 8000408:	bf14      	ite	ne
 800040a:	2300      	movne	r3, #0
 800040c:	2309      	moveq	r3, #9
 800040e:	e7dc      	b.n	80003ca <get_eit_entry+0x4e>
 8000410:	00000000 	.word	0x00000000
 8000414:	08005618 	.word	0x08005618
 8000418:	08005500 	.word	0x08005500

0800041c <restore_non_core_regs>:
 800041c:	6803      	ldr	r3, [r0, #0]
 800041e:	07da      	lsls	r2, r3, #31
 8000420:	b510      	push	{r4, lr}
 8000422:	4604      	mov	r4, r0
 8000424:	d406      	bmi.n	8000434 <restore_non_core_regs+0x18>
 8000426:	079b      	lsls	r3, r3, #30
 8000428:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800042c:	d509      	bpl.n	8000442 <restore_non_core_regs+0x26>
 800042e:	f000 fc51 	bl	8000cd4 <__gnu_Unwind_Restore_VFP_D>
 8000432:	6823      	ldr	r3, [r4, #0]
 8000434:	0759      	lsls	r1, r3, #29
 8000436:	d509      	bpl.n	800044c <restore_non_core_regs+0x30>
 8000438:	071a      	lsls	r2, r3, #28
 800043a:	d50e      	bpl.n	800045a <restore_non_core_regs+0x3e>
 800043c:	06db      	lsls	r3, r3, #27
 800043e:	d513      	bpl.n	8000468 <restore_non_core_regs+0x4c>
 8000440:	bd10      	pop	{r4, pc}
 8000442:	f000 fc3f 	bl	8000cc4 <__gnu_Unwind_Restore_VFP>
 8000446:	6823      	ldr	r3, [r4, #0]
 8000448:	0759      	lsls	r1, r3, #29
 800044a:	d4f5      	bmi.n	8000438 <restore_non_core_regs+0x1c>
 800044c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000450:	f000 fc48 	bl	8000ce4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000454:	6823      	ldr	r3, [r4, #0]
 8000456:	071a      	lsls	r2, r3, #28
 8000458:	d4f0      	bmi.n	800043c <restore_non_core_regs+0x20>
 800045a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800045e:	f000 fc49 	bl	8000cf4 <__gnu_Unwind_Restore_WMMXD>
 8000462:	6823      	ldr	r3, [r4, #0]
 8000464:	06db      	lsls	r3, r3, #27
 8000466:	d4eb      	bmi.n	8000440 <restore_non_core_regs+0x24>
 8000468:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800046c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000470:	f000 bc84 	b.w	8000d7c <__gnu_Unwind_Restore_WMMXC>

08000474 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8000474:	6803      	ldr	r3, [r0, #0]
 8000476:	b103      	cbz	r3, 800047a <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8000478:	4403      	add	r3, r0
 800047a:	4618      	mov	r0, r3
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop

08000480 <__gnu_unwind_24bit.isra.1>:
 8000480:	2009      	movs	r0, #9
 8000482:	4770      	bx	lr

08000484 <_Unwind_DebugHook>:
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop

08000488 <unwind_phase2>:
 8000488:	b570      	push	{r4, r5, r6, lr}
 800048a:	4604      	mov	r4, r0
 800048c:	460d      	mov	r5, r1
 800048e:	e008      	b.n	80004a2 <unwind_phase2+0x1a>
 8000490:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000492:	6163      	str	r3, [r4, #20]
 8000494:	462a      	mov	r2, r5
 8000496:	6923      	ldr	r3, [r4, #16]
 8000498:	4621      	mov	r1, r4
 800049a:	2001      	movs	r0, #1
 800049c:	4798      	blx	r3
 800049e:	2808      	cmp	r0, #8
 80004a0:	d108      	bne.n	80004b4 <unwind_phase2+0x2c>
 80004a2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80004a4:	4620      	mov	r0, r4
 80004a6:	f7ff ff69 	bl	800037c <get_eit_entry>
 80004aa:	4606      	mov	r6, r0
 80004ac:	2800      	cmp	r0, #0
 80004ae:	d0ef      	beq.n	8000490 <unwind_phase2+0x8>
 80004b0:	f004 fb25 	bl	8004afe <abort>
 80004b4:	2807      	cmp	r0, #7
 80004b6:	d1fb      	bne.n	80004b0 <unwind_phase2+0x28>
 80004b8:	4630      	mov	r0, r6
 80004ba:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80004bc:	f7ff ffe2 	bl	8000484 <_Unwind_DebugHook>
 80004c0:	1d28      	adds	r0, r5, #4
 80004c2:	f000 fbf3 	bl	8000cac <__restore_core_regs>
 80004c6:	bf00      	nop

080004c8 <unwind_phase2_forced>:
 80004c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004cc:	1d0c      	adds	r4, r1, #4
 80004ce:	4605      	mov	r5, r0
 80004d0:	4692      	mov	sl, r2
 80004d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80004d4:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80004d8:	ae03      	add	r6, sp, #12
 80004da:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80004dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80004de:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80004e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80004e2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80004e4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80004e8:	ac02      	add	r4, sp, #8
 80004ea:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80004ee:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80004f2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80004f6:	2300      	movs	r3, #0
 80004f8:	4628      	mov	r0, r5
 80004fa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80004fc:	6023      	str	r3, [r4, #0]
 80004fe:	f7ff ff3d 	bl	800037c <get_eit_entry>
 8000502:	f1ba 0f00 	cmp.w	sl, #0
 8000506:	4607      	mov	r7, r0
 8000508:	bf14      	ite	ne
 800050a:	260a      	movne	r6, #10
 800050c:	2609      	moveq	r6, #9
 800050e:	b17f      	cbz	r7, 8000530 <unwind_phase2_forced+0x68>
 8000510:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000512:	f046 0110 	orr.w	r1, r6, #16
 8000516:	e88d 0210 	stmia.w	sp, {r4, r9}
 800051a:	462a      	mov	r2, r5
 800051c:	6463      	str	r3, [r4, #68]	; 0x44
 800051e:	2001      	movs	r0, #1
 8000520:	462b      	mov	r3, r5
 8000522:	47c0      	blx	r8
 8000524:	bb78      	cbnz	r0, 8000586 <unwind_phase2_forced+0xbe>
 8000526:	4638      	mov	r0, r7
 8000528:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000532:	616b      	str	r3, [r5, #20]
 8000534:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000538:	4621      	mov	r1, r4
 800053a:	a87a      	add	r0, sp, #488	; 0x1e8
 800053c:	f004 fad4 	bl	8004ae8 <memcpy>
 8000540:	692b      	ldr	r3, [r5, #16]
 8000542:	aa7a      	add	r2, sp, #488	; 0x1e8
 8000544:	4629      	mov	r1, r5
 8000546:	4630      	mov	r0, r6
 8000548:	4798      	blx	r3
 800054a:	9b88      	ldr	r3, [sp, #544]	; 0x220
 800054c:	4682      	mov	sl, r0
 800054e:	e88d 0210 	stmia.w	sp, {r4, r9}
 8000552:	4631      	mov	r1, r6
 8000554:	6463      	str	r3, [r4, #68]	; 0x44
 8000556:	462a      	mov	r2, r5
 8000558:	462b      	mov	r3, r5
 800055a:	2001      	movs	r0, #1
 800055c:	47c0      	blx	r8
 800055e:	b990      	cbnz	r0, 8000586 <unwind_phase2_forced+0xbe>
 8000560:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000564:	a97a      	add	r1, sp, #488	; 0x1e8
 8000566:	4620      	mov	r0, r4
 8000568:	f004 fabe 	bl	8004ae8 <memcpy>
 800056c:	f1ba 0f08 	cmp.w	sl, #8
 8000570:	d106      	bne.n	8000580 <unwind_phase2_forced+0xb8>
 8000572:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000574:	4628      	mov	r0, r5
 8000576:	f7ff ff01 	bl	800037c <get_eit_entry>
 800057a:	2609      	movs	r6, #9
 800057c:	4607      	mov	r7, r0
 800057e:	e7c6      	b.n	800050e <unwind_phase2_forced+0x46>
 8000580:	f1ba 0f07 	cmp.w	sl, #7
 8000584:	d005      	beq.n	8000592 <unwind_phase2_forced+0xca>
 8000586:	2709      	movs	r7, #9
 8000588:	4638      	mov	r0, r7
 800058a:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	4638      	mov	r0, r7
 8000594:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000596:	f7ff ff75 	bl	8000484 <_Unwind_DebugHook>
 800059a:	a803      	add	r0, sp, #12
 800059c:	f000 fb86 	bl	8000cac <__restore_core_regs>

080005a0 <_Unwind_GetCFA>:
 80005a0:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80005a2:	4770      	bx	lr

080005a4 <__gnu_Unwind_RaiseException>:
 80005a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005a6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80005a8:	640b      	str	r3, [r1, #64]	; 0x40
 80005aa:	1d0e      	adds	r6, r1, #4
 80005ac:	460f      	mov	r7, r1
 80005ae:	4604      	mov	r4, r0
 80005b0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80005b2:	b0f9      	sub	sp, #484	; 0x1e4
 80005b4:	ad01      	add	r5, sp, #4
 80005b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005b8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80005ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005bc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80005be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005c0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80005c4:	f04f 36ff 	mov.w	r6, #4294967295
 80005c8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80005cc:	9600      	str	r6, [sp, #0]
 80005ce:	e006      	b.n	80005de <__gnu_Unwind_RaiseException+0x3a>
 80005d0:	6923      	ldr	r3, [r4, #16]
 80005d2:	466a      	mov	r2, sp
 80005d4:	4621      	mov	r1, r4
 80005d6:	4798      	blx	r3
 80005d8:	2808      	cmp	r0, #8
 80005da:	4605      	mov	r5, r0
 80005dc:	d108      	bne.n	80005f0 <__gnu_Unwind_RaiseException+0x4c>
 80005de:	9910      	ldr	r1, [sp, #64]	; 0x40
 80005e0:	4620      	mov	r0, r4
 80005e2:	f7ff fecb 	bl	800037c <get_eit_entry>
 80005e6:	2800      	cmp	r0, #0
 80005e8:	d0f2      	beq.n	80005d0 <__gnu_Unwind_RaiseException+0x2c>
 80005ea:	2009      	movs	r0, #9
 80005ec:	b079      	add	sp, #484	; 0x1e4
 80005ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f0:	4668      	mov	r0, sp
 80005f2:	f7ff ff13 	bl	800041c <restore_non_core_regs>
 80005f6:	2d06      	cmp	r5, #6
 80005f8:	d1f7      	bne.n	80005ea <__gnu_Unwind_RaiseException+0x46>
 80005fa:	4639      	mov	r1, r7
 80005fc:	4620      	mov	r0, r4
 80005fe:	f7ff ff43 	bl	8000488 <unwind_phase2>
 8000602:	bf00      	nop

08000604 <__gnu_Unwind_ForcedUnwind>:
 8000604:	b430      	push	{r4, r5}
 8000606:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000608:	60c1      	str	r1, [r0, #12]
 800060a:	6182      	str	r2, [r0, #24]
 800060c:	4619      	mov	r1, r3
 800060e:	641d      	str	r5, [r3, #64]	; 0x40
 8000610:	2200      	movs	r2, #0
 8000612:	bc30      	pop	{r4, r5}
 8000614:	e758      	b.n	80004c8 <unwind_phase2_forced>
 8000616:	bf00      	nop

08000618 <__gnu_Unwind_Resume>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	68c6      	ldr	r6, [r0, #12]
 800061c:	6943      	ldr	r3, [r0, #20]
 800061e:	640b      	str	r3, [r1, #64]	; 0x40
 8000620:	b126      	cbz	r6, 800062c <__gnu_Unwind_Resume+0x14>
 8000622:	2201      	movs	r2, #1
 8000624:	f7ff ff50 	bl	80004c8 <unwind_phase2_forced>
 8000628:	f004 fa69 	bl	8004afe <abort>
 800062c:	6903      	ldr	r3, [r0, #16]
 800062e:	460a      	mov	r2, r1
 8000630:	4604      	mov	r4, r0
 8000632:	460d      	mov	r5, r1
 8000634:	4601      	mov	r1, r0
 8000636:	2002      	movs	r0, #2
 8000638:	4798      	blx	r3
 800063a:	2807      	cmp	r0, #7
 800063c:	d007      	beq.n	800064e <__gnu_Unwind_Resume+0x36>
 800063e:	2808      	cmp	r0, #8
 8000640:	d103      	bne.n	800064a <__gnu_Unwind_Resume+0x32>
 8000642:	4629      	mov	r1, r5
 8000644:	4620      	mov	r0, r4
 8000646:	f7ff ff1f 	bl	8000488 <unwind_phase2>
 800064a:	f004 fa58 	bl	8004afe <abort>
 800064e:	4630      	mov	r0, r6
 8000650:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000652:	f7ff ff17 	bl	8000484 <_Unwind_DebugHook>
 8000656:	1d28      	adds	r0, r5, #4
 8000658:	f000 fb28 	bl	8000cac <__restore_core_regs>

0800065c <__gnu_Unwind_Resume_or_Rethrow>:
 800065c:	68c2      	ldr	r2, [r0, #12]
 800065e:	b11a      	cbz	r2, 8000668 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8000660:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8000662:	640a      	str	r2, [r1, #64]	; 0x40
 8000664:	2200      	movs	r2, #0
 8000666:	e72f      	b.n	80004c8 <unwind_phase2_forced>
 8000668:	e79c      	b.n	80005a4 <__gnu_Unwind_RaiseException>
 800066a:	bf00      	nop

0800066c <_Unwind_Complete>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <_Unwind_DeleteException>:
 8000670:	6883      	ldr	r3, [r0, #8]
 8000672:	b113      	cbz	r3, 800067a <_Unwind_DeleteException+0xa>
 8000674:	4601      	mov	r1, r0
 8000676:	2001      	movs	r0, #1
 8000678:	4718      	bx	r3
 800067a:	4770      	bx	lr

0800067c <_Unwind_VRS_Get>:
 800067c:	b500      	push	{lr}
 800067e:	2904      	cmp	r1, #4
 8000680:	d807      	bhi.n	8000692 <_Unwind_VRS_Get+0x16>
 8000682:	e8df f001 	tbb	[pc, r1]
 8000686:	0903      	.short	0x0903
 8000688:	0906      	.short	0x0906
 800068a:	09          	.byte	0x09
 800068b:	00          	.byte	0x00
 800068c:	b90b      	cbnz	r3, 8000692 <_Unwind_VRS_Get+0x16>
 800068e:	2a0f      	cmp	r2, #15
 8000690:	d905      	bls.n	800069e <_Unwind_VRS_Get+0x22>
 8000692:	2002      	movs	r0, #2
 8000694:	f85d fb04 	ldr.w	pc, [sp], #4
 8000698:	2001      	movs	r0, #1
 800069a:	f85d fb04 	ldr.w	pc, [sp], #4
 800069e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80006a2:	4618      	mov	r0, r3
 80006a4:	6853      	ldr	r3, [r2, #4]
 80006a6:	9a01      	ldr	r2, [sp, #4]
 80006a8:	6013      	str	r3, [r2, #0]
 80006aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80006ae:	bf00      	nop

080006b0 <_Unwind_GetGR>:
 80006b0:	b510      	push	{r4, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	2300      	movs	r3, #0
 80006b6:	ac03      	add	r4, sp, #12
 80006b8:	460a      	mov	r2, r1
 80006ba:	9400      	str	r4, [sp, #0]
 80006bc:	4619      	mov	r1, r3
 80006be:	f7ff ffdd 	bl	800067c <_Unwind_VRS_Get>
 80006c2:	9803      	ldr	r0, [sp, #12]
 80006c4:	b004      	add	sp, #16
 80006c6:	bd10      	pop	{r4, pc}

080006c8 <_Unwind_VRS_Set>:
 80006c8:	b500      	push	{lr}
 80006ca:	2904      	cmp	r1, #4
 80006cc:	d807      	bhi.n	80006de <_Unwind_VRS_Set+0x16>
 80006ce:	e8df f001 	tbb	[pc, r1]
 80006d2:	0903      	.short	0x0903
 80006d4:	0906      	.short	0x0906
 80006d6:	09          	.byte	0x09
 80006d7:	00          	.byte	0x00
 80006d8:	b90b      	cbnz	r3, 80006de <_Unwind_VRS_Set+0x16>
 80006da:	2a0f      	cmp	r2, #15
 80006dc:	d905      	bls.n	80006ea <_Unwind_VRS_Set+0x22>
 80006de:	2002      	movs	r0, #2
 80006e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80006e4:	2001      	movs	r0, #1
 80006e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80006ea:	9901      	ldr	r1, [sp, #4]
 80006ec:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80006f0:	6809      	ldr	r1, [r1, #0]
 80006f2:	6051      	str	r1, [r2, #4]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80006fa:	bf00      	nop

080006fc <_Unwind_SetGR>:
 80006fc:	b510      	push	{r4, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	ac04      	add	r4, sp, #16
 8000702:	2300      	movs	r3, #0
 8000704:	f844 2d04 	str.w	r2, [r4, #-4]!
 8000708:	460a      	mov	r2, r1
 800070a:	9400      	str	r4, [sp, #0]
 800070c:	4619      	mov	r1, r3
 800070e:	f7ff ffdb 	bl	80006c8 <_Unwind_VRS_Set>
 8000712:	b004      	add	sp, #16
 8000714:	bd10      	pop	{r4, pc}
 8000716:	bf00      	nop

08000718 <__gnu_Unwind_Backtrace>:
 8000718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800071a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800071c:	6413      	str	r3, [r2, #64]	; 0x40
 800071e:	1d15      	adds	r5, r2, #4
 8000720:	4607      	mov	r7, r0
 8000722:	460e      	mov	r6, r1
 8000724:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000726:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800072a:	ac17      	add	r4, sp, #92	; 0x5c
 800072c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800072e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000730:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000734:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000736:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800073a:	f04f 35ff 	mov.w	r5, #4294967295
 800073e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000742:	9516      	str	r5, [sp, #88]	; 0x58
 8000744:	e010      	b.n	8000768 <__gnu_Unwind_Backtrace+0x50>
 8000746:	a816      	add	r0, sp, #88	; 0x58
 8000748:	f7ff ffd8 	bl	80006fc <_Unwind_SetGR>
 800074c:	4631      	mov	r1, r6
 800074e:	a816      	add	r0, sp, #88	; 0x58
 8000750:	47b8      	blx	r7
 8000752:	aa16      	add	r2, sp, #88	; 0x58
 8000754:	4669      	mov	r1, sp
 8000756:	b978      	cbnz	r0, 8000778 <__gnu_Unwind_Backtrace+0x60>
 8000758:	9b04      	ldr	r3, [sp, #16]
 800075a:	2008      	movs	r0, #8
 800075c:	4798      	blx	r3
 800075e:	2805      	cmp	r0, #5
 8000760:	4604      	mov	r4, r0
 8000762:	d00a      	beq.n	800077a <__gnu_Unwind_Backtrace+0x62>
 8000764:	2809      	cmp	r0, #9
 8000766:	d007      	beq.n	8000778 <__gnu_Unwind_Backtrace+0x60>
 8000768:	9926      	ldr	r1, [sp, #152]	; 0x98
 800076a:	4668      	mov	r0, sp
 800076c:	f7ff fe06 	bl	800037c <get_eit_entry>
 8000770:	466a      	mov	r2, sp
 8000772:	210c      	movs	r1, #12
 8000774:	2800      	cmp	r0, #0
 8000776:	d0e6      	beq.n	8000746 <__gnu_Unwind_Backtrace+0x2e>
 8000778:	2409      	movs	r4, #9
 800077a:	a816      	add	r0, sp, #88	; 0x58
 800077c:	f7ff fe4e 	bl	800041c <restore_non_core_regs>
 8000780:	4620      	mov	r0, r4
 8000782:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8000786:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000788 <__gnu_unwind_pr_common>:
 8000788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800078c:	460d      	mov	r5, r1
 800078e:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8000790:	b08b      	sub	sp, #44	; 0x2c
 8000792:	1d0c      	adds	r4, r1, #4
 8000794:	6809      	ldr	r1, [r1, #0]
 8000796:	9107      	str	r1, [sp, #28]
 8000798:	4691      	mov	r9, r2
 800079a:	9408      	str	r4, [sp, #32]
 800079c:	f000 0b03 	and.w	fp, r0, #3
 80007a0:	461e      	mov	r6, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d160      	bne.n	8000868 <__gnu_unwind_pr_common+0xe0>
 80007a6:	0209      	lsls	r1, r1, #8
 80007a8:	2303      	movs	r3, #3
 80007aa:	9107      	str	r1, [sp, #28]
 80007ac:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 80007b0:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80007b4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80007b6:	f1bb 0f02 	cmp.w	fp, #2
 80007ba:	bf08      	it	eq
 80007bc:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80007be:	f013 0301 	ands.w	r3, r3, #1
 80007c2:	d140      	bne.n	8000846 <__gnu_unwind_pr_common+0xbe>
 80007c4:	9301      	str	r3, [sp, #4]
 80007c6:	f000 0308 	and.w	r3, r0, #8
 80007ca:	9303      	str	r3, [sp, #12]
 80007cc:	f8d4 8000 	ldr.w	r8, [r4]
 80007d0:	f1b8 0f00 	cmp.w	r8, #0
 80007d4:	d039      	beq.n	800084a <__gnu_unwind_pr_common+0xc2>
 80007d6:	2e02      	cmp	r6, #2
 80007d8:	d043      	beq.n	8000862 <__gnu_unwind_pr_common+0xda>
 80007da:	f8b4 8000 	ldrh.w	r8, [r4]
 80007de:	8867      	ldrh	r7, [r4, #2]
 80007e0:	3404      	adds	r4, #4
 80007e2:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80007e4:	f027 0a01 	bic.w	sl, r7, #1
 80007e8:	210f      	movs	r1, #15
 80007ea:	4648      	mov	r0, r9
 80007ec:	449a      	add	sl, r3
 80007ee:	f7ff ff5f 	bl	80006b0 <_Unwind_GetGR>
 80007f2:	4582      	cmp	sl, r0
 80007f4:	d833      	bhi.n	800085e <__gnu_unwind_pr_common+0xd6>
 80007f6:	f028 0301 	bic.w	r3, r8, #1
 80007fa:	449a      	add	sl, r3
 80007fc:	4550      	cmp	r0, sl
 80007fe:	bf2c      	ite	cs
 8000800:	2000      	movcs	r0, #0
 8000802:	2001      	movcc	r0, #1
 8000804:	007f      	lsls	r7, r7, #1
 8000806:	f007 0702 	and.w	r7, r7, #2
 800080a:	f008 0801 	and.w	r8, r8, #1
 800080e:	ea47 0708 	orr.w	r7, r7, r8
 8000812:	2f01      	cmp	r7, #1
 8000814:	d03e      	beq.n	8000894 <__gnu_unwind_pr_common+0x10c>
 8000816:	d335      	bcc.n	8000884 <__gnu_unwind_pr_common+0xfc>
 8000818:	2f02      	cmp	r7, #2
 800081a:	d11c      	bne.n	8000856 <__gnu_unwind_pr_common+0xce>
 800081c:	6823      	ldr	r3, [r4, #0]
 800081e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000822:	9202      	str	r2, [sp, #8]
 8000824:	f1bb 0f00 	cmp.w	fp, #0
 8000828:	d176      	bne.n	8000918 <__gnu_unwind_pr_common+0x190>
 800082a:	b128      	cbz	r0, 8000838 <__gnu_unwind_pr_common+0xb0>
 800082c:	9903      	ldr	r1, [sp, #12]
 800082e:	2900      	cmp	r1, #0
 8000830:	d07e      	beq.n	8000930 <__gnu_unwind_pr_common+0x1a8>
 8000832:	2a00      	cmp	r2, #0
 8000834:	f000 80a6 	beq.w	8000984 <__gnu_unwind_pr_common+0x1fc>
 8000838:	2b00      	cmp	r3, #0
 800083a:	db77      	blt.n	800092c <__gnu_unwind_pr_common+0x1a4>
 800083c:	9b02      	ldr	r3, [sp, #8]
 800083e:	3301      	adds	r3, #1
 8000840:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8000844:	e7c2      	b.n	80007cc <__gnu_unwind_pr_common+0x44>
 8000846:	2300      	movs	r3, #0
 8000848:	9301      	str	r3, [sp, #4]
 800084a:	2e02      	cmp	r6, #2
 800084c:	dd3e      	ble.n	80008cc <__gnu_unwind_pr_common+0x144>
 800084e:	f7ff fe17 	bl	8000480 <__gnu_unwind_24bit.isra.1>
 8000852:	2800      	cmp	r0, #0
 8000854:	d040      	beq.n	80008d8 <__gnu_unwind_pr_common+0x150>
 8000856:	2009      	movs	r0, #9
 8000858:	b00b      	add	sp, #44	; 0x2c
 800085a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800085e:	2000      	movs	r0, #0
 8000860:	e7d0      	b.n	8000804 <__gnu_unwind_pr_common+0x7c>
 8000862:	6867      	ldr	r7, [r4, #4]
 8000864:	3408      	adds	r4, #8
 8000866:	e7bc      	b.n	80007e2 <__gnu_unwind_pr_common+0x5a>
 8000868:	2b02      	cmp	r3, #2
 800086a:	dca3      	bgt.n	80007b4 <__gnu_unwind_pr_common+0x2c>
 800086c:	0c0b      	lsrs	r3, r1, #16
 800086e:	b2da      	uxtb	r2, r3
 8000870:	0409      	lsls	r1, r1, #16
 8000872:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8000876:	2302      	movs	r3, #2
 8000878:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800087c:	9107      	str	r1, [sp, #28]
 800087e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000882:	e797      	b.n	80007b4 <__gnu_unwind_pr_common+0x2c>
 8000884:	f1bb 0f00 	cmp.w	fp, #0
 8000888:	d002      	beq.n	8000890 <__gnu_unwind_pr_common+0x108>
 800088a:	2800      	cmp	r0, #0
 800088c:	f040 80bd 	bne.w	8000a0a <__gnu_unwind_pr_common+0x282>
 8000890:	3404      	adds	r4, #4
 8000892:	e79b      	b.n	80007cc <__gnu_unwind_pr_common+0x44>
 8000894:	f1bb 0f00 	cmp.w	fp, #0
 8000898:	d125      	bne.n	80008e6 <__gnu_unwind_pr_common+0x15e>
 800089a:	b1a8      	cbz	r0, 80008c8 <__gnu_unwind_pr_common+0x140>
 800089c:	e894 000c 	ldmia.w	r4, {r2, r3}
 80008a0:	1c99      	adds	r1, r3, #2
 80008a2:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80008a6:	d0d6      	beq.n	8000856 <__gnu_unwind_pr_common+0xce>
 80008a8:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80008ac:	3301      	adds	r3, #1
 80008ae:	9106      	str	r1, [sp, #24]
 80008b0:	f000 80a3 	beq.w	80009fa <__gnu_unwind_pr_common+0x272>
 80008b4:	1d20      	adds	r0, r4, #4
 80008b6:	f7ff fddd 	bl	8000474 <_Unwind_decode_typeinfo_ptr.isra.0>
 80008ba:	ab06      	add	r3, sp, #24
 80008bc:	4601      	mov	r1, r0
 80008be:	4628      	mov	r0, r5
 80008c0:	f3af 8000 	nop.w
 80008c4:	2800      	cmp	r0, #0
 80008c6:	d177      	bne.n	80009b8 <__gnu_unwind_pr_common+0x230>
 80008c8:	3408      	adds	r4, #8
 80008ca:	e77f      	b.n	80007cc <__gnu_unwind_pr_common+0x44>
 80008cc:	a907      	add	r1, sp, #28
 80008ce:	4648      	mov	r0, r9
 80008d0:	f000 faee 	bl	8000eb0 <__gnu_unwind_execute>
 80008d4:	2800      	cmp	r0, #0
 80008d6:	d1be      	bne.n	8000856 <__gnu_unwind_pr_common+0xce>
 80008d8:	9b01      	ldr	r3, [sp, #4]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d15c      	bne.n	8000998 <__gnu_unwind_pr_common+0x210>
 80008de:	2008      	movs	r0, #8
 80008e0:	b00b      	add	sp, #44	; 0x2c
 80008e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008e6:	210d      	movs	r1, #13
 80008e8:	4648      	mov	r0, r9
 80008ea:	6a2f      	ldr	r7, [r5, #32]
 80008ec:	f7ff fee0 	bl	80006b0 <_Unwind_GetGR>
 80008f0:	4287      	cmp	r7, r0
 80008f2:	d1e9      	bne.n	80008c8 <__gnu_unwind_pr_common+0x140>
 80008f4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80008f6:	429c      	cmp	r4, r3
 80008f8:	d1e6      	bne.n	80008c8 <__gnu_unwind_pr_common+0x140>
 80008fa:	4620      	mov	r0, r4
 80008fc:	f7ff fcf0 	bl	80002e0 <selfrel_offset31>
 8000900:	210f      	movs	r1, #15
 8000902:	4602      	mov	r2, r0
 8000904:	4648      	mov	r0, r9
 8000906:	f7ff fef9 	bl	80006fc <_Unwind_SetGR>
 800090a:	4648      	mov	r0, r9
 800090c:	462a      	mov	r2, r5
 800090e:	2100      	movs	r1, #0
 8000910:	f7ff fef4 	bl	80006fc <_Unwind_SetGR>
 8000914:	2007      	movs	r0, #7
 8000916:	e79f      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 8000918:	210d      	movs	r1, #13
 800091a:	4648      	mov	r0, r9
 800091c:	6a2f      	ldr	r7, [r5, #32]
 800091e:	f7ff fec7 	bl	80006b0 <_Unwind_GetGR>
 8000922:	4287      	cmp	r7, r0
 8000924:	d058      	beq.n	80009d8 <__gnu_unwind_pr_common+0x250>
 8000926:	6823      	ldr	r3, [r4, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	da87      	bge.n	800083c <__gnu_unwind_pr_common+0xb4>
 800092c:	3404      	adds	r4, #4
 800092e:	e785      	b.n	800083c <__gnu_unwind_pr_common+0xb4>
 8000930:	9b02      	ldr	r3, [sp, #8]
 8000932:	b33b      	cbz	r3, 8000984 <__gnu_unwind_pr_common+0x1fc>
 8000934:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8000938:	1d27      	adds	r7, r4, #4
 800093a:	f8cd b010 	str.w	fp, [sp, #16]
 800093e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8000942:	f8dd a008 	ldr.w	sl, [sp, #8]
 8000946:	9605      	str	r6, [sp, #20]
 8000948:	46a3      	mov	fp, r4
 800094a:	461c      	mov	r4, r3
 800094c:	e002      	b.n	8000954 <__gnu_unwind_pr_common+0x1cc>
 800094e:	45b2      	cmp	sl, r6
 8000950:	46b0      	mov	r8, r6
 8000952:	d016      	beq.n	8000982 <__gnu_unwind_pr_common+0x1fa>
 8000954:	4638      	mov	r0, r7
 8000956:	9406      	str	r4, [sp, #24]
 8000958:	f7ff fd8c 	bl	8000474 <_Unwind_decode_typeinfo_ptr.isra.0>
 800095c:	ab06      	add	r3, sp, #24
 800095e:	4601      	mov	r1, r0
 8000960:	2200      	movs	r2, #0
 8000962:	4628      	mov	r0, r5
 8000964:	f3af 8000 	nop.w
 8000968:	f108 0601 	add.w	r6, r8, #1
 800096c:	3704      	adds	r7, #4
 800096e:	2800      	cmp	r0, #0
 8000970:	d0ed      	beq.n	800094e <__gnu_unwind_pr_common+0x1c6>
 8000972:	9b02      	ldr	r3, [sp, #8]
 8000974:	9e05      	ldr	r6, [sp, #20]
 8000976:	4543      	cmp	r3, r8
 8000978:	465c      	mov	r4, fp
 800097a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800097e:	d1d2      	bne.n	8000926 <__gnu_unwind_pr_common+0x19e>
 8000980:	e000      	b.n	8000984 <__gnu_unwind_pr_common+0x1fc>
 8000982:	465c      	mov	r4, fp
 8000984:	4648      	mov	r0, r9
 8000986:	210d      	movs	r1, #13
 8000988:	f7ff fe92 	bl	80006b0 <_Unwind_GetGR>
 800098c:	9b06      	ldr	r3, [sp, #24]
 800098e:	6228      	str	r0, [r5, #32]
 8000990:	62ac      	str	r4, [r5, #40]	; 0x28
 8000992:	626b      	str	r3, [r5, #36]	; 0x24
 8000994:	2006      	movs	r0, #6
 8000996:	e75f      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 8000998:	210f      	movs	r1, #15
 800099a:	4648      	mov	r0, r9
 800099c:	f7ff fe88 	bl	80006b0 <_Unwind_GetGR>
 80009a0:	210e      	movs	r1, #14
 80009a2:	4602      	mov	r2, r0
 80009a4:	4648      	mov	r0, r9
 80009a6:	f7ff fea9 	bl	80006fc <_Unwind_SetGR>
 80009aa:	4648      	mov	r0, r9
 80009ac:	4a29      	ldr	r2, [pc, #164]	; (8000a54 <__gnu_unwind_pr_common+0x2cc>)
 80009ae:	210f      	movs	r1, #15
 80009b0:	f7ff fea4 	bl	80006fc <_Unwind_SetGR>
 80009b4:	2007      	movs	r0, #7
 80009b6:	e74f      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 80009b8:	4607      	mov	r7, r0
 80009ba:	210d      	movs	r1, #13
 80009bc:	4648      	mov	r0, r9
 80009be:	f7ff fe77 	bl	80006b0 <_Unwind_GetGR>
 80009c2:	2f02      	cmp	r7, #2
 80009c4:	6228      	str	r0, [r5, #32]
 80009c6:	d11d      	bne.n	8000a04 <__gnu_unwind_pr_common+0x27c>
 80009c8:	462b      	mov	r3, r5
 80009ca:	9a06      	ldr	r2, [sp, #24]
 80009cc:	f843 2f2c 	str.w	r2, [r3, #44]!
 80009d0:	626b      	str	r3, [r5, #36]	; 0x24
 80009d2:	62ac      	str	r4, [r5, #40]	; 0x28
 80009d4:	2006      	movs	r0, #6
 80009d6:	e73f      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 80009d8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80009da:	429c      	cmp	r4, r3
 80009dc:	d1a3      	bne.n	8000926 <__gnu_unwind_pr_common+0x19e>
 80009de:	2204      	movs	r2, #4
 80009e0:	2700      	movs	r7, #0
 80009e2:	18a3      	adds	r3, r4, r2
 80009e4:	9902      	ldr	r1, [sp, #8]
 80009e6:	62a9      	str	r1, [r5, #40]	; 0x28
 80009e8:	62ef      	str	r7, [r5, #44]	; 0x2c
 80009ea:	632a      	str	r2, [r5, #48]	; 0x30
 80009ec:	636b      	str	r3, [r5, #52]	; 0x34
 80009ee:	6823      	ldr	r3, [r4, #0]
 80009f0:	42bb      	cmp	r3, r7
 80009f2:	db1d      	blt.n	8000a30 <__gnu_unwind_pr_common+0x2a8>
 80009f4:	2301      	movs	r3, #1
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	e720      	b.n	800083c <__gnu_unwind_pr_common+0xb4>
 80009fa:	4648      	mov	r0, r9
 80009fc:	210d      	movs	r1, #13
 80009fe:	f7ff fe57 	bl	80006b0 <_Unwind_GetGR>
 8000a02:	6228      	str	r0, [r5, #32]
 8000a04:	9b06      	ldr	r3, [sp, #24]
 8000a06:	626b      	str	r3, [r5, #36]	; 0x24
 8000a08:	e7e3      	b.n	80009d2 <__gnu_unwind_pr_common+0x24a>
 8000a0a:	4620      	mov	r0, r4
 8000a0c:	f7ff fc68 	bl	80002e0 <selfrel_offset31>
 8000a10:	3404      	adds	r4, #4
 8000a12:	4606      	mov	r6, r0
 8000a14:	63ac      	str	r4, [r5, #56]	; 0x38
 8000a16:	4628      	mov	r0, r5
 8000a18:	f3af 8000 	nop.w
 8000a1c:	2800      	cmp	r0, #0
 8000a1e:	f43f af1a 	beq.w	8000856 <__gnu_unwind_pr_common+0xce>
 8000a22:	4648      	mov	r0, r9
 8000a24:	4632      	mov	r2, r6
 8000a26:	210f      	movs	r1, #15
 8000a28:	f7ff fe68 	bl	80006fc <_Unwind_SetGR>
 8000a2c:	2007      	movs	r0, #7
 8000a2e:	e713      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 8000a30:	4608      	mov	r0, r1
 8000a32:	3001      	adds	r0, #1
 8000a34:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000a38:	f7ff fc52 	bl	80002e0 <selfrel_offset31>
 8000a3c:	210f      	movs	r1, #15
 8000a3e:	4602      	mov	r2, r0
 8000a40:	4648      	mov	r0, r9
 8000a42:	f7ff fe5b 	bl	80006fc <_Unwind_SetGR>
 8000a46:	4648      	mov	r0, r9
 8000a48:	462a      	mov	r2, r5
 8000a4a:	4639      	mov	r1, r7
 8000a4c:	f7ff fe56 	bl	80006fc <_Unwind_SetGR>
 8000a50:	2007      	movs	r0, #7
 8000a52:	e701      	b.n	8000858 <__gnu_unwind_pr_common+0xd0>
 8000a54:	00000000 	.word	0x00000000

08000a58 <__aeabi_unwind_cpp_pr0>:
 8000a58:	2300      	movs	r3, #0
 8000a5a:	e695      	b.n	8000788 <__gnu_unwind_pr_common>

08000a5c <__aeabi_unwind_cpp_pr1>:
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	e693      	b.n	8000788 <__gnu_unwind_pr_common>

08000a60 <__aeabi_unwind_cpp_pr2>:
 8000a60:	2302      	movs	r3, #2
 8000a62:	e691      	b.n	8000788 <__gnu_unwind_pr_common>

08000a64 <_Unwind_VRS_Pop>:
 8000a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a66:	4604      	mov	r4, r0
 8000a68:	b0c5      	sub	sp, #276	; 0x114
 8000a6a:	2904      	cmp	r1, #4
 8000a6c:	d80d      	bhi.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000a6e:	e8df f001 	tbb	[pc, r1]
 8000a72:	0353      	.short	0x0353
 8000a74:	310c      	.short	0x310c
 8000a76:	0f          	.byte	0x0f
 8000a77:	00          	.byte	0x00
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8000a7e:	b295      	uxth	r5, r2
 8000a80:	d162      	bne.n	8000b48 <_Unwind_VRS_Pop+0xe4>
 8000a82:	1972      	adds	r2, r6, r5
 8000a84:	2a10      	cmp	r2, #16
 8000a86:	f240 809b 	bls.w	8000bc0 <_Unwind_VRS_Pop+0x15c>
 8000a8a:	2002      	movs	r0, #2
 8000a8c:	b045      	add	sp, #276	; 0x114
 8000a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d1fa      	bne.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000a94:	2a10      	cmp	r2, #16
 8000a96:	d8f8      	bhi.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000a98:	6823      	ldr	r3, [r4, #0]
 8000a9a:	06d8      	lsls	r0, r3, #27
 8000a9c:	f100 80c6 	bmi.w	8000c2c <_Unwind_VRS_Pop+0x1c8>
 8000aa0:	ae22      	add	r6, sp, #136	; 0x88
 8000aa2:	4630      	mov	r0, r6
 8000aa4:	9201      	str	r2, [sp, #4]
 8000aa6:	f000 f973 	bl	8000d90 <__gnu_Unwind_Save_WMMXC>
 8000aaa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000aac:	9a01      	ldr	r2, [sp, #4]
 8000aae:	2300      	movs	r3, #0
 8000ab0:	2501      	movs	r5, #1
 8000ab2:	fa05 f103 	lsl.w	r1, r5, r3
 8000ab6:	4211      	tst	r1, r2
 8000ab8:	d003      	beq.n	8000ac2 <_Unwind_VRS_Pop+0x5e>
 8000aba:	6801      	ldr	r1, [r0, #0]
 8000abc:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8000ac0:	3004      	adds	r0, #4
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	2b04      	cmp	r3, #4
 8000ac6:	d1f4      	bne.n	8000ab2 <_Unwind_VRS_Pop+0x4e>
 8000ac8:	63a0      	str	r0, [r4, #56]	; 0x38
 8000aca:	4630      	mov	r0, r6
 8000acc:	f000 f956 	bl	8000d7c <__gnu_Unwind_Restore_WMMXC>
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	e7db      	b.n	8000a8c <_Unwind_VRS_Pop+0x28>
 8000ad4:	2b03      	cmp	r3, #3
 8000ad6:	d1d8      	bne.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000ad8:	0c15      	lsrs	r5, r2, #16
 8000ada:	b297      	uxth	r7, r2
 8000adc:	19eb      	adds	r3, r5, r7
 8000ade:	2b10      	cmp	r3, #16
 8000ae0:	d8d3      	bhi.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000ae2:	6823      	ldr	r3, [r4, #0]
 8000ae4:	071e      	lsls	r6, r3, #28
 8000ae6:	f100 80b5 	bmi.w	8000c54 <_Unwind_VRS_Pop+0x1f0>
 8000aea:	ae22      	add	r6, sp, #136	; 0x88
 8000aec:	4630      	mov	r0, r6
 8000aee:	f000 f923 	bl	8000d38 <__gnu_Unwind_Save_WMMXD>
 8000af2:	00ed      	lsls	r5, r5, #3
 8000af4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000af6:	b14f      	cbz	r7, 8000b0c <_Unwind_VRS_Pop+0xa8>
 8000af8:	3d04      	subs	r5, #4
 8000afa:	1971      	adds	r1, r6, r5
 8000afc:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 8000b00:	f853 2b04 	ldr.w	r2, [r3], #4
 8000b04:	f841 2f04 	str.w	r2, [r1, #4]!
 8000b08:	4283      	cmp	r3, r0
 8000b0a:	d1f9      	bne.n	8000b00 <_Unwind_VRS_Pop+0x9c>
 8000b0c:	4630      	mov	r0, r6
 8000b0e:	63a3      	str	r3, [r4, #56]	; 0x38
 8000b10:	f000 f8f0 	bl	8000cf4 <__gnu_Unwind_Restore_WMMXD>
 8000b14:	2000      	movs	r0, #0
 8000b16:	e7b9      	b.n	8000a8c <_Unwind_VRS_Pop+0x28>
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1b6      	bne.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000b1c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000b1e:	b297      	uxth	r7, r2
 8000b20:	1d20      	adds	r0, r4, #4
 8000b22:	2601      	movs	r6, #1
 8000b24:	fa06 f103 	lsl.w	r1, r6, r3
 8000b28:	4239      	tst	r1, r7
 8000b2a:	f103 0301 	add.w	r3, r3, #1
 8000b2e:	d002      	beq.n	8000b36 <_Unwind_VRS_Pop+0xd2>
 8000b30:	6829      	ldr	r1, [r5, #0]
 8000b32:	6001      	str	r1, [r0, #0]
 8000b34:	3504      	adds	r5, #4
 8000b36:	2b10      	cmp	r3, #16
 8000b38:	f100 0004 	add.w	r0, r0, #4
 8000b3c:	d1f2      	bne.n	8000b24 <_Unwind_VRS_Pop+0xc0>
 8000b3e:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8000b42:	d13b      	bne.n	8000bbc <_Unwind_VRS_Pop+0x158>
 8000b44:	63a5      	str	r5, [r4, #56]	; 0x38
 8000b46:	e7a1      	b.n	8000a8c <_Unwind_VRS_Pop+0x28>
 8000b48:	2b05      	cmp	r3, #5
 8000b4a:	d19e      	bne.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000b4c:	1977      	adds	r7, r6, r5
 8000b4e:	2f20      	cmp	r7, #32
 8000b50:	d89b      	bhi.n	8000a8a <_Unwind_VRS_Pop+0x26>
 8000b52:	2e0f      	cmp	r6, #15
 8000b54:	d966      	bls.n	8000c24 <_Unwind_VRS_Pop+0x1c0>
 8000b56:	462f      	mov	r7, r5
 8000b58:	2d00      	cmp	r5, #0
 8000b5a:	d13a      	bne.n	8000bd2 <_Unwind_VRS_Pop+0x16e>
 8000b5c:	462a      	mov	r2, r5
 8000b5e:	2700      	movs	r7, #0
 8000b60:	2a00      	cmp	r2, #0
 8000b62:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000b64:	dd72      	ble.n	8000c4c <_Unwind_VRS_Pop+0x1e8>
 8000b66:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000b6a:	4601      	mov	r1, r0
 8000b6c:	a844      	add	r0, sp, #272	; 0x110
 8000b6e:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8000b72:	388c      	subs	r0, #140	; 0x8c
 8000b74:	f851 5b04 	ldr.w	r5, [r1], #4
 8000b78:	f840 5f04 	str.w	r5, [r0, #4]!
 8000b7c:	4291      	cmp	r1, r2
 8000b7e:	d1f9      	bne.n	8000b74 <_Unwind_VRS_Pop+0x110>
 8000b80:	4608      	mov	r0, r1
 8000b82:	b197      	cbz	r7, 8000baa <_Unwind_VRS_Pop+0x146>
 8000b84:	2e10      	cmp	r6, #16
 8000b86:	4632      	mov	r2, r6
 8000b88:	a944      	add	r1, sp, #272	; 0x110
 8000b8a:	bf38      	it	cc
 8000b8c:	2210      	movcc	r2, #16
 8000b8e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000b92:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8000b96:	0079      	lsls	r1, r7, #1
 8000b98:	3a04      	subs	r2, #4
 8000b9a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000b9e:	f850 5b04 	ldr.w	r5, [r0], #4
 8000ba2:	f842 5f04 	str.w	r5, [r2, #4]!
 8000ba6:	4288      	cmp	r0, r1
 8000ba8:	d1f9      	bne.n	8000b9e <_Unwind_VRS_Pop+0x13a>
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d048      	beq.n	8000c40 <_Unwind_VRS_Pop+0x1dc>
 8000bae:	2e0f      	cmp	r6, #15
 8000bb0:	63a1      	str	r1, [r4, #56]	; 0x38
 8000bb2:	d933      	bls.n	8000c1c <_Unwind_VRS_Pop+0x1b8>
 8000bb4:	b117      	cbz	r7, 8000bbc <_Unwind_VRS_Pop+0x158>
 8000bb6:	a802      	add	r0, sp, #8
 8000bb8:	f000 f894 	bl	8000ce4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	e765      	b.n	8000a8c <_Unwind_VRS_Pop+0x28>
 8000bc0:	2e0f      	cmp	r6, #15
 8000bc2:	f63f af62 	bhi.w	8000a8a <_Unwind_VRS_Pop+0x26>
 8000bc6:	2700      	movs	r7, #0
 8000bc8:	6822      	ldr	r2, [r4, #0]
 8000bca:	07d1      	lsls	r1, r2, #31
 8000bcc:	d417      	bmi.n	8000bfe <_Unwind_VRS_Pop+0x19a>
 8000bce:	2f00      	cmp	r7, #0
 8000bd0:	d060      	beq.n	8000c94 <_Unwind_VRS_Pop+0x230>
 8000bd2:	6822      	ldr	r2, [r4, #0]
 8000bd4:	0751      	lsls	r1, r2, #29
 8000bd6:	d445      	bmi.n	8000c64 <_Unwind_VRS_Pop+0x200>
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d04d      	beq.n	8000c78 <_Unwind_VRS_Pop+0x214>
 8000bdc:	2e0f      	cmp	r6, #15
 8000bde:	d806      	bhi.n	8000bee <_Unwind_VRS_Pop+0x18a>
 8000be0:	a822      	add	r0, sp, #136	; 0x88
 8000be2:	9301      	str	r3, [sp, #4]
 8000be4:	f000 f87a 	bl	8000cdc <__gnu_Unwind_Save_VFP_D>
 8000be8:	9b01      	ldr	r3, [sp, #4]
 8000bea:	2f00      	cmp	r7, #0
 8000bec:	d0b6      	beq.n	8000b5c <_Unwind_VRS_Pop+0xf8>
 8000bee:	a802      	add	r0, sp, #8
 8000bf0:	9301      	str	r3, [sp, #4]
 8000bf2:	f000 f87b 	bl	8000cec <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000bf6:	9b01      	ldr	r3, [sp, #4]
 8000bf8:	f1c6 0210 	rsb	r2, r6, #16
 8000bfc:	e7b0      	b.n	8000b60 <_Unwind_VRS_Pop+0xfc>
 8000bfe:	f022 0101 	bic.w	r1, r2, #1
 8000c02:	2b05      	cmp	r3, #5
 8000c04:	6021      	str	r1, [r4, #0]
 8000c06:	9301      	str	r3, [sp, #4]
 8000c08:	4620      	mov	r0, r4
 8000c0a:	d03b      	beq.n	8000c84 <_Unwind_VRS_Pop+0x220>
 8000c0c:	f022 0203 	bic.w	r2, r2, #3
 8000c10:	f840 2b48 	str.w	r2, [r0], #72
 8000c14:	f000 f85a 	bl	8000ccc <__gnu_Unwind_Save_VFP>
 8000c18:	9b01      	ldr	r3, [sp, #4]
 8000c1a:	e7d8      	b.n	8000bce <_Unwind_VRS_Pop+0x16a>
 8000c1c:	a822      	add	r0, sp, #136	; 0x88
 8000c1e:	f000 f859 	bl	8000cd4 <__gnu_Unwind_Restore_VFP_D>
 8000c22:	e7c7      	b.n	8000bb4 <_Unwind_VRS_Pop+0x150>
 8000c24:	2f10      	cmp	r7, #16
 8000c26:	d9ce      	bls.n	8000bc6 <_Unwind_VRS_Pop+0x162>
 8000c28:	3f10      	subs	r7, #16
 8000c2a:	e7cd      	b.n	8000bc8 <_Unwind_VRS_Pop+0x164>
 8000c2c:	f023 0310 	bic.w	r3, r3, #16
 8000c30:	6023      	str	r3, [r4, #0]
 8000c32:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000c36:	9201      	str	r2, [sp, #4]
 8000c38:	f000 f8aa 	bl	8000d90 <__gnu_Unwind_Save_WMMXC>
 8000c3c:	9a01      	ldr	r2, [sp, #4]
 8000c3e:	e72f      	b.n	8000aa0 <_Unwind_VRS_Pop+0x3c>
 8000c40:	3104      	adds	r1, #4
 8000c42:	63a1      	str	r1, [r4, #56]	; 0x38
 8000c44:	a822      	add	r0, sp, #136	; 0x88
 8000c46:	f000 f83d 	bl	8000cc4 <__gnu_Unwind_Restore_VFP>
 8000c4a:	e7b7      	b.n	8000bbc <_Unwind_VRS_Pop+0x158>
 8000c4c:	2f00      	cmp	r7, #0
 8000c4e:	d199      	bne.n	8000b84 <_Unwind_VRS_Pop+0x120>
 8000c50:	4601      	mov	r1, r0
 8000c52:	e7aa      	b.n	8000baa <_Unwind_VRS_Pop+0x146>
 8000c54:	f023 0308 	bic.w	r3, r3, #8
 8000c58:	6023      	str	r3, [r4, #0]
 8000c5a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000c5e:	f000 f86b 	bl	8000d38 <__gnu_Unwind_Save_WMMXD>
 8000c62:	e742      	b.n	8000aea <_Unwind_VRS_Pop+0x86>
 8000c64:	4620      	mov	r0, r4
 8000c66:	f022 0204 	bic.w	r2, r2, #4
 8000c6a:	f840 2bd0 	str.w	r2, [r0], #208
 8000c6e:	9301      	str	r3, [sp, #4]
 8000c70:	f000 f83c 	bl	8000cec <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000c74:	9b01      	ldr	r3, [sp, #4]
 8000c76:	e7af      	b.n	8000bd8 <_Unwind_VRS_Pop+0x174>
 8000c78:	a822      	add	r0, sp, #136	; 0x88
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	f000 f826 	bl	8000ccc <__gnu_Unwind_Save_VFP>
 8000c80:	9b01      	ldr	r3, [sp, #4]
 8000c82:	e7b9      	b.n	8000bf8 <_Unwind_VRS_Pop+0x194>
 8000c84:	f041 0102 	orr.w	r1, r1, #2
 8000c88:	f840 1b48 	str.w	r1, [r0], #72
 8000c8c:	f000 f826 	bl	8000cdc <__gnu_Unwind_Save_VFP_D>
 8000c90:	9b01      	ldr	r3, [sp, #4]
 8000c92:	e79c      	b.n	8000bce <_Unwind_VRS_Pop+0x16a>
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d003      	beq.n	8000ca0 <_Unwind_VRS_Pop+0x23c>
 8000c98:	2e0f      	cmp	r6, #15
 8000c9a:	f63f af5f 	bhi.w	8000b5c <_Unwind_VRS_Pop+0xf8>
 8000c9e:	e79f      	b.n	8000be0 <_Unwind_VRS_Pop+0x17c>
 8000ca0:	a822      	add	r0, sp, #136	; 0x88
 8000ca2:	9301      	str	r3, [sp, #4]
 8000ca4:	f000 f812 	bl	8000ccc <__gnu_Unwind_Save_VFP>
 8000ca8:	9b01      	ldr	r3, [sp, #4]
 8000caa:	e757      	b.n	8000b5c <_Unwind_VRS_Pop+0xf8>

08000cac <__restore_core_regs>:
 8000cac:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000cb0:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000cb4:	469c      	mov	ip, r3
 8000cb6:	46a6      	mov	lr, r4
 8000cb8:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000cbc:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000cc0:	46e5      	mov	sp, ip
 8000cc2:	bd00      	pop	{pc}

08000cc4 <__gnu_Unwind_Restore_VFP>:
 8000cc4:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop

08000ccc <__gnu_Unwind_Save_VFP>:
 8000ccc:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop

08000cd4 <__gnu_Unwind_Restore_VFP_D>:
 8000cd4:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop

08000cdc <__gnu_Unwind_Save_VFP_D>:
 8000cdc:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop

08000ce4 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000ce4:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop

08000cec <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000cec:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop

08000cf4 <__gnu_Unwind_Restore_WMMXD>:
 8000cf4:	ecf0 0102 	ldfe	f0, [r0], #8
 8000cf8:	ecf0 1102 	ldfe	f1, [r0], #8
 8000cfc:	ecf0 2102 	ldfe	f2, [r0], #8
 8000d00:	ecf0 3102 	ldfe	f3, [r0], #8
 8000d04:	ecf0 4102 	ldfe	f4, [r0], #8
 8000d08:	ecf0 5102 	ldfe	f5, [r0], #8
 8000d0c:	ecf0 6102 	ldfe	f6, [r0], #8
 8000d10:	ecf0 7102 	ldfe	f7, [r0], #8
 8000d14:	ecf0 8102 	ldfp	f0, [r0], #8
 8000d18:	ecf0 9102 	ldfp	f1, [r0], #8
 8000d1c:	ecf0 a102 	ldfp	f2, [r0], #8
 8000d20:	ecf0 b102 	ldfp	f3, [r0], #8
 8000d24:	ecf0 c102 	ldfp	f4, [r0], #8
 8000d28:	ecf0 d102 	ldfp	f5, [r0], #8
 8000d2c:	ecf0 e102 	ldfp	f6, [r0], #8
 8000d30:	ecf0 f102 	ldfp	f7, [r0], #8
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop

08000d38 <__gnu_Unwind_Save_WMMXD>:
 8000d38:	ece0 0102 	stfe	f0, [r0], #8
 8000d3c:	ece0 1102 	stfe	f1, [r0], #8
 8000d40:	ece0 2102 	stfe	f2, [r0], #8
 8000d44:	ece0 3102 	stfe	f3, [r0], #8
 8000d48:	ece0 4102 	stfe	f4, [r0], #8
 8000d4c:	ece0 5102 	stfe	f5, [r0], #8
 8000d50:	ece0 6102 	stfe	f6, [r0], #8
 8000d54:	ece0 7102 	stfe	f7, [r0], #8
 8000d58:	ece0 8102 	stfp	f0, [r0], #8
 8000d5c:	ece0 9102 	stfp	f1, [r0], #8
 8000d60:	ece0 a102 	stfp	f2, [r0], #8
 8000d64:	ece0 b102 	stfp	f3, [r0], #8
 8000d68:	ece0 c102 	stfp	f4, [r0], #8
 8000d6c:	ece0 d102 	stfp	f5, [r0], #8
 8000d70:	ece0 e102 	stfp	f6, [r0], #8
 8000d74:	ece0 f102 	stfp	f7, [r0], #8
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <__gnu_Unwind_Restore_WMMXC>:
 8000d7c:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000d80:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000d84:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000d88:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <__gnu_Unwind_Save_WMMXC>:
 8000d90:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000d94:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000d98:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000d9c:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop

08000da4 <_Unwind_RaiseException>:
 8000da4:	46ec      	mov	ip, sp
 8000da6:	b500      	push	{lr}
 8000da8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000dac:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000db8:	a901      	add	r1, sp, #4
 8000dba:	f7ff fbf3 	bl	80005a4 <__gnu_Unwind_RaiseException>
 8000dbe:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000dc2:	b012      	add	sp, #72	; 0x48
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop

08000dc8 <_Unwind_Resume>:
 8000dc8:	46ec      	mov	ip, sp
 8000dca:	b500      	push	{lr}
 8000dcc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000dd0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000dd4:	f04f 0300 	mov.w	r3, #0
 8000dd8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000ddc:	a901      	add	r1, sp, #4
 8000dde:	f7ff fc1b 	bl	8000618 <__gnu_Unwind_Resume>
 8000de2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000de6:	b012      	add	sp, #72	; 0x48
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <_Unwind_Resume_or_Rethrow>:
 8000dec:	46ec      	mov	ip, sp
 8000dee:	b500      	push	{lr}
 8000df0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000df4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000df8:	f04f 0300 	mov.w	r3, #0
 8000dfc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000e00:	a901      	add	r1, sp, #4
 8000e02:	f7ff fc2b 	bl	800065c <__gnu_Unwind_Resume_or_Rethrow>
 8000e06:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000e0a:	b012      	add	sp, #72	; 0x48
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <_Unwind_ForcedUnwind>:
 8000e10:	46ec      	mov	ip, sp
 8000e12:	b500      	push	{lr}
 8000e14:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000e18:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000e1c:	f04f 0300 	mov.w	r3, #0
 8000e20:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000e24:	ab01      	add	r3, sp, #4
 8000e26:	f7ff fbed 	bl	8000604 <__gnu_Unwind_ForcedUnwind>
 8000e2a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000e2e:	b012      	add	sp, #72	; 0x48
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <_Unwind_Backtrace>:
 8000e34:	46ec      	mov	ip, sp
 8000e36:	b500      	push	{lr}
 8000e38:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000e3c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000e48:	aa01      	add	r2, sp, #4
 8000e4a:	f7ff fc65 	bl	8000718 <__gnu_Unwind_Backtrace>
 8000e4e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000e52:	b012      	add	sp, #72	; 0x48
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <next_unwind_byte>:
 8000e58:	7a02      	ldrb	r2, [r0, #8]
 8000e5a:	b91a      	cbnz	r2, 8000e64 <next_unwind_byte+0xc>
 8000e5c:	7a43      	ldrb	r3, [r0, #9]
 8000e5e:	b943      	cbnz	r3, 8000e72 <next_unwind_byte+0x1a>
 8000e60:	20b0      	movs	r0, #176	; 0xb0
 8000e62:	4770      	bx	lr
 8000e64:	6803      	ldr	r3, [r0, #0]
 8000e66:	3a01      	subs	r2, #1
 8000e68:	7202      	strb	r2, [r0, #8]
 8000e6a:	021a      	lsls	r2, r3, #8
 8000e6c:	6002      	str	r2, [r0, #0]
 8000e6e:	0e18      	lsrs	r0, r3, #24
 8000e70:	4770      	bx	lr
 8000e72:	6842      	ldr	r2, [r0, #4]
 8000e74:	3b01      	subs	r3, #1
 8000e76:	b410      	push	{r4}
 8000e78:	7243      	strb	r3, [r0, #9]
 8000e7a:	6813      	ldr	r3, [r2, #0]
 8000e7c:	2103      	movs	r1, #3
 8000e7e:	1d14      	adds	r4, r2, #4
 8000e80:	7201      	strb	r1, [r0, #8]
 8000e82:	021a      	lsls	r2, r3, #8
 8000e84:	6044      	str	r4, [r0, #4]
 8000e86:	6002      	str	r2, [r0, #0]
 8000e88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e8c:	0e18      	lsrs	r0, r3, #24
 8000e8e:	4770      	bx	lr

08000e90 <_Unwind_GetGR.constprop.0>:
 8000e90:	b500      	push	{lr}
 8000e92:	b085      	sub	sp, #20
 8000e94:	aa03      	add	r2, sp, #12
 8000e96:	2300      	movs	r3, #0
 8000e98:	9200      	str	r2, [sp, #0]
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	220c      	movs	r2, #12
 8000e9e:	f7ff fbed 	bl	800067c <_Unwind_VRS_Get>
 8000ea2:	9803      	ldr	r0, [sp, #12]
 8000ea4:	b005      	add	sp, #20
 8000ea6:	f85d fb04 	ldr.w	pc, [sp], #4
 8000eaa:	bf00      	nop

08000eac <unwind_UCB_from_context>:
 8000eac:	e7f0      	b.n	8000e90 <_Unwind_GetGR.constprop.0>
 8000eae:	bf00      	nop

08000eb0 <__gnu_unwind_execute>:
 8000eb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	460f      	mov	r7, r1
 8000eba:	f04f 0800 	mov.w	r8, #0
 8000ebe:	4638      	mov	r0, r7
 8000ec0:	f7ff ffca 	bl	8000e58 <next_unwind_byte>
 8000ec4:	28b0      	cmp	r0, #176	; 0xb0
 8000ec6:	4604      	mov	r4, r0
 8000ec8:	d023      	beq.n	8000f12 <__gnu_unwind_execute+0x62>
 8000eca:	0605      	lsls	r5, r0, #24
 8000ecc:	d427      	bmi.n	8000f1e <__gnu_unwind_execute+0x6e>
 8000ece:	2300      	movs	r3, #0
 8000ed0:	f10d 090c 	add.w	r9, sp, #12
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	0085      	lsls	r5, r0, #2
 8000ed8:	220d      	movs	r2, #13
 8000eda:	f8cd 9000 	str.w	r9, [sp]
 8000ede:	4630      	mov	r0, r6
 8000ee0:	f7ff fbcc 	bl	800067c <_Unwind_VRS_Get>
 8000ee4:	b2ed      	uxtb	r5, r5
 8000ee6:	9b03      	ldr	r3, [sp, #12]
 8000ee8:	f8cd 9000 	str.w	r9, [sp]
 8000eec:	0660      	lsls	r0, r4, #25
 8000eee:	f105 0504 	add.w	r5, r5, #4
 8000ef2:	bf4c      	ite	mi
 8000ef4:	1b5d      	submi	r5, r3, r5
 8000ef6:	18ed      	addpl	r5, r5, r3
 8000ef8:	2300      	movs	r3, #0
 8000efa:	4619      	mov	r1, r3
 8000efc:	220d      	movs	r2, #13
 8000efe:	4630      	mov	r0, r6
 8000f00:	9503      	str	r5, [sp, #12]
 8000f02:	f7ff fbe1 	bl	80006c8 <_Unwind_VRS_Set>
 8000f06:	4638      	mov	r0, r7
 8000f08:	f7ff ffa6 	bl	8000e58 <next_unwind_byte>
 8000f0c:	28b0      	cmp	r0, #176	; 0xb0
 8000f0e:	4604      	mov	r4, r0
 8000f10:	d1db      	bne.n	8000eca <__gnu_unwind_execute+0x1a>
 8000f12:	f1b8 0f00 	cmp.w	r8, #0
 8000f16:	f000 8095 	beq.w	8001044 <__gnu_unwind_execute+0x194>
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	e01c      	b.n	8000f58 <__gnu_unwind_execute+0xa8>
 8000f1e:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000f22:	2b80      	cmp	r3, #128	; 0x80
 8000f24:	d05d      	beq.n	8000fe2 <__gnu_unwind_execute+0x132>
 8000f26:	2b90      	cmp	r3, #144	; 0x90
 8000f28:	d019      	beq.n	8000f5e <__gnu_unwind_execute+0xae>
 8000f2a:	2ba0      	cmp	r3, #160	; 0xa0
 8000f2c:	d02c      	beq.n	8000f88 <__gnu_unwind_execute+0xd8>
 8000f2e:	2bb0      	cmp	r3, #176	; 0xb0
 8000f30:	d03f      	beq.n	8000fb2 <__gnu_unwind_execute+0x102>
 8000f32:	2bc0      	cmp	r3, #192	; 0xc0
 8000f34:	d06c      	beq.n	8001010 <__gnu_unwind_execute+0x160>
 8000f36:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000f3a:	2bd0      	cmp	r3, #208	; 0xd0
 8000f3c:	d10b      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000f3e:	f000 0207 	and.w	r2, r0, #7
 8000f42:	3201      	adds	r2, #1
 8000f44:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000f48:	2305      	movs	r3, #5
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	4630      	mov	r0, r6
 8000f4e:	f7ff fd89 	bl	8000a64 <_Unwind_VRS_Pop>
 8000f52:	2800      	cmp	r0, #0
 8000f54:	d0b3      	beq.n	8000ebe <__gnu_unwind_execute+0xe>
 8000f56:	2009      	movs	r0, #9
 8000f58:	b005      	add	sp, #20
 8000f5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f5e:	f000 030d 	and.w	r3, r0, #13
 8000f62:	2b0d      	cmp	r3, #13
 8000f64:	d0f7      	beq.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000f66:	ad03      	add	r5, sp, #12
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f000 020f 	and.w	r2, r0, #15
 8000f6e:	4619      	mov	r1, r3
 8000f70:	9500      	str	r5, [sp, #0]
 8000f72:	4630      	mov	r0, r6
 8000f74:	f7ff fb82 	bl	800067c <_Unwind_VRS_Get>
 8000f78:	2300      	movs	r3, #0
 8000f7a:	9500      	str	r5, [sp, #0]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	220d      	movs	r2, #13
 8000f80:	4630      	mov	r0, r6
 8000f82:	f7ff fba1 	bl	80006c8 <_Unwind_VRS_Set>
 8000f86:	e79a      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8000f88:	43c2      	mvns	r2, r0
 8000f8a:	f002 0307 	and.w	r3, r2, #7
 8000f8e:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000f92:	411a      	asrs	r2, r3
 8000f94:	0701      	lsls	r1, r0, #28
 8000f96:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000f9a:	f04f 0300 	mov.w	r3, #0
 8000f9e:	bf48      	it	mi
 8000fa0:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4630      	mov	r0, r6
 8000fa8:	f7ff fd5c 	bl	8000a64 <_Unwind_VRS_Pop>
 8000fac:	2800      	cmp	r0, #0
 8000fae:	d1d2      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000fb0:	e785      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8000fb2:	28b1      	cmp	r0, #177	; 0xb1
 8000fb4:	d057      	beq.n	8001066 <__gnu_unwind_execute+0x1b6>
 8000fb6:	28b2      	cmp	r0, #178	; 0xb2
 8000fb8:	d068      	beq.n	800108c <__gnu_unwind_execute+0x1dc>
 8000fba:	28b3      	cmp	r0, #179	; 0xb3
 8000fbc:	f000 8095 	beq.w	80010ea <__gnu_unwind_execute+0x23a>
 8000fc0:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000fc4:	2bb4      	cmp	r3, #180	; 0xb4
 8000fc6:	d0c6      	beq.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000fc8:	f000 0207 	and.w	r2, r0, #7
 8000fcc:	3201      	adds	r2, #1
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4630      	mov	r0, r6
 8000fd8:	f7ff fd44 	bl	8000a64 <_Unwind_VRS_Pop>
 8000fdc:	2800      	cmp	r0, #0
 8000fde:	d1ba      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000fe0:	e76d      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8000fe2:	4638      	mov	r0, r7
 8000fe4:	f7ff ff38 	bl	8000e58 <next_unwind_byte>
 8000fe8:	0224      	lsls	r4, r4, #8
 8000fea:	4304      	orrs	r4, r0
 8000fec:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8000ff0:	d0b1      	beq.n	8000f56 <__gnu_unwind_execute+0xa6>
 8000ff2:	0124      	lsls	r4, r4, #4
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	b2a2      	uxth	r2, r4
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	f7ff fd32 	bl	8000a64 <_Unwind_VRS_Pop>
 8001000:	2800      	cmp	r0, #0
 8001002:	d1a8      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 8001004:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001008:	bf18      	it	ne
 800100a:	f04f 0801 	movne.w	r8, #1
 800100e:	e756      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8001010:	28c6      	cmp	r0, #198	; 0xc6
 8001012:	d07d      	beq.n	8001110 <__gnu_unwind_execute+0x260>
 8001014:	28c7      	cmp	r0, #199	; 0xc7
 8001016:	f000 8086 	beq.w	8001126 <__gnu_unwind_execute+0x276>
 800101a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 800101e:	2bc0      	cmp	r3, #192	; 0xc0
 8001020:	f000 8094 	beq.w	800114c <__gnu_unwind_execute+0x29c>
 8001024:	28c8      	cmp	r0, #200	; 0xc8
 8001026:	f000 809f 	beq.w	8001168 <__gnu_unwind_execute+0x2b8>
 800102a:	28c9      	cmp	r0, #201	; 0xc9
 800102c:	d193      	bne.n	8000f56 <__gnu_unwind_execute+0xa6>
 800102e:	4638      	mov	r0, r7
 8001030:	f7ff ff12 	bl	8000e58 <next_unwind_byte>
 8001034:	0302      	lsls	r2, r0, #12
 8001036:	f000 000f 	and.w	r0, r0, #15
 800103a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 800103e:	3001      	adds	r0, #1
 8001040:	4302      	orrs	r2, r0
 8001042:	e781      	b.n	8000f48 <__gnu_unwind_execute+0x98>
 8001044:	ac03      	add	r4, sp, #12
 8001046:	4643      	mov	r3, r8
 8001048:	220e      	movs	r2, #14
 800104a:	4641      	mov	r1, r8
 800104c:	9400      	str	r4, [sp, #0]
 800104e:	4630      	mov	r0, r6
 8001050:	f7ff fb14 	bl	800067c <_Unwind_VRS_Get>
 8001054:	9400      	str	r4, [sp, #0]
 8001056:	4630      	mov	r0, r6
 8001058:	4643      	mov	r3, r8
 800105a:	220f      	movs	r2, #15
 800105c:	4641      	mov	r1, r8
 800105e:	f7ff fb33 	bl	80006c8 <_Unwind_VRS_Set>
 8001062:	4640      	mov	r0, r8
 8001064:	e778      	b.n	8000f58 <__gnu_unwind_execute+0xa8>
 8001066:	4638      	mov	r0, r7
 8001068:	f7ff fef6 	bl	8000e58 <next_unwind_byte>
 800106c:	2800      	cmp	r0, #0
 800106e:	f43f af72 	beq.w	8000f56 <__gnu_unwind_execute+0xa6>
 8001072:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001076:	f47f af6e 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800107a:	4602      	mov	r2, r0
 800107c:	4619      	mov	r1, r3
 800107e:	4630      	mov	r0, r6
 8001080:	f7ff fcf0 	bl	8000a64 <_Unwind_VRS_Pop>
 8001084:	2800      	cmp	r0, #0
 8001086:	f47f af66 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800108a:	e718      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 800108c:	2300      	movs	r3, #0
 800108e:	f10d 090c 	add.w	r9, sp, #12
 8001092:	220d      	movs	r2, #13
 8001094:	4619      	mov	r1, r3
 8001096:	f8cd 9000 	str.w	r9, [sp]
 800109a:	4630      	mov	r0, r6
 800109c:	f7ff faee 	bl	800067c <_Unwind_VRS_Get>
 80010a0:	4638      	mov	r0, r7
 80010a2:	f7ff fed9 	bl	8000e58 <next_unwind_byte>
 80010a6:	0602      	lsls	r2, r0, #24
 80010a8:	f04f 0402 	mov.w	r4, #2
 80010ac:	d50c      	bpl.n	80010c8 <__gnu_unwind_execute+0x218>
 80010ae:	9b03      	ldr	r3, [sp, #12]
 80010b0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80010b4:	40a0      	lsls	r0, r4
 80010b6:	4403      	add	r3, r0
 80010b8:	4638      	mov	r0, r7
 80010ba:	9303      	str	r3, [sp, #12]
 80010bc:	f7ff fecc 	bl	8000e58 <next_unwind_byte>
 80010c0:	0603      	lsls	r3, r0, #24
 80010c2:	f104 0407 	add.w	r4, r4, #7
 80010c6:	d4f2      	bmi.n	80010ae <__gnu_unwind_execute+0x1fe>
 80010c8:	9b03      	ldr	r3, [sp, #12]
 80010ca:	f8cd 9000 	str.w	r9, [sp]
 80010ce:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 80010d2:	40a2      	lsls	r2, r4
 80010d4:	f503 7401 	add.w	r4, r3, #516	; 0x204
 80010d8:	2300      	movs	r3, #0
 80010da:	4414      	add	r4, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	220d      	movs	r2, #13
 80010e0:	4630      	mov	r0, r6
 80010e2:	9403      	str	r4, [sp, #12]
 80010e4:	f7ff faf0 	bl	80006c8 <_Unwind_VRS_Set>
 80010e8:	e6e9      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 80010ea:	4638      	mov	r0, r7
 80010ec:	f7ff feb4 	bl	8000e58 <next_unwind_byte>
 80010f0:	0301      	lsls	r1, r0, #12
 80010f2:	f000 000f 	and.w	r0, r0, #15
 80010f6:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80010fa:	1c42      	adds	r2, r0, #1
 80010fc:	2301      	movs	r3, #1
 80010fe:	430a      	orrs	r2, r1
 8001100:	4630      	mov	r0, r6
 8001102:	4619      	mov	r1, r3
 8001104:	f7ff fcae 	bl	8000a64 <_Unwind_VRS_Pop>
 8001108:	2800      	cmp	r0, #0
 800110a:	f47f af24 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800110e:	e6d6      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8001110:	4638      	mov	r0, r7
 8001112:	f7ff fea1 	bl	8000e58 <next_unwind_byte>
 8001116:	0301      	lsls	r1, r0, #12
 8001118:	f000 000f 	and.w	r0, r0, #15
 800111c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001120:	1c42      	adds	r2, r0, #1
 8001122:	2303      	movs	r3, #3
 8001124:	e7eb      	b.n	80010fe <__gnu_unwind_execute+0x24e>
 8001126:	4638      	mov	r0, r7
 8001128:	f7ff fe96 	bl	8000e58 <next_unwind_byte>
 800112c:	2800      	cmp	r0, #0
 800112e:	f43f af12 	beq.w	8000f56 <__gnu_unwind_execute+0xa6>
 8001132:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001136:	f47f af0e 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800113a:	4602      	mov	r2, r0
 800113c:	2104      	movs	r1, #4
 800113e:	4630      	mov	r0, r6
 8001140:	f7ff fc90 	bl	8000a64 <_Unwind_VRS_Pop>
 8001144:	2800      	cmp	r0, #0
 8001146:	f47f af06 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 800114a:	e6b8      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 800114c:	f000 020f 	and.w	r2, r0, #15
 8001150:	3201      	adds	r2, #1
 8001152:	2303      	movs	r3, #3
 8001154:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001158:	4619      	mov	r1, r3
 800115a:	4630      	mov	r0, r6
 800115c:	f7ff fc82 	bl	8000a64 <_Unwind_VRS_Pop>
 8001160:	2800      	cmp	r0, #0
 8001162:	f47f aef8 	bne.w	8000f56 <__gnu_unwind_execute+0xa6>
 8001166:	e6aa      	b.n	8000ebe <__gnu_unwind_execute+0xe>
 8001168:	4638      	mov	r0, r7
 800116a:	f7ff fe75 	bl	8000e58 <next_unwind_byte>
 800116e:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001172:	f000 030f 	and.w	r3, r0, #15
 8001176:	3210      	adds	r2, #16
 8001178:	3301      	adds	r3, #1
 800117a:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 800117e:	e6e3      	b.n	8000f48 <__gnu_unwind_execute+0x98>

08001180 <__gnu_unwind_frame>:
 8001180:	b510      	push	{r4, lr}
 8001182:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001184:	b084      	sub	sp, #16
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	2003      	movs	r0, #3
 800118a:	f88d 000c 	strb.w	r0, [sp, #12]
 800118e:	79dc      	ldrb	r4, [r3, #7]
 8001190:	f88d 400d 	strb.w	r4, [sp, #13]
 8001194:	0212      	lsls	r2, r2, #8
 8001196:	3308      	adds	r3, #8
 8001198:	4608      	mov	r0, r1
 800119a:	a901      	add	r1, sp, #4
 800119c:	9201      	str	r2, [sp, #4]
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	f7ff fe86 	bl	8000eb0 <__gnu_unwind_execute>
 80011a4:	b004      	add	sp, #16
 80011a6:	bd10      	pop	{r4, pc}

080011a8 <_Unwind_GetRegionStart>:
 80011a8:	b508      	push	{r3, lr}
 80011aa:	f7ff fe7f 	bl	8000eac <unwind_UCB_from_context>
 80011ae:	6c80      	ldr	r0, [r0, #72]	; 0x48
 80011b0:	bd08      	pop	{r3, pc}
 80011b2:	bf00      	nop

080011b4 <_Unwind_GetLanguageSpecificData>:
 80011b4:	b508      	push	{r3, lr}
 80011b6:	f7ff fe79 	bl	8000eac <unwind_UCB_from_context>
 80011ba:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80011bc:	79c3      	ldrb	r3, [r0, #7]
 80011be:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80011c2:	3008      	adds	r0, #8
 80011c4:	bd08      	pop	{r3, pc}
 80011c6:	bf00      	nop

080011c8 <_Unwind_GetTextRelBase>:
 80011c8:	b508      	push	{r3, lr}
 80011ca:	f003 fc98 	bl	8004afe <abort>
 80011ce:	bf00      	nop

080011d0 <_Unwind_GetDataRelBase>:
 80011d0:	b508      	push	{r3, lr}
 80011d2:	f7ff fff9 	bl	80011c8 <_Unwind_GetTextRelBase>
 80011d6:	bf00      	nop

080011d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d8:	b510      	push	{r4, lr}
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011da:	2003      	movs	r0, #3
 80011dc:	f000 f830 	bl	8001240 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011e0:	2000      	movs	r0, #0
 80011e2:	f003 fba9 	bl	8004938 <HAL_InitTick>
 80011e6:	4604      	mov	r4, r0
 80011e8:	b918      	cbnz	r0, 80011f2 <HAL_Init+0x1a>
  {
    return HAL_ERROR;
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80011ea:	f003 fb65 	bl	80048b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80011ee:	4620      	mov	r0, r4
 80011f0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80011f2:	2401      	movs	r4, #1
 80011f4:	e7fb      	b.n	80011ee <HAL_Init+0x16>
	...

080011f8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80011f8:	4a03      	ldr	r2, [pc, #12]	; (8001208 <HAL_IncTick+0x10>)
 80011fa:	4b04      	ldr	r3, [pc, #16]	; (800120c <HAL_IncTick+0x14>)
 80011fc:	6811      	ldr	r1, [r2, #0]
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	440b      	add	r3, r1
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	20000188 	.word	0x20000188
 800120c:	20000000 	.word	0x20000000

08001210 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001210:	4b01      	ldr	r3, [pc, #4]	; (8001218 <HAL_GetTick+0x8>)
 8001212:	6818      	ldr	r0, [r3, #0]
}
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000188 	.word	0x20000188

0800121c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800121c:	b538      	push	{r3, r4, r5, lr}
 800121e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001220:	f7ff fff6 	bl	8001210 <HAL_GetTick>
 8001224:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001226:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001228:	bf1e      	ittt	ne
 800122a:	4b04      	ldrne	r3, [pc, #16]	; (800123c <HAL_Delay+0x20>)
 800122c:	781b      	ldrbne	r3, [r3, #0]
 800122e:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001230:	f7ff ffee 	bl	8001210 <HAL_GetTick>
 8001234:	1b40      	subs	r0, r0, r5
 8001236:	4284      	cmp	r4, r0
 8001238:	d8fa      	bhi.n	8001230 <HAL_Delay+0x14>
  {
  }
}
 800123a:	bd38      	pop	{r3, r4, r5, pc}
 800123c:	20000000 	.word	0x20000000

08001240 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001240:	4a07      	ldr	r2, [pc, #28]	; (8001260 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001242:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001244:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001246:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800124a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800124e:	041b      	lsls	r3, r3, #16
 8001250:	0c1b      	lsrs	r3, r3, #16
 8001252:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001256:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800125a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800125c:	60d3      	str	r3, [r2, #12]
 800125e:	4770      	bx	lr
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001264:	4b19      	ldr	r3, [pc, #100]	; (80012cc <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001266:	b530      	push	{r4, r5, lr}
 8001268:	68dc      	ldr	r4, [r3, #12]
 800126a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800126e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001272:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001274:	2b04      	cmp	r3, #4
 8001276:	bf28      	it	cs
 8001278:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800127c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001280:	bf8c      	ite	hi
 8001282:	3c03      	subhi	r4, #3
 8001284:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001286:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 800128a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800128c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001290:	ea01 0103 	and.w	r1, r1, r3
 8001294:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001298:	fa05 f404 	lsl.w	r4, r5, r4
 800129c:	f104 34ff 	add.w	r4, r4, #4294967295
 80012a0:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	ea42 0201 	orr.w	r2, r2, r1
 80012a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 80012ac:	db07      	blt.n	80012be <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ae:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80012b2:	b2d2      	uxtb	r2, r2
 80012b4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80012b8:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 80012bc:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012be:	f000 000f 	and.w	r0, r0, #15
 80012c2:	b2d2      	uxtb	r2, r2
 80012c4:	4b02      	ldr	r3, [pc, #8]	; (80012d0 <HAL_NVIC_SetPriority+0x6c>)
 80012c6:	541a      	strb	r2, [r3, r0]
 80012c8:	bd30      	pop	{r4, r5, pc}
 80012ca:	bf00      	nop
 80012cc:	e000ed00 	.word	0xe000ed00
 80012d0:	e000ed14 	.word	0xe000ed14

080012d4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80012d4:	2800      	cmp	r0, #0
 80012d6:	db08      	blt.n	80012ea <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80012d8:	0942      	lsrs	r2, r0, #5
 80012da:	2301      	movs	r3, #1
 80012dc:	f000 001f 	and.w	r0, r0, #31
 80012e0:	fa03 f000 	lsl.w	r0, r3, r0
 80012e4:	4b01      	ldr	r3, [pc, #4]	; (80012ec <HAL_NVIC_EnableIRQ+0x18>)
 80012e6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80012ea:	4770      	bx	lr
 80012ec:	e000e100 	.word	0xe000e100

080012f0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f0:	3801      	subs	r0, #1
 80012f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80012f6:	d20a      	bcs.n	800130e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fa:	21f0      	movs	r1, #240	; 0xf0
 80012fc:	4a06      	ldr	r2, [pc, #24]	; (8001318 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fe:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001300:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001302:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001306:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001308:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800130e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	e000e010 	.word	0xe000e010
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800131e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	bf0c      	ite	eq
 8001324:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001328:	f022 0204 	bicne.w	r2, r2, #4
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	4770      	bx	lr
 8001330:	e000e010 	.word	0xe000e010

08001334 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001338:	680b      	ldr	r3, [r1, #0]
{
 800133a:	b085      	sub	sp, #20
      /* Configure the External Interrupt or event for the current IO */
      
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800133c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001500 <HAL_GPIO_Init+0x1cc>
          temp |= iocurrent;
        }
        EXTI_Ptr->EMR1 = temp;
             
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001340:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001344:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001346:	2300      	movs	r3, #0
        temp = EXTI_Ptr->IMR1;
 8001348:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8001504 <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 800134c:	2701      	movs	r7, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800134e:	9a01      	ldr	r2, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 8001350:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001352:	ea07 0502 	and.w	r5, r7, r2
    if(iocurrent == ioposition)
 8001356:	42af      	cmp	r7, r5
 8001358:	f040 80b7 	bne.w	80014ca <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800135c:	684a      	ldr	r2, [r1, #4]
 800135e:	f022 0610 	bic.w	r6, r2, #16
 8001362:	2e02      	cmp	r6, #2
 8001364:	d116      	bne.n	8001394 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 8001366:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800136a:	f003 0b07 	and.w	fp, r3, #7
 800136e:	f04f 0e0f 	mov.w	lr, #15
 8001372:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8001376:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 800137a:	f8da 4020 	ldr.w	r4, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800137e:	fa0e fe0b 	lsl.w	lr, lr, fp
 8001382:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001386:	690c      	ldr	r4, [r1, #16]
 8001388:	fa04 f40b 	lsl.w	r4, r4, fp
 800138c:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 8001390:	f8ca 4020 	str.w	r4, [sl, #32]
 8001394:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001398:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 800139a:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800139e:	f002 0e03 	and.w	lr, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80013a2:	fa04 f40a 	lsl.w	r4, r4, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013a6:	3e01      	subs	r6, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80013a8:	fa0e fe0a 	lsl.w	lr, lr, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80013ac:	43e4      	mvns	r4, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013ae:	2e01      	cmp	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80013b0:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80013b4:	ea4e 0e0b 	orr.w	lr, lr, fp
      GPIOx->MODER = temp;
 80013b8:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013bc:	d810      	bhi.n	80013e0 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR; 
 80013be:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80013c0:	ea06 0b04 	and.w	fp, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 80013c4:	68ce      	ldr	r6, [r1, #12]
 80013c6:	fa06 fe0a 	lsl.w	lr, r6, sl
 80013ca:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 80013ce:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80013d0:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013d2:	ea26 0707 	bic.w	r7, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80013d6:	f3c2 1600 	ubfx	r6, r2, #4, #1
 80013da:	409e      	lsls	r6, r3
 80013dc:	4337      	orrs	r7, r6
        GPIOx->OTYPER = temp;
 80013de:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80013e0:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80013e2:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80013e4:	688e      	ldr	r6, [r1, #8]
 80013e6:	fa06 f60a 	lsl.w	r6, r6, sl
 80013ea:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 80013ec:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013ee:	00d4      	lsls	r4, r2, #3
 80013f0:	d56b      	bpl.n	80014ca <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f2:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 80013f6:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80013fa:	f003 0703 	and.w	r7, r3, #3
 80013fe:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001402:	f044 0402 	orr.w	r4, r4, #2
 8001406:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800140a:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140c:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8001410:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001414:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8001418:	f004 0402 	and.w	r4, r4, #2
 800141c:	9403      	str	r4, [sp, #12]
 800141e:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001420:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2];
 8001424:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001428:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800142c:	4c33      	ldr	r4, [pc, #204]	; (80014fc <HAL_GPIO_Init+0x1c8>)
 800142e:	42a0      	cmp	r0, r4
 8001430:	d052      	beq.n	80014d8 <HAL_GPIO_Init+0x1a4>
 8001432:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001436:	42a0      	cmp	r0, r4
 8001438:	d050      	beq.n	80014dc <HAL_GPIO_Init+0x1a8>
 800143a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800143e:	42a0      	cmp	r0, r4
 8001440:	d04e      	beq.n	80014e0 <HAL_GPIO_Init+0x1ac>
 8001442:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001446:	42a0      	cmp	r0, r4
 8001448:	d04c      	beq.n	80014e4 <HAL_GPIO_Init+0x1b0>
 800144a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800144e:	42a0      	cmp	r0, r4
 8001450:	d04a      	beq.n	80014e8 <HAL_GPIO_Init+0x1b4>
 8001452:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001456:	42a0      	cmp	r0, r4
 8001458:	d048      	beq.n	80014ec <HAL_GPIO_Init+0x1b8>
 800145a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800145e:	42a0      	cmp	r0, r4
 8001460:	d046      	beq.n	80014f0 <HAL_GPIO_Init+0x1bc>
 8001462:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001466:	42a0      	cmp	r0, r4
 8001468:	d044      	beq.n	80014f4 <HAL_GPIO_Init+0x1c0>
 800146a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800146e:	42a0      	cmp	r0, r4
 8001470:	d042      	beq.n	80014f8 <HAL_GPIO_Init+0x1c4>
 8001472:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001476:	42a0      	cmp	r0, r4
 8001478:	bf14      	ite	ne
 800147a:	240a      	movne	r4, #10
 800147c:	2409      	moveq	r4, #9
 800147e:	40bc      	lsls	r4, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001480:	03d7      	lsls	r7, r2, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001482:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8001486:	60b4      	str	r4, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 8001488:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_Ptr->IMR1;
 800148c:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~((uint32_t)iocurrent);
 8001490:	bf54      	ite	pl
 8001492:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8001494:	432c      	orrmi	r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001496:	0397      	lsls	r7, r2, #14
        EXTI_Ptr->IMR1 = temp;
 8001498:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_Ptr->EMR1;
 800149c:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
 80014a0:	bf54      	ite	pl
 80014a2:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80014a4:	432c      	orrmi	r4, r5
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014a6:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80014a8:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_Ptr->EMR1 = temp;
 80014ac:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 80014b0:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~((uint32_t)iocurrent);
 80014b4:	bf54      	ite	pl
 80014b6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80014b8:	432c      	orrmi	r4, r5

        temp = EXTI->FTSR1;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014ba:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 80014bc:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 80014be:	687c      	ldr	r4, [r7, #4]
        temp &= ~((uint32_t)iocurrent);
 80014c0:	bf54      	ite	pl
 80014c2:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80014c4:	432c      	orrmi	r4, r5
        }
        EXTI->FTSR1 = temp;
 80014c6:	f8c9 4004 	str.w	r4, [r9, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 80014ca:	3301      	adds	r3, #1
 80014cc:	2b10      	cmp	r3, #16
 80014ce:	f47f af3d 	bne.w	800134c <HAL_GPIO_Init+0x18>
      }      
    }
  }
}
 80014d2:	b005      	add	sp, #20
 80014d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80014d8:	2400      	movs	r4, #0
 80014da:	e7d0      	b.n	800147e <HAL_GPIO_Init+0x14a>
 80014dc:	2401      	movs	r4, #1
 80014de:	e7ce      	b.n	800147e <HAL_GPIO_Init+0x14a>
 80014e0:	2402      	movs	r4, #2
 80014e2:	e7cc      	b.n	800147e <HAL_GPIO_Init+0x14a>
 80014e4:	2403      	movs	r4, #3
 80014e6:	e7ca      	b.n	800147e <HAL_GPIO_Init+0x14a>
 80014e8:	2404      	movs	r4, #4
 80014ea:	e7c8      	b.n	800147e <HAL_GPIO_Init+0x14a>
 80014ec:	2405      	movs	r4, #5
 80014ee:	e7c6      	b.n	800147e <HAL_GPIO_Init+0x14a>
 80014f0:	2406      	movs	r4, #6
 80014f2:	e7c4      	b.n	800147e <HAL_GPIO_Init+0x14a>
 80014f4:	2407      	movs	r4, #7
 80014f6:	e7c2      	b.n	800147e <HAL_GPIO_Init+0x14a>
 80014f8:	2408      	movs	r4, #8
 80014fa:	e7c0      	b.n	800147e <HAL_GPIO_Init+0x14a>
 80014fc:	58020000 	.word	0x58020000
 8001500:	58024400 	.word	0x58024400
 8001504:	58000080 	.word	0x58000080

08001508 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001508:	b10a      	cbz	r2, 800150e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800150a:	8301      	strh	r1, [r0, #24]
 800150c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800150e:	8341      	strh	r1, [r0, #26]
 8001510:	4770      	bx	lr
	...

08001514 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001514:	b508      	push	{r3, lr}
    /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001516:	4b04      	ldr	r3, [pc, #16]	; (8001528 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001518:	6899      	ldr	r1, [r3, #8]
 800151a:	4201      	tst	r1, r0
 800151c:	d002      	beq.n	8001524 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800151e:	6098      	str	r0, [r3, #8]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001520:	f002 ffa6 	bl	8004470 <HAL_GPIO_EXTI_Callback>
 8001524:	bd08      	pop	{r3, pc}
 8001526:	bf00      	nop
 8001528:	58000080 	.word	0x58000080

0800152c <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800152c:	6803      	ldr	r3, [r0, #0]
 800152e:	699a      	ldr	r2, [r3, #24]
 8001530:	0791      	lsls	r1, r2, #30
 8001532:	d501      	bpl.n	8001538 <I2C_Flush_TXDR+0xc>
  {
     hi2c->Instance->TXDR = 0x00U;
 8001534:	2200      	movs	r2, #0
 8001536:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001538:	699a      	ldr	r2, [r3, #24]
 800153a:	07d2      	lsls	r2, r2, #31
 800153c:	d403      	bmi.n	8001546 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800153e:	699a      	ldr	r2, [r3, #24]
 8001540:	f042 0201 	orr.w	r2, r2, #1
 8001544:	619a      	str	r2, [r3, #24]
 8001546:	4770      	bx	lr

08001548 <I2C_TransferConfig>:
  *     @arg I2C_GENERATE_START_READ: Generate Restart for read request.
  *     @arg I2C_GENERATE_START_WRITE: Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001548:	b530      	push	{r4, r5, lr}
 800154a:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800154c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001550:	6805      	ldr	r5, [r0, #0]
 8001552:	4323      	orrs	r3, r4
 8001554:	0d64      	lsrs	r4, r4, #21
 8001556:	6868      	ldr	r0, [r5, #4]
 8001558:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 800155c:	4319      	orrs	r1, r3
 800155e:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001562:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001566:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 800156a:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 800156e:	f044 0403 	orr.w	r4, r4, #3
 8001572:	ea20 0404 	bic.w	r4, r0, r4
 8001576:	4321      	orrs	r1, r4
 8001578:	6069      	str	r1, [r5, #4]
 800157a:	bd30      	pop	{r4, r5, pc}

0800157c <I2C_WaitOnFlagUntilTimeout>:
{
 800157c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001580:	9f06      	ldr	r7, [sp, #24]
 8001582:	4604      	mov	r4, r0
 8001584:	4688      	mov	r8, r1
 8001586:	4616      	mov	r6, r2
 8001588:	461d      	mov	r5, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800158a:	6822      	ldr	r2, [r4, #0]
 800158c:	6993      	ldr	r3, [r2, #24]
 800158e:	ea38 0303 	bics.w	r3, r8, r3
 8001592:	bf0c      	ite	eq
 8001594:	2301      	moveq	r3, #1
 8001596:	2300      	movne	r3, #0
 8001598:	42b3      	cmp	r3, r6
 800159a:	d002      	beq.n	80015a2 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800159c:	2000      	movs	r0, #0
}
 800159e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80015a2:	1c6b      	adds	r3, r5, #1
 80015a4:	d0f2      	beq.n	800158c <I2C_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80015a6:	b955      	cbnz	r5, 80015be <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State= HAL_I2C_STATE_READY;
 80015a8:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80015aa:	2003      	movs	r0, #3
        hi2c->State= HAL_I2C_STATE_READY;
 80015ac:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80015b0:	2300      	movs	r3, #0
 80015b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80015b6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 80015ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80015be:	f7ff fe27 	bl	8001210 <HAL_GetTick>
 80015c2:	1bc0      	subs	r0, r0, r7
 80015c4:	4285      	cmp	r5, r0
 80015c6:	d2e0      	bcs.n	800158a <I2C_WaitOnFlagUntilTimeout+0xe>
 80015c8:	e7ee      	b.n	80015a8 <I2C_WaitOnFlagUntilTimeout+0x2c>

080015ca <I2C_IsAcknowledgeFailed>:
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80015ca:	6803      	ldr	r3, [r0, #0]
{
 80015cc:	b570      	push	{r4, r5, r6, lr}
 80015ce:	4604      	mov	r4, r0
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80015d0:	6998      	ldr	r0, [r3, #24]
{
 80015d2:	460d      	mov	r5, r1
 80015d4:	4616      	mov	r6, r2
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80015d6:	f010 0010 	ands.w	r0, r0, #16
 80015da:	d112      	bne.n	8001602 <I2C_IsAcknowledgeFailed+0x38>
 80015dc:	bd70      	pop	{r4, r5, r6, pc}
      if(Timeout != HAL_MAX_DELAY)
 80015de:	1c69      	adds	r1, r5, #1
 80015e0:	d010      	beq.n	8001604 <I2C_IsAcknowledgeFailed+0x3a>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80015e2:	b94d      	cbnz	r5, 80015f8 <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State= HAL_I2C_STATE_READY;
 80015e4:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 80015e6:	2003      	movs	r0, #3
          hi2c->State= HAL_I2C_STATE_READY;
 80015e8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80015f2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80015f6:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80015f8:	f7ff fe0a 	bl	8001210 <HAL_GetTick>
 80015fc:	1b80      	subs	r0, r0, r6
 80015fe:	4285      	cmp	r5, r0
 8001600:	d3f0      	bcc.n	80015e4 <I2C_IsAcknowledgeFailed+0x1a>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001602:	6823      	ldr	r3, [r4, #0]
 8001604:	6999      	ldr	r1, [r3, #24]
 8001606:	068a      	lsls	r2, r1, #26
 8001608:	d5e9      	bpl.n	80015de <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800160a:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800160c:	2520      	movs	r5, #32
    I2C_Flush_TXDR(hi2c);
 800160e:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001610:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001612:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001614:	f7ff ff8a 	bl	800152c <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001618:	6822      	ldr	r2, [r4, #0]
    return HAL_ERROR;
 800161a:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 800161c:	6853      	ldr	r3, [r2, #4]
 800161e:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001622:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001626:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800162a:	f023 0301 	bic.w	r3, r3, #1
 800162e:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001630:	2304      	movs	r3, #4
 8001632:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001634:	2300      	movs	r3, #0
    hi2c->State= HAL_I2C_STATE_READY;
 8001636:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800163a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800163e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 8001642:	bd70      	pop	{r4, r5, r6, pc}

08001644 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001644:	b570      	push	{r4, r5, r6, lr}
 8001646:	4604      	mov	r4, r0
 8001648:	460d      	mov	r5, r1
 800164a:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800164c:	6823      	ldr	r3, [r4, #0]
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	079b      	lsls	r3, r3, #30
 8001652:	d501      	bpl.n	8001658 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001654:	2000      	movs	r0, #0
 8001656:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001658:	4632      	mov	r2, r6
 800165a:	4629      	mov	r1, r5
 800165c:	4620      	mov	r0, r4
 800165e:	f7ff ffb4 	bl	80015ca <I2C_IsAcknowledgeFailed>
 8001662:	b9b0      	cbnz	r0, 8001692 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if(Timeout != HAL_MAX_DELAY)
 8001664:	1c6a      	adds	r2, r5, #1
 8001666:	d0f1      	beq.n	800164c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8001668:	b96d      	cbnz	r5, 8001686 <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800166a:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800166c:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800166e:	f043 0320 	orr.w	r3, r3, #32
 8001672:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8001674:	2320      	movs	r3, #32
 8001676:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800167a:	2300      	movs	r3, #0
 800167c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001680:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001684:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8001686:	f7ff fdc3 	bl	8001210 <HAL_GetTick>
 800168a:	1b80      	subs	r0, r0, r6
 800168c:	4285      	cmp	r5, r0
 800168e:	d2dd      	bcs.n	800164c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 8001690:	e7eb      	b.n	800166a <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8001692:	2001      	movs	r0, #1
}
 8001694:	bd70      	pop	{r4, r5, r6, pc}

08001696 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8001696:	b570      	push	{r4, r5, r6, lr}
 8001698:	4604      	mov	r4, r0
 800169a:	460d      	mov	r5, r1
 800169c:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800169e:	6823      	ldr	r3, [r4, #0]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	075b      	lsls	r3, r3, #29
 80016a4:	d501      	bpl.n	80016aa <I2C_WaitOnRXNEFlagUntilTimeout+0x14>
  return HAL_OK;
 80016a6:	2000      	movs	r0, #0
 80016a8:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80016aa:	4632      	mov	r2, r6
 80016ac:	4629      	mov	r1, r5
 80016ae:	4620      	mov	r0, r4
 80016b0:	f7ff ff8b 	bl	80015ca <I2C_IsAcknowledgeFailed>
 80016b4:	b9b0      	cbnz	r0, 80016e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80016b6:	6823      	ldr	r3, [r4, #0]
 80016b8:	699a      	ldr	r2, [r3, #24]
 80016ba:	0692      	lsls	r2, r2, #26
 80016bc:	d514      	bpl.n	80016e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016be:	2120      	movs	r1, #32
 80016c0:	61d9      	str	r1, [r3, #28]
      I2C_RESET_CR2(hi2c);
 80016c2:	685a      	ldr	r2, [r3, #4]
 80016c4:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80016c8:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80016cc:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80016d0:	f022 0201 	bic.w	r2, r2, #1
 80016d4:	605a      	str	r2, [r3, #4]
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016d6:	6460      	str	r0, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80016d8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80016dc:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016e0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
      return HAL_ERROR;
 80016e4:	2001      	movs	r0, #1
}
 80016e6:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80016e8:	b95d      	cbnz	r5, 8001702 <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016ea:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80016ec:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016ee:	f043 0320 	orr.w	r3, r3, #32
 80016f2:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 80016f4:	2320      	movs	r3, #32
 80016f6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 80016fa:	2300      	movs	r3, #0
 80016fc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001700:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8001702:	f7ff fd85 	bl	8001210 <HAL_GetTick>
 8001706:	1b80      	subs	r0, r0, r6
 8001708:	4285      	cmp	r5, r0
 800170a:	d2c8      	bcs.n	800169e <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 800170c:	e7ed      	b.n	80016ea <I2C_WaitOnRXNEFlagUntilTimeout+0x54>

0800170e <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800170e:	b570      	push	{r4, r5, r6, lr}
 8001710:	4604      	mov	r4, r0
 8001712:	460d      	mov	r5, r1
 8001714:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001716:	6823      	ldr	r3, [r4, #0]
 8001718:	699b      	ldr	r3, [r3, #24]
 800171a:	069b      	lsls	r3, r3, #26
 800171c:	d501      	bpl.n	8001722 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 800171e:	2000      	movs	r0, #0
 8001720:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001722:	4632      	mov	r2, r6
 8001724:	4629      	mov	r1, r5
 8001726:	4620      	mov	r0, r4
 8001728:	f7ff ff4f 	bl	80015ca <I2C_IsAcknowledgeFailed>
 800172c:	b9a0      	cbnz	r0, 8001758 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 800172e:	b96d      	cbnz	r5, 800174c <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001730:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8001732:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001734:	f043 0320 	orr.w	r3, r3, #32
 8001738:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 800173a:	2320      	movs	r3, #32
 800173c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001740:	2300      	movs	r3, #0
 8001742:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001746:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800174a:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 800174c:	f7ff fd60 	bl	8001210 <HAL_GetTick>
 8001750:	1b80      	subs	r0, r0, r6
 8001752:	4285      	cmp	r5, r0
 8001754:	d2df      	bcs.n	8001716 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 8001756:	e7eb      	b.n	8001730 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001758:	2001      	movs	r0, #1
}
 800175a:	bd70      	pop	{r4, r5, r6, pc}

0800175c <HAL_I2C_Init>:
{
 800175c:	b510      	push	{r4, lr}
  if(hi2c == NULL)
 800175e:	4604      	mov	r4, r0
 8001760:	2800      	cmp	r0, #0
 8001762:	d04a      	beq.n	80017fa <HAL_I2C_Init+0x9e>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001764:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001768:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800176c:	b91b      	cbnz	r3, 8001776 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 800176e:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001772:	f002 fffd 	bl	8004770 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001776:	2324      	movs	r3, #36	; 0x24
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001778:	68e1      	ldr	r1, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800177a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800177e:	2901      	cmp	r1, #1
  __HAL_I2C_DISABLE(hi2c);
 8001780:	6823      	ldr	r3, [r4, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	f022 0201 	bic.w	r2, r2, #1
 8001788:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800178a:	6862      	ldr	r2, [r4, #4]
 800178c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001790:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	68a2      	ldr	r2, [r4, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800179c:	d124      	bne.n	80017e8 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800179e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017a2:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017a4:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017a6:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80017a8:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017aa:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80017ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017b2:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017b4:	68da      	ldr	r2, [r3, #12]
 80017b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80017ba:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80017bc:	6922      	ldr	r2, [r4, #16]
 80017be:	430a      	orrs	r2, r1
 80017c0:	69a1      	ldr	r1, [r4, #24]
 80017c2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017c6:	6a21      	ldr	r1, [r4, #32]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80017c8:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017ca:	69e2      	ldr	r2, [r4, #28]
 80017cc:	430a      	orrs	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	f042 0201 	orr.w	r2, r2, #1
 80017d6:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80017d8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017da:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80017dc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80017e0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017e2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 80017e6:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017e8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017ec:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017ee:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017f0:	d1d8      	bne.n	80017a4 <HAL_I2C_Init+0x48>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80017f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	e7d4      	b.n	80017a4 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 80017fa:	2001      	movs	r0, #1
}
 80017fc:	bd10      	pop	{r4, pc}
	...

08001800 <HAL_I2C_Master_Transmit>:
{
 8001800:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001804:	4698      	mov	r8, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001806:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800180a:	4604      	mov	r4, r0
 800180c:	460e      	mov	r6, r1
  if(hi2c->State == HAL_I2C_STATE_READY)
 800180e:	2b20      	cmp	r3, #32
{
 8001810:	4691      	mov	r9, r2
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001812:	f040 8089 	bne.w	8001928 <HAL_I2C_Master_Transmit+0x128>
    __HAL_LOCK(hi2c);
 8001816:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800181a:	2b01      	cmp	r3, #1
 800181c:	f000 8084 	beq.w	8001928 <HAL_I2C_Master_Transmit+0x128>
 8001820:	2701      	movs	r7, #1
 8001822:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001826:	f7ff fcf3 	bl	8001210 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800182a:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 800182c:	4605      	mov	r5, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800182e:	9000      	str	r0, [sp, #0]
 8001830:	463a      	mov	r2, r7
 8001832:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001836:	4620      	mov	r0, r4
 8001838:	f7ff fea0 	bl	800157c <I2C_WaitOnFlagUntilTimeout>
 800183c:	2800      	cmp	r0, #0
 800183e:	d148      	bne.n	80018d2 <HAL_I2C_Master_Transmit+0xd2>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001840:	2321      	movs	r3, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 8001842:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001846:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001848:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800184c:	2310      	movs	r3, #16
 800184e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001852:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8001854:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001858:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800185a:	b29b      	uxth	r3, r3
 800185c:	2bff      	cmp	r3, #255	; 0xff
 800185e:	4b33      	ldr	r3, [pc, #204]	; (800192c <HAL_I2C_Master_Transmit+0x12c>)
 8001860:	d925      	bls.n	80018ae <HAL_I2C_Master_Transmit+0xae>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001862:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001864:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001866:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001868:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800186c:	4631      	mov	r1, r6
 800186e:	4620      	mov	r0, r4
 8001870:	f7ff fe6a 	bl	8001548 <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 8001874:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001876:	462a      	mov	r2, r5
 8001878:	990a      	ldr	r1, [sp, #40]	; 0x28
 800187a:	4620      	mov	r0, r4
    while(hi2c->XferCount > 0U)
 800187c:	b29b      	uxth	r3, r3
 800187e:	b9f3      	cbnz	r3, 80018be <HAL_I2C_Master_Transmit+0xbe>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001880:	f7ff ff45 	bl	800170e <I2C_WaitOnSTOPFlagUntilTimeout>
 8001884:	b9f0      	cbnz	r0, 80018c4 <HAL_I2C_Master_Transmit+0xc4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001886:	6823      	ldr	r3, [r4, #0]
 8001888:	2120      	movs	r1, #32
 800188a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800188c:	685a      	ldr	r2, [r3, #4]
 800188e:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001892:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001896:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800189a:	f022 0201 	bic.w	r2, r2, #1
 800189e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80018a0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80018a4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80018a8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80018ac:	e00e      	b.n	80018cc <HAL_I2C_Master_Transmit+0xcc>
      hi2c->XferSize = hi2c->XferCount;
 80018ae:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80018b0:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80018b2:	b292      	uxth	r2, r2
 80018b4:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	e7d6      	b.n	800186c <HAL_I2C_Master_Transmit+0x6c>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018be:	f7ff fec1 	bl	8001644 <I2C_WaitOnTXISFlagUntilTimeout>
 80018c2:	b140      	cbz	r0, 80018d6 <HAL_I2C_Master_Transmit+0xd6>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80018c6:	2b04      	cmp	r3, #4
 80018c8:	d103      	bne.n	80018d2 <HAL_I2C_Master_Transmit+0xd2>
          return HAL_ERROR;
 80018ca:	2001      	movs	r0, #1
}
 80018cc:	b003      	add	sp, #12
 80018ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 80018d2:	2003      	movs	r0, #3
 80018d4:	e7fa      	b.n	80018cc <HAL_I2C_Master_Transmit+0xcc>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80018d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80018d8:	6822      	ldr	r2, [r4, #0]
 80018da:	1c59      	adds	r1, r3, #1
 80018dc:	6261      	str	r1, [r4, #36]	; 0x24
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferSize--;
 80018e2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80018e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80018e6:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80018e8:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80018ea:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 80018ec:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80018ee:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80018f0:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 80018f2:	2a00      	cmp	r2, #0
 80018f4:	d1be      	bne.n	8001874 <HAL_I2C_Master_Transmit+0x74>
 80018f6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d0ba      	beq.n	8001874 <HAL_I2C_Master_Transmit+0x74>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80018fe:	9500      	str	r5, [sp, #0]
 8001900:	2180      	movs	r1, #128	; 0x80
 8001902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001904:	4620      	mov	r0, r4
 8001906:	f7ff fe39 	bl	800157c <I2C_WaitOnFlagUntilTimeout>
 800190a:	2800      	cmp	r0, #0
 800190c:	d1e1      	bne.n	80018d2 <HAL_I2C_Master_Transmit+0xd2>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 800190e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001910:	b29b      	uxth	r3, r3
 8001912:	2bff      	cmp	r3, #255	; 0xff
 8001914:	d903      	bls.n	800191e <HAL_I2C_Master_Transmit+0x11e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001916:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001918:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800191a:	8522      	strh	r2, [r4, #40]	; 0x28
 800191c:	e7a4      	b.n	8001868 <HAL_I2C_Master_Transmit+0x68>
          hi2c->XferSize = hi2c->XferCount;
 800191e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001920:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001922:	b292      	uxth	r2, r2
 8001924:	8522      	strh	r2, [r4, #40]	; 0x28
 8001926:	e7c6      	b.n	80018b6 <HAL_I2C_Master_Transmit+0xb6>
    return HAL_BUSY;
 8001928:	2002      	movs	r0, #2
 800192a:	e7cf      	b.n	80018cc <HAL_I2C_Master_Transmit+0xcc>
 800192c:	80002000 	.word	0x80002000

08001930 <HAL_I2C_Master_Receive>:
{
 8001930:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001934:	4698      	mov	r8, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001936:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800193a:	4604      	mov	r4, r0
 800193c:	460e      	mov	r6, r1
  if(hi2c->State == HAL_I2C_STATE_READY)
 800193e:	2b20      	cmp	r3, #32
{
 8001940:	4691      	mov	r9, r2
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001942:	f040 8089 	bne.w	8001a58 <HAL_I2C_Master_Receive+0x128>
    __HAL_LOCK(hi2c);
 8001946:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800194a:	2b01      	cmp	r3, #1
 800194c:	f000 8084 	beq.w	8001a58 <HAL_I2C_Master_Receive+0x128>
 8001950:	2701      	movs	r7, #1
 8001952:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001956:	f7ff fc5b 	bl	8001210 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800195a:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 800195c:	4605      	mov	r5, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800195e:	9000      	str	r0, [sp, #0]
 8001960:	463a      	mov	r2, r7
 8001962:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001966:	4620      	mov	r0, r4
 8001968:	f7ff fe08 	bl	800157c <I2C_WaitOnFlagUntilTimeout>
 800196c:	2800      	cmp	r0, #0
 800196e:	d148      	bne.n	8001a02 <HAL_I2C_Master_Receive+0xd2>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001970:	2322      	movs	r3, #34	; 0x22
    hi2c->pBuffPtr  = pData;
 8001972:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001976:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001978:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800197c:	2310      	movs	r3, #16
 800197e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001982:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8001984:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001988:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800198a:	b29b      	uxth	r3, r3
 800198c:	2bff      	cmp	r3, #255	; 0xff
 800198e:	4b33      	ldr	r3, [pc, #204]	; (8001a5c <HAL_I2C_Master_Receive+0x12c>)
 8001990:	d925      	bls.n	80019de <HAL_I2C_Master_Receive+0xae>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001992:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001994:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001996:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001998:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800199c:	4631      	mov	r1, r6
 800199e:	4620      	mov	r0, r4
 80019a0:	f7ff fdd2 	bl	8001548 <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 80019a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019a6:	462a      	mov	r2, r5
 80019a8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80019aa:	4620      	mov	r0, r4
    while(hi2c->XferCount > 0U)
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	b9f3      	cbnz	r3, 80019ee <HAL_I2C_Master_Receive+0xbe>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019b0:	f7ff fead 	bl	800170e <I2C_WaitOnSTOPFlagUntilTimeout>
 80019b4:	b9f0      	cbnz	r0, 80019f4 <HAL_I2C_Master_Receive+0xc4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019b6:	6823      	ldr	r3, [r4, #0]
 80019b8:	2120      	movs	r1, #32
 80019ba:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80019c2:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80019c6:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80019ca:	f022 0201 	bic.w	r2, r2, #1
 80019ce:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80019d0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80019d4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80019d8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80019dc:	e00e      	b.n	80019fc <HAL_I2C_Master_Receive+0xcc>
      hi2c->XferSize = hi2c->XferCount;
 80019de:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80019e0:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80019e2:	b292      	uxth	r2, r2
 80019e4:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80019e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019ea:	b2d2      	uxtb	r2, r2
 80019ec:	e7d6      	b.n	800199c <HAL_I2C_Master_Receive+0x6c>
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019ee:	f7ff fe52 	bl	8001696 <I2C_WaitOnRXNEFlagUntilTimeout>
 80019f2:	b140      	cbz	r0, 8001a06 <HAL_I2C_Master_Receive+0xd6>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	d103      	bne.n	8001a02 <HAL_I2C_Master_Receive+0xd2>
          return HAL_ERROR;
 80019fa:	2001      	movs	r0, #1
}
 80019fc:	b003      	add	sp, #12
 80019fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8001a02:	2003      	movs	r0, #3
 8001a04:	e7fa      	b.n	80019fc <HAL_I2C_Master_Receive+0xcc>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8001a06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a08:	1c5a      	adds	r2, r3, #1
 8001a0a:	6262      	str	r2, [r4, #36]	; 0x24
 8001a0c:	6822      	ldr	r2, [r4, #0]
 8001a0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a10:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8001a12:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001a14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001a16:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8001a18:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8001a1a:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8001a1c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001a1e:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001a20:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001a22:	2a00      	cmp	r2, #0
 8001a24:	d1be      	bne.n	80019a4 <HAL_I2C_Master_Receive+0x74>
 8001a26:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0ba      	beq.n	80019a4 <HAL_I2C_Master_Receive+0x74>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a2e:	9500      	str	r5, [sp, #0]
 8001a30:	2180      	movs	r1, #128	; 0x80
 8001a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001a34:	4620      	mov	r0, r4
 8001a36:	f7ff fda1 	bl	800157c <I2C_WaitOnFlagUntilTimeout>
 8001a3a:	2800      	cmp	r0, #0
 8001a3c:	d1e1      	bne.n	8001a02 <HAL_I2C_Master_Receive+0xd2>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a3e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	2bff      	cmp	r3, #255	; 0xff
 8001a44:	d903      	bls.n	8001a4e <HAL_I2C_Master_Receive+0x11e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a46:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a48:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a4a:	8522      	strh	r2, [r4, #40]	; 0x28
 8001a4c:	e7a4      	b.n	8001998 <HAL_I2C_Master_Receive+0x68>
          hi2c->XferSize = hi2c->XferCount;
 8001a4e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a50:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001a52:	b292      	uxth	r2, r2
 8001a54:	8522      	strh	r2, [r4, #40]	; 0x28
 8001a56:	e7c6      	b.n	80019e6 <HAL_I2C_Master_Receive+0xb6>
    return HAL_BUSY;
 8001a58:	2002      	movs	r0, #2
 8001a5a:	e7cf      	b.n	80019fc <HAL_I2C_Master_Receive+0xcc>
 8001a5c:	80002400 	.word	0x80002400

08001a60 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001a60:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	2a20      	cmp	r2, #32
{
 8001a68:	b510      	push	{r4, lr}
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001a6a:	d11d      	bne.n	8001aa8 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a6c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d019      	beq.n	8001aa8 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a74:	2324      	movs	r3, #36	; 0x24
 8001a76:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a7a:	6803      	ldr	r3, [r0, #0]
 8001a7c:	681c      	ldr	r4, [r3, #0]
 8001a7e:	f024 0401 	bic.w	r4, r4, #1
 8001a82:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001a84:	681c      	ldr	r4, [r3, #0]
 8001a86:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001a8a:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001a8c:	681c      	ldr	r4, [r3, #0]
 8001a8e:	4321      	orrs	r1, r4
 8001a90:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a92:	6819      	ldr	r1, [r3, #0]
 8001a94:	f041 0101 	orr.w	r1, r1, #1
 8001a98:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a9a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001a9c:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001aa0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001aa8:	2002      	movs	r0, #2
  }
}
 8001aaa:	bd10      	pop	{r4, pc}

08001aac <HAL_I2CEx_ConfigDigitalFilter>:
  *               the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter: Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001aac:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001aae:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001ab2:	b2e4      	uxtb	r4, r4
 8001ab4:	2c20      	cmp	r4, #32
 8001ab6:	d11c      	bne.n	8001af2 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ab8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d018      	beq.n	8001af2 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ac0:	2324      	movs	r3, #36	; 0x24
 8001ac2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ac6:	6803      	ldr	r3, [r0, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	f022 0201 	bic.w	r2, r2, #1
 8001ace:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ad0:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001ad2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ad6:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ada:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	f042 0201 	orr.w	r2, r2, #1
 8001ae2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ae4:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001ae6:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001aea:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001aee:	4618      	mov	r0, r3
 8001af0:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001af2:	2002      	movs	r0, #2
  }
}
 8001af4:	bd10      	pop	{r4, pc}
	...

08001af8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001afa:	6803      	ldr	r3, [r0, #0]
{
 8001afc:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001afe:	07d8      	lsls	r0, r3, #31
 8001b00:	d45c      	bmi.n	8001bbc <HAL_RCC_OscConfig+0xc4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b02:	682b      	ldr	r3, [r5, #0]
 8001b04:	0799      	lsls	r1, r3, #30
 8001b06:	f100 80af 	bmi.w	8001c68 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001b0a:	682b      	ldr	r3, [r5, #0]
 8001b0c:	06d9      	lsls	r1, r3, #27
 8001b0e:	d525      	bpl.n	8001b5c <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001b10:	4bac      	ldr	r3, [pc, #688]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001b12:	691a      	ldr	r2, [r3, #16]
 8001b14:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001b18:	2a08      	cmp	r2, #8
 8001b1a:	d00b      	beq.n	8001b34 <HAL_RCC_OscConfig+0x3c>
 8001b1c:	691a      	ldr	r2, [r3, #16]
 8001b1e:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001b22:	2a18      	cmp	r2, #24
 8001b24:	f040 80f7 	bne.w	8001d16 <HAL_RCC_OscConfig+0x21e>
 8001b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b2a:	f003 0303 	and.w	r3, r3, #3
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	f040 80f1 	bne.w	8001d16 <HAL_RCC_OscConfig+0x21e>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b34:	4ba3      	ldr	r3, [pc, #652]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	05d2      	lsls	r2, r2, #23
 8001b3a:	d502      	bpl.n	8001b42 <HAL_RCC_OscConfig+0x4a>
 8001b3c:	69ea      	ldr	r2, [r5, #28]
 8001b3e:	2a80      	cmp	r2, #128	; 0x80
 8001b40:	d153      	bne.n	8001bea <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b42:	6858      	ldr	r0, [r3, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b44:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 8001b48:	fa92 f2a2 	rbit	r2, r2
 8001b4c:	fab2 f182 	clz	r1, r2
 8001b50:	6a2a      	ldr	r2, [r5, #32]
 8001b52:	408a      	lsls	r2, r1
 8001b54:	f020 41f8 	bic.w	r1, r0, #2080374784	; 0x7c000000
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b5c:	682b      	ldr	r3, [r5, #0]
 8001b5e:	0719      	lsls	r1, r3, #28
 8001b60:	f100 810b 	bmi.w	8001d7a <HAL_RCC_OscConfig+0x282>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b64:	682b      	ldr	r3, [r5, #0]
 8001b66:	069a      	lsls	r2, r3, #26
 8001b68:	f100 8130 	bmi.w	8001dcc <HAL_RCC_OscConfig+0x2d4>
        }      
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b6c:	682b      	ldr	r3, [r5, #0]
 8001b6e:	075c      	lsls	r4, r3, #29
 8001b70:	d51e      	bpl.n	8001bb0 <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001b72:	4c95      	ldr	r4, [pc, #596]	; (8001dc8 <HAL_RCC_OscConfig+0x2d0>)
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b7a:	6023      	str	r3, [r4, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001b7c:	f7ff fb48 	bl	8001210 <HAL_GetTick>
 8001b80:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001b82:	6823      	ldr	r3, [r4, #0]
 8001b84:	05da      	lsls	r2, r3, #23
 8001b86:	f140 8146 	bpl.w	8001e16 <HAL_RCC_OscConfig+0x31e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b8a:	68ab      	ldr	r3, [r5, #8]
 8001b8c:	4c8d      	ldr	r4, [pc, #564]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	f040 8148 	bne.w	8001e24 <HAL_RCC_OscConfig+0x32c>
 8001b94:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b9c:	f241 3488 	movw	r4, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001ba0:	f7ff fb36 	bl	8001210 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba4:	4e87      	ldr	r6, [pc, #540]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8001ba6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba8:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001baa:	079b      	lsls	r3, r3, #30
 8001bac:	f140 8160 	bpl.w	8001e70 <HAL_RCC_OscConfig+0x378>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bb0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001bb2:	2a00      	cmp	r2, #0
 8001bb4:	f040 8163 	bne.w	8001e7e <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001bb8:	2000      	movs	r0, #0
 8001bba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001bbc:	4b81      	ldr	r3, [pc, #516]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001bbe:	691a      	ldr	r2, [r3, #16]
 8001bc0:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001bc4:	2a10      	cmp	r2, #16
 8001bc6:	d009      	beq.n	8001bdc <HAL_RCC_OscConfig+0xe4>
 8001bc8:	691a      	ldr	r2, [r3, #16]
 8001bca:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001bce:	2a18      	cmp	r2, #24
 8001bd0:	d10d      	bne.n	8001bee <HAL_RCC_OscConfig+0xf6>
 8001bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd4:	f003 0303 	and.w	r3, r3, #3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d108      	bne.n	8001bee <HAL_RCC_OscConfig+0xf6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bdc:	4b79      	ldr	r3, [pc, #484]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	039a      	lsls	r2, r3, #14
 8001be2:	d58e      	bpl.n	8001b02 <HAL_RCC_OscConfig+0xa>
 8001be4:	686b      	ldr	r3, [r5, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d18b      	bne.n	8001b02 <HAL_RCC_OscConfig+0xa>
      return HAL_ERROR;
 8001bea:	2001      	movs	r0, #1
 8001bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bee:	686b      	ldr	r3, [r5, #4]
 8001bf0:	4c74      	ldr	r4, [pc, #464]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001bf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf6:	d112      	bne.n	8001c1e <HAL_RCC_OscConfig+0x126>
 8001bf8:	6823      	ldr	r3, [r4, #0]
 8001bfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bfe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c00:	f7ff fb06 	bl	8001210 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c04:	4c6f      	ldr	r4, [pc, #444]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8001c06:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c08:	6823      	ldr	r3, [r4, #0]
 8001c0a:	039b      	lsls	r3, r3, #14
 8001c0c:	f53f af79 	bmi.w	8001b02 <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c10:	f7ff fafe 	bl	8001210 <HAL_GetTick>
 8001c14:	1b80      	subs	r0, r0, r6
 8001c16:	2864      	cmp	r0, #100	; 0x64
 8001c18:	d9f6      	bls.n	8001c08 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c1e:	b9a3      	cbnz	r3, 8001c4a <HAL_RCC_OscConfig+0x152>
 8001c20:	6823      	ldr	r3, [r4, #0]
 8001c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c26:	6023      	str	r3, [r4, #0]
 8001c28:	6823      	ldr	r3, [r4, #0]
 8001c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c2e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c30:	f7ff faee 	bl	8001210 <HAL_GetTick>
 8001c34:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c36:	6823      	ldr	r3, [r4, #0]
 8001c38:	039f      	lsls	r7, r3, #14
 8001c3a:	f57f af62 	bpl.w	8001b02 <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c3e:	f7ff fae7 	bl	8001210 <HAL_GetTick>
 8001c42:	1b80      	subs	r0, r0, r6
 8001c44:	2864      	cmp	r0, #100	; 0x64
 8001c46:	d9f6      	bls.n	8001c36 <HAL_RCC_OscConfig+0x13e>
 8001c48:	e7e7      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c4a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c4e:	6823      	ldr	r3, [r4, #0]
 8001c50:	d103      	bne.n	8001c5a <HAL_RCC_OscConfig+0x162>
 8001c52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c56:	6023      	str	r3, [r4, #0]
 8001c58:	e7ce      	b.n	8001bf8 <HAL_RCC_OscConfig+0x100>
 8001c5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c5e:	6023      	str	r3, [r4, #0]
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c66:	e7ca      	b.n	8001bfe <HAL_RCC_OscConfig+0x106>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001c68:	4b56      	ldr	r3, [pc, #344]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001c6a:	68e9      	ldr	r1, [r5, #12]
 8001c6c:	691a      	ldr	r2, [r3, #16]
 8001c6e:	f012 0f38 	tst.w	r2, #56	; 0x38
 8001c72:	d007      	beq.n	8001c84 <HAL_RCC_OscConfig+0x18c>
 8001c74:	691a      	ldr	r2, [r3, #16]
 8001c76:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001c7a:	2a18      	cmp	r2, #24
 8001c7c:	d128      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x1d8>
 8001c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c80:	079c      	lsls	r4, r3, #30
 8001c82:	d125      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x1d8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c84:	4a4f      	ldr	r2, [pc, #316]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001c86:	6813      	ldr	r3, [r2, #0]
 8001c88:	0758      	lsls	r0, r3, #29
 8001c8a:	d501      	bpl.n	8001c90 <HAL_RCC_OscConfig+0x198>
 8001c8c:	2900      	cmp	r1, #0
 8001c8e:	d0ac      	beq.n	8001bea <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c90:	6813      	ldr	r3, [r2, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c92:	4c4c      	ldr	r4, [pc, #304]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c94:	f023 0319 	bic.w	r3, r3, #25
 8001c98:	430b      	orrs	r3, r1
 8001c9a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c9c:	f7ff fab8 	bl	8001210 <HAL_GetTick>
 8001ca0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca2:	6823      	ldr	r3, [r4, #0]
 8001ca4:	075b      	lsls	r3, r3, #29
 8001ca6:	d50d      	bpl.n	8001cc4 <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca8:	6861      	ldr	r1, [r4, #4]
 8001caa:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
 8001cae:	fa93 f3a3 	rbit	r3, r3
 8001cb2:	fab3 f283 	clz	r2, r3
 8001cb6:	692b      	ldr	r3, [r5, #16]
 8001cb8:	4093      	lsls	r3, r2
 8001cba:	f421 327c 	bic.w	r2, r1, #258048	; 0x3f000
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	6063      	str	r3, [r4, #4]
 8001cc2:	e722      	b.n	8001b0a <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cc4:	f7ff faa4 	bl	8001210 <HAL_GetTick>
 8001cc8:	1b80      	subs	r0, r0, r6
 8001cca:	2802      	cmp	r0, #2
 8001ccc:	d9e9      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x1aa>
 8001cce:	e7a4      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
 8001cd0:	4c3c      	ldr	r4, [pc, #240]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001cd2:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001cd4:	b179      	cbz	r1, 8001cf6 <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001cd6:	f023 0319 	bic.w	r3, r3, #25
 8001cda:	430b      	orrs	r3, r1
 8001cdc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001cde:	f7ff fa97 	bl	8001210 <HAL_GetTick>
 8001ce2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce4:	6823      	ldr	r3, [r4, #0]
 8001ce6:	075f      	lsls	r7, r3, #29
 8001ce8:	d4de      	bmi.n	8001ca8 <HAL_RCC_OscConfig+0x1b0>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cea:	f7ff fa91 	bl	8001210 <HAL_GetTick>
 8001cee:	1b80      	subs	r0, r0, r6
 8001cf0:	2802      	cmp	r0, #2
 8001cf2:	d9f7      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x1ec>
 8001cf4:	e791      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_DISABLE();
 8001cf6:	f023 0301 	bic.w	r3, r3, #1
 8001cfa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001cfc:	f7ff fa88 	bl	8001210 <HAL_GetTick>
 8001d00:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d02:	6823      	ldr	r3, [r4, #0]
 8001d04:	0758      	lsls	r0, r3, #29
 8001d06:	f57f af00 	bpl.w	8001b0a <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d0a:	f7ff fa81 	bl	8001210 <HAL_GetTick>
 8001d0e:	1b80      	subs	r0, r0, r6
 8001d10:	2802      	cmp	r0, #2
 8001d12:	d9f6      	bls.n	8001d02 <HAL_RCC_OscConfig+0x20a>
 8001d14:	e781      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001d16:	69eb      	ldr	r3, [r5, #28]
 8001d18:	4c2a      	ldr	r4, [pc, #168]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001d1a:	b1eb      	cbz	r3, 8001d58 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_CSI_ENABLE();
 8001d1c:	6823      	ldr	r3, [r4, #0]
 8001d1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d22:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d24:	f7ff fa74 	bl	8001210 <HAL_GetTick>
 8001d28:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8001d2a:	6823      	ldr	r3, [r4, #0]
 8001d2c:	05df      	lsls	r7, r3, #23
 8001d2e:	d50d      	bpl.n	8001d4c <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d30:	6861      	ldr	r1, [r4, #4]
 8001d32:	f04f 43f8 	mov.w	r3, #2080374784	; 0x7c000000
 8001d36:	fa93 f3a3 	rbit	r3, r3
 8001d3a:	fab3 f283 	clz	r2, r3
 8001d3e:	6a2b      	ldr	r3, [r5, #32]
 8001d40:	4093      	lsls	r3, r2
 8001d42:	f021 42f8 	bic.w	r2, r1, #2080374784	; 0x7c000000
 8001d46:	4313      	orrs	r3, r2
 8001d48:	6063      	str	r3, [r4, #4]
 8001d4a:	e707      	b.n	8001b5c <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001d4c:	f7ff fa60 	bl	8001210 <HAL_GetTick>
 8001d50:	1b80      	subs	r0, r0, r6
 8001d52:	2802      	cmp	r0, #2
 8001d54:	d9e9      	bls.n	8001d2a <HAL_RCC_OscConfig+0x232>
 8001d56:	e760      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_DISABLE();
 8001d58:	6823      	ldr	r3, [r4, #0]
 8001d5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d5e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001d60:	f7ff fa56 	bl	8001210 <HAL_GetTick>
 8001d64:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
 8001d66:	6823      	ldr	r3, [r4, #0]
 8001d68:	05d8      	lsls	r0, r3, #23
 8001d6a:	f57f aef7 	bpl.w	8001b5c <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001d6e:	f7ff fa4f 	bl	8001210 <HAL_GetTick>
 8001d72:	1b80      	subs	r0, r0, r6
 8001d74:	2802      	cmp	r0, #2
 8001d76:	d9f6      	bls.n	8001d66 <HAL_RCC_OscConfig+0x26e>
 8001d78:	e74f      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d7a:	696b      	ldr	r3, [r5, #20]
 8001d7c:	4c11      	ldr	r4, [pc, #68]	; (8001dc4 <HAL_RCC_OscConfig+0x2cc>)
 8001d7e:	b183      	cbz	r3, 8001da2 <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_LSI_ENABLE();
 8001d80:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001d82:	f043 0301 	orr.w	r3, r3, #1
 8001d86:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001d88:	f7ff fa42 	bl	8001210 <HAL_GetTick>
 8001d8c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001d90:	079b      	lsls	r3, r3, #30
 8001d92:	f53f aee7 	bmi.w	8001b64 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d96:	f7ff fa3b 	bl	8001210 <HAL_GetTick>
 8001d9a:	1b80      	subs	r0, r0, r6
 8001d9c:	2802      	cmp	r0, #2
 8001d9e:	d9f6      	bls.n	8001d8e <HAL_RCC_OscConfig+0x296>
 8001da0:	e73b      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 8001da2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001da4:	f023 0301 	bic.w	r3, r3, #1
 8001da8:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001daa:	f7ff fa31 	bl	8001210 <HAL_GetTick>
 8001dae:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db0:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001db2:	079f      	lsls	r7, r3, #30
 8001db4:	f57f aed6 	bpl.w	8001b64 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001db8:	f7ff fa2a 	bl	8001210 <HAL_GetTick>
 8001dbc:	1b80      	subs	r0, r0, r6
 8001dbe:	2802      	cmp	r0, #2
 8001dc0:	d9f6      	bls.n	8001db0 <HAL_RCC_OscConfig+0x2b8>
 8001dc2:	e72a      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
 8001dc4:	58024400 	.word	0x58024400
 8001dc8:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001dcc:	69ab      	ldr	r3, [r5, #24]
 8001dce:	4c6e      	ldr	r4, [pc, #440]	; (8001f88 <HAL_RCC_OscConfig+0x490>)
 8001dd0:	b183      	cbz	r3, 8001df4 <HAL_RCC_OscConfig+0x2fc>
      __HAL_RCC_HSI48_ENABLE();
 8001dd2:	6823      	ldr	r3, [r4, #0]
 8001dd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001dd8:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8001dda:	f7ff fa19 	bl	8001210 <HAL_GetTick>
 8001dde:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001de0:	6823      	ldr	r3, [r4, #0]
 8001de2:	0498      	lsls	r0, r3, #18
 8001de4:	f53f aec2 	bmi.w	8001b6c <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001de8:	f7ff fa12 	bl	8001210 <HAL_GetTick>
 8001dec:	1b80      	subs	r0, r0, r6
 8001dee:	2802      	cmp	r0, #2
 8001df0:	d9f6      	bls.n	8001de0 <HAL_RCC_OscConfig+0x2e8>
 8001df2:	e712      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 8001df4:	6823      	ldr	r3, [r4, #0]
 8001df6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001dfa:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8001dfc:	f7ff fa08 	bl	8001210 <HAL_GetTick>
 8001e00:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	0499      	lsls	r1, r3, #18
 8001e06:	f57f aeb1 	bpl.w	8001b6c <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001e0a:	f7ff fa01 	bl	8001210 <HAL_GetTick>
 8001e0e:	1b80      	subs	r0, r0, r6
 8001e10:	2802      	cmp	r0, #2
 8001e12:	d9f6      	bls.n	8001e02 <HAL_RCC_OscConfig+0x30a>
 8001e14:	e701      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
      if((int32_t) (HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001e16:	f7ff f9fb 	bl	8001210 <HAL_GetTick>
 8001e1a:	1b80      	subs	r0, r0, r6
 8001e1c:	2864      	cmp	r0, #100	; 0x64
 8001e1e:	f67f aeb0 	bls.w	8001b82 <HAL_RCC_OscConfig+0x8a>
 8001e22:	e6fa      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e24:	b9b3      	cbnz	r3, 8001e54 <HAL_RCC_OscConfig+0x35c>
 8001e26:	6f23      	ldr	r3, [r4, #112]	; 0x70
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e28:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e2c:	f023 0301 	bic.w	r3, r3, #1
 8001e30:	6723      	str	r3, [r4, #112]	; 0x70
 8001e32:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001e34:	f023 0304 	bic.w	r3, r3, #4
 8001e38:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001e3a:	f7ff f9e9 	bl	8001210 <HAL_GetTick>
 8001e3e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e40:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001e42:	0798      	lsls	r0, r3, #30
 8001e44:	f57f aeb4 	bpl.w	8001bb0 <HAL_RCC_OscConfig+0xb8>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e48:	f7ff f9e2 	bl	8001210 <HAL_GetTick>
 8001e4c:	1b80      	subs	r0, r0, r6
 8001e4e:	42b8      	cmp	r0, r7
 8001e50:	d9f6      	bls.n	8001e40 <HAL_RCC_OscConfig+0x348>
 8001e52:	e6e2      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e54:	2b05      	cmp	r3, #5
 8001e56:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001e58:	d103      	bne.n	8001e62 <HAL_RCC_OscConfig+0x36a>
 8001e5a:	f043 0304 	orr.w	r3, r3, #4
 8001e5e:	6723      	str	r3, [r4, #112]	; 0x70
 8001e60:	e698      	b.n	8001b94 <HAL_RCC_OscConfig+0x9c>
 8001e62:	f023 0301 	bic.w	r3, r3, #1
 8001e66:	6723      	str	r3, [r4, #112]	; 0x70
 8001e68:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001e6a:	f023 0304 	bic.w	r3, r3, #4
 8001e6e:	e694      	b.n	8001b9a <HAL_RCC_OscConfig+0xa2>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e70:	f7ff f9ce 	bl	8001210 <HAL_GetTick>
 8001e74:	1bc0      	subs	r0, r0, r7
 8001e76:	42a0      	cmp	r0, r4
 8001e78:	f67f ae96 	bls.w	8001ba8 <HAL_RCC_OscConfig+0xb0>
 8001e7c:	e6cd      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001e7e:	4c42      	ldr	r4, [pc, #264]	; (8001f88 <HAL_RCC_OscConfig+0x490>)
 8001e80:	6923      	ldr	r3, [r4, #16]
 8001e82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e86:	2b18      	cmp	r3, #24
 8001e88:	f43f aeaf 	beq.w	8001bea <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_PLL_DISABLE();
 8001e8c:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e8e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001e90:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e94:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e96:	d169      	bne.n	8001f6c <HAL_RCC_OscConfig+0x474>
        tickstart = HAL_GetTick();
 8001e98:	f7ff f9ba 	bl	8001210 <HAL_GetTick>
 8001e9c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e9e:	6823      	ldr	r3, [r4, #0]
 8001ea0:	0199      	lsls	r1, r3, #6
 8001ea2:	d45d      	bmi.n	8001f60 <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ea4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ea6:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8001ea8:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 8001eac:	f023 0303 	bic.w	r3, r3, #3
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001eb4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001eb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8001eba:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001ebc:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	3a01      	subs	r2, #1
 8001ec2:	025b      	lsls	r3, r3, #9
 8001ec4:	0412      	lsls	r2, r2, #16
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001ed0:	3a01      	subs	r2, #1
 8001ed2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001eda:	3a01      	subs	r2, #1
 8001edc:	0612      	lsls	r2, r2, #24
 8001ede:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	6323      	str	r3, [r4, #48]	; 0x30
 8001ee6:	f64f 73f8 	movw	r3, #65528	; 0xfff8
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001eea:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001eec:	fa93 f3a3 	rbit	r3, r3
 8001ef0:	fab3 f183 	clz	r1, r3
 8001ef4:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001ef8:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001efa:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001efe:	408b      	lsls	r3, r1
 8001f00:	4313      	orrs	r3, r2
 8001f02:	6363      	str	r3, [r4, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001f04:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f06:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001f08:	f023 030c 	bic.w	r3, r3, #12
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001f10:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f12:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8001f14:	f023 0302 	bic.w	r3, r3, #2
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001f1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f22:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001f24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f2a:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001f2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f2e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f32:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8001f34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8001f3c:	6823      	ldr	r3, [r4, #0]
 8001f3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f42:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f44:	f7ff f964 	bl	8001210 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f48:	4c0f      	ldr	r4, [pc, #60]	; (8001f88 <HAL_RCC_OscConfig+0x490>)
        tickstart = HAL_GetTick();
 8001f4a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f4c:	6823      	ldr	r3, [r4, #0]
 8001f4e:	019a      	lsls	r2, r3, #6
 8001f50:	f53f ae32 	bmi.w	8001bb8 <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f54:	f7ff f95c 	bl	8001210 <HAL_GetTick>
 8001f58:	1b40      	subs	r0, r0, r5
 8001f5a:	2802      	cmp	r0, #2
 8001f5c:	d9f6      	bls.n	8001f4c <HAL_RCC_OscConfig+0x454>
 8001f5e:	e65c      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f60:	f7ff f956 	bl	8001210 <HAL_GetTick>
 8001f64:	1b80      	subs	r0, r0, r6
 8001f66:	2802      	cmp	r0, #2
 8001f68:	d999      	bls.n	8001e9e <HAL_RCC_OscConfig+0x3a6>
 8001f6a:	e656      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8001f6c:	f7ff f950 	bl	8001210 <HAL_GetTick>
 8001f70:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f72:	6823      	ldr	r3, [r4, #0]
 8001f74:	019b      	lsls	r3, r3, #6
 8001f76:	f57f ae1f 	bpl.w	8001bb8 <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f7a:	f7ff f949 	bl	8001210 <HAL_GetTick>
 8001f7e:	1b40      	subs	r0, r0, r5
 8001f80:	2802      	cmp	r0, #2
 8001f82:	d9f6      	bls.n	8001f72 <HAL_RCC_OscConfig+0x47a>
 8001f84:	e649      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
 8001f86:	bf00      	nop
 8001f88:	58024400 	.word	0x58024400

08001f8c <HAL_RCC_GetSysClockFreq>:
 uint32_t pllp = 1, pllsource = 0, pllm = 1 ,pllfracen =0 , hsivalue = 0;
 float fracn1=0, pllvco = 0;
 uint32_t sysclockfreq = 0;
  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f8c:	4b48      	ldr	r3, [pc, #288]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x124>)
 8001f8e:	691a      	ldr	r2, [r3, #16]
 8001f90:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001f94:	2a10      	cmp	r2, #16
{
 8001f96:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f98:	d00e      	beq.n	8001fb8 <HAL_RCC_GetSysClockFreq+0x2c>
 8001f9a:	2a18      	cmp	r2, #24
 8001f9c:	d00e      	beq.n	8001fbc <HAL_RCC_GetSysClockFreq+0x30>
 8001f9e:	2a00      	cmp	r2, #0
 8001fa0:	f040 8084 	bne.w	80020ac <HAL_RCC_GetSysClockFreq+0x120>
  {
  case 0x00:  /* HSI used as system clock source */
  
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	4843      	ldr	r0, [pc, #268]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001fa8:	f012 0f20 	tst.w	r2, #32
 8001fac:	d07f      	beq.n	80020ae <HAL_RCC_GetSysClockFreq+0x122>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001fb4:	40d8      	lsrs	r0, r3
 8001fb6:	bd10      	pop	{r4, pc}
  case 0x08:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
    break;

  case 0x10:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001fb8:	483f      	ldr	r0, [pc, #252]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001fba:	bd10      	pop	{r4, pc}
  case 0x18:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001fbc:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001fbe:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8001fc0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001fc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001fc4:	f3c0 1005 	ubfx	r0, r0, #4, #6
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8001fc8:	f001 0101 	and.w	r1, r1, #1
 8001fcc:	eddf 5a3b 	vldr	s11, [pc, #236]	; 80020bc <HAL_RCC_GetSysClockFreq+0x130>
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001fd0:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8001fd4:	4351      	muls	r1, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001fd6:	f004 0203 	and.w	r2, r4, #3
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001fda:	ee07 1a90 	vmov	s15, r1

    switch (pllsource)
 8001fde:	2a01      	cmp	r2, #1
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001fe0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001fe4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    switch (pllsource)
 8001fe8:	d002      	beq.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x64>
 8001fea:	d30e      	bcc.n	800200a <HAL_RCC_GetSysClockFreq+0x7e>
 8001fec:	2a02      	cmp	r2, #2
 8001fee:	d04c      	beq.n	800208a <HAL_RCC_GetSysClockFreq+0xfe>
    case 0x02:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
      break;

    default:
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	4a33      	ldr	r2, [pc, #204]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x134>)
 8001ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ff8:	ee07 3a10 	vmov	s14, r3
 8001ffc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002000:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002004:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002008:	e04b      	b.n	80020a2 <HAL_RCC_GetSysClockFreq+0x116>
     if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	f012 0f20 	tst.w	r2, #32
 8002010:	4a28      	ldr	r2, [pc, #160]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x128>)
 8002012:	d026      	beq.n	8002062 <HAL_RCC_GetSysClockFreq+0xd6>
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002014:	6819      	ldr	r1, [r3, #0]
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8002016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002018:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800201c:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002020:	40ca      	lsrs	r2, r1
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8002022:	fbb2 f2f0 	udiv	r2, r2, r0
 8002026:	ee07 2a10 	vmov	s14, r2
 800202a:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800202e:	ee07 3a10 	vmov	s14, r3
 8002032:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002036:	eea6 7a25 	vfma.f32	s14, s12, s11
 800203a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800203e:	ee66 7a87 	vmul.f32	s15, s13, s14
      break;
    }
    pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1 ) ;
 8002042:	4b1b      	ldr	r3, [pc, #108]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x124>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002046:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800204a:	3301      	adds	r3, #1
    sysclockfreq =  (uint32_t)(pllvco/pllp);
 800204c:	ee07 3a10 	vmov	s14, r3
 8002050:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8002054:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002058:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800205c:	ee17 0a90 	vmov	r0, s15
 8002060:	bd10      	pop	{r4, pc}
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8002062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002068:	ee07 3a10 	vmov	s14, r3
 800206c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002070:	fbb2 f3f0 	udiv	r3, r2, r0
 8002074:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002078:	ee37 7a27 	vadd.f32	s14, s14, s15
 800207c:	ee07 3a90 	vmov	s15, r3
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8002080:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002084:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002088:	e7db      	b.n	8002042 <HAL_RCC_GetSysClockFreq+0xb6>
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800208a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208c:	4a0a      	ldr	r2, [pc, #40]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800208e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002092:	ee07 3a10 	vmov	s14, r3
 8002096:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800209a:	eea6 7a25 	vfma.f32	s14, s12, s11
 800209e:	ee37 7a27 	vadd.f32	s14, s14, s15
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80020a2:	fbb2 f2f0 	udiv	r2, r2, r0
 80020a6:	ee07 2a90 	vmov	s15, r2
 80020aa:	e7e9      	b.n	8002080 <HAL_RCC_GetSysClockFreq+0xf4>
    sysclockfreq = CSI_VALUE;
 80020ac:	4804      	ldr	r0, [pc, #16]	; (80020c0 <HAL_RCC_GetSysClockFreq+0x134>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80020ae:	bd10      	pop	{r4, pc}
 80020b0:	58024400 	.word	0x58024400
 80020b4:	03d09000 	.word	0x03d09000
 80020b8:	007a1200 	.word	0x007a1200
 80020bc:	39000000 	.word	0x39000000
 80020c0:	003d0900 	.word	0x003d0900

080020c4 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80020c4:	4a68      	ldr	r2, [pc, #416]	; (8002268 <HAL_RCC_ClockConfig+0x1a4>)
 80020c6:	6813      	ldr	r3, [r2, #0]
 80020c8:	f003 0307 	and.w	r3, r3, #7
 80020cc:	428b      	cmp	r3, r1
{
 80020ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020d2:	4604      	mov	r4, r0
 80020d4:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80020d6:	d342      	bcc.n	800215e <HAL_RCC_ClockConfig+0x9a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020d8:	6822      	ldr	r2, [r4, #0]
 80020da:	0797      	lsls	r7, r2, #30
 80020dc:	d44c      	bmi.n	8002178 <HAL_RCC_ClockConfig+0xb4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020de:	07d6      	lsls	r6, r2, #31
 80020e0:	d452      	bmi.n	8002188 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80020e2:	4a61      	ldr	r2, [pc, #388]	; (8002268 <HAL_RCC_ClockConfig+0x1a4>)
 80020e4:	6813      	ldr	r3, [r2, #0]
 80020e6:	f003 0307 	and.w	r3, r3, #7
 80020ea:	429d      	cmp	r5, r3
 80020ec:	f0c0 80a8 	bcc.w	8002240 <HAL_RCC_ClockConfig+0x17c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80020f0:	6822      	ldr	r2, [r4, #0]
 80020f2:	0755      	lsls	r5, r2, #29
 80020f4:	f100 80af 	bmi.w	8002256 <HAL_RCC_ClockConfig+0x192>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020f8:	0710      	lsls	r0, r2, #28
 80020fa:	d506      	bpl.n	800210a <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80020fc:	495b      	ldr	r1, [pc, #364]	; (800226c <HAL_RCC_ClockConfig+0x1a8>)
 80020fe:	6960      	ldr	r0, [r4, #20]
 8002100:	69cb      	ldr	r3, [r1, #28]
 8002102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002106:	4303      	orrs	r3, r0
 8002108:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800210a:	06d1      	lsls	r1, r2, #27
 800210c:	d506      	bpl.n	800211c <HAL_RCC_ClockConfig+0x58>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800210e:	4957      	ldr	r1, [pc, #348]	; (800226c <HAL_RCC_ClockConfig+0x1a8>)
 8002110:	69a0      	ldr	r0, [r4, #24]
 8002112:	69cb      	ldr	r3, [r1, #28]
 8002114:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002118:	4303      	orrs	r3, r0
 800211a:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800211c:	0693      	lsls	r3, r2, #26
 800211e:	d506      	bpl.n	800212e <HAL_RCC_ClockConfig+0x6a>
    MODIFY_REG(RCC->D3CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002120:	4a52      	ldr	r2, [pc, #328]	; (800226c <HAL_RCC_ClockConfig+0x1a8>)
 8002122:	69e1      	ldr	r1, [r4, #28]
 8002124:	6a13      	ldr	r3, [r2, #32]
 8002126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800212a:	430b      	orrs	r3, r1
 800212c:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 800212e:	f7ff ff2d 	bl	8001f8c <HAL_RCC_GetSysClockFreq>
 8002132:	4b4e      	ldr	r3, [pc, #312]	; (800226c <HAL_RCC_ClockConfig+0x1a8>)
 8002134:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	fa92 f2a2 	rbit	r2, r2
 800213e:	fab2 f282 	clz	r2, r2
 8002142:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002146:	40d3      	lsrs	r3, r2
 8002148:	4a49      	ldr	r2, [pc, #292]	; (8002270 <HAL_RCC_ClockConfig+0x1ac>)
 800214a:	5cd3      	ldrb	r3, [r2, r3]
 800214c:	40d8      	lsrs	r0, r3
 800214e:	4b49      	ldr	r3, [pc, #292]	; (8002274 <HAL_RCC_ClockConfig+0x1b0>)
 8002150:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002152:	2000      	movs	r0, #0
 8002154:	f002 fbf0 	bl	8004938 <HAL_InitTick>
  return HAL_OK;
 8002158:	2000      	movs	r0, #0
}
 800215a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215e:	6813      	ldr	r3, [r2, #0]
 8002160:	f023 0307 	bic.w	r3, r3, #7
 8002164:	430b      	orrs	r3, r1
 8002166:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002168:	6813      	ldr	r3, [r2, #0]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	4299      	cmp	r1, r3
 8002170:	d0b2      	beq.n	80020d8 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8002172:	2001      	movs	r0, #1
 8002174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002178:	493c      	ldr	r1, [pc, #240]	; (800226c <HAL_RCC_ClockConfig+0x1a8>)
 800217a:	68e0      	ldr	r0, [r4, #12]
 800217c:	698b      	ldr	r3, [r1, #24]
 800217e:	f023 030f 	bic.w	r3, r3, #15
 8002182:	4303      	orrs	r3, r0
 8002184:	618b      	str	r3, [r1, #24]
 8002186:	e7aa      	b.n	80020de <HAL_RCC_ClockConfig+0x1a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002188:	4b38      	ldr	r3, [pc, #224]	; (800226c <HAL_RCC_ClockConfig+0x1a8>)
 800218a:	68a1      	ldr	r1, [r4, #8]
 800218c:	699a      	ldr	r2, [r3, #24]
 800218e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8002192:	430a      	orrs	r2, r1
 8002194:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002196:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002198:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800219a:	2902      	cmp	r1, #2
 800219c:	d11d      	bne.n	80021da <HAL_RCC_ClockConfig+0x116>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800219e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021a2:	d0e6      	beq.n	8002172 <HAL_RCC_ClockConfig+0xae>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021a4:	691a      	ldr	r2, [r3, #16]
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a6:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80021aa:	4f30      	ldr	r7, [pc, #192]	; (800226c <HAL_RCC_ClockConfig+0x1a8>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021ac:	f022 0207 	bic.w	r2, r2, #7
 80021b0:	430a      	orrs	r2, r1
 80021b2:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 80021b4:	f7ff f82c 	bl	8001210 <HAL_GetTick>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b8:	6863      	ldr	r3, [r4, #4]
      tickstart = HAL_GetTick();
 80021ba:	4606      	mov	r6, r0
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d119      	bne.n	80021f4 <HAL_RCC_ClockConfig+0x130>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80021c6:	2b10      	cmp	r3, #16
 80021c8:	d08b      	beq.n	80020e2 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ca:	f7ff f821 	bl	8001210 <HAL_GetTick>
 80021ce:	1b80      	subs	r0, r0, r6
 80021d0:	4540      	cmp	r0, r8
 80021d2:	d9f5      	bls.n	80021c0 <HAL_RCC_ClockConfig+0xfc>
            return HAL_TIMEOUT;
 80021d4:	2003      	movs	r0, #3
 80021d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021da:	2903      	cmp	r1, #3
 80021dc:	d102      	bne.n	80021e4 <HAL_RCC_ClockConfig+0x120>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021de:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80021e2:	e7de      	b.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80021e4:	2901      	cmp	r1, #1
 80021e6:	d102      	bne.n	80021ee <HAL_RCC_ClockConfig+0x12a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 80021e8:	f412 7f80 	tst.w	r2, #256	; 0x100
 80021ec:	e7d9      	b.n	80021a2 <HAL_RCC_ClockConfig+0xde>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ee:	f012 0f04 	tst.w	r2, #4
 80021f2:	e7d6      	b.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	d10b      	bne.n	8002210 <HAL_RCC_ClockConfig+0x14c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80021fe:	2b18      	cmp	r3, #24
 8002200:	f43f af6f 	beq.w	80020e2 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002204:	f7ff f804 	bl	8001210 <HAL_GetTick>
 8002208:	1b80      	subs	r0, r0, r6
 800220a:	4540      	cmp	r0, r8
 800220c:	d9f4      	bls.n	80021f8 <HAL_RCC_ClockConfig+0x134>
 800220e:	e7e1      	b.n	80021d4 <HAL_RCC_ClockConfig+0x110>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002210:	2b01      	cmp	r3, #1
 8002212:	d110      	bne.n	8002236 <HAL_RCC_ClockConfig+0x172>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_CSI)
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800221a:	2b08      	cmp	r3, #8
 800221c:	f43f af61 	beq.w	80020e2 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002220:	f7fe fff6 	bl	8001210 <HAL_GetTick>
 8002224:	1b80      	subs	r0, r0, r6
 8002226:	4540      	cmp	r0, r8
 8002228:	d9f4      	bls.n	8002214 <HAL_RCC_ClockConfig+0x150>
 800222a:	e7d3      	b.n	80021d4 <HAL_RCC_ClockConfig+0x110>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800222c:	f7fe fff0 	bl	8001210 <HAL_GetTick>
 8002230:	1b80      	subs	r0, r0, r6
 8002232:	4540      	cmp	r0, r8
 8002234:	d8ce      	bhi.n	80021d4 <HAL_RCC_ClockConfig+0x110>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	f013 0f38 	tst.w	r3, #56	; 0x38
 800223c:	d1f6      	bne.n	800222c <HAL_RCC_ClockConfig+0x168>
 800223e:	e750      	b.n	80020e2 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002240:	6813      	ldr	r3, [r2, #0]
 8002242:	f023 0307 	bic.w	r3, r3, #7
 8002246:	432b      	orrs	r3, r5
 8002248:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800224a:	6813      	ldr	r3, [r2, #0]
 800224c:	f003 0307 	and.w	r3, r3, #7
 8002250:	429d      	cmp	r5, r3
 8002252:	d18e      	bne.n	8002172 <HAL_RCC_ClockConfig+0xae>
 8002254:	e74c      	b.n	80020f0 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002256:	4905      	ldr	r1, [pc, #20]	; (800226c <HAL_RCC_ClockConfig+0x1a8>)
 8002258:	6920      	ldr	r0, [r4, #16]
 800225a:	698b      	ldr	r3, [r1, #24]
 800225c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002260:	4303      	orrs	r3, r0
 8002262:	618b      	str	r3, [r1, #24]
 8002264:	e748      	b.n	80020f8 <HAL_RCC_ClockConfig+0x34>
 8002266:	bf00      	nop
 8002268:	52002000 	.word	0x52002000
 800226c:	58024400 	.word	0x58024400
 8002270:	08005476 	.word	0x08005476
 8002274:	20000008 	.word	0x20000008

08002278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002278:	b508      	push	{r3, lr}
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> POSITION_VAL(RCC_D1CFGR_HPRE_0)]);
 800227a:	f000 fd93 	bl	8002da4 <HAL_RCCEx_GetD1SysClockFreq>
 800227e:	4b08      	ldr	r3, [pc, #32]	; (80022a0 <HAL_RCC_GetHCLKFreq+0x28>)
 8002280:	2201      	movs	r2, #1
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	fa92 f2a2 	rbit	r2, r2
 8002288:	fab2 f282 	clz	r2, r2
 800228c:	f003 030f 	and.w	r3, r3, #15
 8002290:	40d3      	lsrs	r3, r2
 8002292:	4a04      	ldr	r2, [pc, #16]	; (80022a4 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002294:	5cd3      	ldrb	r3, [r2, r3]
 8002296:	40d8      	lsrs	r0, r3
 8002298:	4b03      	ldr	r3, [pc, #12]	; (80022a8 <HAL_RCC_GetHCLKFreq+0x30>)
 800229a:	6018      	str	r0, [r3, #0]
  return SystemD2Clock;
}
 800229c:	bd08      	pop	{r3, pc}
 800229e:	bf00      	nop
 80022a0:	58024400 	.word	0x58024400
 80022a4:	08005476 	.word	0x08005476
 80022a8:	2000000c 	.word	0x2000000c

080022ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022ac:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> POSITION_VAL(RCC_D2CFGR_D2PPRE2_0)]);
 80022ae:	f7ff ffe3 	bl	8002278 <HAL_RCC_GetHCLKFreq>
 80022b2:	4b07      	ldr	r3, [pc, #28]	; (80022d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	fa92 f2a2 	rbit	r2, r2
 80022be:	fab2 f282 	clz	r2, r2
 80022c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80022c6:	40d3      	lsrs	r3, r2
 80022c8:	4a02      	ldr	r2, [pc, #8]	; (80022d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80022ca:	5cd3      	ldrb	r3, [r2, r3]
}
 80022cc:	40d8      	lsrs	r0, r3
 80022ce:	bd08      	pop	{r3, pc}
 80022d0:	58024400 	.word	0x58024400
 80022d4:	08005476 	.word	0x08005476

080022d8 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80022d8:	233f      	movs	r3, #63	; 0x3f
 80022da:	6003      	str	r3, [r0, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022dc:	4b11      	ldr	r3, [pc, #68]	; (8002324 <HAL_RCC_GetClockConfig+0x4c>)
 80022de:	691a      	ldr	r2, [r3, #16]
 80022e0:	f002 0207 	and.w	r2, r2, #7
 80022e4:	6042      	str	r2, [r0, #4]

  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80022e6:	699a      	ldr	r2, [r3, #24]
 80022e8:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 80022ec:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80022ee:	699a      	ldr	r2, [r3, #24]
 80022f0:	f002 020f 	and.w	r2, r2, #15
 80022f4:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80022f6:	699a      	ldr	r2, [r3, #24]
 80022f8:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80022fc:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80022fe:	69da      	ldr	r2, [r3, #28]
 8002300:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8002304:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8002306:	69da      	ldr	r2, [r3, #28]
 8002308:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800230c:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002314:	61c3      	str	r3, [r0, #28]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002316:	4b04      	ldr	r3, [pc, #16]	; (8002328 <HAL_RCC_GetClockConfig+0x50>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	600b      	str	r3, [r1, #0]
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	58024400 	.word	0x58024400
 8002328:	52002000 	.word	0x52002000

0800232c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800232c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800232e:	4c31      	ldr	r4, [pc, #196]	; (80023f4 <RCCEx_PLL2_Config+0xc8>)
{
 8002330:	4606      	mov	r6, r0
 8002332:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002334:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002336:	f003 0303 	and.w	r3, r3, #3
 800233a:	2b03      	cmp	r3, #3
 800233c:	d058      	beq.n	80023f0 <RCCEx_PLL2_Config+0xc4>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800233e:	6823      	ldr	r3, [r4, #0]
 8002340:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002344:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002346:	f7fe ff63 	bl	8001210 <HAL_GetTick>
 800234a:	4607      	mov	r7, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 800234c:	6823      	ldr	r3, [r4, #0]
 800234e:	011a      	lsls	r2, r3, #4
 8002350:	d43a      	bmi.n	80023c8 <RCCEx_PLL2_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8002352:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002354:	6832      	ldr	r2, [r6, #0]
 8002356:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800235a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800235e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002360:	68b3      	ldr	r3, [r6, #8]
 8002362:	68f2      	ldr	r2, [r6, #12]
 8002364:	3b01      	subs	r3, #1
 8002366:	3a01      	subs	r2, #1
 8002368:	025b      	lsls	r3, r3, #9
 800236a:	0412      	lsls	r2, r2, #16
 800236c:	b29b      	uxth	r3, r3
 800236e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8002372:	4313      	orrs	r3, r2
 8002374:	6872      	ldr	r2, [r6, #4]
 8002376:	3a01      	subs	r2, #1
 8002378:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800237c:	4313      	orrs	r3, r2
 800237e:	6932      	ldr	r2, [r6, #16]
 8002380:	3a01      	subs	r2, #1
 8002382:	0612      	lsls	r2, r2, #24
 8002384:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8002388:	4313      	orrs	r3, r2
 800238a:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800238c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800238e:	6972      	ldr	r2, [r6, #20]
 8002390:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002394:	4313      	orrs	r3, r2
 8002396:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8002398:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800239a:	69b2      	ldr	r2, [r6, #24]
 800239c:	f023 0320 	bic.w	r3, r3, #32
 80023a0:	4313      	orrs	r3, r2
 80023a2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80023a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80023a6:	b9b5      	cbnz	r5, 80023d6 <RCCEx_PLL2_Config+0xaa>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80023a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80023ac:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80023ae:	4c11      	ldr	r4, [pc, #68]	; (80023f4 <RCCEx_PLL2_Config+0xc8>)
 80023b0:	6823      	ldr	r3, [r4, #0]
 80023b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023b6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023b8:	f7fe ff2a 	bl	8001210 <HAL_GetTick>
 80023bc:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
 80023be:	6823      	ldr	r3, [r4, #0]
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	d50f      	bpl.n	80023e4 <RCCEx_PLL2_Config+0xb8>
    }

  }


  return status;
 80023c4:	2000      	movs	r0, #0
 80023c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80023c8:	f7fe ff22 	bl	8001210 <HAL_GetTick>
 80023cc:	1bc0      	subs	r0, r0, r7
 80023ce:	2802      	cmp	r0, #2
 80023d0:	d9bc      	bls.n	800234c <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 80023d2:	2003      	movs	r0, #3
 80023d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 80023d6:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80023d8:	bf0c      	ite	eq
 80023da:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80023de:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80023e2:	e7e3      	b.n	80023ac <RCCEx_PLL2_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80023e4:	f7fe ff14 	bl	8001210 <HAL_GetTick>
 80023e8:	1b40      	subs	r0, r0, r5
 80023ea:	2802      	cmp	r0, #2
 80023ec:	d9e7      	bls.n	80023be <RCCEx_PLL2_Config+0x92>
 80023ee:	e7f0      	b.n	80023d2 <RCCEx_PLL2_Config+0xa6>
    return HAL_ERROR;
 80023f0:	2001      	movs	r0, #1
}
 80023f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023f4:	58024400 	.word	0x58024400

080023f8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80023f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80023fa:	4c31      	ldr	r4, [pc, #196]	; (80024c0 <RCCEx_PLL3_Config+0xc8>)
{
 80023fc:	4606      	mov	r6, r0
 80023fe:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002400:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002402:	f003 0303 	and.w	r3, r3, #3
 8002406:	2b03      	cmp	r3, #3
 8002408:	d058      	beq.n	80024bc <RCCEx_PLL3_Config+0xc4>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800240a:	6823      	ldr	r3, [r4, #0]
 800240c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002410:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002412:	f7fe fefd 	bl	8001210 <HAL_GetTick>
 8002416:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
 8002418:	6823      	ldr	r3, [r4, #0]
 800241a:	009a      	lsls	r2, r3, #2
 800241c:	d43a      	bmi.n	8002494 <RCCEx_PLL3_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800241e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002420:	6832      	ldr	r2, [r6, #0]
 8002422:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8002426:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800242a:	62a3      	str	r3, [r4, #40]	; 0x28
 800242c:	68b3      	ldr	r3, [r6, #8]
 800242e:	68f2      	ldr	r2, [r6, #12]
 8002430:	3b01      	subs	r3, #1
 8002432:	3a01      	subs	r2, #1
 8002434:	025b      	lsls	r3, r3, #9
 8002436:	0412      	lsls	r2, r2, #16
 8002438:	b29b      	uxth	r3, r3
 800243a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800243e:	4313      	orrs	r3, r2
 8002440:	6872      	ldr	r2, [r6, #4]
 8002442:	3a01      	subs	r2, #1
 8002444:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002448:	4313      	orrs	r3, r2
 800244a:	6932      	ldr	r2, [r6, #16]
 800244c:	3a01      	subs	r2, #1
 800244e:	0612      	lsls	r2, r2, #24
 8002450:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8002454:	4313      	orrs	r3, r2
 8002456:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8002458:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800245a:	6972      	ldr	r2, [r6, #20]
 800245c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002460:	4313      	orrs	r3, r2
 8002462:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8002464:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002466:	69b2      	ldr	r2, [r6, #24]
 8002468:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800246c:	4313      	orrs	r3, r2
 800246e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8002470:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8002472:	b9b5      	cbnz	r5, 80024a2 <RCCEx_PLL3_Config+0xaa>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8002474:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8002478:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800247a:	4c11      	ldr	r4, [pc, #68]	; (80024c0 <RCCEx_PLL3_Config+0xc8>)
 800247c:	6823      	ldr	r3, [r4, #0]
 800247e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002482:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002484:	f7fe fec4 	bl	8001210 <HAL_GetTick>
 8002488:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	d50f      	bpl.n	80024b0 <RCCEx_PLL3_Config+0xb8>
    }

  }


  return status;
 8002490:	2000      	movs	r0, #0
 8002492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8002494:	f7fe febc 	bl	8001210 <HAL_GetTick>
 8002498:	1bc0      	subs	r0, r0, r7
 800249a:	2802      	cmp	r0, #2
 800249c:	d9bc      	bls.n	8002418 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 800249e:	2003      	movs	r0, #3
 80024a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 80024a2:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80024a4:	bf0c      	ite	eq
 80024a6:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80024aa:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 80024ae:	e7e3      	b.n	8002478 <RCCEx_PLL3_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80024b0:	f7fe feae 	bl	8001210 <HAL_GetTick>
 80024b4:	1b40      	subs	r0, r0, r5
 80024b6:	2802      	cmp	r0, #2
 80024b8:	d9e7      	bls.n	800248a <RCCEx_PLL3_Config+0x92>
 80024ba:	e7f0      	b.n	800249e <RCCEx_PLL3_Config+0xa6>
    return HAL_ERROR;
 80024bc:	2001      	movs	r0, #1
}
 80024be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024c0:	58024400 	.word	0x58024400

080024c4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80024c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80024c8:	6804      	ldr	r4, [r0, #0]
{
 80024ca:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80024cc:	f014 6000 	ands.w	r0, r4, #134217728	; 0x8000000
 80024d0:	d014      	beq.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80024d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80024d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024d8:	d018      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x48>
 80024da:	d802      	bhi.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80024dc:	b183      	cbz	r3, 8002500 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 80024de:	2401      	movs	r4, #1
 80024e0:	e01b      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80024e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80024e6:	d023      	beq.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 80024e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80024ec:	d1f7      	bne.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80024ee:	4aa6      	ldr	r2, [pc, #664]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80024f0:	6e69      	ldr	r1, [r5, #100]	; 0x64
 80024f2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80024f4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80024f8:	430b      	orrs	r3, r1
 80024fa:	6513      	str	r3, [r2, #80]	; 0x50
 80024fc:	2400      	movs	r4, #0
 80024fe:	e00c      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002500:	4aa1      	ldr	r2, [pc, #644]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002502:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002504:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002508:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800250a:	e7f0      	b.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800250c:	2102      	movs	r1, #2
 800250e:	1d28      	adds	r0, r5, #4
 8002510:	f7ff ff0c 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002514:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 8002516:	2800      	cmp	r0, #0
 8002518:	d0e9      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800251a:	682b      	ldr	r3, [r5, #0]
 800251c:	05de      	lsls	r6, r3, #23
 800251e:	d53c      	bpl.n	800259a <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002520:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8002522:	2b04      	cmp	r3, #4
 8002524:	d834      	bhi.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002526:	e8df f003 	tbb	[pc, r3]
 800252a:	1009      	.short	0x1009
 800252c:	0e2d      	.short	0x0e2d
 800252e:	0e          	.byte	0x0e
 800252f:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002530:	2102      	movs	r1, #2
 8002532:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002536:	f7ff ff5f 	bl	80023f8 <RCCEx_PLL3_Config>
 800253a:	e7eb      	b.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800253c:	4a92      	ldr	r2, [pc, #584]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800253e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002544:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8002546:	4626      	mov	r6, r4
 8002548:	e004      	b.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800254a:	2100      	movs	r1, #0
 800254c:	1d28      	adds	r0, r5, #4
 800254e:	f7ff feed 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002552:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002554:	b9ee      	cbnz	r6, 8002592 <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002556:	4a8c      	ldr	r2, [pc, #560]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002558:	6d69      	ldr	r1, [r5, #84]	; 0x54
 800255a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800255c:	f023 0307 	bic.w	r3, r3, #7
 8002560:	430b      	orrs	r3, r1
 8002562:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002564:	682b      	ldr	r3, [r5, #0]
 8002566:	0598      	lsls	r0, r3, #22
 8002568:	d527      	bpl.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch(PeriphClkInit->Sai23ClockSelection)
 800256a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800256c:	2b80      	cmp	r3, #128	; 0x80
 800256e:	d043      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x134>
 8002570:	d815      	bhi.n	800259e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002572:	2b00      	cmp	r3, #0
 8002574:	d034      	beq.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002576:	2b40      	cmp	r3, #64	; 0x40
 8002578:	d038      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x128>
      ret = HAL_ERROR;
 800257a:	2601      	movs	r6, #1
      status |= ret;
 800257c:	ea44 0006 	orr.w	r0, r4, r6
 8002580:	b2c4      	uxtb	r4, r0
 8002582:	e01a      	b.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0xf6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002584:	2100      	movs	r1, #0
 8002586:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800258a:	f7ff ff35 	bl	80023f8 <RCCEx_PLL3_Config>
 800258e:	e7e0      	b.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = HAL_ERROR;
 8002590:	2601      	movs	r6, #1
      status |= ret;
 8002592:	ea44 0006 	orr.w	r0, r4, r6
 8002596:	b2c4      	uxtb	r4, r0
 8002598:	e7e4      	b.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 800259a:	4626      	mov	r6, r4
 800259c:	e7e2      	b.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai23ClockSelection)
 800259e:	2bc0      	cmp	r3, #192	; 0xc0
 80025a0:	d002      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 80025a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025a6:	d1e8      	bne.n	800257a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    if(ret == HAL_OK)
 80025a8:	2e00      	cmp	r6, #0
 80025aa:	d1e7      	bne.n	800257c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80025ac:	4a76      	ldr	r2, [pc, #472]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80025ae:	6da9      	ldr	r1, [r5, #88]	; 0x58
 80025b0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80025b2:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 80025b6:	430b      	orrs	r3, r1
 80025b8:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80025ba:	682b      	ldr	r3, [r5, #0]
 80025bc:	0559      	lsls	r1, r3, #21
 80025be:	d531      	bpl.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4AClockSelection)
 80025c0:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 80025c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025c8:	d04b      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80025ca:	d81b      	bhi.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x140>
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d03c      	beq.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80025d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80025d4:	d03f      	beq.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x192>
      ret = HAL_ERROR;
 80025d6:	2601      	movs	r6, #1
      status |= ret;
 80025d8:	ea44 0006 	orr.w	r0, r4, r6
 80025dc:	b2c4      	uxtb	r4, r0
 80025de:	e021      	b.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025e0:	4a69      	ldr	r2, [pc, #420]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80025e2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e8:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80025ea:	e7dd      	b.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80025ec:	2100      	movs	r1, #0
 80025ee:	1d28      	adds	r0, r5, #4
 80025f0:	f7ff fe9c 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80025f4:	4606      	mov	r6, r0
      break;
 80025f6:	e7d7      	b.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80025f8:	2100      	movs	r1, #0
 80025fa:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80025fe:	f7ff fefb 	bl	80023f8 <RCCEx_PLL3_Config>
 8002602:	e7f7      	b.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch(PeriphClkInit->Sai4AClockSelection)
 8002604:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002608:	d002      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800260a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800260e:	d1e2      	bne.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    if(ret == HAL_OK)
 8002610:	2e00      	cmp	r6, #0
 8002612:	d1e1      	bne.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002614:	4a5c      	ldr	r2, [pc, #368]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002616:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 800261a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800261c:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8002620:	430b      	orrs	r3, r1
 8002622:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002624:	682b      	ldr	r3, [r5, #0]
 8002626:	051a      	lsls	r2, r3, #20
 8002628:	d531      	bpl.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    switch(PeriphClkInit->Sai4BClockSelection)
 800262a:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 800262e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002632:	d045      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8002634:	d81b      	bhi.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002636:	2b00      	cmp	r3, #0
 8002638:	d036      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800263a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800263e:	d039      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      ret = HAL_ERROR;
 8002640:	2601      	movs	r6, #1
      status |= ret;
 8002642:	ea44 0006 	orr.w	r0, r4, r6
 8002646:	b2c4      	uxtb	r4, r0
 8002648:	e021      	b.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800264a:	4a4f      	ldr	r2, [pc, #316]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800264c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800264e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002652:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002654:	e7dc      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002656:	2100      	movs	r1, #0
 8002658:	1d28      	adds	r0, r5, #4
 800265a:	f7ff fe67 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800265e:	4606      	mov	r6, r0
      break;
 8002660:	e7d6      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002662:	2100      	movs	r1, #0
 8002664:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002668:	f7ff fec6 	bl	80023f8 <RCCEx_PLL3_Config>
 800266c:	e7f7      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x19a>
    switch(PeriphClkInit->Sai4BClockSelection)
 800266e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002672:	d002      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002674:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002678:	d1e2      	bne.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    if(ret == HAL_OK)
 800267a:	2e00      	cmp	r6, #0
 800267c:	d1e1      	bne.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800267e:	4a42      	ldr	r2, [pc, #264]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002680:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 8002684:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002686:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800268a:	430b      	orrs	r3, r1
 800268c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800268e:	682b      	ldr	r3, [r5, #0]
 8002690:	019b      	lsls	r3, r3, #6
 8002692:	d528      	bpl.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->QspiClockSelection)
 8002694:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8002696:	2b10      	cmp	r3, #16
 8002698:	d037      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x246>
 800269a:	d817      	bhi.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x208>
 800269c:	b1d3      	cbz	r3, 80026d4 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = HAL_ERROR;
 800269e:	2601      	movs	r6, #1
      status |= ret;
 80026a0:	ea44 0006 	orr.w	r0, r4, r6
 80026a4:	b2c4      	uxtb	r4, r0
 80026a6:	e01e      	b.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026a8:	4a37      	ldr	r2, [pc, #220]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80026aa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80026ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026b0:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80026b2:	e7e2      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80026b4:	2100      	movs	r1, #0
 80026b6:	1d28      	adds	r0, r5, #4
 80026b8:	f7ff fe38 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80026bc:	4606      	mov	r6, r0
      break;
 80026be:	e7dc      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80026c0:	2100      	movs	r1, #0
 80026c2:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80026c6:	f7ff fe97 	bl	80023f8 <RCCEx_PLL3_Config>
 80026ca:	e7f7      	b.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch(PeriphClkInit->QspiClockSelection)
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	d022      	beq.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x252>
 80026d0:	2b30      	cmp	r3, #48	; 0x30
 80026d2:	d1e4      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(ret == HAL_OK)
 80026d4:	2e00      	cmp	r6, #0
 80026d6:	d1e3      	bne.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80026d8:	4a2b      	ldr	r2, [pc, #172]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80026da:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 80026dc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80026de:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80026e2:	430b      	orrs	r3, r1
 80026e4:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80026e6:	682b      	ldr	r3, [r5, #0]
 80026e8:	04df      	lsls	r7, r3, #19
 80026ea:	d529      	bpl.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi123ClockSelection)
 80026ec:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80026ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026f2:	d042      	beq.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80026f4:	d815      	bhi.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d033      	beq.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x29e>
 80026fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026fe:	d036      	beq.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      ret = HAL_ERROR;
 8002700:	2601      	movs	r6, #1
      status |= ret;
 8002702:	ea44 0006 	orr.w	r0, r4, r6
 8002706:	b2c4      	uxtb	r4, r0
 8002708:	e01a      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800270a:	4a1f      	ldr	r2, [pc, #124]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800270c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800270e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002712:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002714:	e7de      	b.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002716:	2102      	movs	r1, #2
 8002718:	1d28      	adds	r0, r5, #4
 800271a:	f7ff fe07 	bl	800232c <RCCEx_PLL2_Config>
 800271e:	4606      	mov	r6, r0
      break;
 8002720:	e7d8      	b.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x210>
    switch(PeriphClkInit->Spi123ClockSelection)
 8002722:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002726:	d002      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8002728:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800272c:	d1e8      	bne.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    if(ret == HAL_OK)
 800272e:	2e00      	cmp	r6, #0
 8002730:	d1e7      	bne.n	8002702 <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002732:	4a15      	ldr	r2, [pc, #84]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002734:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 8002736:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002738:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800273c:	430b      	orrs	r3, r1
 800273e:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002740:	682b      	ldr	r3, [r5, #0]
 8002742:	0498      	lsls	r0, r3, #18
 8002744:	d534      	bpl.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Spi45ClockSelection)
 8002746:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8002748:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800274c:	d048      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800274e:	d81d      	bhi.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8002750:	b32b      	cbz	r3, 800279e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002752:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002756:	d03d      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = HAL_ERROR;
 8002758:	2601      	movs	r6, #1
      status |= ret;
 800275a:	ea44 0006 	orr.w	r0, r4, r6
 800275e:	b2c4      	uxtb	r4, r0
 8002760:	e026      	b.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002762:	4a09      	ldr	r2, [pc, #36]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002764:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002766:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800276a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800276c:	e7df      	b.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800276e:	2100      	movs	r1, #0
 8002770:	1d28      	adds	r0, r5, #4
 8002772:	f7ff fddb 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002776:	4606      	mov	r6, r0
      break;
 8002778:	e7d9      	b.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800277a:	2100      	movs	r1, #0
 800277c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002780:	f7ff fe3a 	bl	80023f8 <RCCEx_PLL3_Config>
 8002784:	e7f7      	b.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 8002786:	bf00      	nop
 8002788:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 800278c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002790:	d005      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002792:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002796:	d002      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002798:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800279c:	d1dc      	bne.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x294>
    if(ret == HAL_OK)
 800279e:	2e00      	cmp	r6, #0
 80027a0:	d1db      	bne.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80027a2:	4aa0      	ldr	r2, [pc, #640]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80027a4:	6e29      	ldr	r1, [r5, #96]	; 0x60
 80027a6:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80027a8:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 80027ac:	430b      	orrs	r3, r1
 80027ae:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80027b0:	682b      	ldr	r3, [r5, #0]
 80027b2:	0459      	lsls	r1, r3, #17
 80027b4:	d52d      	bpl.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    switch(PeriphClkInit->Spi6ClockSelection)
 80027b6:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 80027ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027be:	d04c      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x396>
 80027c0:	d814      	bhi.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x328>
 80027c2:	b1e3      	cbz	r3, 80027fe <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80027c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80027c8:	d041      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x38a>
      ret = HAL_ERROR;
 80027ca:	2601      	movs	r6, #1
      status |= ret;
 80027cc:	ea44 0006 	orr.w	r0, r4, r6
 80027d0:	b2c4      	uxtb	r4, r0
 80027d2:	e01e      	b.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80027d4:	2101      	movs	r1, #1
 80027d6:	1d28      	adds	r0, r5, #4
 80027d8:	f7ff fda8 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80027dc:	4606      	mov	r6, r0
      break;
 80027de:	e7de      	b.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80027e0:	2101      	movs	r1, #1
 80027e2:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80027e6:	f7ff fe07 	bl	80023f8 <RCCEx_PLL3_Config>
 80027ea:	e7f7      	b.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x318>
    switch(PeriphClkInit->Spi6ClockSelection)
 80027ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027f0:	d005      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80027f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027f6:	d002      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80027f8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80027fc:	d1e5      	bne.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(ret == HAL_OK)
 80027fe:	2e00      	cmp	r6, #0
 8002800:	d1e4      	bne.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x308>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002802:	4a88      	ldr	r2, [pc, #544]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002804:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 8002808:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800280a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 800280e:	430b      	orrs	r3, r1
 8002810:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002812:	682b      	ldr	r3, [r5, #0]
 8002814:	041a      	lsls	r2, r3, #16
 8002816:	d50f      	bpl.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x374>
    switch(PeriphClkInit->FdcanClockSelection)
 8002818:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800281a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800281e:	d022      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8002820:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002824:	d025      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8002826:	bb53      	cbnz	r3, 800287e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if(ret == HAL_OK)
 8002828:	bb56      	cbnz	r6, 8002880 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800282a:	4a7e      	ldr	r2, [pc, #504]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800282c:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
 800282e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002830:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002834:	430b      	orrs	r3, r1
 8002836:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002838:	682b      	ldr	r3, [r5, #0]
 800283a:	01db      	lsls	r3, r3, #7
 800283c:	d532      	bpl.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch(PeriphClkInit->FmcClockSelection)
 800283e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002840:	2b03      	cmp	r3, #3
 8002842:	f200 808a 	bhi.w	800295a <HAL_RCCEx_PeriphCLKConfig+0x496>
 8002846:	e8df f003 	tbb	[pc, r3]
 800284a:	1f24      	.short	0x1f24
 800284c:	2482      	.short	0x2482
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800284e:	2101      	movs	r1, #1
 8002850:	1d28      	adds	r0, r5, #4
 8002852:	f7ff fd6b 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002856:	4606      	mov	r6, r0
      break;
 8002858:	e7d1      	b.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x33a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800285a:	2101      	movs	r1, #1
 800285c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002860:	f7ff fdca 	bl	80023f8 <RCCEx_PLL3_Config>
 8002864:	e7f7      	b.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002866:	4a6f      	ldr	r2, [pc, #444]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002868:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800286a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800286e:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8002870:	e7da      	b.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002872:	2101      	movs	r1, #1
 8002874:	1d28      	adds	r0, r5, #4
 8002876:	f7ff fd59 	bl	800232c <RCCEx_PLL2_Config>
 800287a:	4606      	mov	r6, r0
      break;
 800287c:	e7d4      	b.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = HAL_ERROR;
 800287e:	2601      	movs	r6, #1
      status |= ret;
 8002880:	ea44 0006 	orr.w	r0, r4, r6
 8002884:	b2c4      	uxtb	r4, r0
 8002886:	e7d7      	b.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002888:	4a66      	ldr	r2, [pc, #408]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800288a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800288c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002890:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002892:	2e00      	cmp	r6, #0
 8002894:	d162      	bne.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x498>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002896:	4a63      	ldr	r2, [pc, #396]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002898:	6c69      	ldr	r1, [r5, #68]	; 0x44
 800289a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800289c:	f023 0303 	bic.w	r3, r3, #3
 80028a0:	430b      	orrs	r3, r1
 80028a2:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028a4:	682b      	ldr	r3, [r5, #0]
 80028a6:	025f      	lsls	r7, r3, #9
 80028a8:	d542      	bpl.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028aa:	4f5f      	ldr	r7, [pc, #380]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028b2:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80028b4:	f7fe fcac 	bl	8001210 <HAL_GetTick>
 80028b8:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	05d8      	lsls	r0, r3, #23
 80028be:	d551      	bpl.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    if(ret == HAL_OK)
 80028c0:	2e00      	cmp	r6, #0
 80028c2:	d156      	bne.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80028c4:	4b57      	ldr	r3, [pc, #348]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80028c6:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
 80028ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80028cc:	4042      	eors	r2, r0
 80028ce:	f412 7f40 	tst.w	r2, #768	; 0x300
 80028d2:	d00b      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80028d6:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80028dc:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80028e0:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80028e2:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80028e4:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80028e8:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80028ea:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80028ec:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80028f0:	d108      	bne.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x440>
        tickstart = HAL_GetTick();
 80028f2:	f7fe fc8d 	bl	8001210 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f6:	4f4b      	ldr	r7, [pc, #300]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
        tickstart = HAL_GetTick();
 80028f8:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028fa:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002900:	0799      	lsls	r1, r3, #30
 8002902:	d53a      	bpl.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x4b6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002904:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 8002908:	4946      	ldr	r1, [pc, #280]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800290a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800290e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002912:	d13d      	bne.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 8002914:	6908      	ldr	r0, [r1, #16]
 8002916:	4a45      	ldr	r2, [pc, #276]	; (8002a2c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8002918:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 800291c:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8002920:	4302      	orrs	r2, r0
 8002922:	610a      	str	r2, [r1, #16]
 8002924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002928:	4a3e      	ldr	r2, [pc, #248]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800292a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800292c:	430b      	orrs	r3, r1
 800292e:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002930:	682b      	ldr	r3, [r5, #0]
 8002932:	07da      	lsls	r2, r3, #31
 8002934:	d53f      	bpl.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002936:	6fab      	ldr	r3, [r5, #120]	; 0x78
 8002938:	2b10      	cmp	r3, #16
 800293a:	d04d      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800293c:	d82c      	bhi.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800293e:	b38b      	cbz	r3, 80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002940:	2b08      	cmp	r3, #8
 8002942:	d043      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x508>
      ret = HAL_ERROR;
 8002944:	2601      	movs	r6, #1
      status |= ret;
 8002946:	ea44 0006 	orr.w	r0, r4, r6
 800294a:	b2c4      	uxtb	r4, r0
 800294c:	e033      	b.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800294e:	2102      	movs	r1, #2
 8002950:	1d28      	adds	r0, r5, #4
 8002952:	f7ff fceb 	bl	800232c <RCCEx_PLL2_Config>
 8002956:	4606      	mov	r6, r0
      break;
 8002958:	e79b      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = HAL_ERROR;
 800295a:	2601      	movs	r6, #1
      status |= ret;
 800295c:	ea44 0006 	orr.w	r0, r4, r6
 8002960:	b2c4      	uxtb	r4, r0
 8002962:	e79f      	b.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002964:	f7fe fc54 	bl	8001210 <HAL_GetTick>
 8002968:	eba0 0008 	sub.w	r0, r0, r8
 800296c:	2864      	cmp	r0, #100	; 0x64
 800296e:	d9a4      	bls.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 8002970:	2603      	movs	r6, #3
      status |= ret;
 8002972:	ea44 0006 	orr.w	r0, r4, r6
 8002976:	b2c4      	uxtb	r4, r0
 8002978:	e7da      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x46c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800297a:	f7fe fc49 	bl	8001210 <HAL_GetTick>
 800297e:	eba0 0008 	sub.w	r0, r0, r8
 8002982:	4548      	cmp	r0, r9
 8002984:	d9bb      	bls.n	80028fe <HAL_RCCEx_PeriphCLKConfig+0x43a>
        status |= ret;
 8002986:	f044 0003 	orr.w	r0, r4, #3
            ret = HAL_TIMEOUT;
 800298a:	2603      	movs	r6, #3
        status |= ret;
 800298c:	b2c4      	uxtb	r4, r0
 800298e:	e7cf      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002990:	690a      	ldr	r2, [r1, #16]
 8002992:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8002996:	e7c4      	b.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002998:	2b20      	cmp	r3, #32
 800299a:	d003      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800299c:	2b28      	cmp	r3, #40	; 0x28
 800299e:	d001      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80029a0:	2b18      	cmp	r3, #24
 80029a2:	d1cf      	bne.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x480>
    if(ret == HAL_OK)
 80029a4:	2e00      	cmp	r6, #0
 80029a6:	d1ce      	bne.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x482>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80029a8:	4a1e      	ldr	r2, [pc, #120]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80029aa:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 80029ac:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80029ae:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80029b2:	430b      	orrs	r3, r1
 80029b4:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80029b6:	682b      	ldr	r3, [r5, #0]
 80029b8:	079b      	lsls	r3, r3, #30
 80029ba:	d520      	bpl.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x53a>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80029bc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80029be:	2b05      	cmp	r3, #5
 80029c0:	d836      	bhi.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x56c>
 80029c2:	e8df f003 	tbb	[pc, r3]
 80029c6:	0f14      	.short	0x0f14
 80029c8:	14141428 	.word	0x14141428
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80029cc:	2101      	movs	r1, #1
 80029ce:	1d28      	adds	r0, r5, #4
 80029d0:	f7ff fcac 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80029d4:	4606      	mov	r6, r0
      break;
 80029d6:	e7e5      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80029d8:	2101      	movs	r1, #1
 80029da:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80029de:	f7ff fd0b 	bl	80023f8 <RCCEx_PLL3_Config>
 80029e2:	e7f7      	b.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x510>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80029e4:	2101      	movs	r1, #1
 80029e6:	1d28      	adds	r0, r5, #4
 80029e8:	f7ff fca0 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80029ec:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80029ee:	bb06      	cbnz	r6, 8002a32 <HAL_RCCEx_PeriphCLKConfig+0x56e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80029f0:	4a0c      	ldr	r2, [pc, #48]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80029f2:	6f69      	ldr	r1, [r5, #116]	; 0x74
 80029f4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80029f6:	f023 0307 	bic.w	r3, r3, #7
 80029fa:	430b      	orrs	r3, r1
 80029fc:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029fe:	682b      	ldr	r3, [r5, #0]
 8002a00:	075f      	lsls	r7, r3, #29
 8002a02:	d528      	bpl.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002a04:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8002a08:	2b05      	cmp	r3, #5
 8002a0a:	d83c      	bhi.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
 8002a0c:	e8df f003 	tbb	[pc, r3]
 8002a10:	1a35151a 	.word	0x1a35151a
 8002a14:	1a1a      	.short	0x1a1a
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002a16:	2101      	movs	r1, #1
 8002a18:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002a1c:	f7ff fcec 	bl	80023f8 <RCCEx_PLL3_Config>
 8002a20:	e7e4      	b.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x528>
 8002a22:	bf00      	nop
 8002a24:	58024400 	.word	0x58024400
 8002a28:	58024800 	.word	0x58024800
 8002a2c:	00ffffcf 	.word	0x00ffffcf
      ret = HAL_ERROR;
 8002a30:	2601      	movs	r6, #1
      status |= ret;
 8002a32:	ea44 0006 	orr.w	r0, r4, r6
 8002a36:	b2c4      	uxtb	r4, r0
 8002a38:	e7e1      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x53a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	1d28      	adds	r0, r5, #4
 8002a3e:	f7ff fc75 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002a42:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002a44:	bb06      	cbnz	r6, 8002a88 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a46:	4a99      	ldr	r2, [pc, #612]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002a48:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
 8002a4c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002a4e:	f023 0307 	bic.w	r3, r3, #7
 8002a52:	430b      	orrs	r3, r1
 8002a54:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002a56:	682b      	ldr	r3, [r5, #0]
 8002a58:	0698      	lsls	r0, r3, #26
 8002a5a:	d52c      	bpl.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002a5c:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8002a60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a64:	d03f      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x622>
 8002a66:	d813      	bhi.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002a68:	b1db      	cbz	r3, 8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002a6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a6e:	d034      	beq.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x616>
      ret = HAL_ERROR;
 8002a70:	2601      	movs	r6, #1
      status |= ret;
 8002a72:	ea44 0006 	orr.w	r0, r4, r6
 8002a76:	b2c4      	uxtb	r4, r0
 8002a78:	e01d      	b.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002a80:	f7ff fcba 	bl	80023f8 <RCCEx_PLL3_Config>
 8002a84:	e7dd      	b.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x57e>
      ret = HAL_ERROR;
 8002a86:	2601      	movs	r6, #1
      status |= ret;
 8002a88:	ea44 0006 	orr.w	r0, r4, r6
 8002a8c:	b2c4      	uxtb	r4, r0
 8002a8e:	e7e2      	b.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a94:	d005      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002a96:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a9a:	d002      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002a9c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002aa0:	d1e6      	bne.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    if(ret == HAL_OK)
 8002aa2:	2e00      	cmp	r6, #0
 8002aa4:	d1e5      	bne.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002aa6:	4a81      	ldr	r2, [pc, #516]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002aa8:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 8002aac:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002aae:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002ab2:	430b      	orrs	r3, r1
 8002ab4:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002ab6:	682b      	ldr	r3, [r5, #0]
 8002ab8:	0659      	lsls	r1, r3, #25
 8002aba:	d52d      	bpl.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x654>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002abc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8002ac0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ac4:	d042      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002ac6:	d814      	bhi.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
 8002ac8:	b1e3      	cbz	r3, 8002b04 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8002aca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ace:	d037      	beq.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      ret = HAL_ERROR;
 8002ad0:	2601      	movs	r6, #1
      status |= ret;
 8002ad2:	ea44 0006 	orr.w	r0, r4, r6
 8002ad6:	b2c4      	uxtb	r4, r0
 8002ad8:	e01e      	b.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x654>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002ada:	2100      	movs	r1, #0
 8002adc:	1d28      	adds	r0, r5, #4
 8002ade:	f7ff fc25 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002ae2:	4606      	mov	r6, r0
      break;
 8002ae4:	e7dd      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002ae6:	2102      	movs	r1, #2
 8002ae8:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002aec:	f7ff fc84 	bl	80023f8 <RCCEx_PLL3_Config>
 8002af0:	e7f7      	b.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af6:	d005      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8002af8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002afc:	d002      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8002afe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002b02:	d1e5      	bne.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    if(ret == HAL_OK)
 8002b04:	2e00      	cmp	r6, #0
 8002b06:	d1e4      	bne.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x60e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002b08:	4a68      	ldr	r2, [pc, #416]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002b0a:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
 8002b0e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002b10:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002b14:	430b      	orrs	r3, r1
 8002b16:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002b18:	682b      	ldr	r3, [r5, #0]
 8002b1a:	061a      	lsls	r2, r3, #24
 8002b1c:	d52f      	bpl.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x6ba>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002b1e:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8002b22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b26:	f000 8095 	beq.w	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x790>
 8002b2a:	d815      	bhi.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8002b2c:	b1eb      	cbz	r3, 8002b6a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8002b2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b32:	f000 8089 	beq.w	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x784>
      ret = HAL_ERROR;
 8002b36:	2601      	movs	r6, #1
      status |= ret;
 8002b38:	ea44 0006 	orr.w	r0, r4, r6
 8002b3c:	b2c4      	uxtb	r4, r0
 8002b3e:	e01e      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x6ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b40:	2100      	movs	r1, #0
 8002b42:	1d28      	adds	r0, r5, #4
 8002b44:	f7ff fbf2 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002b48:	4606      	mov	r6, r0
      break;
 8002b4a:	e7db      	b.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x640>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002b4c:	2102      	movs	r1, #2
 8002b4e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002b52:	f7ff fc51 	bl	80023f8 <RCCEx_PLL3_Config>
 8002b56:	e7f7      	b.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x684>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002b58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b5c:	d005      	beq.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8002b5e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8002b62:	d002      	beq.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8002b64:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002b68:	d1e5      	bne.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x672>
    if(ret == HAL_OK)
 8002b6a:	2e00      	cmp	r6, #0
 8002b6c:	d1e4      	bne.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x674>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8002b6e:	4a4f      	ldr	r2, [pc, #316]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002b70:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 8002b74:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002b76:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002b7a:	430b      	orrs	r3, r1
 8002b7c:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002b7e:	682b      	ldr	r3, [r5, #0]
 8002b80:	071b      	lsls	r3, r3, #28
 8002b82:	d50b      	bpl.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002b84:	f8d5 1080 	ldr.w	r1, [r5, #128]	; 0x80
 8002b88:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002b8c:	d168      	bne.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x79c>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002b8e:	2102      	movs	r1, #2
 8002b90:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002b94:	f7ff fc30 	bl	80023f8 <RCCEx_PLL3_Config>
 8002b98:	4304      	orrs	r4, r0
 8002b9a:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b9c:	682b      	ldr	r3, [r5, #0]
 8002b9e:	06df      	lsls	r7, r3, #27
 8002ba0:	d50b      	bpl.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x6f6>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002ba2:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
 8002ba6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8002baa:	d160      	bne.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002bac:	2102      	movs	r1, #2
 8002bae:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002bb2:	f7ff fc21 	bl	80023f8 <RCCEx_PLL3_Config>
 8002bb6:	4304      	orrs	r4, r0
 8002bb8:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bba:	682b      	ldr	r3, [r5, #0]
 8002bbc:	0318      	lsls	r0, r3, #12
 8002bbe:	d517      	bpl.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
    switch(PeriphClkInit->AdcClockSelection)
 8002bc0:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8002bc4:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8002bc8:	d058      	beq.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8002bca:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8002bce:	d005      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x718>
 8002bd0:	2900      	cmp	r1, #0
 8002bd2:	d159      	bne.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002bd4:	1d28      	adds	r0, r5, #4
 8002bd6:	f7ff fba9 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002bda:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002bdc:	2e00      	cmp	r6, #0
 8002bde:	d154      	bne.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x7c6>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002be0:	4a32      	ldr	r2, [pc, #200]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002be2:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8002be6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002be8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002bec:	430b      	orrs	r3, r1
 8002bee:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002bf0:	682b      	ldr	r3, [r5, #0]
 8002bf2:	0359      	lsls	r1, r3, #13
 8002bf4:	d519      	bpl.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x766>
    switch(PeriphClkInit->UsbClockSelection)
 8002bf6:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 8002bfa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002bfe:	d048      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8002c00:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002c04:	d007      	beq.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x752>
 8002c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c0a:	d149      	bne.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c0c:	4a27      	ldr	r2, [pc, #156]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002c0e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c14:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002c16:	2e00      	cmp	r6, #0
 8002c18:	d143      	bne.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c1a:	4a24      	ldr	r2, [pc, #144]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002c1c:	f8d5 1084 	ldr.w	r1, [r5, #132]	; 0x84
 8002c20:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002c22:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002c26:	430b      	orrs	r3, r1
 8002c28:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8002c2a:	682b      	ldr	r3, [r5, #0]
 8002c2c:	03da      	lsls	r2, r3, #15
 8002c2e:	d54d      	bpl.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x808>
    switch(PeriphClkInit->SdmmcClockSelection)
 8002c30:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d03c      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
 8002c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c3a:	f000 8099 	beq.w	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      ret = HAL_ERROR;
 8002c3e:	2601      	movs	r6, #1
      status |= ret;
 8002c40:	ea44 0006 	orr.w	r0, r4, r6
 8002c44:	b2c4      	uxtb	r4, r0
 8002c46:	e041      	b.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x808>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002c48:	2100      	movs	r1, #0
 8002c4a:	1d28      	adds	r0, r5, #4
 8002c4c:	f7ff fb6e 	bl	800232c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002c50:	4606      	mov	r6, r0
      break;
 8002c52:	e78a      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002c54:	2102      	movs	r1, #2
 8002c56:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002c5a:	f7ff fbcd 	bl	80023f8 <RCCEx_PLL3_Config>
 8002c5e:	e7f7      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002c60:	4a12      	ldr	r2, [pc, #72]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002c62:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002c64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c68:	430b      	orrs	r3, r1
 8002c6a:	6553      	str	r3, [r2, #84]	; 0x54
 8002c6c:	e796      	b.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002c6e:	4a0f      	ldr	r2, [pc, #60]	; (8002cac <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002c70:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002c72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c76:	430b      	orrs	r3, r1
 8002c78:	6593      	str	r3, [r2, #88]	; 0x58
 8002c7a:	e79e      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002c7c:	2102      	movs	r1, #2
 8002c7e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002c82:	f7ff fbb9 	bl	80023f8 <RCCEx_PLL3_Config>
 8002c86:	e7a8      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x716>
      ret = HAL_ERROR;
 8002c88:	2601      	movs	r6, #1
      status |= ret;
 8002c8a:	ea44 0006 	orr.w	r0, r4, r6
 8002c8e:	b2c4      	uxtb	r4, r0
 8002c90:	e7ae      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002c92:	2101      	movs	r1, #1
 8002c94:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002c98:	f7ff fbae 	bl	80023f8 <RCCEx_PLL3_Config>
 8002c9c:	4606      	mov	r6, r0
      break;
 8002c9e:	e7ba      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x752>
      ret = HAL_ERROR;
 8002ca0:	2601      	movs	r6, #1
      status |= ret;
 8002ca2:	ea44 0006 	orr.w	r0, r4, r6
 8002ca6:	b2c4      	uxtb	r4, r0
 8002ca8:	e7bf      	b.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x766>
 8002caa:	bf00      	nop
 8002cac:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cb0:	4a3b      	ldr	r2, [pc, #236]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002cb2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002cb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cb8:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002cba:	2e00      	cmp	r6, #0
 8002cbc:	d1c0      	bne.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x77c>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8002cbe:	4a38      	ldr	r2, [pc, #224]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002cc0:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 8002cc2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002cc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc8:	430b      	orrs	r3, r1
 8002cca:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002ccc:	682b      	ldr	r3, [r5, #0]
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	d506      	bpl.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
    status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002cd2:	2102      	movs	r1, #2
 8002cd4:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002cd8:	f7ff fb8e 	bl	80023f8 <RCCEx_PLL3_Config>
 8002cdc:	4304      	orrs	r4, r0
 8002cde:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002ce0:	682b      	ldr	r3, [r5, #0]
 8002ce2:	039f      	lsls	r7, r3, #14
 8002ce4:	d50e      	bpl.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x840>
    switch(PeriphClkInit->RngClockSelection)
 8002ce6:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 8002ce8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8002cec:	d051      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 8002cee:	d845      	bhi.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8002cf0:	2900      	cmp	r1, #0
 8002cf2:	d149      	bne.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    if(ret == HAL_OK)
 8002cf4:	2e00      	cmp	r6, #0
 8002cf6:	d148      	bne.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002cf8:	4829      	ldr	r0, [pc, #164]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002cfa:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002cfc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002d00:	430a      	orrs	r2, r1
 8002d02:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002d04:	02de      	lsls	r6, r3, #11
 8002d06:	d506      	bpl.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x852>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002d08:	4925      	ldr	r1, [pc, #148]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002d0a:	6f28      	ldr	r0, [r5, #112]	; 0x70
 8002d0c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8002d0e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002d12:	4302      	orrs	r2, r0
 8002d14:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8002d16:	00d8      	lsls	r0, r3, #3
 8002d18:	d507      	bpl.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x866>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8002d1a:	4921      	ldr	r1, [pc, #132]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002d1c:	f8d5 00b4 	ldr.w	r0, [r5, #180]	; 0xb4
 8002d20:	690a      	ldr	r2, [r1, #16]
 8002d22:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d26:	4302      	orrs	r2, r0
 8002d28:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002d2a:	0299      	lsls	r1, r3, #10
 8002d2c:	d506      	bpl.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x878>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002d2e:	491c      	ldr	r1, [pc, #112]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002d30:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 8002d32:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8002d34:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002d38:	4302      	orrs	r2, r0
 8002d3a:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002d3c:	005a      	lsls	r2, r3, #1
 8002d3e:	d509      	bpl.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x890>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d40:	4a17      	ldr	r2, [pc, #92]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002d42:	6911      	ldr	r1, [r2, #16]
 8002d44:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8002d48:	6111      	str	r1, [r2, #16]
 8002d4a:	6911      	ldr	r1, [r2, #16]
 8002d4c:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
 8002d50:	4301      	orrs	r1, r0
 8002d52:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	da06      	bge.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002d58:	4a11      	ldr	r2, [pc, #68]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002d5a:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8002d5c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002d5e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002d62:	430b      	orrs	r3, r1
 8002d64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d66:	1c20      	adds	r0, r4, #0
 8002d68:	bf18      	it	ne
 8002d6a:	2001      	movne	r0, #1
}
 8002d6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002d70:	2102      	movs	r1, #2
 8002d72:	1d28      	adds	r0, r5, #4
 8002d74:	f7ff fada 	bl	800232c <RCCEx_PLL2_Config>
 8002d78:	4606      	mov	r6, r0
      break;
 8002d7a:	e79e      	b.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    switch(PeriphClkInit->RngClockSelection)
 8002d7c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8002d80:	d0b8      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8002d82:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8002d86:	d0b5      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x830>
      ret = HAL_ERROR;
 8002d88:	2601      	movs	r6, #1
      status |= ret;
 8002d8a:	ea44 0006 	orr.w	r0, r4, r6
 8002d8e:	b2c4      	uxtb	r4, r0
 8002d90:	e7b8      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d92:	4803      	ldr	r0, [pc, #12]	; (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002d94:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002d96:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002d9a:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 8002d9c:	e7aa      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8002d9e:	bf00      	nop
 8002da0:	58024400 	.word	0x58024400

08002da4 <HAL_RCCEx_GetD1SysClockFreq>:
{
 8002da4:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8002da6:	f7ff f8f1 	bl	8001f8c <HAL_RCC_GetSysClockFreq>
 8002daa:	4b08      	ldr	r3, [pc, #32]	; (8002dcc <HAL_RCCEx_GetD1SysClockFreq+0x28>)
 8002dac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	fa92 f2a2 	rbit	r2, r2
 8002db6:	fab2 f282 	clz	r2, r2
 8002dba:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002dbe:	40d3      	lsrs	r3, r2
 8002dc0:	4a03      	ldr	r2, [pc, #12]	; (8002dd0 <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 8002dc2:	5cd3      	ldrb	r3, [r2, r3]
 8002dc4:	40d8      	lsrs	r0, r3
 8002dc6:	4b03      	ldr	r3, [pc, #12]	; (8002dd4 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8002dc8:	6018      	str	r0, [r3, #0]
}
 8002dca:	bd08      	pop	{r3, pc}
 8002dcc:	58024400 	.word	0x58024400
 8002dd0:	08005476 	.word	0x08005476
 8002dd4:	20000008 	.word	0x20000008

08002dd8 <HAL_TIM_Base_MspInit>:
 8002dd8:	4770      	bx	lr

08002dda <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dda:	6802      	ldr	r2, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
      
  /* Return function status */
  return HAL_OK;
}
 8002ddc:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dde:	68d3      	ldr	r3, [r2, #12]
 8002de0:	f043 0301 	orr.w	r3, r3, #1
 8002de4:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8002de6:	8813      	ldrh	r3, [r2, #0]
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	f043 0301 	orr.w	r3, r3, #1
 8002dee:	8013      	strh	r3, [r2, #0]
}
 8002df0:	4770      	bx	lr

08002df2 <HAL_TIM_OC_DelayElapsedCallback>:
 8002df2:	4770      	bx	lr

08002df4 <HAL_TIM_IC_CaptureCallback>:
 8002df4:	4770      	bx	lr

08002df6 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002df6:	4770      	bx	lr

08002df8 <HAL_TIM_TriggerCallback>:
 8002df8:	4770      	bx	lr

08002dfa <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002dfa:	6803      	ldr	r3, [r0, #0]
 8002dfc:	691a      	ldr	r2, [r3, #16]
 8002dfe:	0791      	lsls	r1, r2, #30
{
 8002e00:	b510      	push	{r4, lr}
 8002e02:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e04:	d50f      	bpl.n	8002e26 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002e06:	68da      	ldr	r2, [r3, #12]
 8002e08:	0792      	lsls	r2, r2, #30
 8002e0a:	d50c      	bpl.n	8002e26 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e0c:	f06f 0202 	mvn.w	r2, #2
 8002e10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e12:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002e14:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e16:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002e18:	0799      	lsls	r1, r3, #30
 8002e1a:	f000 8085 	beq.w	8002f28 <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002e1e:	f7ff ffe9 	bl	8002df4 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e22:	2300      	movs	r3, #0
 8002e24:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e26:	6823      	ldr	r3, [r4, #0]
 8002e28:	691a      	ldr	r2, [r3, #16]
 8002e2a:	0752      	lsls	r2, r2, #29
 8002e2c:	d510      	bpl.n	8002e50 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	0750      	lsls	r0, r2, #29
 8002e32:	d50d      	bpl.n	8002e50 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e34:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002e38:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e3c:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002e3e:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e40:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002e42:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002e46:	d075      	beq.n	8002f34 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002e48:	f7ff ffd4 	bl	8002df4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e50:	6823      	ldr	r3, [r4, #0]
 8002e52:	691a      	ldr	r2, [r3, #16]
 8002e54:	0711      	lsls	r1, r2, #28
 8002e56:	d50f      	bpl.n	8002e78 <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002e58:	68da      	ldr	r2, [r3, #12]
 8002e5a:	0712      	lsls	r2, r2, #28
 8002e5c:	d50c      	bpl.n	8002e78 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002e5e:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002e62:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e66:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002e68:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e6a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002e6c:	079b      	lsls	r3, r3, #30
 8002e6e:	d067      	beq.n	8002f40 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002e70:	f7ff ffc0 	bl	8002df4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e74:	2300      	movs	r3, #0
 8002e76:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e78:	6823      	ldr	r3, [r4, #0]
 8002e7a:	691a      	ldr	r2, [r3, #16]
 8002e7c:	06d0      	lsls	r0, r2, #27
 8002e7e:	d510      	bpl.n	8002ea2 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002e80:	68da      	ldr	r2, [r3, #12]
 8002e82:	06d1      	lsls	r1, r2, #27
 8002e84:	d50d      	bpl.n	8002ea2 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e86:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002e8a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e8e:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002e90:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e92:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002e94:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002e98:	d058      	beq.n	8002f4c <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002e9a:	f7ff ffab 	bl	8002df4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ea2:	6823      	ldr	r3, [r4, #0]
 8002ea4:	691a      	ldr	r2, [r3, #16]
 8002ea6:	07d2      	lsls	r2, r2, #31
 8002ea8:	d508      	bpl.n	8002ebc <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002eaa:	68da      	ldr	r2, [r3, #12]
 8002eac:	07d0      	lsls	r0, r2, #31
 8002eae:	d505      	bpl.n	8002ebc <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002eb0:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8002eb4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002eb6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002eb8:	f001 fcf2 	bl	80048a0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ebc:	6823      	ldr	r3, [r4, #0]
 8002ebe:	691a      	ldr	r2, [r3, #16]
 8002ec0:	0611      	lsls	r1, r2, #24
 8002ec2:	d508      	bpl.n	8002ed6 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	0612      	lsls	r2, r2, #24
 8002ec8:	d505      	bpl.n	8002ed6 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002eca:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002ece:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ed0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002ed2:	f000 f8c6 	bl	8003062 <HAL_TIMEx_BreakCallback>
    }
  } 
  /* TIM Break input2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002ed6:	6823      	ldr	r3, [r4, #0]
 8002ed8:	691a      	ldr	r2, [r3, #16]
 8002eda:	05d0      	lsls	r0, r2, #23
 8002edc:	d508      	bpl.n	8002ef0 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002ede:	68da      	ldr	r2, [r3, #12]
 8002ee0:	0611      	lsls	r1, r2, #24
 8002ee2:	d505      	bpl.n	8002ef0 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ee4:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002ee8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002eea:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002eec:	f000 f8b9 	bl	8003062 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	691a      	ldr	r2, [r3, #16]
 8002ef4:	0652      	lsls	r2, r2, #25
 8002ef6:	d508      	bpl.n	8002f0a <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002ef8:	68da      	ldr	r2, [r3, #12]
 8002efa:	0650      	lsls	r0, r2, #25
 8002efc:	d505      	bpl.n	8002f0a <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002efe:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002f02:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002f04:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002f06:	f7ff ff77 	bl	8002df8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f0a:	6823      	ldr	r3, [r4, #0]
 8002f0c:	691a      	ldr	r2, [r3, #16]
 8002f0e:	0691      	lsls	r1, r2, #26
 8002f10:	d522      	bpl.n	8002f58 <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002f12:	68da      	ldr	r2, [r3, #12]
 8002f14:	0692      	lsls	r2, r2, #26
 8002f16:	d51f      	bpl.n	8002f58 <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f18:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002f1c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f1e:	611a      	str	r2, [r3, #16]
    }
  }
}
 8002f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002f24:	f000 b89c 	b.w	8003060 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f28:	f7ff ff63 	bl	8002df2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f2c:	4620      	mov	r0, r4
 8002f2e:	f7ff ff62 	bl	8002df6 <HAL_TIM_PWM_PulseFinishedCallback>
 8002f32:	e776      	b.n	8002e22 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f34:	f7ff ff5d 	bl	8002df2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f38:	4620      	mov	r0, r4
 8002f3a:	f7ff ff5c 	bl	8002df6 <HAL_TIM_PWM_PulseFinishedCallback>
 8002f3e:	e785      	b.n	8002e4c <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f40:	f7ff ff57 	bl	8002df2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002f44:	4620      	mov	r0, r4
 8002f46:	f7ff ff56 	bl	8002df6 <HAL_TIM_PWM_PulseFinishedCallback>
 8002f4a:	e793      	b.n	8002e74 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4c:	f7ff ff51 	bl	8002df2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f50:	4620      	mov	r0, r4
 8002f52:	f7ff ff50 	bl	8002df6 <HAL_TIM_PWM_PulseFinishedCallback>
 8002f56:	e7a2      	b.n	8002e9e <HAL_TIM_IRQHandler+0xa4>
 8002f58:	bd10      	pop	{r4, pc}
	...

08002f5c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f5c:	4a31      	ldr	r2, [pc, #196]	; (8003024 <TIM_Base_SetConfig+0xc8>)
  tmpcr1 = TIMx->CR1;
 8002f5e:	8803      	ldrh	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f60:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;
 8002f62:	b29b      	uxth	r3, r3
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f64:	d012      	beq.n	8002f8c <TIM_Base_SetConfig+0x30>
 8002f66:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002f6a:	d00f      	beq.n	8002f8c <TIM_Base_SetConfig+0x30>
 8002f6c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002f70:	4290      	cmp	r0, r2
 8002f72:	d00b      	beq.n	8002f8c <TIM_Base_SetConfig+0x30>
 8002f74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f78:	4290      	cmp	r0, r2
 8002f7a:	d007      	beq.n	8002f8c <TIM_Base_SetConfig+0x30>
 8002f7c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f80:	4290      	cmp	r0, r2
 8002f82:	d003      	beq.n	8002f8c <TIM_Base_SetConfig+0x30>
 8002f84:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002f88:	4290      	cmp	r0, r2
 8002f8a:	d119      	bne.n	8002fc0 <TIM_Base_SetConfig+0x64>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002f8c:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002f92:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f94:	4a23      	ldr	r2, [pc, #140]	; (8003024 <TIM_Base_SetConfig+0xc8>)
 8002f96:	4290      	cmp	r0, r2
 8002f98:	d01d      	beq.n	8002fd6 <TIM_Base_SetConfig+0x7a>
 8002f9a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002f9e:	d01a      	beq.n	8002fd6 <TIM_Base_SetConfig+0x7a>
 8002fa0:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002fa4:	4290      	cmp	r0, r2
 8002fa6:	d016      	beq.n	8002fd6 <TIM_Base_SetConfig+0x7a>
 8002fa8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fac:	4290      	cmp	r0, r2
 8002fae:	d012      	beq.n	8002fd6 <TIM_Base_SetConfig+0x7a>
 8002fb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fb4:	4290      	cmp	r0, r2
 8002fb6:	d00e      	beq.n	8002fd6 <TIM_Base_SetConfig+0x7a>
 8002fb8:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002fbc:	4290      	cmp	r0, r2
 8002fbe:	d00a      	beq.n	8002fd6 <TIM_Base_SetConfig+0x7a>
 8002fc0:	4a19      	ldr	r2, [pc, #100]	; (8003028 <TIM_Base_SetConfig+0xcc>)
 8002fc2:	4290      	cmp	r0, r2
 8002fc4:	d007      	beq.n	8002fd6 <TIM_Base_SetConfig+0x7a>
 8002fc6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fca:	4290      	cmp	r0, r2
 8002fcc:	d003      	beq.n	8002fd6 <TIM_Base_SetConfig+0x7a>
 8002fce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fd2:	4290      	cmp	r0, r2
 8002fd4:	d103      	bne.n	8002fde <TIM_Base_SetConfig+0x82>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fda:	68ca      	ldr	r2, [r1, #12]
 8002fdc:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fde:	694a      	ldr	r2, [r1, #20]
 8002fe0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fe4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fea:	688b      	ldr	r3, [r1, #8]
 8002fec:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002fee:	880b      	ldrh	r3, [r1, #0]
 8002ff0:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002ff2:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <TIM_Base_SetConfig+0xc8>)
 8002ff4:	4298      	cmp	r0, r3
 8002ff6:	d00f      	beq.n	8003018 <TIM_Base_SetConfig+0xbc>
 8002ff8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ffc:	4298      	cmp	r0, r3
 8002ffe:	d00b      	beq.n	8003018 <TIM_Base_SetConfig+0xbc>
 8003000:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 8003004:	4298      	cmp	r0, r3
 8003006:	d007      	beq.n	8003018 <TIM_Base_SetConfig+0xbc>
 8003008:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800300c:	4298      	cmp	r0, r3
 800300e:	d003      	beq.n	8003018 <TIM_Base_SetConfig+0xbc>
 8003010:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003014:	4298      	cmp	r0, r3
 8003016:	d101      	bne.n	800301c <TIM_Base_SetConfig+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003018:	8a0b      	ldrh	r3, [r1, #16]
 800301a:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800301c:	2301      	movs	r3, #1
 800301e:	6143      	str	r3, [r0, #20]
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40010000 	.word	0x40010000
 8003028:	40014000 	.word	0x40014000

0800302c <HAL_TIM_Base_Init>:
{ 
 800302c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800302e:	4604      	mov	r4, r0
 8003030:	b1a0      	cbz	r0, 800305c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003032:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003036:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800303a:	b91b      	cbnz	r3, 8003044 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800303c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003040:	f7ff feca 	bl	8002dd8 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003044:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003046:	6820      	ldr	r0, [r4, #0]
 8003048:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 800304a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800304e:	f7ff ff85 	bl	8002f5c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003052:	2301      	movs	r3, #1
  return HAL_OK;
 8003054:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8003056:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800305a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800305c:	2001      	movs	r0, #1
}
 800305e:	bd10      	pop	{r4, pc}

08003060 <HAL_TIMEx_CommutationCallback>:
 8003060:	4770      	bx	lr

08003062 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003062:	4770      	bx	lr

08003064 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003064:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8003066:	f000 fbd7 	bl	8003818 <vTaskStartScheduler>
  
  return osOK;
}
 800306a:	2000      	movs	r0, #0
 800306c:	bd08      	pop	{r3, pc}

0800306e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800306e:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003070:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 8003074:	b085      	sub	sp, #20
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003076:	8a02      	ldrh	r2, [r0, #16]
{
 8003078:	460b      	mov	r3, r1
  if (priority != osPriorityError) {
 800307a:	2c84      	cmp	r4, #132	; 0x84
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800307c:	e890 0022 	ldmia.w	r0, {r1, r5}
    fpriority += (priority - osPriorityIdle);
 8003080:	bf14      	ite	ne
 8003082:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003084:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003086:	a803      	add	r0, sp, #12
 8003088:	9400      	str	r4, [sp, #0]
 800308a:	9001      	str	r0, [sp, #4]
 800308c:	4628      	mov	r0, r5
 800308e:	f000 faf3 	bl	8003678 <xTaskCreate>
 8003092:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003094:	bf0c      	ite	eq
 8003096:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8003098:	2000      	movne	r0, #0
}
 800309a:	b005      	add	sp, #20
 800309c:	bd30      	pop	{r4, r5, pc}

0800309e <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800309e:	2800      	cmp	r0, #0
 80030a0:	bf08      	it	eq
 80030a2:	2001      	moveq	r0, #1
{
 80030a4:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80030a6:	f000 fd0d 	bl	8003ac4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80030aa:	2000      	movs	r0, #0
 80030ac:	bd08      	pop	{r3, pc}

080030ae <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80030ae:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80030b0:	f000 fda4 	bl	8003bfc <xTaskGetSchedulerState>
 80030b4:	2801      	cmp	r0, #1
 80030b6:	d003      	beq.n	80030c0 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80030b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80030bc:	f000 b912 	b.w	80032e4 <xPortSysTickHandler>
 80030c0:	bd08      	pop	{r3, pc}

080030c2 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030c2:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80030c6:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030ca:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030cc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030ce:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80030d0:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80030d2:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80030d4:	6003      	str	r3, [r0, #0]
 80030d6:	4770      	bx	lr

080030d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80030d8:	2300      	movs	r3, #0
 80030da:	6103      	str	r3, [r0, #16]
 80030dc:	4770      	bx	lr

080030de <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80030de:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80030e0:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80030e2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80030e4:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80030e6:	689a      	ldr	r2, [r3, #8]
 80030e8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80030ea:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80030ec:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80030ee:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80030f0:	3301      	adds	r3, #1
 80030f2:	6003      	str	r3, [r0, #0]
 80030f4:	4770      	bx	lr

080030f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80030f6:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80030f8:	1c53      	adds	r3, r2, #1
{
 80030fa:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 80030fc:	d10a      	bne.n	8003114 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80030fe:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003104:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003106:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003108:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800310a:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800310c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800310e:	3301      	adds	r3, #1
 8003110:	6003      	str	r3, [r0, #0]
 8003112:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003114:	f100 0308 	add.w	r3, r0, #8
 8003118:	685c      	ldr	r4, [r3, #4]
 800311a:	6825      	ldr	r5, [r4, #0]
 800311c:	42aa      	cmp	r2, r5
 800311e:	d3ef      	bcc.n	8003100 <vListInsert+0xa>
 8003120:	4623      	mov	r3, r4
 8003122:	e7f9      	b.n	8003118 <vListInsert+0x22>

08003124 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003124:	6841      	ldr	r1, [r0, #4]
 8003126:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003128:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800312a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800312c:	6882      	ldr	r2, [r0, #8]
 800312e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003130:	6859      	ldr	r1, [r3, #4]
 8003132:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003134:	bf08      	it	eq
 8003136:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003138:	2200      	movs	r2, #0
 800313a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800313c:	6818      	ldr	r0, [r3, #0]
 800313e:	3801      	subs	r0, #1
 8003140:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8003142:	4770      	bx	lr

08003144 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003144:	4b0c      	ldr	r3, [pc, #48]	; (8003178 <prvTaskExitError+0x34>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	3301      	adds	r3, #1
 800314a:	d00a      	beq.n	8003162 <prvTaskExitError+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800314c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003150:	b672      	cpsid	i
 8003152:	f383 8811 	msr	BASEPRI, r3
 8003156:	f3bf 8f6f 	isb	sy
 800315a:	f3bf 8f4f 	dsb	sy
 800315e:	b662      	cpsie	i
 8003160:	e7fe      	b.n	8003160 <prvTaskExitError+0x1c>
 8003162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003166:	b672      	cpsid	i
 8003168:	f383 8811 	msr	BASEPRI, r3
 800316c:	f3bf 8f6f 	isb	sy
 8003170:	f3bf 8f4f 	dsb	sy
 8003174:	b662      	cpsie	i
 8003176:	e7fe      	b.n	8003176 <prvTaskExitError+0x32>
 8003178:	20000004 	.word	0x20000004

0800317c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800317c:	4806      	ldr	r0, [pc, #24]	; (8003198 <prvPortStartFirstTask+0x1c>)
 800317e:	6800      	ldr	r0, [r0, #0]
 8003180:	6800      	ldr	r0, [r0, #0]
 8003182:	f380 8808 	msr	MSP, r0
 8003186:	b662      	cpsie	i
 8003188:	b661      	cpsie	f
 800318a:	f3bf 8f4f 	dsb	sy
 800318e:	f3bf 8f6f 	isb	sy
 8003192:	df00      	svc	0
 8003194:	bf00      	nop
 8003196:	0000      	.short	0x0000
 8003198:	e000ed08 	.word	0xe000ed08

0800319c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800319c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80031ac <vPortEnableVFP+0x10>
 80031a0:	6801      	ldr	r1, [r0, #0]
 80031a2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80031a6:	6001      	str	r1, [r0, #0]
 80031a8:	4770      	bx	lr
 80031aa:	0000      	.short	0x0000
 80031ac:	e000ed88 	.word	0xe000ed88

080031b0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80031b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80031b4:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80031b8:	f840 2c20 	str.w	r2, [r0, #-32]
}
 80031bc:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80031be:	6403      	str	r3, [r0, #64]	; 0x40
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80031c0:	4b03      	ldr	r3, [pc, #12]	; (80031d0 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80031c2:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80031c4:	6383      	str	r3, [r0, #56]	; 0x38
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80031c6:	f06f 0302 	mvn.w	r3, #2
 80031ca:	6203      	str	r3, [r0, #32]
}
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	08003145 	.word	0x08003145
	...

080031e0 <SVC_Handler>:
	__asm volatile (
 80031e0:	4b07      	ldr	r3, [pc, #28]	; (8003200 <pxCurrentTCBConst2>)
 80031e2:	6819      	ldr	r1, [r3, #0]
 80031e4:	6808      	ldr	r0, [r1, #0]
 80031e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031ea:	f380 8809 	msr	PSP, r0
 80031ee:	f3bf 8f6f 	isb	sy
 80031f2:	f04f 0000 	mov.w	r0, #0
 80031f6:	f380 8811 	msr	BASEPRI, r0
 80031fa:	4770      	bx	lr
 80031fc:	f3af 8000 	nop.w

08003200 <pxCurrentTCBConst2>:
 8003200:	20003dac 	.word	0x20003dac

08003204 <vPortEnterCritical>:
 8003204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003208:	b672      	cpsid	i
 800320a:	f383 8811 	msr	BASEPRI, r3
 800320e:	f3bf 8f6f 	isb	sy
 8003212:	f3bf 8f4f 	dsb	sy
 8003216:	b662      	cpsie	i
	uxCriticalNesting++;
 8003218:	4a0b      	ldr	r2, [pc, #44]	; (8003248 <vPortEnterCritical+0x44>)
 800321a:	6813      	ldr	r3, [r2, #0]
 800321c:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800321e:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8003220:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8003222:	d10f      	bne.n	8003244 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003224:	4b09      	ldr	r3, [pc, #36]	; (800324c <vPortEnterCritical+0x48>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f013 0fff 	tst.w	r3, #255	; 0xff
 800322c:	d00a      	beq.n	8003244 <vPortEnterCritical+0x40>
 800322e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003232:	b672      	cpsid	i
 8003234:	f383 8811 	msr	BASEPRI, r3
 8003238:	f3bf 8f6f 	isb	sy
 800323c:	f3bf 8f4f 	dsb	sy
 8003240:	b662      	cpsie	i
 8003242:	e7fe      	b.n	8003242 <vPortEnterCritical+0x3e>
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	20000004 	.word	0x20000004
 800324c:	e000ed04 	.word	0xe000ed04

08003250 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8003250:	4a09      	ldr	r2, [pc, #36]	; (8003278 <vPortExitCritical+0x28>)
 8003252:	6813      	ldr	r3, [r2, #0]
 8003254:	b953      	cbnz	r3, 800326c <vPortExitCritical+0x1c>
 8003256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800325a:	b672      	cpsid	i
 800325c:	f383 8811 	msr	BASEPRI, r3
 8003260:	f3bf 8f6f 	isb	sy
 8003264:	f3bf 8f4f 	dsb	sy
 8003268:	b662      	cpsie	i
 800326a:	e7fe      	b.n	800326a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 800326c:	3b01      	subs	r3, #1
 800326e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003270:	b90b      	cbnz	r3, 8003276 <vPortExitCritical+0x26>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003272:	f383 8811 	msr	BASEPRI, r3
 8003276:	4770      	bx	lr
 8003278:	20000004 	.word	0x20000004
 800327c:	00000000 	.word	0x00000000

08003280 <PendSV_Handler>:
	__asm volatile
 8003280:	f3ef 8009 	mrs	r0, PSP
 8003284:	f3bf 8f6f 	isb	sy
 8003288:	4b15      	ldr	r3, [pc, #84]	; (80032e0 <pxCurrentTCBConst>)
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	f01e 0f10 	tst.w	lr, #16
 8003290:	bf08      	it	eq
 8003292:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003296:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800329a:	6010      	str	r0, [r2, #0]
 800329c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80032a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80032a4:	b672      	cpsid	i
 80032a6:	f380 8811 	msr	BASEPRI, r0
 80032aa:	f3bf 8f4f 	dsb	sy
 80032ae:	f3bf 8f6f 	isb	sy
 80032b2:	b662      	cpsie	i
 80032b4:	f000 fc66 	bl	8003b84 <vTaskSwitchContext>
 80032b8:	f04f 0000 	mov.w	r0, #0
 80032bc:	f380 8811 	msr	BASEPRI, r0
 80032c0:	bc08      	pop	{r3}
 80032c2:	6819      	ldr	r1, [r3, #0]
 80032c4:	6808      	ldr	r0, [r1, #0]
 80032c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032ca:	f01e 0f10 	tst.w	lr, #16
 80032ce:	bf08      	it	eq
 80032d0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80032d4:	f380 8809 	msr	PSP, r0
 80032d8:	f3bf 8f6f 	isb	sy
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop

080032e0 <pxCurrentTCBConst>:
 80032e0:	20003dac 	.word	0x20003dac

080032e4 <xPortSysTickHandler>:
{
 80032e4:	b508      	push	{r3, lr}
	__asm volatile
 80032e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ea:	b672      	cpsid	i
 80032ec:	f383 8811 	msr	BASEPRI, r3
 80032f0:	f3bf 8f6f 	isb	sy
 80032f4:	f3bf 8f4f 	dsb	sy
 80032f8:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 80032fa:	f000 fad5 	bl	80038a8 <xTaskIncrementTick>
 80032fe:	b118      	cbz	r0, 8003308 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003300:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003304:	4b02      	ldr	r3, [pc, #8]	; (8003310 <xPortSysTickHandler+0x2c>)
 8003306:	601a      	str	r2, [r3, #0]
	__asm volatile
 8003308:	2300      	movs	r3, #0
 800330a:	f383 8811 	msr	BASEPRI, r3
 800330e:	bd08      	pop	{r3, pc}
 8003310:	e000ed04 	.word	0xe000ed04

08003314 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003314:	4b06      	ldr	r3, [pc, #24]	; (8003330 <vPortSetupTimerInterrupt+0x1c>)
 8003316:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003320:	4a04      	ldr	r2, [pc, #16]	; (8003334 <vPortSetupTimerInterrupt+0x20>)
 8003322:	3b01      	subs	r3, #1
 8003324:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003326:	2207      	movs	r2, #7
 8003328:	4b03      	ldr	r3, [pc, #12]	; (8003338 <vPortSetupTimerInterrupt+0x24>)
 800332a:	601a      	str	r2, [r3, #0]
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	20000008 	.word	0x20000008
 8003334:	e000e014 	.word	0xe000e014
 8003338:	e000e010 	.word	0xe000e010

0800333c <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800333c:	4b23      	ldr	r3, [pc, #140]	; (80033cc <xPortStartScheduler+0x90>)
{
 800333e:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003340:	781a      	ldrb	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003342:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003344:	b2d2      	uxtb	r2, r2
 8003346:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003348:	22ff      	movs	r2, #255	; 0xff
 800334a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800334c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800334e:	4a20      	ldr	r2, [pc, #128]	; (80033d0 <xPortStartScheduler+0x94>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003350:	b2db      	uxtb	r3, r3
 8003352:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003356:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800335a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800335e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003360:	2207      	movs	r2, #7
 8003362:	4b1c      	ldr	r3, [pc, #112]	; (80033d4 <xPortStartScheduler+0x98>)
 8003364:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003366:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800336a:	1e54      	subs	r4, r2, #1
 800336c:	0600      	lsls	r0, r0, #24
 800336e:	d423      	bmi.n	80033b8 <xPortStartScheduler+0x7c>
 8003370:	b101      	cbz	r1, 8003374 <xPortStartScheduler+0x38>
 8003372:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003378:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800337c:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800337e:	9b01      	ldr	r3, [sp, #4]
 8003380:	4a12      	ldr	r2, [pc, #72]	; (80033cc <xPortStartScheduler+0x90>)
 8003382:	b2db      	uxtb	r3, r3
 8003384:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003386:	4b14      	ldr	r3, [pc, #80]	; (80033d8 <xPortStartScheduler+0x9c>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800338e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8003396:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8003398:	f7ff ffbc 	bl	8003314 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800339c:	2200      	movs	r2, #0
 800339e:	4b0f      	ldr	r3, [pc, #60]	; (80033dc <xPortStartScheduler+0xa0>)
 80033a0:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80033a2:	f7ff fefb 	bl	800319c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80033a6:	4a0e      	ldr	r2, [pc, #56]	; (80033e0 <xPortStartScheduler+0xa4>)
 80033a8:	6813      	ldr	r3, [r2, #0]
 80033aa:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80033ae:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80033b0:	f7ff fee4 	bl	800317c <prvPortStartFirstTask>
	prvTaskExitError();
 80033b4:	f7ff fec6 	bl	8003144 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80033b8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80033bc:	2101      	movs	r1, #1
 80033be:	0052      	lsls	r2, r2, #1
 80033c0:	b2d2      	uxtb	r2, r2
 80033c2:	f88d 2003 	strb.w	r2, [sp, #3]
 80033c6:	4622      	mov	r2, r4
 80033c8:	e7cd      	b.n	8003366 <xPortStartScheduler+0x2a>
 80033ca:	bf00      	nop
 80033cc:	e000e400 	.word	0xe000e400
 80033d0:	2000018c 	.word	0x2000018c
 80033d4:	20000190 	.word	0x20000190
 80033d8:	e000ed20 	.word	0xe000ed20
 80033dc:	20000004 	.word	0x20000004
 80033e0:	e000ef34 	.word	0xe000ef34

080033e4 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80033e4:	4b0f      	ldr	r3, [pc, #60]	; (8003424 <prvInsertBlockIntoFreeList+0x40>)
{
 80033e6:	b510      	push	{r4, lr}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	4282      	cmp	r2, r0
 80033ec:	d318      	bcc.n	8003420 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80033ee:	685c      	ldr	r4, [r3, #4]
 80033f0:	1919      	adds	r1, r3, r4
 80033f2:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80033f4:	bf01      	itttt	eq
 80033f6:	6841      	ldreq	r1, [r0, #4]
 80033f8:	4618      	moveq	r0, r3
 80033fa:	1909      	addeq	r1, r1, r4
 80033fc:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80033fe:	6844      	ldr	r4, [r0, #4]
 8003400:	1901      	adds	r1, r0, r4
 8003402:	428a      	cmp	r2, r1
 8003404:	d107      	bne.n	8003416 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003406:	4908      	ldr	r1, [pc, #32]	; (8003428 <prvInsertBlockIntoFreeList+0x44>)
 8003408:	6809      	ldr	r1, [r1, #0]
 800340a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800340c:	bf1f      	itttt	ne
 800340e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003410:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003412:	1909      	addne	r1, r1, r4
 8003414:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003416:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003418:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800341a:	bf18      	it	ne
 800341c:	6018      	strne	r0, [r3, #0]
 800341e:	bd10      	pop	{r4, pc}
 8003420:	4613      	mov	r3, r2
 8003422:	e7e1      	b.n	80033e8 <prvInsertBlockIntoFreeList+0x4>
 8003424:	20003da4 	.word	0x20003da4
 8003428:	20000194 	.word	0x20000194

0800342c <pvPortMalloc>:
{
 800342c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003430:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8003432:	f000 fa31 	bl	8003898 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8003436:	4940      	ldr	r1, [pc, #256]	; (8003538 <pvPortMalloc+0x10c>)
 8003438:	4d40      	ldr	r5, [pc, #256]	; (800353c <pvPortMalloc+0x110>)
 800343a:	680b      	ldr	r3, [r1, #0]
 800343c:	bb0b      	cbnz	r3, 8003482 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800343e:	4a40      	ldr	r2, [pc, #256]	; (8003540 <pvPortMalloc+0x114>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003440:	0756      	lsls	r6, r2, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003442:	4e40      	ldr	r6, [pc, #256]	; (8003544 <pvPortMalloc+0x118>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003444:	bf1b      	ittet	ne
 8003446:	1dd0      	addne	r0, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003448:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800344c:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003450:	f020 0007 	bicne.w	r0, r0, #7
 8003454:	bf1c      	itt	ne
 8003456:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003458:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 800345a:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800345c:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800345e:	6032      	str	r2, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003460:	6070      	str	r0, [r6, #4]
	uxAddress -= xHeapStructSize;
 8003462:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003464:	f023 0307 	bic.w	r3, r3, #7
	pxEnd->pxNextFreeBlock = NULL;
 8003468:	6018      	str	r0, [r3, #0]
	pxEnd->xBlockSize = 0;
 800346a:	6058      	str	r0, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800346c:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 800346e:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003470:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003472:	4b35      	ldr	r3, [pc, #212]	; (8003548 <pvPortMalloc+0x11c>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003474:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003476:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003478:	4b34      	ldr	r3, [pc, #208]	; (800354c <pvPortMalloc+0x120>)
 800347a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800347c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003480:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003482:	682f      	ldr	r7, [r5, #0]
 8003484:	4227      	tst	r7, r4
 8003486:	d116      	bne.n	80034b6 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8003488:	2c00      	cmp	r4, #0
 800348a:	d042      	beq.n	8003512 <pvPortMalloc+0xe6>
				xWantedSize += xHeapStructSize;
 800348c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003490:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003492:	bf1c      	itt	ne
 8003494:	f023 0307 	bicne.w	r3, r3, #7
 8003498:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800349a:	b163      	cbz	r3, 80034b6 <pvPortMalloc+0x8a>
 800349c:	4a2b      	ldr	r2, [pc, #172]	; (800354c <pvPortMalloc+0x120>)
 800349e:	6816      	ldr	r6, [r2, #0]
 80034a0:	4690      	mov	r8, r2
 80034a2:	42b3      	cmp	r3, r6
 80034a4:	d807      	bhi.n	80034b6 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80034a6:	4a27      	ldr	r2, [pc, #156]	; (8003544 <pvPortMalloc+0x118>)
 80034a8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80034aa:	6868      	ldr	r0, [r5, #4]
 80034ac:	4283      	cmp	r3, r0
 80034ae:	d804      	bhi.n	80034ba <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80034b0:	6809      	ldr	r1, [r1, #0]
 80034b2:	428d      	cmp	r5, r1
 80034b4:	d107      	bne.n	80034c6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 80034b6:	2400      	movs	r4, #0
 80034b8:	e02b      	b.n	8003512 <pvPortMalloc+0xe6>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80034ba:	682c      	ldr	r4, [r5, #0]
 80034bc:	2c00      	cmp	r4, #0
 80034be:	d0f7      	beq.n	80034b0 <pvPortMalloc+0x84>
 80034c0:	462a      	mov	r2, r5
 80034c2:	4625      	mov	r5, r4
 80034c4:	e7f1      	b.n	80034aa <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80034c6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80034c8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80034ca:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80034cc:	1ac2      	subs	r2, r0, r3
 80034ce:	2a10      	cmp	r2, #16
 80034d0:	d911      	bls.n	80034f6 <pvPortMalloc+0xca>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80034d2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80034d4:	0741      	lsls	r1, r0, #29
 80034d6:	d00a      	beq.n	80034ee <pvPortMalloc+0xc2>
	__asm volatile
 80034d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034dc:	b672      	cpsid	i
 80034de:	f383 8811 	msr	BASEPRI, r3
 80034e2:	f3bf 8f6f 	isb	sy
 80034e6:	f3bf 8f4f 	dsb	sy
 80034ea:	b662      	cpsie	i
 80034ec:	e7fe      	b.n	80034ec <pvPortMalloc+0xc0>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80034ee:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80034f0:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80034f2:	f7ff ff77 	bl	80033e4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80034f6:	686b      	ldr	r3, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80034f8:	3408      	adds	r4, #8
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80034fa:	4913      	ldr	r1, [pc, #76]	; (8003548 <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80034fc:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80034fe:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003500:	6808      	ldr	r0, [r1, #0]
					pxBlock->pxNextFreeBlock = NULL;
 8003502:	2300      	movs	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003504:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003508:	4286      	cmp	r6, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800350a:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800350c:	602b      	str	r3, [r5, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800350e:	bf38      	it	cc
 8003510:	600e      	strcc	r6, [r1, #0]
	( void ) xTaskResumeAll();
 8003512:	f000 fa5d 	bl	80039d0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003516:	0763      	lsls	r3, r4, #29
 8003518:	d00a      	beq.n	8003530 <pvPortMalloc+0x104>
 800351a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800351e:	b672      	cpsid	i
 8003520:	f383 8811 	msr	BASEPRI, r3
 8003524:	f3bf 8f6f 	isb	sy
 8003528:	f3bf 8f4f 	dsb	sy
 800352c:	b662      	cpsie	i
 800352e:	e7fe      	b.n	800352e <pvPortMalloc+0x102>
}
 8003530:	4620      	mov	r0, r4
 8003532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003536:	bf00      	nop
 8003538:	20000194 	.word	0x20000194
 800353c:	20003d98 	.word	0x20003d98
 8003540:	20000198 	.word	0x20000198
 8003544:	20003da4 	.word	0x20003da4
 8003548:	20003da0 	.word	0x20003da0
 800354c:	20003d9c 	.word	0x20003d9c

08003550 <vPortFree>:
{
 8003550:	b510      	push	{r4, lr}
	if( pv != NULL )
 8003552:	4604      	mov	r4, r0
 8003554:	2800      	cmp	r0, #0
 8003556:	d032      	beq.n	80035be <vPortFree+0x6e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003558:	4a19      	ldr	r2, [pc, #100]	; (80035c0 <vPortFree+0x70>)
 800355a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800355e:	6812      	ldr	r2, [r2, #0]
 8003560:	4213      	tst	r3, r2
 8003562:	d10a      	bne.n	800357a <vPortFree+0x2a>
 8003564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003568:	b672      	cpsid	i
 800356a:	f383 8811 	msr	BASEPRI, r3
 800356e:	f3bf 8f6f 	isb	sy
 8003572:	f3bf 8f4f 	dsb	sy
 8003576:	b662      	cpsie	i
 8003578:	e7fe      	b.n	8003578 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800357a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800357e:	b151      	cbz	r1, 8003596 <vPortFree+0x46>
 8003580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003584:	b672      	cpsid	i
 8003586:	f383 8811 	msr	BASEPRI, r3
 800358a:	f3bf 8f6f 	isb	sy
 800358e:	f3bf 8f4f 	dsb	sy
 8003592:	b662      	cpsie	i
 8003594:	e7fe      	b.n	8003594 <vPortFree+0x44>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003596:	ea23 0302 	bic.w	r3, r3, r2
 800359a:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800359e:	f000 f97b 	bl	8003898 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80035a2:	4a08      	ldr	r2, [pc, #32]	; (80035c4 <vPortFree+0x74>)
 80035a4:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80035a8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80035ac:	6811      	ldr	r1, [r2, #0]
 80035ae:	440b      	add	r3, r1
 80035b0:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80035b2:	f7ff ff17 	bl	80033e4 <prvInsertBlockIntoFreeList>
}
 80035b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80035ba:	f000 ba09 	b.w	80039d0 <xTaskResumeAll>
 80035be:	bd10      	pop	{r4, pc}
 80035c0:	20003d98 	.word	0x20003d98
 80035c4:	20003d9c 	.word	0x20003d9c

080035c8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035c8:	4a06      	ldr	r2, [pc, #24]	; (80035e4 <prvResetNextTaskUnblockTime+0x1c>)
 80035ca:	6813      	ldr	r3, [r2, #0]
 80035cc:	6819      	ldr	r1, [r3, #0]
 80035ce:	4b06      	ldr	r3, [pc, #24]	; (80035e8 <prvResetNextTaskUnblockTime+0x20>)
 80035d0:	b919      	cbnz	r1, 80035da <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80035d2:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80035da:	6812      	ldr	r2, [r2, #0]
 80035dc:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80035de:	68d2      	ldr	r2, [r2, #12]
 80035e0:	6852      	ldr	r2, [r2, #4]
 80035e2:	e7f8      	b.n	80035d6 <prvResetNextTaskUnblockTime+0xe>
 80035e4:	20003db0 	.word	0x20003db0
 80035e8:	20003e88 	.word	0x20003e88

080035ec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80035ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80035ee:	4b1b      	ldr	r3, [pc, #108]	; (800365c <prvAddCurrentTaskToDelayedList+0x70>)
{
 80035f0:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80035f2:	4e1b      	ldr	r6, [pc, #108]	; (8003660 <prvAddCurrentTaskToDelayedList+0x74>)
{
 80035f4:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 80035f6:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80035f8:	6830      	ldr	r0, [r6, #0]
 80035fa:	3004      	adds	r0, #4
 80035fc:	f7ff fd92 	bl	8003124 <uxListRemove>
 8003600:	4633      	mov	r3, r6
 8003602:	b940      	cbnz	r0, 8003616 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003604:	6831      	ldr	r1, [r6, #0]
 8003606:	2001      	movs	r0, #1
 8003608:	4e16      	ldr	r6, [pc, #88]	; (8003664 <prvAddCurrentTaskToDelayedList+0x78>)
 800360a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800360c:	6832      	ldr	r2, [r6, #0]
 800360e:	4088      	lsls	r0, r1
 8003610:	ea22 0200 	bic.w	r2, r2, r0
 8003614:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003616:	1c62      	adds	r2, r4, #1
 8003618:	d107      	bne.n	800362a <prvAddCurrentTaskToDelayedList+0x3e>
 800361a:	b137      	cbz	r7, 800362a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800361c:	6819      	ldr	r1, [r3, #0]
 800361e:	4812      	ldr	r0, [pc, #72]	; (8003668 <prvAddCurrentTaskToDelayedList+0x7c>)
 8003620:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003622:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003626:	f7ff bd5a 	b.w	80030de <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800362a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800362c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800362e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003630:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8003632:	d907      	bls.n	8003644 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003634:	4a0d      	ldr	r2, [pc, #52]	; (800366c <prvAddCurrentTaskToDelayedList+0x80>)
 8003636:	6810      	ldr	r0, [r2, #0]
 8003638:	6819      	ldr	r1, [r3, #0]
}
 800363a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800363e:	3104      	adds	r1, #4
 8003640:	f7ff bd59 	b.w	80030f6 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003644:	4a0a      	ldr	r2, [pc, #40]	; (8003670 <prvAddCurrentTaskToDelayedList+0x84>)
 8003646:	6810      	ldr	r0, [r2, #0]
 8003648:	6819      	ldr	r1, [r3, #0]
 800364a:	3104      	adds	r1, #4
 800364c:	f7ff fd53 	bl	80030f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003650:	4b08      	ldr	r3, [pc, #32]	; (8003674 <prvAddCurrentTaskToDelayedList+0x88>)
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	4294      	cmp	r4, r2
 8003656:	d200      	bcs.n	800365a <prvAddCurrentTaskToDelayedList+0x6e>
					xNextTaskUnblockTime = xTimeToWake;
 8003658:	601c      	str	r4, [r3, #0]
 800365a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800365c:	20003ed0 	.word	0x20003ed0
 8003660:	20003dac 	.word	0x20003dac
 8003664:	20003e58 	.word	0x20003e58
 8003668:	20003ea8 	.word	0x20003ea8
 800366c:	20003db4 	.word	0x20003db4
 8003670:	20003db0 	.word	0x20003db0
 8003674:	20003e88 	.word	0x20003e88

08003678 <xTaskCreate>:
	{
 8003678:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800367c:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8003680:	4680      	mov	r8, r0
 8003682:	460f      	mov	r7, r1
 8003684:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003686:	4650      	mov	r0, sl
	{
 8003688:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800368a:	f7ff fecf 	bl	800342c <pvPortMalloc>
			if( pxStack != NULL )
 800368e:	4605      	mov	r5, r0
 8003690:	2800      	cmp	r0, #0
 8003692:	f000 8096 	beq.w	80037c2 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003696:	2054      	movs	r0, #84	; 0x54
 8003698:	f7ff fec8 	bl	800342c <pvPortMalloc>
				if( pxNewTCB != NULL )
 800369c:	4604      	mov	r4, r0
 800369e:	2800      	cmp	r0, #0
 80036a0:	f000 808c 	beq.w	80037bc <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80036a4:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 80036a8:	6305      	str	r5, [r0, #48]	; 0x30
 80036aa:	1e7b      	subs	r3, r7, #1
 80036ac:	f100 0234 	add.w	r2, r0, #52	; 0x34
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80036b0:	4455      	add	r5, sl
 80036b2:	370f      	adds	r7, #15
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80036b4:	f025 0a07 	bic.w	sl, r5, #7
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80036b8:	7859      	ldrb	r1, [r3, #1]
 80036ba:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 80036be:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80036c2:	b109      	cbz	r1, 80036c8 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036c4:	42bb      	cmp	r3, r7
 80036c6:	d1f7      	bne.n	80036b8 <xTaskCreate+0x40>
 80036c8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80036ca:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80036ce:	1d27      	adds	r7, r4, #4
 80036d0:	2d06      	cmp	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80036d2:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80036d6:	4638      	mov	r0, r7
		pxNewTCB->uxMutexesHeld = 0;
 80036d8:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
 80036dc:	bf28      	it	cs
 80036de:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 80036e0:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80036e2:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036e4:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80036e8:	f7ff fcf6 	bl	80030d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80036ec:	f104 0018 	add.w	r0, r4, #24
 80036f0:	f7ff fcf2 	bl	80030d8 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80036f4:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80036f8:	6124      	str	r4, [r4, #16]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80036fa:	464a      	mov	r2, r9
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036fc:	61a5      	str	r5, [r4, #24]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80036fe:	4641      	mov	r1, r8
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003700:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003702:	4650      	mov	r0, sl
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003704:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003708:	f7ff fd52 	bl	80031b0 <pxPortInitialiseStack>
 800370c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800370e:	b106      	cbz	r6, 8003712 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003710:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8003712:	f7ff fd77 	bl	8003204 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8003716:	4b32      	ldr	r3, [pc, #200]	; (80037e0 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8003718:	4e32      	ldr	r6, [pc, #200]	; (80037e4 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8003810 <xTaskCreate+0x198>
 8003720:	3201      	adds	r2, #1
 8003722:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003724:	6835      	ldr	r5, [r6, #0]
 8003726:	2d00      	cmp	r5, #0
 8003728:	d14e      	bne.n	80037c8 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800372a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d11d      	bne.n	800376e <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003732:	eb08 0005 	add.w	r0, r8, r5
 8003736:	3514      	adds	r5, #20
 8003738:	f7ff fcc3 	bl	80030c2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800373c:	2d8c      	cmp	r5, #140	; 0x8c
 800373e:	d1f8      	bne.n	8003732 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8003740:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8003814 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8003744:	4d28      	ldr	r5, [pc, #160]	; (80037e8 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8003746:	4648      	mov	r0, r9
 8003748:	f7ff fcbb 	bl	80030c2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800374c:	4628      	mov	r0, r5
 800374e:	f7ff fcb8 	bl	80030c2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003752:	4826      	ldr	r0, [pc, #152]	; (80037ec <xTaskCreate+0x174>)
 8003754:	f7ff fcb5 	bl	80030c2 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8003758:	4825      	ldr	r0, [pc, #148]	; (80037f0 <xTaskCreate+0x178>)
 800375a:	f7ff fcb2 	bl	80030c2 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800375e:	4825      	ldr	r0, [pc, #148]	; (80037f4 <xTaskCreate+0x17c>)
 8003760:	f7ff fcaf 	bl	80030c2 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8003764:	4b24      	ldr	r3, [pc, #144]	; (80037f8 <xTaskCreate+0x180>)
 8003766:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800376a:	4b24      	ldr	r3, [pc, #144]	; (80037fc <xTaskCreate+0x184>)
 800376c:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800376e:	4a24      	ldr	r2, [pc, #144]	; (8003800 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8003770:	2501      	movs	r5, #1
 8003772:	4924      	ldr	r1, [pc, #144]	; (8003804 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8003774:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003776:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8003778:	3301      	adds	r3, #1
 800377a:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800377c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800377e:	fa05 f302 	lsl.w	r3, r5, r2
 8003782:	4303      	orrs	r3, r0
 8003784:	2014      	movs	r0, #20
 8003786:	600b      	str	r3, [r1, #0]
 8003788:	4639      	mov	r1, r7
 800378a:	fb00 8002 	mla	r0, r0, r2, r8
 800378e:	f7ff fca6 	bl	80030de <vListInsertEnd>
	taskEXIT_CRITICAL();
 8003792:	f7ff fd5d 	bl	8003250 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8003796:	4b1c      	ldr	r3, [pc, #112]	; (8003808 <xTaskCreate+0x190>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	b163      	cbz	r3, 80037b6 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800379c:	6833      	ldr	r3, [r6, #0]
 800379e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d207      	bcs.n	80037b6 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 80037a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037aa:	4b18      	ldr	r3, [pc, #96]	; (800380c <xTaskCreate+0x194>)
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	f3bf 8f4f 	dsb	sy
 80037b2:	f3bf 8f6f 	isb	sy
	}
 80037b6:	4628      	mov	r0, r5
 80037b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 80037bc:	4628      	mov	r0, r5
 80037be:	f7ff fec7 	bl	8003550 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80037c2:	f04f 35ff 	mov.w	r5, #4294967295
 80037c6:	e7f6      	b.n	80037b6 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 80037c8:	4b0f      	ldr	r3, [pc, #60]	; (8003808 <xTaskCreate+0x190>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d1ce      	bne.n	800376e <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80037d0:	6833      	ldr	r3, [r6, #0]
 80037d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d8c9      	bhi.n	800376e <xTaskCreate+0xf6>
					pxCurrentTCB = pxNewTCB;
 80037da:	6034      	str	r4, [r6, #0]
 80037dc:	e7c7      	b.n	800376e <xTaskCreate+0xf6>
 80037de:	bf00      	nop
 80037e0:	20003e44 	.word	0x20003e44
 80037e4:	20003dac 	.word	0x20003dac
 80037e8:	20003e70 	.word	0x20003e70
 80037ec:	20003e90 	.word	0x20003e90
 80037f0:	20003ebc 	.word	0x20003ebc
 80037f4:	20003ea8 	.word	0x20003ea8
 80037f8:	20003db0 	.word	0x20003db0
 80037fc:	20003db4 	.word	0x20003db4
 8003800:	20003e54 	.word	0x20003e54
 8003804:	20003e58 	.word	0x20003e58
 8003808:	20003ea4 	.word	0x20003ea4
 800380c:	e000ed04 	.word	0xe000ed04
 8003810:	20003db8 	.word	0x20003db8
 8003814:	20003e5c 	.word	0x20003e5c

08003818 <vTaskStartScheduler>:
{
 8003818:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 800381a:	4b19      	ldr	r3, [pc, #100]	; (8003880 <vTaskStartScheduler+0x68>)
 800381c:	2400      	movs	r4, #0
 800381e:	2280      	movs	r2, #128	; 0x80
 8003820:	4918      	ldr	r1, [pc, #96]	; (8003884 <vTaskStartScheduler+0x6c>)
 8003822:	9301      	str	r3, [sp, #4]
 8003824:	4623      	mov	r3, r4
 8003826:	9400      	str	r4, [sp, #0]
 8003828:	4817      	ldr	r0, [pc, #92]	; (8003888 <vTaskStartScheduler+0x70>)
 800382a:	f7ff ff25 	bl	8003678 <xTaskCreate>
	if( xReturn == pdPASS )
 800382e:	2801      	cmp	r0, #1
 8003830:	d116      	bne.n	8003860 <vTaskStartScheduler+0x48>
 8003832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003836:	b672      	cpsid	i
 8003838:	f383 8811 	msr	BASEPRI, r3
 800383c:	f3bf 8f6f 	isb	sy
 8003840:	f3bf 8f4f 	dsb	sy
 8003844:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8003846:	f04f 32ff 	mov.w	r2, #4294967295
 800384a:	4b10      	ldr	r3, [pc, #64]	; (800388c <vTaskStartScheduler+0x74>)
 800384c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800384e:	4b10      	ldr	r3, [pc, #64]	; (8003890 <vTaskStartScheduler+0x78>)
 8003850:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003852:	4b10      	ldr	r3, [pc, #64]	; (8003894 <vTaskStartScheduler+0x7c>)
 8003854:	601c      	str	r4, [r3, #0]
}
 8003856:	b002      	add	sp, #8
 8003858:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 800385c:	f7ff bd6e 	b.w	800333c <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003860:	3001      	adds	r0, #1
 8003862:	d10a      	bne.n	800387a <vTaskStartScheduler+0x62>
 8003864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003868:	b672      	cpsid	i
 800386a:	f383 8811 	msr	BASEPRI, r3
 800386e:	f3bf 8f6f 	isb	sy
 8003872:	f3bf 8f4f 	dsb	sy
 8003876:	b662      	cpsie	i
 8003878:	e7fe      	b.n	8003878 <vTaskStartScheduler+0x60>
}
 800387a:	b002      	add	sp, #8
 800387c:	bd10      	pop	{r4, pc}
 800387e:	bf00      	nop
 8003880:	20003e84 	.word	0x20003e84
 8003884:	08005458 	.word	0x08005458
 8003888:	08003b11 	.word	0x08003b11
 800388c:	20003e88 	.word	0x20003e88
 8003890:	20003ea4 	.word	0x20003ea4
 8003894:	20003ed0 	.word	0x20003ed0

08003898 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8003898:	4a02      	ldr	r2, [pc, #8]	; (80038a4 <vTaskSuspendAll+0xc>)
 800389a:	6813      	ldr	r3, [r2, #0]
 800389c:	3301      	adds	r3, #1
 800389e:	6013      	str	r3, [r2, #0]
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	20003e50 	.word	0x20003e50

080038a8 <xTaskIncrementTick>:
{
 80038a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038ac:	4b3d      	ldr	r3, [pc, #244]	; (80039a4 <xTaskIncrementTick+0xfc>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d155      	bne.n	8003960 <xTaskIncrementTick+0xb8>
		const TickType_t xConstTickCount = xTickCount + 1;
 80038b4:	4b3c      	ldr	r3, [pc, #240]	; (80039a8 <xTaskIncrementTick+0x100>)
 80038b6:	681c      	ldr	r4, [r3, #0]
 80038b8:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80038ba:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80038bc:	b9cc      	cbnz	r4, 80038f2 <xTaskIncrementTick+0x4a>
			taskSWITCH_DELAYED_LISTS();
 80038be:	4b3b      	ldr	r3, [pc, #236]	; (80039ac <xTaskIncrementTick+0x104>)
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	6812      	ldr	r2, [r2, #0]
 80038c4:	b152      	cbz	r2, 80038dc <xTaskIncrementTick+0x34>
 80038c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ca:	b672      	cpsid	i
 80038cc:	f383 8811 	msr	BASEPRI, r3
 80038d0:	f3bf 8f6f 	isb	sy
 80038d4:	f3bf 8f4f 	dsb	sy
 80038d8:	b662      	cpsie	i
 80038da:	e7fe      	b.n	80038da <xTaskIncrementTick+0x32>
 80038dc:	4a34      	ldr	r2, [pc, #208]	; (80039b0 <xTaskIncrementTick+0x108>)
 80038de:	6819      	ldr	r1, [r3, #0]
 80038e0:	6810      	ldr	r0, [r2, #0]
 80038e2:	6018      	str	r0, [r3, #0]
 80038e4:	6011      	str	r1, [r2, #0]
 80038e6:	4a33      	ldr	r2, [pc, #204]	; (80039b4 <xTaskIncrementTick+0x10c>)
 80038e8:	6813      	ldr	r3, [r2, #0]
 80038ea:	3301      	adds	r3, #1
 80038ec:	6013      	str	r3, [r2, #0]
 80038ee:	f7ff fe6b 	bl	80035c8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80038f2:	4d31      	ldr	r5, [pc, #196]	; (80039b8 <xTaskIncrementTick+0x110>)
 80038f4:	f04f 0b00 	mov.w	fp, #0
 80038f8:	4f30      	ldr	r7, [pc, #192]	; (80039bc <xTaskIncrementTick+0x114>)
 80038fa:	682b      	ldr	r3, [r5, #0]
 80038fc:	429c      	cmp	r4, r3
 80038fe:	d33e      	bcc.n	800397e <xTaskIncrementTick+0xd6>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003900:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80039ac <xTaskIncrementTick+0x104>
					prvAddTaskToReadyList( pxTCB );
 8003904:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80039cc <xTaskIncrementTick+0x124>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003908:	f8d8 2000 	ldr.w	r2, [r8]
 800390c:	6812      	ldr	r2, [r2, #0]
 800390e:	bb72      	cbnz	r2, 800396e <xTaskIncrementTick+0xc6>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003910:	f04f 32ff 	mov.w	r2, #4294967295
 8003914:	602a      	str	r2, [r5, #0]
					break;
 8003916:	e032      	b.n	800397e <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003918:	f106 0a04 	add.w	sl, r6, #4
 800391c:	4650      	mov	r0, sl
 800391e:	f7ff fc01 	bl	8003124 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003922:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8003924:	b119      	cbz	r1, 800392e <xTaskIncrementTick+0x86>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003926:	f106 0018 	add.w	r0, r6, #24
 800392a:	f7ff fbfb 	bl	8003124 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800392e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8003930:	2201      	movs	r2, #1
 8003932:	f8d9 3000 	ldr.w	r3, [r9]
 8003936:	f04f 0e14 	mov.w	lr, #20
 800393a:	fa02 f100 	lsl.w	r1, r2, r0
 800393e:	4319      	orrs	r1, r3
 8003940:	4b1f      	ldr	r3, [pc, #124]	; (80039c0 <xTaskIncrementTick+0x118>)
 8003942:	f8c9 1000 	str.w	r1, [r9]
 8003946:	4651      	mov	r1, sl
 8003948:	fb0e 3000 	mla	r0, lr, r0, r3
 800394c:	f7ff fbc7 	bl	80030de <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003950:	6838      	ldr	r0, [r7, #0]
 8003952:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8003954:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8003956:	4291      	cmp	r1, r2
 8003958:	bf28      	it	cs
 800395a:	f04f 0b01 	movcs.w	fp, #1
 800395e:	e7d3      	b.n	8003908 <xTaskIncrementTick+0x60>
		++uxPendedTicks;
 8003960:	4a18      	ldr	r2, [pc, #96]	; (80039c4 <xTaskIncrementTick+0x11c>)
BaseType_t xSwitchRequired = pdFALSE;
 8003962:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8003966:	6813      	ldr	r3, [r2, #0]
 8003968:	3301      	adds	r3, #1
 800396a:	6013      	str	r3, [r2, #0]
 800396c:	e011      	b.n	8003992 <xTaskIncrementTick+0xea>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800396e:	f8d8 2000 	ldr.w	r2, [r8]
 8003972:	68d2      	ldr	r2, [r2, #12]
 8003974:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003976:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8003978:	428c      	cmp	r4, r1
 800397a:	d2cd      	bcs.n	8003918 <xTaskIncrementTick+0x70>
						xNextTaskUnblockTime = xItemValue;
 800397c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	4b0f      	ldr	r3, [pc, #60]	; (80039c0 <xTaskIncrementTick+0x118>)
 8003982:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003984:	2214      	movs	r2, #20
 8003986:	434a      	muls	r2, r1
 8003988:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 800398a:	2a02      	cmp	r2, #2
 800398c:	bf28      	it	cs
 800398e:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8003992:	4a0d      	ldr	r2, [pc, #52]	; (80039c8 <xTaskIncrementTick+0x120>)
 8003994:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8003996:	2a00      	cmp	r2, #0
 8003998:	bf18      	it	ne
 800399a:	f04f 0b01 	movne.w	fp, #1
}
 800399e:	4658      	mov	r0, fp
 80039a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039a4:	20003e50 	.word	0x20003e50
 80039a8:	20003ed0 	.word	0x20003ed0
 80039ac:	20003db0 	.word	0x20003db0
 80039b0:	20003db4 	.word	0x20003db4
 80039b4:	20003e8c 	.word	0x20003e8c
 80039b8:	20003e88 	.word	0x20003e88
 80039bc:	20003dac 	.word	0x20003dac
 80039c0:	20003db8 	.word	0x20003db8
 80039c4:	20003e4c 	.word	0x20003e4c
 80039c8:	20003ed4 	.word	0x20003ed4
 80039cc:	20003e58 	.word	0x20003e58

080039d0 <xTaskResumeAll>:
{
 80039d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80039d4:	4c32      	ldr	r4, [pc, #200]	; (8003aa0 <xTaskResumeAll+0xd0>)
 80039d6:	6823      	ldr	r3, [r4, #0]
 80039d8:	b953      	cbnz	r3, 80039f0 <xTaskResumeAll+0x20>
 80039da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039de:	b672      	cpsid	i
 80039e0:	f383 8811 	msr	BASEPRI, r3
 80039e4:	f3bf 8f6f 	isb	sy
 80039e8:	f3bf 8f4f 	dsb	sy
 80039ec:	b662      	cpsie	i
 80039ee:	e7fe      	b.n	80039ee <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 80039f0:	f7ff fc08 	bl	8003204 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80039f4:	6823      	ldr	r3, [r4, #0]
 80039f6:	3b01      	subs	r3, #1
 80039f8:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039fa:	6824      	ldr	r4, [r4, #0]
 80039fc:	b12c      	cbz	r4, 8003a0a <xTaskResumeAll+0x3a>
BaseType_t xAlreadyYielded = pdFALSE;
 80039fe:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003a00:	f7ff fc26 	bl	8003250 <vPortExitCritical>
}
 8003a04:	4620      	mov	r0, r4
 8003a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003a0a:	4b26      	ldr	r3, [pc, #152]	; (8003aa4 <xTaskResumeAll+0xd4>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0f5      	beq.n	80039fe <xTaskResumeAll+0x2e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a12:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8003abc <xTaskResumeAll+0xec>
					prvAddTaskToReadyList( pxTCB );
 8003a16:	4f24      	ldr	r7, [pc, #144]	; (8003aa8 <xTaskResumeAll+0xd8>)
 8003a18:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8003ac0 <xTaskResumeAll+0xf0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a1c:	f8d9 3000 	ldr.w	r3, [r9]
 8003a20:	b9e3      	cbnz	r3, 8003a5c <xTaskResumeAll+0x8c>
				if( pxTCB != NULL )
 8003a22:	b10c      	cbz	r4, 8003a28 <xTaskResumeAll+0x58>
					prvResetNextTaskUnblockTime();
 8003a24:	f7ff fdd0 	bl	80035c8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003a28:	4d20      	ldr	r5, [pc, #128]	; (8003aac <xTaskResumeAll+0xdc>)
 8003a2a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003a2c:	b144      	cbz	r4, 8003a40 <xTaskResumeAll+0x70>
								xYieldPending = pdTRUE;
 8003a2e:	4e20      	ldr	r6, [pc, #128]	; (8003ab0 <xTaskResumeAll+0xe0>)
 8003a30:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8003a32:	f7ff ff39 	bl	80038a8 <xTaskIncrementTick>
 8003a36:	b100      	cbz	r0, 8003a3a <xTaskResumeAll+0x6a>
								xYieldPending = pdTRUE;
 8003a38:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003a3a:	3c01      	subs	r4, #1
 8003a3c:	d1f9      	bne.n	8003a32 <xTaskResumeAll+0x62>
						uxPendedTicks = 0;
 8003a3e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8003a40:	4b1b      	ldr	r3, [pc, #108]	; (8003ab0 <xTaskResumeAll+0xe0>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0da      	beq.n	80039fe <xTaskResumeAll+0x2e>
					taskYIELD_IF_USING_PREEMPTION();
 8003a48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a4c:	4b19      	ldr	r3, [pc, #100]	; (8003ab4 <xTaskResumeAll+0xe4>)
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	f3bf 8f4f 	dsb	sy
 8003a54:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8003a58:	2401      	movs	r4, #1
 8003a5a:	e7d1      	b.n	8003a00 <xTaskResumeAll+0x30>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003a5c:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 8003a60:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003a62:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a64:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a66:	f104 0018 	add.w	r0, r4, #24
 8003a6a:	f7ff fb5b 	bl	8003124 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a6e:	4630      	mov	r0, r6
 8003a70:	f7ff fb58 	bl	8003124 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003a74:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003a76:	6839      	ldr	r1, [r7, #0]
 8003a78:	2014      	movs	r0, #20
 8003a7a:	fa05 f302 	lsl.w	r3, r5, r2
 8003a7e:	fb00 8002 	mla	r0, r0, r2, r8
 8003a82:	430b      	orrs	r3, r1
 8003a84:	4631      	mov	r1, r6
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	f7ff fb29 	bl	80030de <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a8c:	4b0a      	ldr	r3, [pc, #40]	; (8003ab8 <xTaskResumeAll+0xe8>)
 8003a8e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d3c1      	bcc.n	8003a1c <xTaskResumeAll+0x4c>
						xYieldPending = pdTRUE;
 8003a98:	4b05      	ldr	r3, [pc, #20]	; (8003ab0 <xTaskResumeAll+0xe0>)
 8003a9a:	601d      	str	r5, [r3, #0]
 8003a9c:	e7be      	b.n	8003a1c <xTaskResumeAll+0x4c>
 8003a9e:	bf00      	nop
 8003aa0:	20003e50 	.word	0x20003e50
 8003aa4:	20003e44 	.word	0x20003e44
 8003aa8:	20003e58 	.word	0x20003e58
 8003aac:	20003e4c 	.word	0x20003e4c
 8003ab0:	20003ed4 	.word	0x20003ed4
 8003ab4:	e000ed04 	.word	0xe000ed04
 8003ab8:	20003dac 	.word	0x20003dac
 8003abc:	20003e90 	.word	0x20003e90
 8003ac0:	20003db8 	.word	0x20003db8

08003ac4 <vTaskDelay>:
	{
 8003ac4:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003ac6:	b940      	cbnz	r0, 8003ada <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8003ac8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003acc:	4b0e      	ldr	r3, [pc, #56]	; (8003b08 <vTaskDelay+0x44>)
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	f3bf 8f4f 	dsb	sy
 8003ad4:	f3bf 8f6f 	isb	sy
 8003ad8:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8003ada:	4b0c      	ldr	r3, [pc, #48]	; (8003b0c <vTaskDelay+0x48>)
 8003adc:	6819      	ldr	r1, [r3, #0]
 8003ade:	b151      	cbz	r1, 8003af6 <vTaskDelay+0x32>
 8003ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae4:	b672      	cpsid	i
 8003ae6:	f383 8811 	msr	BASEPRI, r3
 8003aea:	f3bf 8f6f 	isb	sy
 8003aee:	f3bf 8f4f 	dsb	sy
 8003af2:	b662      	cpsie	i
 8003af4:	e7fe      	b.n	8003af4 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8003af6:	f7ff fecf 	bl	8003898 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003afa:	f7ff fd77 	bl	80035ec <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8003afe:	f7ff ff67 	bl	80039d0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003b02:	2800      	cmp	r0, #0
 8003b04:	d0e0      	beq.n	8003ac8 <vTaskDelay+0x4>
 8003b06:	bd08      	pop	{r3, pc}
 8003b08:	e000ed04 	.word	0xe000ed04
 8003b0c:	20003e50 	.word	0x20003e50

08003b10 <prvIdleTask>:
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003b10:	4e17      	ldr	r6, [pc, #92]	; (8003b70 <prvIdleTask+0x60>)
{
 8003b12:	b508      	push	{r3, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b14:	4c17      	ldr	r4, [pc, #92]	; (8003b74 <prvIdleTask+0x64>)
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	b963      	cbnz	r3, 8003b34 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003b1a:	4b17      	ldr	r3, [pc, #92]	; (8003b78 <prvIdleTask+0x68>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d9f8      	bls.n	8003b14 <prvIdleTask+0x4>
				taskYIELD();
 8003b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b26:	4b15      	ldr	r3, [pc, #84]	; (8003b7c <prvIdleTask+0x6c>)
 8003b28:	601a      	str	r2, [r3, #0]
 8003b2a:	f3bf 8f4f 	dsb	sy
 8003b2e:	f3bf 8f6f 	isb	sy
 8003b32:	e7ef      	b.n	8003b14 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8003b34:	f7ff feb0 	bl	8003898 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003b38:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8003b3a:	f7ff ff49 	bl	80039d0 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8003b3e:	2d00      	cmp	r5, #0
 8003b40:	d0e9      	beq.n	8003b16 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8003b42:	f7ff fb5f 	bl	8003204 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003b46:	68f3      	ldr	r3, [r6, #12]
 8003b48:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b4a:	1d28      	adds	r0, r5, #4
 8003b4c:	f7ff faea 	bl	8003124 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8003b50:	4a0b      	ldr	r2, [pc, #44]	; (8003b80 <prvIdleTask+0x70>)
 8003b52:	6813      	ldr	r3, [r2, #0]
 8003b54:	3b01      	subs	r3, #1
 8003b56:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8003b58:	6823      	ldr	r3, [r4, #0]
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8003b5e:	f7ff fb77 	bl	8003250 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8003b62:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8003b64:	f7ff fcf4 	bl	8003550 <vPortFree>
			vPortFree( pxTCB );
 8003b68:	4628      	mov	r0, r5
 8003b6a:	f7ff fcf1 	bl	8003550 <vPortFree>
 8003b6e:	e7d2      	b.n	8003b16 <prvIdleTask+0x6>
 8003b70:	20003ebc 	.word	0x20003ebc
 8003b74:	20003e48 	.word	0x20003e48
 8003b78:	20003db8 	.word	0x20003db8
 8003b7c:	e000ed04 	.word	0xe000ed04
 8003b80:	20003e44 	.word	0x20003e44

08003b84 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b84:	4b18      	ldr	r3, [pc, #96]	; (8003be8 <vTaskSwitchContext+0x64>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4b18      	ldr	r3, [pc, #96]	; (8003bec <vTaskSwitchContext+0x68>)
{
 8003b8a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b8c:	b112      	cbz	r2, 8003b94 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8003b8e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003b90:	601a      	str	r2, [r3, #0]
 8003b92:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8003b94:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003b96:	4b16      	ldr	r3, [pc, #88]	; (8003bf0 <vTaskSwitchContext+0x6c>)
 8003b98:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8003b9a:	fab3 f383 	clz	r3, r3
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2214      	movs	r2, #20
 8003ba2:	4914      	ldr	r1, [pc, #80]	; (8003bf4 <vTaskSwitchContext+0x70>)
 8003ba4:	f1c3 031f 	rsb	r3, r3, #31
 8003ba8:	435a      	muls	r2, r3
 8003baa:	588c      	ldr	r4, [r1, r2]
 8003bac:	1888      	adds	r0, r1, r2
 8003bae:	b954      	cbnz	r4, 8003bc6 <vTaskSwitchContext+0x42>
	__asm volatile
 8003bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bb4:	b672      	cpsid	i
 8003bb6:	f383 8811 	msr	BASEPRI, r3
 8003bba:	f3bf 8f6f 	isb	sy
 8003bbe:	f3bf 8f4f 	dsb	sy
 8003bc2:	b662      	cpsie	i
 8003bc4:	e7fe      	b.n	8003bc4 <vTaskSwitchContext+0x40>
 8003bc6:	6844      	ldr	r4, [r0, #4]
 8003bc8:	3208      	adds	r2, #8
 8003bca:	6864      	ldr	r4, [r4, #4]
 8003bcc:	440a      	add	r2, r1
 8003bce:	4294      	cmp	r4, r2
 8003bd0:	6044      	str	r4, [r0, #4]
 8003bd2:	bf04      	itt	eq
 8003bd4:	6862      	ldreq	r2, [r4, #4]
 8003bd6:	6042      	streq	r2, [r0, #4]
 8003bd8:	2214      	movs	r2, #20
 8003bda:	fb02 1303 	mla	r3, r2, r3, r1
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	68da      	ldr	r2, [r3, #12]
 8003be2:	4b05      	ldr	r3, [pc, #20]	; (8003bf8 <vTaskSwitchContext+0x74>)
 8003be4:	e7d4      	b.n	8003b90 <vTaskSwitchContext+0xc>
 8003be6:	bf00      	nop
 8003be8:	20003e50 	.word	0x20003e50
 8003bec:	20003ed4 	.word	0x20003ed4
 8003bf0:	20003e58 	.word	0x20003e58
 8003bf4:	20003db8 	.word	0x20003db8
 8003bf8:	20003dac 	.word	0x20003dac

08003bfc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8003bfc:	4b05      	ldr	r3, [pc, #20]	; (8003c14 <xTaskGetSchedulerState+0x18>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	b133      	cbz	r3, 8003c10 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c02:	4b05      	ldr	r3, [pc, #20]	; (8003c18 <xTaskGetSchedulerState+0x1c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8003c08:	bf0c      	ite	eq
 8003c0a:	2002      	moveq	r0, #2
 8003c0c:	2000      	movne	r0, #0
 8003c0e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003c10:	2001      	movs	r0, #1
	}
 8003c12:	4770      	bx	lr
 8003c14:	20003ea4 	.word	0x20003ea4
 8003c18:	20003e50 	.word	0x20003e50

08003c1c <_ZN10PozyxClass5delayEi>:

    static int _hw_version;         // Pozyx harware version
    static int _fw_version;         // Pozyx software (firmware) version. (By updating the firmware on the Pozyx device, this value can change)

    static char params[MAX_BUF_SIZE];
    static void delay(int ms){};
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <_ZN10PozyxClass6millisEv>:
    static unsigned int millis(void){return 0;}
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	2300      	movs	r3, #0
 8003c36:	4618      	mov	r0, r3
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <_ZSt4ceilf>:
  using ::ceil;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  ceil(float __x)
  { return __builtin_ceilf(__x); }
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	ed87 0a01 	vstr	s0, [r7, #4]
 8003c4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8003c4e:	fefa 7a67 	vrintp.f32	s15, s15
 8003c52:	eeb0 0a67 	vmov.f32	s0, s15
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <_ZN10PozyxClass11waitForFlagEhiPh>:
{
  _interrupt = 1;
}

boolean PozyxClass::waitForFlag(uint8_t interrupt_flag, int timeout_ms, uint8_t *interrupt)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b088      	sub	sp, #32
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	4603      	mov	r3, r0
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
 8003c6c:	73fb      	strb	r3, [r7, #15]
  long timer = millis();
 8003c6e:	f7ff ffdf 	bl	8003c30 <_ZN10PozyxClass6millisEv>
 8003c72:	4603      	mov	r3, r0
 8003c74:	61fb      	str	r3, [r7, #28]
  int status;

  // stay in this loop until the event interrupt flag is set or until the the timer runs out
  while(millis()-timer < timeout_ms)
 8003c76:	f7ff ffdb 	bl	8003c30 <_ZN10PozyxClass6millisEv>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	1ad2      	subs	r2, r2, r3
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	bf34      	ite	cc
 8003c86:	2301      	movcc	r3, #1
 8003c88:	2300      	movcs	r3, #0
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d02d      	beq.n	8003cec <_ZN10PozyxClass11waitForFlagEhiPh+0x8c>
  {
    // in polling mode, we insert a small delay such that we don't swamp the i2c bus
    if( _mode == MODE_POLLING ){
 8003c90:	4b19      	ldr	r3, [pc, #100]	; (8003cf8 <_ZN10PozyxClass11waitForFlagEhiPh+0x98>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d102      	bne.n	8003c9e <_ZN10PozyxClass11waitForFlagEhiPh+0x3e>
      delay(1);
 8003c98:	2001      	movs	r0, #1
 8003c9a:	f7ff ffbf 	bl	8003c1c <_ZN10PozyxClass5delayEi>
    }

    if( (_interrupt == 1) || (_mode == MODE_POLLING))
 8003c9e:	4b17      	ldr	r3, [pc, #92]	; (8003cfc <_ZN10PozyxClass11waitForFlagEhiPh+0x9c>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d003      	beq.n	8003cae <_ZN10PozyxClass11waitForFlagEhiPh+0x4e>
 8003ca6:	4b14      	ldr	r3, [pc, #80]	; (8003cf8 <_ZN10PozyxClass11waitForFlagEhiPh+0x98>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1e3      	bne.n	8003c76 <_ZN10PozyxClass11waitForFlagEhiPh+0x16>
    {
      _interrupt = 0;
 8003cae:	4b13      	ldr	r3, [pc, #76]	; (8003cfc <_ZN10PozyxClass11waitForFlagEhiPh+0x9c>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]

      // Read out the interrupt status register. After reading from this register, pozyx automatically clears the interrupt flags.
      uint8_t interrupt_status = 0;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	75fb      	strb	r3, [r7, #23]
      status = regRead(POZYX_INT_STATUS, &interrupt_status, 1);
 8003cb8:	f107 0317 	add.w	r3, r7, #23
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	2005      	movs	r0, #5
 8003cc2:	f000 f83d 	bl	8003d40 <_ZN10PozyxClass7regReadEhPhi>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	61bb      	str	r3, [r7, #24]
      if((interrupt_status & interrupt_flag) && status == POZYX_SUCCESS)
 8003cca:	7dfa      	ldrb	r2, [r7, #23]
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0cf      	beq.n	8003c76 <_ZN10PozyxClass11waitForFlagEhiPh+0x16>
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d1cc      	bne.n	8003c76 <_ZN10PozyxClass11waitForFlagEhiPh+0x16>
      {
        // one of the interrupts we were waiting for arrived!
        if(interrupt != NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d002      	beq.n	8003ce8 <_ZN10PozyxClass11waitForFlagEhiPh+0x88>
          *interrupt = interrupt_status;
 8003ce2:	7dfa      	ldrb	r2, [r7, #23]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	701a      	strb	r2, [r3, #0]
        return true;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e000      	b.n	8003cee <_ZN10PozyxClass11waitForFlagEhiPh+0x8e>
    }
  }
  // too bad, pozyx didn't respond
  // 1) pozyx can select from two pins to generate interrupts, make sure the correct pin is connected with the attachInterrupt() function.
  // 2) make sure the interrupt we are waiting for is enabled in the POZYX_INT_MASK register)
  return false;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3720      	adds	r7, #32
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	20000124 	.word	0x20000124
 8003cfc:	20000120 	.word	0x20000120

08003d00 <_ZN10PozyxClass16waitForFlag_safeEhiPh>:

boolean PozyxClass::waitForFlag_safe(uint8_t interrupt_flag, int timeout_ms, uint8_t *interrupt)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	4603      	mov	r3, r0
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
 8003d0c:	73fb      	strb	r3, [r7, #15]
  int tmp = _mode;
 8003d0e:	4b0b      	ldr	r3, [pc, #44]	; (8003d3c <_ZN10PozyxClass16waitForFlag_safeEhiPh+0x3c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	617b      	str	r3, [r7, #20]
  _mode = MODE_POLLING;
 8003d14:	4b09      	ldr	r3, [pc, #36]	; (8003d3c <_ZN10PozyxClass16waitForFlag_safeEhiPh+0x3c>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	601a      	str	r2, [r3, #0]
  boolean result = waitForFlag(interrupt_flag, timeout_ms, interrupt);
 8003d1a:	7bfb      	ldrb	r3, [r7, #15]
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	68b9      	ldr	r1, [r7, #8]
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff ff9d 	bl	8003c60 <_ZN10PozyxClass11waitForFlagEhiPh>
 8003d26:	4603      	mov	r3, r0
 8003d28:	74fb      	strb	r3, [r7, #19]
  _mode = tmp;
 8003d2a:	4a04      	ldr	r2, [pc, #16]	; (8003d3c <_ZN10PozyxClass16waitForFlag_safeEhiPh+0x3c>)
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	6013      	str	r3, [r2, #0]
  return result;
 8003d30:	7cfb      	ldrb	r3, [r7, #19]
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	20000124 	.word	0x20000124

08003d40 <_ZN10PozyxClass7regReadEhPhi>:

/**
  * Reads a number of bytes from the specified pozyx register address using I2C
  */
int PozyxClass::regRead(uint8_t reg_address, uint8_t *pData, int size)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b08a      	sub	sp, #40	; 0x28
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	4603      	mov	r3, r0
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
 8003d4c:	73fb      	strb	r3, [r7, #15]
  // BUFFER_LENGTH is defined in wire.h, it limits the maximum amount of bytes that can be transmitted/received with i2c in one go
  // because of this, we may have to split up the i2c reads in smaller chunks

  if(!IS_REG_READABLE(reg_address))
 8003d4e:	7bfb      	ldrb	r3, [r7, #15]
 8003d50:	2b06      	cmp	r3, #6
 8003d52:	dd1f      	ble.n	8003d94 <_ZN10PozyxClass7regReadEhPhi+0x54>
 8003d54:	7bfb      	ldrb	r3, [r7, #15]
 8003d56:	2b0f      	cmp	r3, #15
 8003d58:	dd02      	ble.n	8003d60 <_ZN10PozyxClass7regReadEhPhi+0x20>
 8003d5a:	7bfb      	ldrb	r3, [r7, #15]
 8003d5c:	2b11      	cmp	r3, #17
 8003d5e:	dd19      	ble.n	8003d94 <_ZN10PozyxClass7regReadEhPhi+0x54>
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	2b13      	cmp	r3, #19
 8003d64:	dd02      	ble.n	8003d6c <_ZN10PozyxClass7regReadEhPhi+0x2c>
 8003d66:	7bfb      	ldrb	r3, [r7, #15]
 8003d68:	2b23      	cmp	r3, #35	; 0x23
 8003d6a:	dd13      	ble.n	8003d94 <_ZN10PozyxClass7regReadEhPhi+0x54>
 8003d6c:	7bfb      	ldrb	r3, [r7, #15]
 8003d6e:	2b26      	cmp	r3, #38	; 0x26
 8003d70:	dd02      	ble.n	8003d78 <_ZN10PozyxClass7regReadEhPhi+0x38>
 8003d72:	7bfb      	ldrb	r3, [r7, #15]
 8003d74:	2b2a      	cmp	r3, #42	; 0x2a
 8003d76:	dd0d      	ble.n	8003d94 <_ZN10PozyxClass7regReadEhPhi+0x54>
 8003d78:	7bfb      	ldrb	r3, [r7, #15]
 8003d7a:	2b2f      	cmp	r3, #47	; 0x2f
 8003d7c:	dd02      	ble.n	8003d84 <_ZN10PozyxClass7regReadEhPhi+0x44>
 8003d7e:	7bfb      	ldrb	r3, [r7, #15]
 8003d80:	2b47      	cmp	r3, #71	; 0x47
 8003d82:	dd07      	ble.n	8003d94 <_ZN10PozyxClass7regReadEhPhi+0x54>
 8003d84:	7bfb      	ldrb	r3, [r7, #15]
 8003d86:	2b4d      	cmp	r3, #77	; 0x4d
 8003d88:	dd02      	ble.n	8003d90 <_ZN10PozyxClass7regReadEhPhi+0x50>
 8003d8a:	7bfb      	ldrb	r3, [r7, #15]
 8003d8c:	2b88      	cmp	r3, #136	; 0x88
 8003d8e:	dd01      	ble.n	8003d94 <_ZN10PozyxClass7regReadEhPhi+0x54>
    return POZYX_FAILURE;
 8003d90:	2300      	movs	r3, #0
 8003d92:	e04f      	b.n	8003e34 <_ZN10PozyxClass7regReadEhPhi+0xf4>

  int n_runs = ceil((float)size / BUFFER_LENGTH);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	ee07 3a90 	vmov	s15, r3
 8003d9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d9e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003da2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003da6:	eeb0 0a66 	vmov.f32	s0, s13
 8003daa:	f7ff ff49 	bl	8003c40 <_ZSt4ceilf>
 8003dae:	eef0 7a40 	vmov.f32	s15, s0
 8003db2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003db6:	ee17 3a90 	vmov	r3, s15
 8003dba:	61fb      	str	r3, [r7, #28]
  int i;
  int status = 1;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	623b      	str	r3, [r7, #32]
  uint8_t reg;

  for(i=0; i<n_runs; i++)
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	da32      	bge.n	8003e32 <_ZN10PozyxClass7regReadEhPhi+0xf2>
  {
    int offset = i*BUFFER_LENGTH;
 8003dcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dce:	4613      	mov	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	61bb      	str	r3, [r7, #24]
    reg = reg_address+offset;
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
 8003dde:	4413      	add	r3, r2
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	75fb      	strb	r3, [r7, #23]

    if(i+1 != n_runs){
 8003de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d00d      	beq.n	8003e0a <_ZN10PozyxClass7regReadEhPhi+0xca>
      status &= i2cWriteRead(&reg, 1, pData+offset, BUFFER_LENGTH);
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	441a      	add	r2, r3
 8003df4:	f107 0017 	add.w	r0, r7, #23
 8003df8:	2314      	movs	r3, #20
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	f000 fa0a 	bl	8004214 <_ZN10PozyxClass12i2cWriteReadEPhiS0_i>
 8003e00:	4602      	mov	r2, r0
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	4013      	ands	r3, r2
 8003e06:	623b      	str	r3, [r7, #32]
 8003e08:	e00f      	b.n	8003e2a <_ZN10PozyxClass7regReadEhPhi+0xea>
    }else{
      status &= i2cWriteRead(&reg, 1, pData+offset, size-offset);
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	18d1      	adds	r1, r2, r3
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	f107 0017 	add.w	r0, r7, #23
 8003e1a:	460a      	mov	r2, r1
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	f000 f9f9 	bl	8004214 <_ZN10PozyxClass12i2cWriteReadEPhiS0_i>
 8003e22:	4602      	mov	r2, r0
 8003e24:	6a3b      	ldr	r3, [r7, #32]
 8003e26:	4013      	ands	r3, r2
 8003e28:	623b      	str	r3, [r7, #32]
  for(i=0; i<n_runs; i++)
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e30:	e7c8      	b.n	8003dc4 <_ZN10PozyxClass7regReadEhPhi+0x84>
    }
  }

  return status;
 8003e32:	6a3b      	ldr	r3, [r7, #32]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3728      	adds	r7, #40	; 0x28
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <_ZN10PozyxClass11regFunctionEhPhiS0_i>:

/**
  * Call a register function using i2c with given parameters, the data from the function is stored in pData
  */
int PozyxClass::regFunction(uint8_t reg_address, uint8_t *params, int param_size, uint8_t *pData, int size)
{
 8003e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e40:	b08f      	sub	sp, #60	; 0x3c
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	61b9      	str	r1, [r7, #24]
 8003e46:	617a      	str	r2, [r7, #20]
 8003e48:	613b      	str	r3, [r7, #16]
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	77fb      	strb	r3, [r7, #31]

  memcpy(pData, read_data+1, size);


  // the first byte that a function returns is always it's success indicator, so we simply pass this through
  return read_data[0];
 8003e4e:	466b      	mov	r3, sp
 8003e50:	607b      	str	r3, [r7, #4]
  assert(BUFFER_LENGTH >= size+1);           // Arduino-specific code for the i2c
 8003e52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e54:	3301      	adds	r3, #1
 8003e56:	2b14      	cmp	r3, #20
 8003e58:	dd04      	ble.n	8003e64 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x28>
 8003e5a:	22e6      	movs	r2, #230	; 0xe6
 8003e5c:	4943      	ldr	r1, [pc, #268]	; (8003f6c <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x130>)
 8003e5e:	4844      	ldr	r0, [pc, #272]	; (8003f70 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x134>)
 8003e60:	f000 fa7c 	bl	800435c <_Z14__assert_pozyxPKcS0_i>
  assert(BUFFER_LENGTH >= param_size+1);     // Arduino-specific code for the i2c
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	3301      	adds	r3, #1
 8003e68:	2b14      	cmp	r3, #20
 8003e6a:	dd04      	ble.n	8003e76 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x3a>
 8003e6c:	22e7      	movs	r2, #231	; 0xe7
 8003e6e:	493f      	ldr	r1, [pc, #252]	; (8003f6c <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x130>)
 8003e70:	483f      	ldr	r0, [pc, #252]	; (8003f70 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x134>)
 8003e72:	f000 fa73 	bl	800435c <_Z14__assert_pozyxPKcS0_i>
  if(!IS_FUNCTIONCALL(reg_address))
 8003e76:	7ffb      	ldrb	r3, [r7, #31]
 8003e78:	2baf      	cmp	r3, #175	; 0xaf
 8003e7a:	dd02      	ble.n	8003e82 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x46>
 8003e7c:	7ffb      	ldrb	r3, [r7, #31]
 8003e7e:	2bbb      	cmp	r3, #187	; 0xbb
 8003e80:	dd07      	ble.n	8003e92 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x56>
 8003e82:	7ffb      	ldrb	r3, [r7, #31]
 8003e84:	2bbf      	cmp	r3, #191	; 0xbf
 8003e86:	dd02      	ble.n	8003e8e <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x52>
 8003e88:	7ffb      	ldrb	r3, [r7, #31]
 8003e8a:	2bc8      	cmp	r3, #200	; 0xc8
 8003e8c:	dd01      	ble.n	8003e92 <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x56>
    return POZYX_FAILURE;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	e064      	b.n	8003f5c <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x120>
  uint8_t write_data[param_size+1];
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	637a      	str	r2, [r7, #52]	; 0x34
 8003e96:	4613      	mov	r3, r2
 8003e98:	3301      	adds	r3, #1
 8003e9a:	f04f 0400 	mov.w	r4, #0
 8003e9e:	00e1      	lsls	r1, r4, #3
 8003ea0:	60f9      	str	r1, [r7, #12]
 8003ea2:	68f9      	ldr	r1, [r7, #12]
 8003ea4:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003ea8:	60f9      	str	r1, [r7, #12]
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	60bb      	str	r3, [r7, #8]
 8003eae:	4613      	mov	r3, r2
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	f04f 0400 	mov.w	r4, #0
 8003eb6:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8003eba:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8003ebe:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	3307      	adds	r3, #7
 8003ec8:	08db      	lsrs	r3, r3, #3
 8003eca:	00db      	lsls	r3, r3, #3
 8003ecc:	ebad 0d03 	sub.w	sp, sp, r3
 8003ed0:	466b      	mov	r3, sp
 8003ed2:	3300      	adds	r3, #0
 8003ed4:	633b      	str	r3, [r7, #48]	; 0x30
  write_data[0] = reg_address;
 8003ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed8:	7ffa      	ldrb	r2, [r7, #31]
 8003eda:	701a      	strb	r2, [r3, #0]
  memcpy(write_data+1, params, param_size);
 8003edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ede:	3301      	adds	r3, #1
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	69b9      	ldr	r1, [r7, #24]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 fdff 	bl	8004ae8 <memcpy>
  uint8_t read_data[size+1];
 8003eea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003eec:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003eee:	4613      	mov	r3, r2
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	f04f 0400 	mov.w	r4, #0
 8003ef6:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8003efa:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8003efe:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8003f02:	4613      	mov	r3, r2
 8003f04:	3301      	adds	r3, #1
 8003f06:	f04f 0400 	mov.w	r4, #0
 8003f0a:	00e6      	lsls	r6, r4, #3
 8003f0c:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 8003f10:	00dd      	lsls	r5, r3, #3
 8003f12:	4613      	mov	r3, r2
 8003f14:	3301      	adds	r3, #1
 8003f16:	3307      	adds	r3, #7
 8003f18:	08db      	lsrs	r3, r3, #3
 8003f1a:	00db      	lsls	r3, r3, #3
 8003f1c:	ebad 0d03 	sub.w	sp, sp, r3
 8003f20:	466b      	mov	r3, sp
 8003f22:	3300      	adds	r3, #0
 8003f24:	62bb      	str	r3, [r7, #40]	; 0x28
  status = i2cWriteRead(write_data, param_size + 1, read_data, size+1);
 8003f26:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	1c59      	adds	r1, r3, #1
 8003f2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f30:	3301      	adds	r3, #1
 8003f32:	f000 f96f 	bl	8004214 <_ZN10PozyxClass12i2cWriteReadEPhiS0_i>
 8003f36:	4603      	mov	r3, r0
 8003f38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status == POZYX_FAILURE)
 8003f3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d102      	bne.n	8003f4a <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x10e>
    return status;
 8003f44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003f48:	e008      	b.n	8003f5c <_ZN10PozyxClass11regFunctionEhPhiS0_i+0x120>
  memcpy(pData, read_data+1, size);
 8003f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003f50:	4619      	mov	r1, r3
 8003f52:	6938      	ldr	r0, [r7, #16]
 8003f54:	f000 fdc8 	bl	8004ae8 <memcpy>
  return read_data[0];
 8003f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	f8d7 d004 	ldr.w	sp, [r7, #4]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	373c      	adds	r7, #60	; 0x3c
 8003f64:	46bd      	mov	sp, r7
 8003f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f6a:	bf00      	nop
 8003f6c:	08004bd0 	.word	0x08004bd0
 8003f70:	08004bf0 	.word	0x08004bf0

08003f74 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i>:

/*
 * Wirelessly call a register function with given parameters on a remote Pozyx device using UWB, the data from the function is stored in pData
 */
int PozyxClass::remoteRegFunction(uint16_t destination, uint8_t reg_address, uint8_t *params, int param_size, uint8_t *pData, int size)
{
 8003f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f78:	b091      	sub	sp, #68	; 0x44
 8003f7a:	af02      	add	r7, sp, #8
 8003f7c:	613a      	str	r2, [r7, #16]
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	4603      	mov	r3, r0
 8003f82:	82fb      	strh	r3, [r7, #22]
 8003f84:	460b      	mov	r3, r1
 8003f86:	757b      	strb	r3, [r7, #21]
    }

  }else{
    // timeout
    return POZYX_TIMEOUT;
  }
 8003f88:	466b      	mov	r3, sp
 8003f8a:	461e      	mov	r6, r3
  if(!IS_FUNCTIONCALL(reg_address))      return POZYX_FAILURE;        // the register is not a function
 8003f8c:	7d7b      	ldrb	r3, [r7, #21]
 8003f8e:	2baf      	cmp	r3, #175	; 0xaf
 8003f90:	dd02      	ble.n	8003f98 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x24>
 8003f92:	7d7b      	ldrb	r3, [r7, #21]
 8003f94:	2bbb      	cmp	r3, #187	; 0xbb
 8003f96:	dd07      	ble.n	8003fa8 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x34>
 8003f98:	7d7b      	ldrb	r3, [r7, #21]
 8003f9a:	2bbf      	cmp	r3, #191	; 0xbf
 8003f9c:	dd02      	ble.n	8003fa4 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x30>
 8003f9e:	7d7b      	ldrb	r3, [r7, #21]
 8003fa0:	2bc8      	cmp	r3, #200	; 0xc8
 8003fa2:	dd01      	ble.n	8003fa8 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x34>
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	e0d1      	b.n	800414c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
  int status = 0;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	637b      	str	r3, [r7, #52]	; 0x34
  uint8_t tmp_data[param_size+2];
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	1c59      	adds	r1, r3, #1
 8003fb0:	6339      	str	r1, [r7, #48]	; 0x30
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	f04f 0300 	mov.w	r3, #0
 8003fbc:	00d8      	lsls	r0, r3, #3
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	ea40 7052 	orr.w	r0, r0, r2, lsr #29
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	00d3      	lsls	r3, r2, #3
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	460b      	mov	r3, r1
 8003fce:	3301      	adds	r3, #1
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	f04f 0300 	mov.w	r3, #0
 8003fd6:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 8003fda:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
 8003fde:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	3307      	adds	r3, #7
 8003fe8:	08db      	lsrs	r3, r3, #3
 8003fea:	00db      	lsls	r3, r3, #3
 8003fec:	ebad 0d03 	sub.w	sp, sp, r3
 8003ff0:	ab02      	add	r3, sp, #8
 8003ff2:	3300      	adds	r3, #0
 8003ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
  tmp_data[0] = 0;
 8003ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	701a      	strb	r2, [r3, #0]
  tmp_data[1] = reg_address;                // the first byte is the function register address we want to call.
 8003ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ffe:	7d7a      	ldrb	r2, [r7, #21]
 8004000:	705a      	strb	r2, [r3, #1]
  memcpy(tmp_data+2, params, param_size);   // the remaining bytes are the parameter bytes for the function.
 8004002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004004:	3302      	adds	r3, #2
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	6939      	ldr	r1, [r7, #16]
 800400a:	4618      	mov	r0, r3
 800400c:	f000 fd6c 	bl	8004ae8 <memcpy>
  status = regFunction(POZYX_TX_DATA, tmp_data, param_size+2, NULL, 0);
 8004010:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	1c9a      	adds	r2, r3, #2
 8004016:	2300      	movs	r3, #0
 8004018:	9300      	str	r3, [sp, #0]
 800401a:	2300      	movs	r3, #0
 800401c:	20b2      	movs	r0, #178	; 0xb2
 800401e:	f7ff ff0d 	bl	8003e3c <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 8004022:	4603      	mov	r3, r0
 8004024:	637b      	str	r3, [r7, #52]	; 0x34
  if(status == POZYX_FAILURE)
 8004026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004028:	2b00      	cmp	r3, #0
 800402a:	d101      	bne.n	8004030 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0xbc>
    return status;
 800402c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800402e:	e08d      	b.n	800414c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
  tx_params[0] = (uint8_t)destination;
 8004030:	8afb      	ldrh	r3, [r7, #22]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	773b      	strb	r3, [r7, #28]
  tx_params[1] = (uint8_t)(destination>>8);
 8004036:	8afb      	ldrh	r3, [r7, #22]
 8004038:	121b      	asrs	r3, r3, #8
 800403a:	b2db      	uxtb	r3, r3
 800403c:	777b      	strb	r3, [r7, #29]
  tx_params[2] = 0x08;    // flag to indicate a register function call
 800403e:	2308      	movs	r3, #8
 8004040:	77bb      	strb	r3, [r7, #30]
  uint8_t int_status = 0;
 8004042:	2300      	movs	r3, #0
 8004044:	76fb      	strb	r3, [r7, #27]
  regRead(POZYX_INT_STATUS, &int_status, 1);      // first clear out the interrupt status register by reading from it
 8004046:	f107 031b 	add.w	r3, r7, #27
 800404a:	2201      	movs	r2, #1
 800404c:	4619      	mov	r1, r3
 800404e:	2005      	movs	r0, #5
 8004050:	f7ff fe76 	bl	8003d40 <_ZN10PozyxClass7regReadEhPhi>
  status = regFunction(POZYX_TX_SEND, tx_params, 3, NULL, 0);
 8004054:	f107 011c 	add.w	r1, r7, #28
 8004058:	2300      	movs	r3, #0
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	2300      	movs	r3, #0
 800405e:	2203      	movs	r2, #3
 8004060:	20b3      	movs	r0, #179	; 0xb3
 8004062:	f7ff feeb 	bl	8003e3c <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 8004066:	4603      	mov	r3, r0
 8004068:	637b      	str	r3, [r7, #52]	; 0x34
  if(status == POZYX_FAILURE){
 800406a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x100>
    return status;
 8004070:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004072:	e06b      	b.n	800414c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
  if(waitForFlag_safe(POZYX_INT_STATUS_FUNC | POZYX_INT_STATUS_ERR, 1000, &int_status))
 8004074:	f107 031b 	add.w	r3, r7, #27
 8004078:	461a      	mov	r2, r3
 800407a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800407e:	2011      	movs	r0, #17
 8004080:	f7ff fe3e 	bl	8003d00 <_ZN10PozyxClass16waitForFlag_safeEhiPh>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d05f      	beq.n	800414a <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d6>
    if((int_status & POZYX_INT_STATUS_ERR) == POZYX_INT_STATUS_ERR)
 800408a:	7efb      	ldrb	r3, [r7, #27]
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x124>
      return POZYX_FAILURE;
 8004094:	2300      	movs	r3, #0
 8004096:	e059      	b.n	800414c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
      regRead(POZYX_RX_NETWORK_ID, rx_info, 3);
 8004098:	f107 0318 	add.w	r3, r7, #24
 800409c:	2203      	movs	r2, #3
 800409e:	4619      	mov	r1, r3
 80040a0:	2082      	movs	r0, #130	; 0x82
 80040a2:	f7ff fe4d 	bl	8003d40 <_ZN10PozyxClass7regReadEhPhi>
      uint16_t remote_network_id = rx_info[0] + ((uint16_t)rx_info[1]<<8);
 80040a6:	7e3b      	ldrb	r3, [r7, #24]
 80040a8:	b29a      	uxth	r2, r3
 80040aa:	7e7b      	ldrb	r3, [r7, #25]
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	021b      	lsls	r3, r3, #8
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	4413      	add	r3, r2
 80040b4:	857b      	strh	r3, [r7, #42]	; 0x2a
      uint8_t data_len = rx_info[2];
 80040b6:	7ebb      	ldrb	r3, [r7, #26]
 80040b8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
      if( remote_network_id == destination && data_len == size+1)
 80040bc:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80040be:	8afb      	ldrh	r3, [r7, #22]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d140      	bne.n	8004146 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d2>
 80040c4:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 80040c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040ca:	3301      	adds	r3, #1
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d13a      	bne.n	8004146 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d2>
        return return_data[0];
 80040d0:	466b      	mov	r3, sp
 80040d2:	469a      	mov	sl, r3
        uint8_t return_data[size+1];
 80040d4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80040d6:	6279      	str	r1, [r7, #36]	; 0x24
 80040d8:	460b      	mov	r3, r1
 80040da:	3301      	adds	r3, #1
 80040dc:	461a      	mov	r2, r3
 80040de:	f04f 0300 	mov.w	r3, #0
 80040e2:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 80040e6:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 80040ea:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 80040ee:	460b      	mov	r3, r1
 80040f0:	3301      	adds	r3, #1
 80040f2:	461a      	mov	r2, r3
 80040f4:	f04f 0300 	mov.w	r3, #0
 80040f8:	00dd      	lsls	r5, r3, #3
 80040fa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80040fe:	00d4      	lsls	r4, r2, #3
 8004100:	460b      	mov	r3, r1
 8004102:	3301      	adds	r3, #1
 8004104:	3307      	adds	r3, #7
 8004106:	08db      	lsrs	r3, r3, #3
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	ebad 0d03 	sub.w	sp, sp, r3
 800410e:	ab02      	add	r3, sp, #8
 8004110:	3300      	adds	r3, #0
 8004112:	623b      	str	r3, [r7, #32]
        status = readRXBufferData(return_data, size+1);
 8004114:	6a3a      	ldr	r2, [r7, #32]
 8004116:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004118:	3301      	adds	r3, #1
 800411a:	4619      	mov	r1, r3
 800411c:	4610      	mov	r0, r2
 800411e:	f000 f81b 	bl	8004158 <_ZN10PozyxClass16readRXBufferDataEPhi>
 8004122:	4603      	mov	r3, r0
 8004124:	637b      	str	r3, [r7, #52]	; 0x34
        if(status == POZYX_FAILURE){
 8004126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1bc>
          return status;
 800412c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800412e:	e008      	b.n	8004142 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1ce>
        memcpy(pData, return_data+1, size);
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	3301      	adds	r3, #1
 8004134:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004136:	4619      	mov	r1, r3
 8004138:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800413a:	f000 fcd5 	bl	8004ae8 <memcpy>
        return return_data[0];
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	46d5      	mov	sp, sl
 8004144:	e002      	b.n	800414c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
        return POZYX_FAILURE;
 8004146:	2300      	movs	r3, #0
 8004148:	e000      	b.n	800414c <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i+0x1d8>
    return POZYX_TIMEOUT;
 800414a:	2308      	movs	r3, #8
 800414c:	46b5      	mov	sp, r6
}
 800414e:	4618      	mov	r0, r3
 8004150:	373c      	adds	r7, #60	; 0x3c
 8004152:	46bd      	mov	sp, r7
 8004154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004158 <_ZN10PozyxClass16readRXBufferDataEPhi>:

  return status;
}

int PozyxClass::readRXBufferData(uint8_t* pData, int size)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b08a      	sub	sp, #40	; 0x28
 800415c:	af02      	add	r7, sp, #8
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  if (size > MAX_BUF_SIZE){
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b64      	cmp	r3, #100	; 0x64
 8004166:	dd01      	ble.n	800416c <_ZN10PozyxClass16readRXBufferDataEPhi+0x14>
    return POZYX_FAILURE;
 8004168:	2300      	movs	r3, #0
 800416a:	e04e      	b.n	800420a <_ZN10PozyxClass16readRXBufferDataEPhi+0xb2>
  }

  int status;
  int i;
  uint8_t params[2];
  int max_bytes = BUFFER_LENGTH-1;
 800416c:	2313      	movs	r3, #19
 800416e:	617b      	str	r3, [r7, #20]
  int n_runs = ceil((float)size / max_bytes);
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	ee07 3a90 	vmov	s15, r3
 8004176:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	ee07 3a90 	vmov	s15, r3
 8004180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004184:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004188:	eeb0 0a66 	vmov.f32	s0, s13
 800418c:	f7ff fd58 	bl	8003c40 <_ZSt4ceilf>
 8004190:	eef0 7a40 	vmov.f32	s15, s0
 8004194:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004198:	ee17 3a90 	vmov	r3, s15
 800419c:	613b      	str	r3, [r7, #16]

  // read out the received data.
  for(i=0; i<n_runs; i++)
 800419e:	2300      	movs	r3, #0
 80041a0:	61bb      	str	r3, [r7, #24]
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	da2e      	bge.n	8004208 <_ZN10PozyxClass16readRXBufferDataEPhi+0xb0>
  {
    params[0] = i*max_bytes;      // the offset
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	b2da      	uxtb	r2, r3
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	fb12 f303 	smulbb	r3, r2, r3
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	733b      	strb	r3, [r7, #12]
    if(i+1 != n_runs){
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	1c5a      	adds	r2, r3, #1
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d003      	beq.n	80041cc <_ZN10PozyxClass16readRXBufferDataEPhi+0x74>
      params[1] = max_bytes;      // the number of bytes to read
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	737b      	strb	r3, [r7, #13]
 80041ca:	e00b      	b.n	80041e4 <_ZN10PozyxClass16readRXBufferDataEPhi+0x8c>
    }else{
      params[1] = size - i*max_bytes;      // the number of bytes to read
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	b2da      	uxtb	r2, r3
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	b2d9      	uxtb	r1, r3
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	fb11 f303 	smulbb	r3, r1, r3
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	737b      	strb	r3, [r7, #13]
    }
    status = regFunction(POZYX_RX_DATA, params, 2, pData+params[0], params[1]);
 80041e4:	7b3b      	ldrb	r3, [r7, #12]
 80041e6:	461a      	mov	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4413      	add	r3, r2
 80041ec:	7b7a      	ldrb	r2, [r7, #13]
 80041ee:	f107 010c 	add.w	r1, r7, #12
 80041f2:	9200      	str	r2, [sp, #0]
 80041f4:	2202      	movs	r2, #2
 80041f6:	20b4      	movs	r0, #180	; 0xb4
 80041f8:	f7ff fe20 	bl	8003e3c <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 80041fc:	4603      	mov	r3, r0
 80041fe:	61fb      	str	r3, [r7, #28]
  for(i=0; i<n_runs; i++)
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	3301      	adds	r3, #1
 8004204:	61bb      	str	r3, [r7, #24]
 8004206:	e7cc      	b.n	80041a2 <_ZN10PozyxClass16readRXBufferDataEPhi+0x4a>
  }

  return status;
 8004208:	69fb      	ldr	r3, [r7, #28]
}
 800420a:	4618      	mov	r0, r3
 800420c:	3720      	adds	r7, #32
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <_ZN10PozyxClass12i2cWriteReadEPhiS0_i>:

/**
  * Call a register function using I2C with given parameters
  */
int PozyxClass::i2cWriteRead(uint8_t* write_data, int write_len, uint8_t* read_data, int read_len)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b088      	sub	sp, #32
 8004218:	af02      	add	r7, sp, #8
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 8004220:	603b      	str	r3, [r7, #0]
	uint8_t status = 1;
 8004222:	2301      	movs	r3, #1
 8004224:	75fb      	strb	r3, [r7, #23]
	//uint8_t *pData = 0;
	status &= HAL_I2C_Master_Transmit(&hi2c1,POZYX_I2C_ADDRESS ,(uint8_t*)&write_data, write_len,HAL_MAX_DELAY);
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	b299      	uxth	r1, r3
 800422a:	f107 020c 	add.w	r2, r7, #12
 800422e:	f04f 33ff 	mov.w	r3, #4294967295
 8004232:	9300      	str	r3, [sp, #0]
 8004234:	460b      	mov	r3, r1
 8004236:	2196      	movs	r1, #150	; 0x96
 8004238:	4810      	ldr	r0, [pc, #64]	; (800427c <_ZN10PozyxClass12i2cWriteReadEPhiS0_i+0x68>)
 800423a:	f7fd fae1 	bl	8001800 <HAL_I2C_Master_Transmit>
 800423e:	4603      	mov	r3, r0
 8004240:	b25a      	sxtb	r2, r3
 8004242:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004246:	4013      	ands	r3, r2
 8004248:	b25b      	sxtb	r3, r3
 800424a:	75fb      	strb	r3, [r7, #23]
	//status &= HAL_I2C_Mem_Write(&hi2c1, POZYX_I2C_ADDRESS ,write_data, 1, (uint8_t*)&pData, write_len, HAL_MAX_DELAY);

	//if(!status)return(status);

	status &= HAL_I2C_Master_Receive(&hi2c1,POZYX_I2C_ADDRESS ,(uint8_t*)&read_data, read_len,HAL_MAX_DELAY);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	b299      	uxth	r1, r3
 8004250:	1d3a      	adds	r2, r7, #4
 8004252:	f04f 33ff 	mov.w	r3, #4294967295
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	460b      	mov	r3, r1
 800425a:	2196      	movs	r1, #150	; 0x96
 800425c:	4807      	ldr	r0, [pc, #28]	; (800427c <_ZN10PozyxClass12i2cWriteReadEPhiS0_i+0x68>)
 800425e:	f7fd fb67 	bl	8001930 <HAL_I2C_Master_Receive>
 8004262:	4603      	mov	r3, r0
 8004264:	b25a      	sxtb	r2, r3
 8004266:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800426a:	4013      	ands	r3, r2
 800426c:	b25b      	sxtb	r3, r3
 800426e:	75fb      	strb	r3, [r7, #23]
	//status &= HAL_I2C_Mem_Read(&hi2c1, POZYX_I2C_ADDRESS , read_data, 1, (uint8_t*)&pData, read_len, HAL_MAX_DELAY);

	return (status);
 8004270:	7dfb      	ldrb	r3, [r7, #23]
}
 8004272:	4618      	mov	r0, r3
 8004274:	3718      	adds	r7, #24
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	20003edc 	.word	0x20003edc

08004280 <_ZN10PozyxClass11useFunctionEhPhiS0_it>:
    delay(POZYX_DELAY_REMOTE_WRITE);
  }
}

int PozyxClass::useFunction(uint8_t reg_address, uint8_t *params, int param_size, uint8_t *pData, int size, uint16_t remote_id)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af02      	add	r7, sp, #8
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	607a      	str	r2, [r7, #4]
 800428a:	603b      	str	r3, [r7, #0]
 800428c:	4603      	mov	r3, r0
 800428e:	73fb      	strb	r3, [r7, #15]
  if (remote_id == NULL){
 8004290:	8bbb      	ldrh	r3, [r7, #28]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d109      	bne.n	80042aa <_ZN10PozyxClass11useFunctionEhPhiS0_it+0x2a>
    return regFunction(reg_address, params, param_size, pData, size);
 8004296:	7bf8      	ldrb	r0, [r7, #15]
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	68b9      	ldr	r1, [r7, #8]
 80042a2:	f7ff fdcb 	bl	8003e3c <_ZN10PozyxClass11regFunctionEhPhiS0_i>
 80042a6:	4603      	mov	r3, r0
 80042a8:	e00a      	b.n	80042c0 <_ZN10PozyxClass11useFunctionEhPhiS0_it+0x40>
  }
  else{
    return remoteRegFunction(remote_id, reg_address, params, param_size, pData, size);
 80042aa:	7bf9      	ldrb	r1, [r7, #15]
 80042ac:	8bb8      	ldrh	r0, [r7, #28]
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	9301      	str	r3, [sp, #4]
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68ba      	ldr	r2, [r7, #8]
 80042ba:	f7ff fe5b 	bl	8003f74 <_ZN10PozyxClass17remoteRegFunctionEthPhiS0_i>
 80042be:	4603      	mov	r3, r0
  }
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <_ZN10PozyxClass6setLedEibt>:
  }

}

int PozyxClass::setLed(int led_num, boolean state, uint16_t remote_id)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b086      	sub	sp, #24
 80042cc:	af02      	add	r7, sp, #8
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	460b      	mov	r3, r1
 80042d2:	70fb      	strb	r3, [r7, #3]
 80042d4:	4613      	mov	r3, r2
 80042d6:	803b      	strh	r3, [r7, #0]
  assert(led_num >= 1);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	dc05      	bgt.n	80042ea <_ZN10PozyxClass6setLedEibt+0x22>
 80042de:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 80042e2:	491c      	ldr	r1, [pc, #112]	; (8004354 <_ZN10PozyxClass6setLedEibt+0x8c>)
 80042e4:	481c      	ldr	r0, [pc, #112]	; (8004358 <_ZN10PozyxClass6setLedEibt+0x90>)
 80042e6:	f000 f839 	bl	800435c <_Z14__assert_pozyxPKcS0_i>
  assert(led_num <= 4);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b04      	cmp	r3, #4
 80042ee:	dd05      	ble.n	80042fc <_ZN10PozyxClass6setLedEibt+0x34>
 80042f0:	f240 22c5 	movw	r2, #709	; 0x2c5
 80042f4:	4917      	ldr	r1, [pc, #92]	; (8004354 <_ZN10PozyxClass6setLedEibt+0x8c>)
 80042f6:	4818      	ldr	r0, [pc, #96]	; (8004358 <_ZN10PozyxClass6setLedEibt+0x90>)
 80042f8:	f000 f830 	bl	800435c <_Z14__assert_pozyxPKcS0_i>
  assert( (state == true) || (state == false) );
 80042fc:	78fb      	ldrb	r3, [r7, #3]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d008      	beq.n	8004314 <_ZN10PozyxClass6setLedEibt+0x4c>
 8004302:	78fb      	ldrb	r3, [r7, #3]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d005      	beq.n	8004314 <_ZN10PozyxClass6setLedEibt+0x4c>
 8004308:	f240 22c6 	movw	r2, #710	; 0x2c6
 800430c:	4911      	ldr	r1, [pc, #68]	; (8004354 <_ZN10PozyxClass6setLedEibt+0x8c>)
 800430e:	4812      	ldr	r0, [pc, #72]	; (8004358 <_ZN10PozyxClass6setLedEibt+0x90>)
 8004310:	f000 f824 	bl	800435c <_Z14__assert_pozyxPKcS0_i>

  // the 4 MSB indicate which led we wish to control, the 4 LSB indicate the state of the leds
  uint8_t params = (0x1 << (led_num-1+4)) | (((uint8_t)state) << (led_num-1));
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	3303      	adds	r3, #3
 8004318:	2201      	movs	r2, #1
 800431a:	fa02 f303 	lsl.w	r3, r2, r3
 800431e:	b25a      	sxtb	r2, r3
 8004320:	78f9      	ldrb	r1, [r7, #3]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	3b01      	subs	r3, #1
 8004326:	fa01 f303 	lsl.w	r3, r1, r3
 800432a:	b25b      	sxtb	r3, r3
 800432c:	4313      	orrs	r3, r2
 800432e:	b25b      	sxtb	r3, r3
 8004330:	b2db      	uxtb	r3, r3
 8004332:	73fb      	strb	r3, [r7, #15]

  return useFunction(POZYX_LED_CTRL, &params, 1, NULL, 0, remote_id);
 8004334:	f107 010f 	add.w	r1, r7, #15
 8004338:	883b      	ldrh	r3, [r7, #0]
 800433a:	9301      	str	r3, [sp, #4]
 800433c:	2300      	movs	r3, #0
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	2300      	movs	r3, #0
 8004342:	2201      	movs	r2, #1
 8004344:	20b1      	movs	r0, #177	; 0xb1
 8004346:	f7ff ff9b 	bl	8004280 <_ZN10PozyxClass11useFunctionEhPhiS0_it>
 800434a:	4603      	mov	r3, r0
}
 800434c:	4618      	mov	r0, r3
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	08004bfc 	.word	0x08004bfc
 8004358:	08005324 	.word	0x08005324

0800435c <_Z14__assert_pozyxPKcS0_i>:
    // halt after outputting information
    abort();
}
#else
void __attribute__((weak)) __assert_pozyx (const char *__func, const char *__file, int __lineno)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
    // print out whatever you like here, function name, filename, line#, expression that failed.


  // halt after outputting information

}
 8004368:	bf00      	nop
 800436a:	3714      	adds	r7, #20
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <All_begin>:

xTaskHandle  PozyxTaskHandle;

uint8_t regs[3],selftest; //test

void All_begin(void){
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af02      	add	r7, sp, #8
	 xTaskCreate(PozyxTask,"pozyx", 200,0, 1, &PozyxTaskHandle);
 800437a:	4b06      	ldr	r3, [pc, #24]	; (8004394 <All_begin+0x20>)
 800437c:	9301      	str	r3, [sp, #4]
 800437e:	2301      	movs	r3, #1
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	2300      	movs	r3, #0
 8004384:	22c8      	movs	r2, #200	; 0xc8
 8004386:	4904      	ldr	r1, [pc, #16]	; (8004398 <All_begin+0x24>)
 8004388:	4804      	ldr	r0, [pc, #16]	; (800439c <All_begin+0x28>)
 800438a:	f7ff f975 	bl	8003678 <xTaskCreate>
}
 800438e:	bf00      	nop
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	20000180 	.word	0x20000180
 8004398:	0800543c 	.word	0x0800543c
 800439c:	080043a1 	.word	0x080043a1

080043a0 <_Z9PozyxTaskPv>:

 void PozyxTask(void * argument){
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]

	 // Pozyx.Init();

	 	 if(Pozyx.regRead(POZYX_WHO_AM_I, regs, 3) == POZYX_FAILURE){
 80043a8:	2203      	movs	r2, #3
 80043aa:	492f      	ldr	r1, [pc, #188]	; (8004468 <_Z9PozyxTaskPv+0xc8>)
 80043ac:	2000      	movs	r0, #0
 80043ae:	f7ff fcc7 	bl	8003d40 <_ZN10PozyxClass7regReadEhPhi>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	bf0c      	ite	eq
 80043b8:	2301      	moveq	r3, #1
 80043ba:	2300      	movne	r3, #0
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d006      	beq.n	80043d0 <_Z9PozyxTaskPv+0x30>
	     //if(Pozyx.regRead(POZYX_ST_RESULT, &selftest, 1) == POZYX_FAILURE){
	 	 //if(Pozyx.begin(false, MODE_INTERRUPT, POZYX_INT_MASK_IMU,POZYX_INT_PIN0 ) == POZYX_FAILURE){
			 HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET); //czerwona
 80043c2:	2201      	movs	r2, #1
 80043c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80043c8:	4828      	ldr	r0, [pc, #160]	; (800446c <_Z9PozyxTaskPv+0xcc>)
 80043ca:	f7fd f89d 	bl	8001508 <HAL_GPIO_WritePin>
 80043ce:	e041      	b.n	8004454 <_Z9PozyxTaskPv+0xb4>

		 }
		 else {
			 if(regs[0] == (0x43>>1)){
 80043d0:	4b25      	ldr	r3, [pc, #148]	; (8004468 <_Z9PozyxTaskPv+0xc8>)
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	2b21      	cmp	r3, #33	; 0x21
 80043d6:	d105      	bne.n	80043e4 <_Z9PozyxTaskPv+0x44>
			 HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET); // w przypadku gdyby sie nie udao powinna sie zapalic jedna z diod
 80043d8:	2201      	movs	r2, #1
 80043da:	2180      	movs	r1, #128	; 0x80
 80043dc:	4823      	ldr	r0, [pc, #140]	; (800446c <_Z9PozyxTaskPv+0xcc>)
 80043de:	f7fd f893 	bl	8001508 <HAL_GPIO_WritePin>
 80043e2:	e037      	b.n	8004454 <_Z9PozyxTaskPv+0xb4>
			 }
			 else if (regs[0] == 0x00){
 80043e4:	4b20      	ldr	r3, [pc, #128]	; (8004468 <_Z9PozyxTaskPv+0xc8>)
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d11a      	bne.n	8004422 <_Z9PozyxTaskPv+0x82>
				 for(int i=0;i<10;i++){
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b09      	cmp	r3, #9
 80043f4:	dc2e      	bgt.n	8004454 <_Z9PozyxTaskPv+0xb4>
					 HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 80043f6:	2201      	movs	r2, #1
 80043f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80043fc:	481b      	ldr	r0, [pc, #108]	; (800446c <_Z9PozyxTaskPv+0xcc>)
 80043fe:	f7fd f883 	bl	8001508 <HAL_GPIO_WritePin>
					 HAL_Delay(100);
 8004402:	2064      	movs	r0, #100	; 0x64
 8004404:	f7fc ff0a 	bl	800121c <HAL_Delay>
					 HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8004408:	2200      	movs	r2, #0
 800440a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800440e:	4817      	ldr	r0, [pc, #92]	; (800446c <_Z9PozyxTaskPv+0xcc>)
 8004410:	f7fd f87a 	bl	8001508 <HAL_GPIO_WritePin>
					 HAL_Delay(100);
 8004414:	2064      	movs	r0, #100	; 0x64
 8004416:	f7fc ff01 	bl	800121c <HAL_Delay>
				 for(int i=0;i<10;i++){
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	3301      	adds	r3, #1
 800441e:	60fb      	str	r3, [r7, #12]
 8004420:	e7e6      	b.n	80043f0 <_Z9PozyxTaskPv+0x50>
				 }
			 }
			else{
				for(int i=0;i<10;i++){
 8004422:	2300      	movs	r3, #0
 8004424:	60bb      	str	r3, [r7, #8]
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2b09      	cmp	r3, #9
 800442a:	dc13      	bgt.n	8004454 <_Z9PozyxTaskPv+0xb4>
					HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 800442c:	2201      	movs	r2, #1
 800442e:	2180      	movs	r1, #128	; 0x80
 8004430:	480e      	ldr	r0, [pc, #56]	; (800446c <_Z9PozyxTaskPv+0xcc>)
 8004432:	f7fd f869 	bl	8001508 <HAL_GPIO_WritePin>
					HAL_Delay(100);
 8004436:	2064      	movs	r0, #100	; 0x64
 8004438:	f7fc fef0 	bl	800121c <HAL_Delay>
					HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 800443c:	2200      	movs	r2, #0
 800443e:	2180      	movs	r1, #128	; 0x80
 8004440:	480a      	ldr	r0, [pc, #40]	; (800446c <_Z9PozyxTaskPv+0xcc>)
 8004442:	f7fd f861 	bl	8001508 <HAL_GPIO_WritePin>
					HAL_Delay(100);
 8004446:	2064      	movs	r0, #100	; 0x64
 8004448:	f7fc fee8 	bl	800121c <HAL_Delay>
				for(int i=0;i<10;i++){
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	3301      	adds	r3, #1
 8004450:	60bb      	str	r3, [r7, #8]
 8004452:	e7e8      	b.n	8004426 <_Z9PozyxTaskPv+0x86>
				}
		    }
		 }

	  while(1){
		  Pozyx.setLed(4,1);
 8004454:	2200      	movs	r2, #0
 8004456:	2101      	movs	r1, #1
 8004458:	2004      	movs	r0, #4
 800445a:	f7ff ff35 	bl	80042c8 <_ZN10PozyxClass6setLedEibt>
		  vTaskDelay(100);
 800445e:	2064      	movs	r0, #100	; 0x64
 8004460:	f7ff fb30 	bl	8003ac4 <vTaskDelay>
		  Pozyx.setLed(4,1);
 8004464:	e7f6      	b.n	8004454 <_Z9PozyxTaskPv+0xb4>
 8004466:	bf00      	nop
 8004468:	20000184 	.word	0x20000184
 800446c:	58020400 	.word	0x58020400

08004470 <HAL_GPIO_EXTI_Callback>:

}
#include "main.h"
#include "Pozyx.hpp"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	4603      	mov	r3, r0
 8004478:	80fb      	strh	r3, [r7, #6]
	// zmiana flagi przerwania w POZYX
	if (GPIO_Pin == POZYX_INT_1_EXTI_IRQn) {  // PF15 -> pin 2 z Arduino
 800447a:	88fb      	ldrh	r3, [r7, #6]
 800447c:	2b28      	cmp	r3, #40	; 0x28
 800447e:	d103      	bne.n	8004488 <HAL_GPIO_EXTI_Callback+0x18>
		Pozyx._interrupt = 1;
 8004480:	4b07      	ldr	r3, [pc, #28]	; (80044a0 <HAL_GPIO_EXTI_Callback+0x30>)
 8004482:	2201      	movs	r2, #1
 8004484:	601a      	str	r2, [r3, #0]
	}
    else if (GPIO_Pin == POZYX_INT_2_EXTI_IRQn) { // PF13 -> pin 3 z Arduino
    	Pozyx._interrupt = 1;
    	//HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
    }
}
 8004486:	e005      	b.n	8004494 <HAL_GPIO_EXTI_Callback+0x24>
    else if (GPIO_Pin == POZYX_INT_2_EXTI_IRQn) { // PF13 -> pin 3 z Arduino
 8004488:	88fb      	ldrh	r3, [r7, #6]
 800448a:	2b28      	cmp	r3, #40	; 0x28
 800448c:	d102      	bne.n	8004494 <HAL_GPIO_EXTI_Callback+0x24>
    	Pozyx._interrupt = 1;
 800448e:	4b04      	ldr	r3, [pc, #16]	; (80044a0 <HAL_GPIO_EXTI_Callback+0x30>)
 8004490:	2201      	movs	r2, #1
 8004492:	601a      	str	r2, [r3, #0]
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	20000120 	.word	0x20000120

080044a4 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80044a4:	b508      	push	{r3, lr}

  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80044a6:	2001      	movs	r0, #1
 80044a8:	f7fe fdf9 	bl	800309e <osDelay>
 80044ac:	e7fb      	b.n	80044a6 <StartDefaultTask+0x2>
	...

080044b0 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 80044b0:	b530      	push	{r4, r5, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80044b2:	4d08      	ldr	r5, [pc, #32]	; (80044d4 <MX_FREERTOS_Init+0x24>)
void MX_FREERTOS_Init(void) {
 80044b4:	b087      	sub	sp, #28
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80044b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044b8:	ac01      	add	r4, sp, #4
 80044ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044bc:	682b      	ldr	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80044be:	2100      	movs	r1, #0
 80044c0:	a801      	add	r0, sp, #4
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80044c2:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80044c4:	f7fe fdd3 	bl	800306e <osThreadCreate>
 80044c8:	4b03      	ldr	r3, [pc, #12]	; (80044d8 <MX_FREERTOS_Init+0x28>)
 80044ca:	6018      	str	r0, [r3, #0]
  All_begin();
 80044cc:	f7ff ff52 	bl	8004374 <All_begin>
}
 80044d0:	b007      	add	sp, #28
 80044d2:	bd30      	pop	{r4, r5, pc}
 80044d4:	08005444 	.word	0x08005444
 80044d8:	20003ed8 	.word	0x20003ed8

080044dc <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044dc:	4b81      	ldr	r3, [pc, #516]	; (80046e4 <MX_GPIO_Init+0x208>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80044de:	f44f 4181 	mov.w	r1, #16512	; 0x4080
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80044e6:	f042 0204 	orr.w	r2, r2, #4
{
 80044ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044ee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
{
 80044f2:	b08f      	sub	sp, #60	; 0x3c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044f4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f8:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80044fa:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 80046f8 <MX_GPIO_Init+0x21c>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044fe:	2502      	movs	r5, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004500:	f002 0204 	and.w	r2, r2, #4
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8004504:	4e78      	ldr	r6, [pc, #480]	; (80046e8 <MX_GPIO_Init+0x20c>)
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8004506:	4640      	mov	r0, r8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004508:	270b      	movs	r7, #11
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800450a:	9201      	str	r2, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(POZYX_INT_1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POZYX_INT_2_Pin;
 800450c:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004510:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004512:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004516:	f8df 91e4 	ldr.w	r9, [pc, #484]	; 80046fc <MX_GPIO_Init+0x220>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800451a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800451e:	f8df b1e0 	ldr.w	fp, [pc, #480]	; 8004700 <MX_GPIO_Init+0x224>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004522:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8004526:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800452a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800452e:	9202      	str	r2, [sp, #8]
 8004530:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004532:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8004536:	f042 0201 	orr.w	r2, r2, #1
 800453a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800453e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8004542:	f002 0201 	and.w	r2, r2, #1
 8004546:	9203      	str	r2, [sp, #12]
 8004548:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800454a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800454e:	f042 0220 	orr.w	r2, r2, #32
 8004552:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8004556:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800455a:	f002 0220 	and.w	r2, r2, #32
 800455e:	9204      	str	r2, [sp, #16]
 8004560:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004562:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8004566:	f042 0210 	orr.w	r2, r2, #16
 800456a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800456e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8004572:	f002 0210 	and.w	r2, r2, #16
 8004576:	9205      	str	r2, [sp, #20]
 8004578:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800457a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800457e:	f042 0202 	orr.w	r2, r2, #2
 8004582:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8004586:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800458a:	f002 0202 	and.w	r2, r2, #2
 800458e:	9206      	str	r2, [sp, #24]
 8004590:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004592:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8004596:	f042 0208 	orr.w	r2, r2, #8
 800459a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800459e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80045a2:	f002 0208 	and.w	r2, r2, #8
 80045a6:	9207      	str	r2, [sp, #28]
 80045a8:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80045aa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80045ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045b2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80045b6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80045b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80045bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045c0:	9308      	str	r3, [sp, #32]
 80045c2:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80045c4:	f7fc ffa0 	bl	8001508 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80045c8:	2200      	movs	r2, #0
 80045ca:	4630      	mov	r0, r6
 80045cc:	2140      	movs	r1, #64	; 0x40
 80045ce:	f7fc ff9b 	bl	8001508 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80045d2:	2332      	movs	r3, #50	; 0x32
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045d4:	a909      	add	r1, sp, #36	; 0x24
 80045d6:	4845      	ldr	r0, [pc, #276]	; (80046ec <MX_GPIO_Init+0x210>)
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80045d8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045da:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045dc:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045de:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80045e0:	970d      	str	r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045e2:	f7fc fea7 	bl	8001334 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80045e6:	2386      	movs	r3, #134	; 0x86
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045e8:	a909      	add	r1, sp, #36	; 0x24
 80045ea:	4648      	mov	r0, r9
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045ec:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80045ee:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f0:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045f2:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80045f4:	970d      	str	r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045f6:	f7fc fe9d 	bl	8001334 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = POZYX_INT_1_Pin;
 80045fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  HAL_GPIO_Init(POZYX_INT_1_GPIO_Port, &GPIO_InitStruct);
 80045fe:	a909      	add	r1, sp, #36	; 0x24
 8004600:	483b      	ldr	r0, [pc, #236]	; (80046f0 <MX_GPIO_Init+0x214>)
  GPIO_InitStruct.Pin = POZYX_INT_1_Pin;
 8004602:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004604:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004608:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(POZYX_INT_1_GPIO_Port, &GPIO_InitStruct);
 800460a:	f7fc fe93 	bl	8001334 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800460e:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(POZYX_INT_2_GPIO_Port, &GPIO_InitStruct);
 8004612:	a909      	add	r1, sp, #36	; 0x24
 8004614:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 8004704 <MX_GPIO_Init+0x228>
  GPIO_InitStruct.Pin = POZYX_INT_2_Pin;
 8004618:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  HAL_GPIO_Init(POZYX_INT_2_GPIO_Port, &GPIO_InitStruct);
 800461c:	4658      	mov	r0, fp
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800461e:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(POZYX_INT_2_GPIO_Port, &GPIO_InitStruct);
 8004620:	f7fc fe88 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE15 */
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 8004624:	230f      	movs	r3, #15
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004626:	a909      	add	r1, sp, #36	; 0x24
 8004628:	4658      	mov	r0, fp
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 800462a:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800462c:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800462e:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004630:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004632:	f7fc fe7f 	bl	8001334 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8004636:	a909      	add	r1, sp, #36	; 0x24
 8004638:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800463a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800463e:	f04f 0a01 	mov.w	sl, #1
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004642:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004644:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004646:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004648:	970d      	str	r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800464a:	f7fc fe73 	bl	8001334 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800464e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004652:	a909      	add	r1, sp, #36	; 0x24
 8004654:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004656:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800465a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800465c:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800465e:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004660:	f7fc fe68 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8004664:	f44f 7340 	mov.w	r3, #768	; 0x300
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004668:	a909      	add	r1, sp, #36	; 0x24
 800466a:	4822      	ldr	r0, [pc, #136]	; (80046f4 <MX_GPIO_Init+0x218>)
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800466c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800466e:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004670:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004672:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004674:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004676:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004678:	f7fc fe5c 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800467c:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800467e:	a909      	add	r1, sp, #36	; 0x24
 8004680:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004682:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8004686:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004688:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800468a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800468c:	f7fc fe52 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8004690:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8004692:	a909      	add	r1, sp, #36	; 0x24
 8004694:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004696:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8004698:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800469a:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800469c:	f7fc fe4a 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80046a0:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046a4:	a909      	add	r1, sp, #36	; 0x24
 80046a6:	4648      	mov	r0, r9
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046a8:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80046aa:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80046ac:	230a      	movs	r3, #10
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ae:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80046b0:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046b2:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046b4:	f7fc fe3e 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80046b8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80046bc:	a909      	add	r1, sp, #36	; 0x24
 80046be:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046c0:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80046c2:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046c4:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046c6:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80046c8:	970d      	str	r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80046ca:	f7fc fe33 	bl	8001334 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80046ce:	4622      	mov	r2, r4
 80046d0:	2105      	movs	r1, #5
 80046d2:	2028      	movs	r0, #40	; 0x28
 80046d4:	f7fc fdc6 	bl	8001264 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80046d8:	2028      	movs	r0, #40	; 0x28
 80046da:	f7fc fdfb 	bl	80012d4 <HAL_NVIC_EnableIRQ>

}
 80046de:	b00f      	add	sp, #60	; 0x3c
 80046e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046e4:	58024400 	.word	0x58024400
 80046e8:	58021800 	.word	0x58021800
 80046ec:	58020800 	.word	0x58020800
 80046f0:	58021400 	.word	0x58021400
 80046f4:	58020c00 	.word	0x58020c00
 80046f8:	58020400 	.word	0x58020400
 80046fc:	58020000 	.word	0x58020000
 8004700:	11110000 	.word	0x11110000
 8004704:	58021000 	.word	0x58021000

08004708 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004708:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 800470a:	4815      	ldr	r0, [pc, #84]	; (8004760 <MX_I2C1_Init+0x58>)
  hi2c1.Init.Timing = 0x10909CEC;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800470c:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10909CEC;
 800470e:	4b15      	ldr	r3, [pc, #84]	; (8004764 <MX_I2C1_Init+0x5c>)
 8004710:	4915      	ldr	r1, [pc, #84]	; (8004768 <MX_I2C1_Init+0x60>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004712:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.Timing = 0x10909CEC;
 8004714:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 8004718:	2300      	movs	r3, #0
 800471a:	6083      	str	r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800471c:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800471e:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004720:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004722:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004724:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004726:	f7fd f819 	bl	800175c <HAL_I2C_Init>
 800472a:	b118      	cbz	r0, 8004734 <MX_I2C1_Init+0x2c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800472c:	214c      	movs	r1, #76	; 0x4c
 800472e:	480f      	ldr	r0, [pc, #60]	; (800476c <MX_I2C1_Init+0x64>)
 8004730:	f000 f8c0 	bl	80048b4 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004734:	2100      	movs	r1, #0
 8004736:	480a      	ldr	r0, [pc, #40]	; (8004760 <MX_I2C1_Init+0x58>)
 8004738:	f7fd f992 	bl	8001a60 <HAL_I2CEx_ConfigAnalogFilter>
 800473c:	b118      	cbz	r0, 8004746 <MX_I2C1_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800473e:	2153      	movs	r1, #83	; 0x53
 8004740:	480a      	ldr	r0, [pc, #40]	; (800476c <MX_I2C1_Init+0x64>)
 8004742:	f000 f8b7 	bl	80048b4 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004746:	2100      	movs	r1, #0
 8004748:	4805      	ldr	r0, [pc, #20]	; (8004760 <MX_I2C1_Init+0x58>)
 800474a:	f7fd f9af 	bl	8001aac <HAL_I2CEx_ConfigDigitalFilter>
 800474e:	b128      	cbz	r0, 800475c <MX_I2C1_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004750:	215a      	movs	r1, #90	; 0x5a
 8004752:	4806      	ldr	r0, [pc, #24]	; (800476c <MX_I2C1_Init+0x64>)
  }

}
 8004754:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004758:	f000 b8ac 	b.w	80048b4 <_Error_Handler>
 800475c:	bd08      	pop	{r3, pc}
 800475e:	bf00      	nop
 8004760:	20003edc 	.word	0x20003edc
 8004764:	10909cec 	.word	0x10909cec
 8004768:	40005400 	.word	0x40005400
 800476c:	08005469 	.word	0x08005469

08004770 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004770:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8004772:	6802      	ldr	r2, [r0, #0]
 8004774:	4b10      	ldr	r3, [pc, #64]	; (80047b8 <HAL_I2C_MspInit+0x48>)
 8004776:	429a      	cmp	r2, r3
 8004778:	d11b      	bne.n	80047b2 <HAL_I2C_MspInit+0x42>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800477a:	f44f 7340 	mov.w	r3, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800477e:	480f      	ldr	r0, [pc, #60]	; (80047bc <HAL_I2C_MspInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004780:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004782:	2312      	movs	r3, #18
 8004784:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004786:	2300      	movs	r3, #0
 8004788:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800478a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800478c:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800478e:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004792:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004794:	f7fc fdce 	bl	8001334 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004798:	4b09      	ldr	r3, [pc, #36]	; (80047c0 <HAL_I2C_MspInit+0x50>)
 800479a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800479e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80047a2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80047a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80047aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047ae:	9300      	str	r3, [sp, #0]
 80047b0:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80047b2:	b007      	add	sp, #28
 80047b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80047b8:	40005400 	.word	0x40005400
 80047bc:	58020400 	.word	0x58020400
 80047c0:	58024400 	.word	0x58024400

080047c4 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Supply configuration update enable 
    */
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 80047c4:	4b2d      	ldr	r3, [pc, #180]	; (800487c <SystemClock_Config+0xb8>)
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	f022 0204 	bic.w	r2, r2, #4
{
 80047cc:	b530      	push	{r4, r5, lr}
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 80047ce:	60da      	str	r2, [r3, #12]
{
 80047d0:	b0cd      	sub	sp, #308	; 0x134

    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80047d2:	2200      	movs	r2, #0
 80047d4:	9201      	str	r2, [sp, #4]
 80047d6:	699a      	ldr	r2, [r3, #24]
 80047d8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80047dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047e0:	619a      	str	r2, [r3, #24]
 80047e2:	699a      	ldr	r2, [r3, #24]
 80047e4:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 80047e8:	9201      	str	r2, [sp, #4]
 80047ea:	9a01      	ldr	r2, [sp, #4]

  while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 80047ec:	699a      	ldr	r2, [r3, #24]
 80047ee:	0492      	lsls	r2, r2, #18
 80047f0:	d5fc      	bpl.n	80047ec <SystemClock_Config+0x28>
  }
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80047f2:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 10;
 80047f4:	210a      	movs	r1, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80047f6:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
 80047f8:	2404      	movs	r4, #4
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80047fa:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80047fc:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 10;
 80047fe:	9116      	str	r1, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004800:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8004802:	210c      	movs	r1, #12
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004804:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004806:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8004808:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800480a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800480c:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = 4;
 800480e:	9415      	str	r4, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8004810:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004812:	9418      	str	r4, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004814:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8004816:	911a      	str	r1, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8004818:	931b      	str	r3, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800481a:	921c      	str	r2, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800481c:	f7fd f96c 	bl	8001af8 <HAL_RCC_OscConfig>
 8004820:	b100      	cbz	r0, 8004824 <SystemClock_Config+0x60>
 8004822:	e7fe      	b.n	8004822 <SystemClock_Config+0x5e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004824:	233f      	movs	r3, #63	; 0x3f
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8004826:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8004828:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800482a:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800482c:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800482e:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8004830:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8004832:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8004834:	9008      	str	r0, [sp, #32]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8004836:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004838:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800483a:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800483c:	f7fd fc42 	bl	80020c4 <HAL_RCC_ClockConfig>
 8004840:	b100      	cbz	r0, 8004844 <SystemClock_Config+0x80>
 8004842:	e7fe      	b.n	8004842 <SystemClock_Config+0x7e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004844:	2308      	movs	r3, #8
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004846:	903d      	str	r0, [sp, #244]	; 0xf4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004848:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800484a:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800484c:	f7fd fe3a 	bl	80024c4 <HAL_RCCEx_PeriphCLKConfig>
 8004850:	4605      	mov	r5, r0
 8004852:	b100      	cbz	r0, 8004856 <SystemClock_Config+0x92>
 8004854:	e7fe      	b.n	8004854 <SystemClock_Config+0x90>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8004856:	4b0a      	ldr	r3, [pc, #40]	; (8004880 <SystemClock_Config+0xbc>)
 8004858:	6818      	ldr	r0, [r3, #0]
 800485a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800485e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004862:	f7fc fd45 	bl	80012f0 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004866:	4620      	mov	r0, r4
 8004868:	f7fc fd58 	bl	800131c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800486c:	462a      	mov	r2, r5
 800486e:	210f      	movs	r1, #15
 8004870:	f04f 30ff 	mov.w	r0, #4294967295
 8004874:	f7fc fcf6 	bl	8001264 <HAL_NVIC_SetPriority>
}
 8004878:	b04d      	add	sp, #308	; 0x134
 800487a:	bd30      	pop	{r4, r5, pc}
 800487c:	58024800 	.word	0x58024800
 8004880:	20000008 	.word	0x20000008

08004884 <main>:
{
 8004884:	b508      	push	{r3, lr}
  HAL_Init();
 8004886:	f7fc fca7 	bl	80011d8 <HAL_Init>
  SystemClock_Config();
 800488a:	f7ff ff9b 	bl	80047c4 <SystemClock_Config>
  MX_GPIO_Init();
 800488e:	f7ff fe25 	bl	80044dc <MX_GPIO_Init>
  MX_I2C1_Init();
 8004892:	f7ff ff39 	bl	8004708 <MX_I2C1_Init>
  MX_FREERTOS_Init();
 8004896:	f7ff fe0b 	bl	80044b0 <MX_FREERTOS_Init>
  osKernelStart();
 800489a:	f7fe fbe3 	bl	8003064 <osKernelStart>
 800489e:	e7fe      	b.n	800489e <main+0x1a>

080048a0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80048a0:	6802      	ldr	r2, [r0, #0]
 80048a2:	4b03      	ldr	r3, [pc, #12]	; (80048b0 <HAL_TIM_PeriodElapsedCallback+0x10>)
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d101      	bne.n	80048ac <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 80048a8:	f7fc bca6 	b.w	80011f8 <HAL_IncTick>
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	40010000 	.word	0x40010000

080048b4 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80048b4:	e7fe      	b.n	80048b4 <_Error_Handler>
	...

080048b8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048b8:	4b1e      	ldr	r3, [pc, #120]	; (8004934 <HAL_MspInit+0x7c>)
{
 80048ba:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048bc:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048c0:	2003      	movs	r0, #3
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048c2:	f042 0202 	orr.w	r2, r2, #2
 80048c6:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80048ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	9301      	str	r3, [sp, #4]
 80048d4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048d6:	f7fc fcb3 	bl	8001240 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80048da:	2200      	movs	r2, #0
 80048dc:	f06f 000b 	mvn.w	r0, #11
 80048e0:	4611      	mov	r1, r2
 80048e2:	f7fc fcbf 	bl	8001264 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80048e6:	2200      	movs	r2, #0
 80048e8:	f06f 000a 	mvn.w	r0, #10
 80048ec:	4611      	mov	r1, r2
 80048ee:	f7fc fcb9 	bl	8001264 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80048f2:	2200      	movs	r2, #0
 80048f4:	f06f 0009 	mvn.w	r0, #9
 80048f8:	4611      	mov	r1, r2
 80048fa:	f7fc fcb3 	bl	8001264 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80048fe:	2200      	movs	r2, #0
 8004900:	f06f 0004 	mvn.w	r0, #4
 8004904:	4611      	mov	r1, r2
 8004906:	f7fc fcad 	bl	8001264 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800490a:	2200      	movs	r2, #0
 800490c:	f06f 0003 	mvn.w	r0, #3
 8004910:	4611      	mov	r1, r2
 8004912:	f7fc fca7 	bl	8001264 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004916:	2200      	movs	r2, #0
 8004918:	210f      	movs	r1, #15
 800491a:	f06f 0001 	mvn.w	r0, #1
 800491e:	f7fc fca1 	bl	8001264 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8004922:	2200      	movs	r2, #0
 8004924:	210f      	movs	r1, #15
 8004926:	f04f 30ff 	mov.w	r0, #4294967295
 800492a:	f7fc fc9b 	bl	8001264 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800492e:	b003      	add	sp, #12
 8004930:	f85d fb04 	ldr.w	pc, [sp], #4
 8004934:	58024400 	.word	0x58024400

08004938 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004938:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 800493a:	4601      	mov	r1, r0
{
 800493c:	b08a      	sub	sp, #40	; 0x28
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 800493e:	2200      	movs	r2, #0
 8004940:	2019      	movs	r0, #25
 8004942:	f7fc fc8f 	bl	8001264 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8004946:	2019      	movs	r0, #25
 8004948:	f7fc fcc4 	bl	80012d4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800494c:	4b15      	ldr	r3, [pc, #84]	; (80049a4 <HAL_InitTick+0x6c>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800494e:	4669      	mov	r1, sp
 8004950:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004952:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004956:	4c14      	ldr	r4, [pc, #80]	; (80049a8 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004958:	f042 0201 	orr.w	r2, r2, #1
 800495c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8004960:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004964:	f003 0301 	and.w	r3, r3, #1
 8004968:	9301      	str	r3, [sp, #4]
 800496a:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800496c:	f7fd fcb4 	bl	80022d8 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004970:	f7fd fc9c 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8004974:	4b0d      	ldr	r3, [pc, #52]	; (80049ac <HAL_InitTick+0x74>)
 8004976:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8004978:	f240 33e7 	movw	r3, #999	; 0x3e7
 800497c:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800497e:	4b0c      	ldr	r3, [pc, #48]	; (80049b0 <HAL_InitTick+0x78>)
 8004980:	fbb0 f0f3 	udiv	r0, r0, r3
 8004984:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8004986:	2300      	movs	r3, #0
  htim1.Init.Prescaler = uwPrescalerValue;
 8004988:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800498a:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 800498c:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800498e:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004990:	f7fe fb4c 	bl	800302c <HAL_TIM_Base_Init>
 8004994:	b920      	cbnz	r0, 80049a0 <HAL_InitTick+0x68>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004996:	4620      	mov	r0, r4
 8004998:	f7fe fa1f 	bl	8002dda <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 800499c:	b00a      	add	sp, #40	; 0x28
 800499e:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 80049a0:	2001      	movs	r0, #1
 80049a2:	e7fb      	b.n	800499c <HAL_InitTick+0x64>
 80049a4:	58024400 	.word	0x58024400
 80049a8:	20003f28 	.word	0x20003f28
 80049ac:	40010000 	.word	0x40010000
 80049b0:	000f4240 	.word	0x000f4240

080049b4 <NMI_Handler>:
 80049b4:	4770      	bx	lr

080049b6 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80049b6:	e7fe      	b.n	80049b6 <HardFault_Handler>

080049b8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80049b8:	e7fe      	b.n	80049b8 <MemManage_Handler>

080049ba <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80049ba:	e7fe      	b.n	80049ba <BusFault_Handler>

080049bc <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80049bc:	e7fe      	b.n	80049bc <UsageFault_Handler>

080049be <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80049be:	4770      	bx	lr

080049c0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 80049c0:	f7fe bb75 	b.w	80030ae <osSystickHandler>

080049c4 <TIM1_UP_IRQHandler>:
void TIM1_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80049c4:	4801      	ldr	r0, [pc, #4]	; (80049cc <TIM1_UP_IRQHandler+0x8>)
 80049c6:	f7fe ba18 	b.w	8002dfa <HAL_TIM_IRQHandler>
 80049ca:	bf00      	nop
 80049cc:	20003f28 	.word	0x20003f28

080049d0 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 80049d0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80049d2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80049d6:	f7fc fd9d 	bl	8001514 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80049da:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80049de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80049e2:	f7fc bd97 	b.w	8001514 <HAL_GPIO_EXTI_IRQHandler>
	...

080049e8 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049e8:	4914      	ldr	r1, [pc, #80]	; (8004a3c <SystemInit+0x54>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 80049ea:	4815      	ldr	r0, [pc, #84]	; (8004a40 <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049ec:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80049f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 80049f4:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 80049fa:	4b12      	ldr	r3, [pc, #72]	; (8004a44 <SystemInit+0x5c>)
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	f042 0201 	orr.w	r2, r2, #1
 8004a02:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004a04:	2200      	movs	r2, #0
 8004a06:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8004a08:	681c      	ldr	r4, [r3, #0]
 8004a0a:	4020      	ands	r0, r4
 8004a0c:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004a0e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004a10:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004a12:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8004a14:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8004a16:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8004a18:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004a1a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8004a1c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004a1e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8004a20:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004a22:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004a24:	6818      	ldr	r0, [r3, #0]
 8004a26:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8004a2a:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004a2c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x00000001;
 8004a2e:	2201      	movs	r2, #1
 8004a30:	4b05      	ldr	r3, [pc, #20]	; (8004a48 <SystemInit+0x60>)
 8004a32:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal ITCMSRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8004a34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004a38:	608b      	str	r3, [r1, #8]
 8004a3a:	bd10      	pop	{r4, pc}
 8004a3c:	e000ed00 	.word	0xe000ed00
 8004a40:	eaf6ed7f 	.word	0xeaf6ed7f
 8004a44:	58024400 	.word	0x58024400
 8004a48:	51008108 	.word	0x51008108

08004a4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004a4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a84 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004a50:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004a52:	e003      	b.n	8004a5c <LoopCopyDataInit>

08004a54 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004a54:	4b0c      	ldr	r3, [pc, #48]	; (8004a88 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004a56:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004a58:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004a5a:	3104      	adds	r1, #4

08004a5c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004a5c:	480b      	ldr	r0, [pc, #44]	; (8004a8c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004a5e:	4b0c      	ldr	r3, [pc, #48]	; (8004a90 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004a60:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004a62:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004a64:	d3f6      	bcc.n	8004a54 <CopyDataInit>
  ldr  r2, =_sbss
 8004a66:	4a0b      	ldr	r2, [pc, #44]	; (8004a94 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004a68:	e002      	b.n	8004a70 <LoopFillZerobss>

08004a6a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004a6a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004a6c:	f842 3b04 	str.w	r3, [r2], #4

08004a70 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004a70:	4b09      	ldr	r3, [pc, #36]	; (8004a98 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004a72:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004a74:	d3f9      	bcc.n	8004a6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004a76:	f7ff ffb7 	bl	80049e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a7a:	f000 f811 	bl	8004aa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004a7e:	f7ff ff01 	bl	8004884 <main>
  bx  lr    
 8004a82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004a84:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004a88:	08005620 	.word	0x08005620
  ldr  r0, =_sdata
 8004a8c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004a90:	20000104 	.word	0x20000104
  ldr  r2, =_sbss
 8004a94:	20000104 	.word	0x20000104
  ldr  r3, = _ebss
 8004a98:	20003f6c 	.word	0x20003f6c

08004a9c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a9c:	e7fe      	b.n	8004a9c <ADC3_IRQHandler>
	...

08004aa0 <__libc_init_array>:
 8004aa0:	b570      	push	{r4, r5, r6, lr}
 8004aa2:	4e0d      	ldr	r6, [pc, #52]	; (8004ad8 <__libc_init_array+0x38>)
 8004aa4:	4c0d      	ldr	r4, [pc, #52]	; (8004adc <__libc_init_array+0x3c>)
 8004aa6:	1ba4      	subs	r4, r4, r6
 8004aa8:	10a4      	asrs	r4, r4, #2
 8004aaa:	2500      	movs	r5, #0
 8004aac:	42a5      	cmp	r5, r4
 8004aae:	d109      	bne.n	8004ac4 <__libc_init_array+0x24>
 8004ab0:	4e0b      	ldr	r6, [pc, #44]	; (8004ae0 <__libc_init_array+0x40>)
 8004ab2:	4c0c      	ldr	r4, [pc, #48]	; (8004ae4 <__libc_init_array+0x44>)
 8004ab4:	f000 f880 	bl	8004bb8 <_init>
 8004ab8:	1ba4      	subs	r4, r4, r6
 8004aba:	10a4      	asrs	r4, r4, #2
 8004abc:	2500      	movs	r5, #0
 8004abe:	42a5      	cmp	r5, r4
 8004ac0:	d105      	bne.n	8004ace <__libc_init_array+0x2e>
 8004ac2:	bd70      	pop	{r4, r5, r6, pc}
 8004ac4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ac8:	4798      	blx	r3
 8004aca:	3501      	adds	r5, #1
 8004acc:	e7ee      	b.n	8004aac <__libc_init_array+0xc>
 8004ace:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ad2:	4798      	blx	r3
 8004ad4:	3501      	adds	r5, #1
 8004ad6:	e7f2      	b.n	8004abe <__libc_init_array+0x1e>
 8004ad8:	08005618 	.word	0x08005618
 8004adc:	08005618 	.word	0x08005618
 8004ae0:	08005618 	.word	0x08005618
 8004ae4:	0800561c 	.word	0x0800561c

08004ae8 <memcpy>:
 8004ae8:	b510      	push	{r4, lr}
 8004aea:	1e43      	subs	r3, r0, #1
 8004aec:	440a      	add	r2, r1
 8004aee:	4291      	cmp	r1, r2
 8004af0:	d100      	bne.n	8004af4 <memcpy+0xc>
 8004af2:	bd10      	pop	{r4, pc}
 8004af4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004af8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004afc:	e7f7      	b.n	8004aee <memcpy+0x6>

08004afe <abort>:
 8004afe:	b508      	push	{r3, lr}
 8004b00:	2006      	movs	r0, #6
 8004b02:	f000 f82b 	bl	8004b5c <raise>
 8004b06:	2001      	movs	r0, #1
 8004b08:	f000 f854 	bl	8004bb4 <_exit>

08004b0c <_raise_r>:
 8004b0c:	291f      	cmp	r1, #31
 8004b0e:	b538      	push	{r3, r4, r5, lr}
 8004b10:	4604      	mov	r4, r0
 8004b12:	460d      	mov	r5, r1
 8004b14:	d904      	bls.n	8004b20 <_raise_r+0x14>
 8004b16:	2316      	movs	r3, #22
 8004b18:	6003      	str	r3, [r0, #0]
 8004b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1e:	bd38      	pop	{r3, r4, r5, pc}
 8004b20:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004b22:	b112      	cbz	r2, 8004b2a <_raise_r+0x1e>
 8004b24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004b28:	b94b      	cbnz	r3, 8004b3e <_raise_r+0x32>
 8004b2a:	4620      	mov	r0, r4
 8004b2c:	f000 f830 	bl	8004b90 <_getpid_r>
 8004b30:	462a      	mov	r2, r5
 8004b32:	4601      	mov	r1, r0
 8004b34:	4620      	mov	r0, r4
 8004b36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b3a:	f000 b817 	b.w	8004b6c <_kill_r>
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d00a      	beq.n	8004b58 <_raise_r+0x4c>
 8004b42:	1c59      	adds	r1, r3, #1
 8004b44:	d103      	bne.n	8004b4e <_raise_r+0x42>
 8004b46:	2316      	movs	r3, #22
 8004b48:	6003      	str	r3, [r0, #0]
 8004b4a:	2001      	movs	r0, #1
 8004b4c:	bd38      	pop	{r3, r4, r5, pc}
 8004b4e:	2400      	movs	r4, #0
 8004b50:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004b54:	4628      	mov	r0, r5
 8004b56:	4798      	blx	r3
 8004b58:	2000      	movs	r0, #0
 8004b5a:	bd38      	pop	{r3, r4, r5, pc}

08004b5c <raise>:
 8004b5c:	4b02      	ldr	r3, [pc, #8]	; (8004b68 <raise+0xc>)
 8004b5e:	4601      	mov	r1, r0
 8004b60:	6818      	ldr	r0, [r3, #0]
 8004b62:	f7ff bfd3 	b.w	8004b0c <_raise_r>
 8004b66:	bf00      	nop
 8004b68:	20000010 	.word	0x20000010

08004b6c <_kill_r>:
 8004b6c:	b538      	push	{r3, r4, r5, lr}
 8004b6e:	4c07      	ldr	r4, [pc, #28]	; (8004b8c <_kill_r+0x20>)
 8004b70:	2300      	movs	r3, #0
 8004b72:	4605      	mov	r5, r0
 8004b74:	4608      	mov	r0, r1
 8004b76:	4611      	mov	r1, r2
 8004b78:	6023      	str	r3, [r4, #0]
 8004b7a:	f000 f813 	bl	8004ba4 <_kill>
 8004b7e:	1c43      	adds	r3, r0, #1
 8004b80:	d102      	bne.n	8004b88 <_kill_r+0x1c>
 8004b82:	6823      	ldr	r3, [r4, #0]
 8004b84:	b103      	cbz	r3, 8004b88 <_kill_r+0x1c>
 8004b86:	602b      	str	r3, [r5, #0]
 8004b88:	bd38      	pop	{r3, r4, r5, pc}
 8004b8a:	bf00      	nop
 8004b8c:	20003f68 	.word	0x20003f68

08004b90 <_getpid_r>:
 8004b90:	f000 b800 	b.w	8004b94 <_getpid>

08004b94 <_getpid>:
 8004b94:	4b02      	ldr	r3, [pc, #8]	; (8004ba0 <_getpid+0xc>)
 8004b96:	2258      	movs	r2, #88	; 0x58
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b9e:	4770      	bx	lr
 8004ba0:	20003f68 	.word	0x20003f68

08004ba4 <_kill>:
 8004ba4:	4b02      	ldr	r3, [pc, #8]	; (8004bb0 <_kill+0xc>)
 8004ba6:	2258      	movs	r2, #88	; 0x58
 8004ba8:	601a      	str	r2, [r3, #0]
 8004baa:	f04f 30ff 	mov.w	r0, #4294967295
 8004bae:	4770      	bx	lr
 8004bb0:	20003f68 	.word	0x20003f68

08004bb4 <_exit>:
 8004bb4:	e7fe      	b.n	8004bb4 <_exit>
	...

08004bb8 <_init>:
 8004bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bba:	bf00      	nop
 8004bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bbe:	bc08      	pop	{r3}
 8004bc0:	469e      	mov	lr, r3
 8004bc2:	4770      	bx	lr

08004bc4 <_fini>:
 8004bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bc6:	bf00      	nop
 8004bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bca:	bc08      	pop	{r3}
 8004bcc:	469e      	mov	lr, r3
 8004bce:	4770      	bx	lr
