{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559037307326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559037307338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 18:55:07 2019 " "Processing started: Tue May 28 18:55:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559037307338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037307338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single -c single " "Command: quartus_map --read_settings_files=on --write_settings_files=off single -c single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037307338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559037308936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559037308936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file epc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ePC-behavior " "Found design unit 1: ePC-behavior" {  } { { "ePC.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/ePC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328387 ""} { "Info" "ISGN_ENTITY_NAME" "1 ePC " "Found entity 1: ePC" {  } { { "ePC.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/ePC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esignextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file esignextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eSignExtend-logic " "Found design unit 1: eSignExtend-logic" {  } { { "eSignExtend.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eSignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328396 ""} { "Info" "ISGN_ENTITY_NAME" "1 eSignExtend " "Found entity 1: eSignExtend" {  } { { "eSignExtend.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eSignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eshiftadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eshiftadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eShiftAdder-behavior " "Found design unit 1: eShiftAdder-behavior" {  } { { "eShiftAdder.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eShiftAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328405 ""} { "Info" "ISGN_ENTITY_NAME" "1 eShiftAdder " "Found entity 1: eShiftAdder" {  } { { "eShiftAdder.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eShiftAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eregfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eregfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eRegFile-behavior " "Found design unit 1: eRegFile-behavior" {  } { { "eRegFile.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eRegFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328414 ""} { "Info" "ISGN_ENTITY_NAME" "1 eRegFile " "Found entity 1: eRegFile" {  } { { "eRegFile.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eRegFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emux32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emux32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMux32-logic " "Found design unit 1: eMux32-logic" {  } { { "eMUX32.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328422 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMux32 " "Found entity 1: eMux32" {  } { { "eMUX32.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMUX5-logic " "Found design unit 1: eMUX5-logic" {  } { { "eMUX5.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328430 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMUX5 " "Found entity 1: eMUX5" {  } { { "eMUX5.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eimem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eimem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eImem-behavior " "Found design unit 1: eImem-behavior" {  } { { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328439 ""} { "Info" "ISGN_ENTITY_NAME" "1 eImem " "Found entity 1: eImem" {  } { { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eDmem-behavior " "Found design unit 1: eDmem-behavior" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328448 ""} { "Info" "ISGN_ENTITY_NAME" "1 eDmem " "Found entity 1: eDmem" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "econtrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file econtrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eControl-logic " "Found design unit 1: eControl-logic" {  } { { "eControl.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328457 ""} { "Info" "ISGN_ENTITY_NAME" "1 eControl " "Found entity 1: eControl" {  } { { "eControl.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ealu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ealu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eALU-behavior " "Found design unit 1: eALU-behavior" {  } { { "eALU.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328465 ""} { "Info" "ISGN_ENTITY_NAME" "1 eALU " "Found entity 1: eALU" {  } { { "eALU.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eadd4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eadd4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eAdd4-behavior " "Found design unit 1: eAdd4-behavior" {  } { { "eAdd4.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eAdd4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328473 ""} { "Info" "ISGN_ENTITY_NAME" "1 eAdd4 " "Found entity 1: eAdd4" {  } { { "eAdd4.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eAdd4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 single " "Found entity 1: single" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yeshi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file yeshi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 yeshi " "Found entity 1: yeshi" {  } { { "yeshi.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/yeshi.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037328491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037328491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single " "Elaborating entity \"single\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559037328974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eControl eControl:inst2 " "Elaborating entity \"eControl\" for hierarchy \"eControl:inst2\"" {  } { { "single.bdf" "inst2" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 104 816 1024 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037328988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eImem eImem:inst3 " "Elaborating entity \"eImem\" for hierarchy \"eImem:inst3\"" {  } { { "single.bdf" "inst3" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 336 248 480 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037328994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM eImem:inst3\|LPM_ROM:data_memory " "Elaborating entity \"LPM_ROM\" for hierarchy \"eImem:inst3\|LPM_ROM:data_memory\"" {  } { { "eImem.vhd" "data_memory" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eImem:inst3\|LPM_ROM:data_memory " "Elaborated megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\"" {  } { { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eImem:inst3\|LPM_ROM:data_memory " "Instantiated megafunction \"eImem:inst3\|LPM_ROM:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE imem.mif " "Parameter \"LPM_FILE\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329057 ""}  } { { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559037329057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom eImem:inst3\|LPM_ROM:data_memory\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eImem:inst3\|LPM_ROM:data_memory\|altrom:srom eImem:inst3\|LPM_ROM:data_memory " "Elaborated megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\", which is child of megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block eImem:inst3\|LPM_ROM:data_memory " "Elaborated megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l961 " "Found entity 1: altsyncram_l961" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/db/altsyncram_l961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037329571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037329571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l961 eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_l961:auto_generated " "Elaborating entity \"altsyncram_l961\" for hierarchy \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_l961:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ePC ePC:inst " "Elaborating entity \"ePC\" for hierarchy \"ePC:inst\"" {  } { { "single.bdf" "inst" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 336 48 224 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eMux32 eMux32:inst13 " "Elaborating entity \"eMux32\" for hierarchy \"eMux32:inst13\"" {  } { { "single.bdf" "inst13" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { -176 360 544 -64 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329610 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pIn0 eMUX32.vhd(18) " "VHDL Process Statement warning at eMUX32.vhd(18): signal \"pIn0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eMUX32.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX32.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559037329612 "|single|eMux32:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pIn1 eMUX32.vhd(20) " "VHDL Process Statement warning at eMUX32.vhd(20): signal \"pIn1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eMUX32.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX32.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559037329612 "|single|eMux32:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eALU eALU:inst6 " "Elaborating entity \"eALU\" for hierarchy \"eALU:inst6\"" {  } { { "single.bdf" "inst6" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 352 1328 1544 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eRegFile eRegFile:inst4 " "Elaborating entity \"eRegFile\" for hierarchy \"eRegFile:inst4\"" {  } { { "single.bdf" "inst4" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 344 824 1088 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eDmem eDmem:inst5 " "Elaborating entity \"eDmem\" for hierarchy \"eDmem:inst5\"" {  } { { "single.bdf" "inst5" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 368 1608 1848 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ eDmem:inst5\|LPM_RAM_DQ:data_memory " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"eDmem:inst5\|LPM_RAM_DQ:data_memory\"" {  } { { "eDmem.vhd" "data_memory" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eDmem:inst5\|LPM_RAM_DQ:data_memory " "Elaborated megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\"" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eDmem:inst5\|LPM_RAM_DQ:data_memory " "Instantiated megafunction \"eDmem:inst5\|LPM_RAM_DQ:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE dmem.mif " "Parameter \"LPM_FILE\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559037329726 ""}  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559037329726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329797 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices " "Assertion warning: altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } } { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 368 1608 1848 512 "inst5" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037329801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram eDmem:inst5\|LPM_RAM_DQ:data_memory " "Elaborated megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\", which is child of megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block eDmem:inst5\|LPM_RAM_DQ:data_memory " "Elaborated megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8sf1 " "Found entity 1: altsyncram_8sf1" {  } { { "db/altsyncram_8sf1.tdf" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/db/altsyncram_8sf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559037329961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037329961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8sf1 eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_8sf1:auto_generated " "Elaborating entity \"altsyncram_8sf1\" for hierarchy \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_8sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eMUX5 eMUX5:inst11 " "Elaborating entity \"eMUX5\" for hierarchy \"eMUX5:inst11\"" {  } { { "single.bdf" "inst11" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 544 512 688 656 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037329995 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pIn1 eMUX5.vhd(18) " "VHDL Process Statement warning at eMUX5.vhd(18): signal \"pIn1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eMUX5.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX5.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559037329997 "|single|eMUX5:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pIn0 eMUX5.vhd(20) " "VHDL Process Statement warning at eMUX5.vhd(20): signal \"pIn0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eMUX5.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX5.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559037329997 "|single|eMUX5:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eSignExtend eSignExtend:inst9 " "Elaborating entity \"eSignExtend\" for hierarchy \"eSignExtend:inst9\"" {  } { { "single.bdf" "inst9" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 536 840 1016 616 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037330000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eAdd4 eAdd4:inst8 " "Elaborating entity \"eAdd4\" for hierarchy \"eAdd4:inst8\"" {  } { { "single.bdf" "inst8" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 176 248 424 256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037330005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eShiftAdder eShiftAdder:inst1 " "Elaborating entity \"eShiftAdder\" for hierarchy \"eShiftAdder:inst1\"" {  } { { "single.bdf" "inst1" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { -24 1072 1256 56 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037330009 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[31\] pInstruction\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[31\]\" to the node \"pInstruction\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[30\] pInstruction\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[30\]\" to the node \"pInstruction\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[29\] pInstruction\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[29\]\" to the node \"pInstruction\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[28\] pInstruction\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[28\]\" to the node \"pInstruction\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[27\] pInstruction\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[27\]\" to the node \"pInstruction\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[26\] pInstruction\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[26\]\" to the node \"pInstruction\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[5\] pInstruction\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[5\]\" to the node \"pInstruction\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[4\] pInstruction\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[4\]\" to the node \"pInstruction\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[3\] pInstruction\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[3\]\" to the node \"pInstruction\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[2\] pInstruction\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[2\]\" to the node \"pInstruction\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[1\] pInstruction\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[1\]\" to the node \"pInstruction\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[0\] pInstruction\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[0\]\" to the node \"pInstruction\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[25\] pInstruction\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[25\]\" to the node \"pInstruction\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[24\] pInstruction\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[24\]\" to the node \"pInstruction\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[23\] pInstruction\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[23\]\" to the node \"pInstruction\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[22\] pInstruction\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[22\]\" to the node \"pInstruction\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[21\] pInstruction\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[21\]\" to the node \"pInstruction\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[20\] pInstruction\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[20\]\" to the node \"pInstruction\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[19\] pInstruction\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[19\]\" to the node \"pInstruction\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[18\] pInstruction\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[18\]\" to the node \"pInstruction\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[17\] pInstruction\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[17\]\" to the node \"pInstruction\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[16\] pInstruction\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[16\]\" to the node \"pInstruction\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[15\] pInstruction\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[15\]\" to the node \"pInstruction\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[14\] pInstruction\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[14\]\" to the node \"pInstruction\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[13\] pInstruction\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[13\]\" to the node \"pInstruction\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[12\] pInstruction\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[12\]\" to the node \"pInstruction\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[11\] pInstruction\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[11\]\" to the node \"pInstruction\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[10\] pInstruction\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[10\]\" to the node \"pInstruction\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[9\] pInstruction\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[9\]\" to the node \"pInstruction\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[8\] pInstruction\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[8\]\" to the node \"pInstruction\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[7\] pInstruction\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[7\]\" to the node \"pInstruction\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[6\] pInstruction\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[6\]\" to the node \"pInstruction\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[25\] eRegFile:inst4\|Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[25\]\" to the node \"eRegFile:inst4\|Equal0\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1559037333649 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1559037333649 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[31\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[31\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[30\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[30\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[29\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[29\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[28\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[28\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[27\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[27\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[26\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[26\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[5\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[5\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[4\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[4\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[3\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[3\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[2\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[2\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[1\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[1\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[0\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[0\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[24\] eRegFile:inst4\|Equal0 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[24\]\" to the node \"eRegFile:inst4\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[23\] eRegFile:inst4\|Equal0 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[23\]\" to the node \"eRegFile:inst4\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[22\] eRegFile:inst4\|Equal0 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[22\]\" to the node \"eRegFile:inst4\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[21\] eRegFile:inst4\|Equal0 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[21\]\" to the node \"eRegFile:inst4\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[20\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[20\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[19\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[19\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[18\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[18\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[17\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[17\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[16\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[16\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[15\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[15\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[14\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[14\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[13\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[13\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[12\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[12\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[11\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[11\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[10\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[10\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[9\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[9\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[8\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[8\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[7\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[7\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[6\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[6\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[31\] eMux32:inst12\|pOut\[31\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[31\]\" to the node \"eMux32:inst12\|pOut\[31\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[30\] eMux32:inst12\|pOut\[30\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[30\]\" to the node \"eMux32:inst12\|pOut\[30\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[29\] eMux32:inst12\|pOut\[29\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[29\]\" to the node \"eMux32:inst12\|pOut\[29\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[28\] eMux32:inst12\|pOut\[28\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[28\]\" to the node \"eMux32:inst12\|pOut\[28\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[27\] eMux32:inst12\|pOut\[27\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[27\]\" to the node \"eMux32:inst12\|pOut\[27\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[26\] eMux32:inst12\|pOut\[26\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[26\]\" to the node \"eMux32:inst12\|pOut\[26\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[25\] eMux32:inst12\|pOut\[25\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[25\]\" to the node \"eMux32:inst12\|pOut\[25\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[24\] eMux32:inst12\|pOut\[24\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[24\]\" to the node \"eMux32:inst12\|pOut\[24\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[23\] eMux32:inst12\|pOut\[23\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[23\]\" to the node \"eMux32:inst12\|pOut\[23\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[22\] eMux32:inst12\|pOut\[22\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[22\]\" to the node \"eMux32:inst12\|pOut\[22\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[21\] eMux32:inst12\|pOut\[21\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[21\]\" to the node \"eMux32:inst12\|pOut\[21\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[20\] eMux32:inst12\|pOut\[20\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[20\]\" to the node \"eMux32:inst12\|pOut\[20\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[19\] eMux32:inst12\|pOut\[19\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[19\]\" to the node \"eMux32:inst12\|pOut\[19\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[18\] eMux32:inst12\|pOut\[18\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[18\]\" to the node \"eMux32:inst12\|pOut\[18\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[17\] eMux32:inst12\|pOut\[17\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[17\]\" to the node \"eMux32:inst12\|pOut\[17\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[16\] eMux32:inst12\|pOut\[16\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[16\]\" to the node \"eMux32:inst12\|pOut\[16\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[15\] eMux32:inst12\|pOut\[15\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[15\]\" to the node \"eMux32:inst12\|pOut\[15\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[14\] eMux32:inst12\|pOut\[14\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[14\]\" to the node \"eMux32:inst12\|pOut\[14\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[13\] eMux32:inst12\|pOut\[13\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[13\]\" to the node \"eMux32:inst12\|pOut\[13\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[12\] eMux32:inst12\|pOut\[12\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[12\]\" to the node \"eMux32:inst12\|pOut\[12\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[11\] eMux32:inst12\|pOut\[11\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[11\]\" to the node \"eMux32:inst12\|pOut\[11\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[10\] eMux32:inst12\|pOut\[10\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[10\]\" to the node \"eMux32:inst12\|pOut\[10\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[9\] eMux32:inst12\|pOut\[9\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[9\]\" to the node \"eMux32:inst12\|pOut\[9\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[8\] eMux32:inst12\|pOut\[8\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[8\]\" to the node \"eMux32:inst12\|pOut\[8\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[7\] eMux32:inst12\|pOut\[7\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[7\]\" to the node \"eMux32:inst12\|pOut\[7\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[6\] eMux32:inst12\|pOut\[6\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[6\]\" to the node \"eMux32:inst12\|pOut\[6\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[5\] eMux32:inst12\|pOut\[5\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[5\]\" to the node \"eMux32:inst12\|pOut\[5\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[4\] eMux32:inst12\|pOut\[4\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[4\]\" to the node \"eMux32:inst12\|pOut\[4\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[3\] eMux32:inst12\|pOut\[3\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[3\]\" to the node \"eMux32:inst12\|pOut\[3\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[2\] eMux32:inst12\|pOut\[2\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[2\]\" to the node \"eMux32:inst12\|pOut\[2\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[1\] eMux32:inst12\|pOut\[1\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[1\]\" to the node \"eMux32:inst12\|pOut\[1\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[0\] eMux32:inst12\|pOut\[0\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[0\]\" to the node \"eMux32:inst12\|pOut\[0\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1559037333653 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1559037333653 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pNEXTPC\[1\] GND " "Pin \"pNEXTPC\[1\]\" is stuck at GND" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { -40 -168 8 -24 "pNEXTPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559037334105 "|single|pNEXTPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pNEXTPC\[0\] GND " "Pin \"pNEXTPC\[0\]\" is stuck at GND" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { -40 -168 8 -24 "pNEXTPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559037334105 "|single|pNEXTPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pPC\[1\] GND " "Pin \"pPC\[1\]\" is stuck at GND" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 280 232 408 296 "pPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559037334105 "|single|pPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pPC\[0\] GND " "Pin \"pPC\[0\]\" is stuck at GND" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 280 232 408 296 "pPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559037334105 "|single|pPC[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559037334105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559037334281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559037335800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559037335800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1490 " "Implemented 1490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559037336499 ""} { "Info" "ICUT_CUT_TM_OPINS" "228 " "Implemented 228 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559037336499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1196 " "Implemented 1196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559037336499 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559037336499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559037336499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559037336568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 18:55:36 2019 " "Processing ended: Tue May 28 18:55:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559037336568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559037336568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559037336568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559037336568 ""}
