
*** Running vivado
    with args -log design_1_sinus_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sinus_gen_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_sinus_gen_0_0.tcl -notrace
Command: synth_design -top design_1_sinus_gen_0_0 -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 12 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12368 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 484.535 ; gain = 101.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sinus_gen_0_0' [c:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/bd/design_1/ip/design_1_sinus_gen_0_0/synth/design_1_sinus_gen_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sinus_gen' [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:2]
	Parameter SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'sine.mem' is read successfully [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:10]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
WARNING: [Synth 8-3848] Net rom_memory in module/entity sinus_gen does not have driver. [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:7]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'sinus_gen' (1#1) [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/new/sinus_gen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sinus_gen_0_0' (2#1) [c:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.srcs/sources_1/bd/design_1/ip/design_1_sinus_gen_0_0/synth/design_1_sinus_gen_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 540.895 ; gain = 157.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 540.895 ; gain = 157.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 540.895 ; gain = 157.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 540.895 ; gain = 157.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sinus_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[0]' (FD) to 'inst/sinus_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[1]' (FD) to 'inst/sinus_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[2]' (FD) to 'inst/sinus_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[3]' (FD) to 'inst/sinus_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[4]' (FD) to 'inst/sinus_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[5]' (FD) to 'inst/sinus_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[6]' (FD) to 'inst/sinus_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[7]' (FD) to 'inst/sinus_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[8]' (FD) to 'inst/sinus_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[9]' (FD) to 'inst/sinus_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[10]' (FD) to 'inst/sinus_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[11]' (FD) to 'inst/sinus_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[12]' (FD) to 'inst/sinus_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[13]' (FD) to 'inst/sinus_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/sinus_reg[14]' (FD) to 'inst/sinus_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sinus_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 837.668 ; gain = 454.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1024 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 837.668 ; gain = 454.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 837.668 ; gain = 454.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 945.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 949.355 ; gain = 578.926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 949.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.runs/design_1_sinus_gen_0_0_synth_1/design_1_sinus_gen_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1476.418 ; gain = 527.063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1476.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/TESTE_CORDIC3/TESTE_CORDIC3.runs/design_1_sinus_gen_0_0_synth_1/design_1_sinus_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sinus_gen_0_0_utilization_synth.rpt -pb design_1_sinus_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 28 00:13:39 2020...
