// Seed: 327088249
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 : 'b0] id_4, id_5;
endmodule
module module_1 #(
    parameter id_9 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire _id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wor id_3;
  input wire id_2;
  output wire id_1;
  wire [id_9 : 1  ==  1] id_15;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_5
  );
  wire id_16;
  ;
  assign #(1 | 1 - (-1)) id_3 = -1 + id_2;
endmodule
