From c9efa5b79349bf2409813f63d2e475297f150a48 Mon Sep 17 00:00:00 2001
Message-Id: <c9efa5b79349bf2409813f63d2e475297f150a48.1413837857.git.chang-joon.lee@intel.com>
In-Reply-To: <006497b7323eca32c2f489a1a9f662743c0d16d2.1413837855.git.chang-joon.lee@intel.com>
References: <006497b7323eca32c2f489a1a9f662743c0d16d2.1413837855.git.chang-joon.lee@intel.com>
From: Rafael Barbalho <rafael.barbalho@intel.com>
Date: Thu, 25 Sep 2014 13:28:30 +0100
Subject: [PATCH 296/312] Revert "FOR_UPSTREAM [VPG]: drm/i915: iclk5 hw wa
 added"

This reverts commit 2aa6251177b2e53995a78c29c4b731229e0a8fb9.

For: GMINL-1778
Change-Id: Ia166e6dd1ec29e5ac6036c49ad93ce6cb3e5e04c
Signed-off-by: Rafael Barbalho <rafael.barbalho@intel.com>
---
 drivers/gpu/drm/i915/i915_drv.h       |   11 ------
 drivers/gpu/drm/i915/i915_reg.h       |    8 -----
 drivers/gpu/drm/i915/intel_display.c  |   63 ++++++++++-----------------------
 drivers/gpu/drm/i915/intel_sideband.c |   46 ------------------------
 4 files changed, 19 insertions(+), 109 deletions(-)

diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
index 82e5e59..97ae953 100644
--- a/drivers/gpu/drm/i915/i915_drv.h
+++ b/drivers/gpu/drm/i915/i915_drv.h
@@ -2906,10 +2906,6 @@ void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value,
 u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg);
 void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
 
-int intel_pmc_read32(struct drm_i915_private *dev_priv, u32 reg,  u32 *val);
-int intel_pmc_write32(struct drm_i915_private *dev_priv, u32 reg, u32 val);
-int intel_pmc_write32_bits(struct drm_i915_private *dev_priv, \
-			u32 reg, u32 val, u32 mask);
 int vlv_gpu_freq(struct drm_i915_private *dev_priv, int val);
 int vlv_freq_opcode(struct drm_i915_private *dev_priv, int val);
 
@@ -2968,13 +2964,6 @@ extern void i915_write_bits32(struct drm_i915_private *dev_priv,
 #define INTEL_BROADCAST_RGB_FULL 1
 #define INTEL_BROADCAST_RGB_LIMITED 2
 
-#define intel_pmc_read(dev_priv, reg, val) \
-		intel_pmc_read32(dev_priv, reg, val)
-#define intel_pmc_write(dev_priv, reg, val) \
-		intel_pmc_write32(dev_priv, reg, val)
-#define intel_pmc_write_bits(dev_priv, reg, val, mask) \
-		intel_pmc_write32_bits(dev_priv, reg, val, mask)
-
 static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev)
 {
 	if (HAS_PCH_SPLIT(dev))
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index 44703fd..d963492 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -476,13 +476,6 @@
 #define  DEBUG_RESET_FULL		(1<<7)
 #define  DEBUG_RESET_RENDER		(1<<8)
 #define  DEBUG_RESET_DISPLAY		(1<<9)
-/*
- * PMC HW WA Reg
- */
-#define PMC_WA_FORICLK5_REG		0xB4
-#define PMC_WA_HNDSHK			(1<<0)
-#define PMC_WA_ICLK5_BIT16_BND		(1<<1)
-#define PMC_WA_ICLK5_BIT17_SPRD		(1<<2)
 
 /*
  * IOSF sideband
@@ -507,7 +500,6 @@
 #define   MAX_GPIO_NUM				172
 #define   IOSF_PORT_CCK				0x14
 #define   IOSF_PORT_CCU				0xA9
-#define IOSF_PORT_PMC				0x52
 #define   IOSF_PORT_GPS_CORE			0x48
 #define   IOSF_PORT_FLISDSI			0x1B
 #define VLV_IOSF_DATA				(VLV_DISPLAY_BASE + 0x2104)
diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index aeac228..3534d51 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -6667,9 +6667,8 @@ void valleyview_program_clock_bending(struct drm_i915_private *dev_priv,
 	bool ssbendupdown = 0, clkbenden = 0;
 	u32 iClk1val = 0, iClk0val = 0, iClk5val = 0, writeval = 0;
 	unsigned long long bendadjust = 0, bendstepsize = 0;
-	u32 bendtimetosw = 0, regval = 0;
+	u32 bendtimetosw = 0;
 	unsigned long long mult = 0, div = 0;
-	unsigned long timeout = jiffies + msecs_to_jiffies(100);
 
 	clkbenden = clockbend->is_enable;
 	if (clockbend->is_enable) {
@@ -6742,22 +6741,15 @@ void valleyview_program_clock_bending(struct drm_i915_private *dev_priv,
 
 			Disable clock bending if enabled: toggling of enable bit
 			is required for new parameters to take effect.*/
-			iClk5val = vlv_nc_read(dev_priv, CCU_iCLK5_REG);
+			intel_iosf_rw(dev_priv, OPCODE_REG_READ,
+				IOSF_PORT_CCU, CCU_iCLK5_REG, &iClk5val);
 			if (true == ((iClk5val & iCLK5_DISPBENDCLKEN)
 					>> iCLK5_BENDCLKEN_SHIFT)) {
-				/* HW WA - Clear the dispbendclken */
-				intel_pmc_write_bits(dev_priv,
-				PMC_WA_FORICLK5_REG, PMC_WA_HNDSHK, 0x3);
-				do {
-					regval = 0xF; /* Random */
-					intel_pmc_read(dev_priv,
-						PMC_WA_FORICLK5_REG, &regval);
-				 /* Wait for handshake bit clearance */
-				} while (((regval & PMC_WA_HNDSHK) != 0x0) &&
-					time_after(timeout, jiffies));
-				if (time_after(jiffies, timeout))
-					DRM_DEBUG_DRIVER(
-					"Clock bending prgm timed out\n");
+				writeval = ~iCLK5_DISPBENDCLKEN;
+				iClk5val = iClk5val & writeval;
+				intel_iosf_rw(dev_priv, OPCODE_REG_WRITE,
+					IOSF_PORT_CCU, CCU_iCLK5_REG,
+					&iClk5val);
 			}
 
 			/*program step size*/
@@ -6781,20 +6773,12 @@ void valleyview_program_clock_bending(struct drm_i915_private *dev_priv,
 				IOSF_PORT_CCU, CCU_iCLK1_REG, &iClk1val);
 
 			/*enable clock bend*/
-			/* Alternative HW WA */
-			/* Handshake bit and bit 1 mapped to bit 16 of iclk5 */
-			intel_pmc_write_bits(dev_priv, PMC_WA_FORICLK5_REG,
-				PMC_WA_HNDSHK | PMC_WA_ICLK5_BIT16_BND, 0x3);
-			do {
-				regval = 0xF; /* Random */
-				intel_pmc_read(dev_priv,
-					PMC_WA_FORICLK5_REG, &regval);
-			/* Wait for handshake bit clearance */
-			} while (((regval & PMC_WA_HNDSHK) != 0x0) &&
-				time_after(timeout, jiffies));
-			if (time_after(jiffies, timeout))
-				DRM_DEBUG_DRIVER(
-				"Clock bending prgm timed out\n");
+			intel_iosf_rw(dev_priv, OPCODE_REG_READ,
+				IOSF_PORT_CCU, CCU_iCLK5_REG, &iClk5val);
+			writeval = iCLK5_DISPBENDCLKREQ | iCLK5_DISPBENDCLKEN;
+			iClk5val = iClk5val | writeval;
+			intel_iosf_rw(dev_priv, OPCODE_REG_WRITE,
+				IOSF_PORT_CCU, CCU_iCLK5_REG, &iClk5val);
 		} else {
 			clkbenden = false;
 		}
@@ -6815,20 +6799,11 @@ void valleyview_program_clock_bending(struct drm_i915_private *dev_priv,
 		intel_iosf_rw(dev_priv, OPCODE_REG_WRITE, IOSF_PORT_CCU,
 				CCU_iCLK1_REG, &iClk1val);
 
-		/* Alternative HW WA */
-		intel_pmc_write_bits(dev_priv,
-			PMC_WA_FORICLK5_REG, PMC_WA_HNDSHK, 0x3);
-		do {
-			regval = 0xF; /* Random */
-			intel_pmc_read(dev_priv, PMC_WA_FORICLK5_REG, &regval);
-		 /* Wait for handshake bit clearance */
-		} while (((regval & PMC_WA_HNDSHK) != 0x0) &&
-			time_after(timeout, jiffies));
-		if (time_after(jiffies, timeout))
-			DRM_DEBUG_DRIVER(
-			"Clock bending prgm timed out\n");
-		iClk5val = vlv_nc_read(dev_priv, CCU_iCLK5_REG);
-		DRM_DEBUG_DRIVER("iCLK5 Reg Value = %x\n", iClk5val);
+		intel_iosf_rw(dev_priv, OPCODE_REG_READ,
+				IOSF_PORT_CCU, CCU_iCLK5_REG, &iClk5val);
+		iClk5val = iClk5val & ~iCLK5_DISPBENDCLKEN;
+		intel_iosf_rw(dev_priv, OPCODE_REG_WRITE, IOSF_PORT_CCU,
+				CCU_iCLK5_REG, &iClk5val);
 	}
 }
 
diff --git a/drivers/gpu/drm/i915/intel_sideband.c b/drivers/gpu/drm/i915/intel_sideband.c
index 47069d2..bbab71c 100644
--- a/drivers/gpu/drm/i915/intel_sideband.c
+++ b/drivers/gpu/drm/i915/intel_sideband.c
@@ -45,13 +45,6 @@ static int vlv_sideband_rw(struct drm_i915_private *dev_priv, u32 devfn,
 	u32 cmd, be = 0xf, bar = 0;
 	bool is_read = (opcode == SB_MRD_NP || opcode == SB_CRRDDA_NP);
 
-	if (port == IOSF_PORT_PMC) {
-		if (is_read)
-			opcode = 0x0;
-		else
-			opcode = 0x1;
-	}
-
 	cmd = (devfn << IOSF_DEVFN_SHIFT) | (opcode << IOSF_OPCODE_SHIFT) |
 		(port << IOSF_PORT_SHIFT) | (be << IOSF_BYTE_ENABLES_SHIFT) |
 		(bar << IOSF_BAR_SHIFT);
@@ -87,25 +80,6 @@ static int vlv_sideband_rw(struct drm_i915_private *dev_priv, u32 devfn,
 	return 0;
 }
 
-static int vlv_sideband_rw32_bits(struct drm_i915_private *dev_priv, u32 devfn,
-			   u32 port, u32 opcode, u32 addr, u32 *val, u32 mask)
-{
-	u32 tmp;
-	int status;
-
-	status = vlv_sideband_rw(dev_priv, DPIO_DEVFN, port,
-					SB_MRD_NP, addr, &tmp);
-	if (status != 0)
-		return status;
-	tmp = tmp & ~mask;
-	*val = *val & mask;
-	tmp = *val | tmp;
-
-	return vlv_sideband_rw(dev_priv, DPIO_DEVFN, IOSF_PORT_PMC,
-				SB_MWR_NP, addr, &tmp);
-
-}
-
 u32 vlv_punit_read(struct drm_i915_private *dev_priv, u8 addr)
 {
 	u32 val = 0;
@@ -312,23 +286,3 @@ void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val)
 	vlv_sideband_rw(dev_priv, DPIO_DEVFN, IOSF_PORT_FLISDSI, SB_CRWRDA_NP,
 			reg, &val);
 }
-
-int intel_pmc_read32(struct drm_i915_private *dev_priv, u32 reg, u32 *val)
-{
-
-	return vlv_sideband_rw(dev_priv, DPIO_DEVFN, IOSF_PORT_PMC,
-				SB_MRD_NP, reg, val);
-}
-
-int intel_pmc_write32(struct drm_i915_private *dev_priv, u32 reg, u32 val)
-{
-	return vlv_sideband_rw(dev_priv, DPIO_DEVFN, IOSF_PORT_PMC,
-				SB_MWR_NP, reg, &val);
-}
-
-int intel_pmc_write32_bits(struct drm_i915_private *dev_priv, u32 reg,
-				u32 val, u32 mask)
-{
-	return vlv_sideband_rw32_bits(dev_priv, DPIO_DEVFN, IOSF_PORT_PMC,
-				SB_MWR_NP, reg, &val, mask);
-}
-- 
1.7.9.5

