`default_nettype none

module alu_core (
    input  wire [31:0] a,
    input  wire [31:0] b,
    input  wire [2:0]  opcode,
    output reg  [31:0] result
);

    always @(*) begin
        case (opcode)
            3'b000: result = a + b;        // ADD
            3'b001: result = a - b;        // SUB
            3'b010: result = a + 32'd1;    // INC A
            3'b011: result = a - 32'd1;    // DEC A
            3'b100: result = a & b;        // AND
            3'b101: result = a | b;        // OR
            3'b110: result = a ^ b;        // XOR
            3'b111: result = ~a;           // NOT A
            default: result = 32'b0;
        endcase
    end

endmodule

`default_nettype wire
