@W: FX1039 :"/home/tumo/fpga-workspace/shift-register/work/verilog/reset_conditioner_1.v":29:2:29:7|User-specified initial value defined for instance reset_cond.M_stage_q[3:0] is being ignored. 
@W: FX1039 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|User-specified initial value defined for instance sr_chain.M_main_clock_count_q[24:0] is being ignored. 
@W: FX1039 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|User-specified initial value defined for instance sr_chain.M_sr_rest_cycles_q[24:0] is being ignored. 
@W: FX1039 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|User-specified initial value defined for instance sr_chain.M_sr_bit_q is being ignored. 
@W: FX1039 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|User-specified initial value defined for instance sr_chain.M_sr_clock_count_q[4:0] is being ignored. 
@W: FX1039 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|User-specified initial value defined for instance sr_chain.M_sr_is_sending_q is being ignored. 
@W: FX1039 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|User-specified initial value defined for instance sr_chain.M_sr_data_buffer_q[7:0] is being ignored. 
@W: BN132 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|Removing instance sr_chain.M_sr_data_buffer_q[7] because it is equivalent to instance sr_chain.M_sr_data_buffer_q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|Removing instance sr_chain.M_sr_data_buffer_q[5] because it is equivalent to instance sr_chain.M_sr_data_buffer_q[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|Removing instance sr_chain.M_sr_data_buffer_q[4] because it is equivalent to instance sr_chain.M_sr_data_buffer_q[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|Removing instance sr_chain.M_sr_data_buffer_q[6] because it is equivalent to instance sr_chain.M_sr_data_buffer_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|Removing instance sr_chain.M_sr_data_buffer_q[2] because it is equivalent to instance sr_chain.M_sr_data_buffer_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":85:2:85:7|Removing instance sr_chain.M_sr_data_buffer_q[1] because it is equivalent to instance sr_chain.M_sr_data_buffer_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
