
GMU_2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040b8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08004240  08004240  00014240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004270  08004270  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004270  08004270  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004270  08004270  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004270  08004270  00014270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004274  08004274  00014274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004278  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          0000011c  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000128  20000128  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000e750  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002941  00000000  00000000  0002e7cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e50  00000000  00000000  00031110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ae9  00000000  00000000  00031f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001ee10  00000000  00000000  00032a49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00013fdd  00000000  00000000  00051859  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000bad82  00000000  00000000  00065836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003a70  00000000  00000000  001205b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00124028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004228 	.word	0x08004228

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004228 	.word	0x08004228

080001c8 <HAL_ADC_ConvCpltCallback>:
	HAL_OPAMP_Start(&hopamp1);
	HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);
	HAL_ADC_Start_IT(&hadc1);
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80001d8:	d106      	bne.n	80001e8 <HAL_ADC_ConvCpltCallback+0x20>
	{
		adcValue = HAL_ADC_GetValue(hadc);
 80001da:	6878      	ldr	r0, [r7, #4]
 80001dc:	f000 fdb6 	bl	8000d4c <HAL_ADC_GetValue>
 80001e0:	4603      	mov	r3, r0
 80001e2:	b29a      	uxth	r2, r3
 80001e4:	4b02      	ldr	r3, [pc, #8]	; (80001f0 <HAL_ADC_ConvCpltCallback+0x28>)
 80001e6:	801a      	strh	r2, [r3, #0]
	}
}
 80001e8:	bf00      	nop
 80001ea:	3708      	adds	r7, #8
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bd80      	pop	{r7, pc}
 80001f0:	20000028 	.word	0x20000028

080001f4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b08a      	sub	sp, #40	; 0x28
 80001f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80001fa:	f107 031c 	add.w	r3, r7, #28
 80001fe:	2200      	movs	r2, #0
 8000200:	601a      	str	r2, [r3, #0]
 8000202:	605a      	str	r2, [r3, #4]
 8000204:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	2200      	movs	r2, #0
 800020a:	601a      	str	r2, [r3, #0]
 800020c:	605a      	str	r2, [r3, #4]
 800020e:	609a      	str	r2, [r3, #8]
 8000210:	60da      	str	r2, [r3, #12]
 8000212:	611a      	str	r2, [r3, #16]
 8000214:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000216:	4b2e      	ldr	r3, [pc, #184]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000218:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800021c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800021e:	4b2c      	ldr	r3, [pc, #176]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000220:	2200      	movs	r2, #0
 8000222:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000224:	4b2a      	ldr	r3, [pc, #168]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000226:	2200      	movs	r2, #0
 8000228:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800022a:	4b29      	ldr	r3, [pc, #164]	; (80002d0 <MX_ADC1_Init+0xdc>)
 800022c:	2200      	movs	r2, #0
 800022e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000230:	4b27      	ldr	r3, [pc, #156]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000232:	2200      	movs	r2, #0
 8000234:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000236:	4b26      	ldr	r3, [pc, #152]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000238:	2200      	movs	r2, #0
 800023a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800023e:	4b24      	ldr	r3, [pc, #144]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000240:	2200      	movs	r2, #0
 8000242:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000244:	4b22      	ldr	r3, [pc, #136]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000246:	2201      	movs	r2, #1
 8000248:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800024a:	4b21      	ldr	r3, [pc, #132]	; (80002d0 <MX_ADC1_Init+0xdc>)
 800024c:	2200      	movs	r2, #0
 800024e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000250:	4b1f      	ldr	r3, [pc, #124]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000252:	2201      	movs	r2, #1
 8000254:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000256:	4b1e      	ldr	r3, [pc, #120]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000258:	2200      	movs	r2, #0
 800025a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800025e:	4b1c      	ldr	r3, [pc, #112]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000260:	2204      	movs	r2, #4
 8000262:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000264:	4b1a      	ldr	r3, [pc, #104]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000266:	2200      	movs	r2, #0
 8000268:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800026a:	4b19      	ldr	r3, [pc, #100]	; (80002d0 <MX_ADC1_Init+0xdc>)
 800026c:	2200      	movs	r2, #0
 800026e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000270:	4817      	ldr	r0, [pc, #92]	; (80002d0 <MX_ADC1_Init+0xdc>)
 8000272:	f000 fb8b 	bl	800098c <HAL_ADC_Init>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d001      	beq.n	8000280 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800027c:	f000 f9b4 	bl	80005e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000280:	2300      	movs	r3, #0
 8000282:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000284:	f107 031c 	add.w	r3, r7, #28
 8000288:	4619      	mov	r1, r3
 800028a:	4811      	ldr	r0, [pc, #68]	; (80002d0 <MX_ADC1_Init+0xdc>)
 800028c:	f001 fb64 	bl	8001958 <HAL_ADCEx_MultiModeConfigChannel>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000296:	f000 f9a7 	bl	80005e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800029a:	2303      	movs	r3, #3
 800029c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800029e:	2301      	movs	r3, #1
 80002a0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80002a2:	2300      	movs	r3, #0
 80002a4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 80002a6:	2305      	movs	r3, #5
 80002a8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80002aa:	2300      	movs	r3, #0
 80002ac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80002ae:	2300      	movs	r3, #0
 80002b0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	4619      	mov	r1, r3
 80002b6:	4806      	ldr	r0, [pc, #24]	; (80002d0 <MX_ADC1_Init+0xdc>)
 80002b8:	f001 f864 	bl	8001384 <HAL_ADC_ConfigChannel>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80002c2:	f000 f991 	bl	80005e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002c6:	bf00      	nop
 80002c8:	3728      	adds	r7, #40	; 0x28
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	2000002c 	.word	0x2000002c

080002d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80002e4:	d113      	bne.n	800030e <HAL_ADC_MspInit+0x3a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80002e6:	4b0c      	ldr	r3, [pc, #48]	; (8000318 <HAL_ADC_MspInit+0x44>)
 80002e8:	695b      	ldr	r3, [r3, #20]
 80002ea:	4a0b      	ldr	r2, [pc, #44]	; (8000318 <HAL_ADC_MspInit+0x44>)
 80002ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002f0:	6153      	str	r3, [r2, #20]
 80002f2:	4b09      	ldr	r3, [pc, #36]	; (8000318 <HAL_ADC_MspInit+0x44>)
 80002f4:	695b      	ldr	r3, [r3, #20]
 80002f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002fa:	60fb      	str	r3, [r7, #12]
 80002fc:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80002fe:	2200      	movs	r2, #0
 8000300:	2100      	movs	r1, #0
 8000302:	2012      	movs	r0, #18
 8000304:	f001 fe57 	bl	8001fb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000308:	2012      	movs	r0, #18
 800030a:	f001 fe70 	bl	8001fee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800030e:	bf00      	nop
 8000310:	3710      	adds	r7, #16
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	40021000 	.word	0x40021000

0800031c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000320:	4b17      	ldr	r3, [pc, #92]	; (8000380 <MX_CAN_Init+0x64>)
 8000322:	4a18      	ldr	r2, [pc, #96]	; (8000384 <MX_CAN_Init+0x68>)
 8000324:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000326:	4b16      	ldr	r3, [pc, #88]	; (8000380 <MX_CAN_Init+0x64>)
 8000328:	2204      	movs	r2, #4
 800032a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800032c:	4b14      	ldr	r3, [pc, #80]	; (8000380 <MX_CAN_Init+0x64>)
 800032e:	2200      	movs	r2, #0
 8000330:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000332:	4b13      	ldr	r3, [pc, #76]	; (8000380 <MX_CAN_Init+0x64>)
 8000334:	2200      	movs	r2, #0
 8000336:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_11TQ;
 8000338:	4b11      	ldr	r3, [pc, #68]	; (8000380 <MX_CAN_Init+0x64>)
 800033a:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 800033e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_6TQ;
 8000340:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <MX_CAN_Init+0x64>)
 8000342:	f44f 02a0 	mov.w	r2, #5242880	; 0x500000
 8000346:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000348:	4b0d      	ldr	r3, [pc, #52]	; (8000380 <MX_CAN_Init+0x64>)
 800034a:	2200      	movs	r2, #0
 800034c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800034e:	4b0c      	ldr	r3, [pc, #48]	; (8000380 <MX_CAN_Init+0x64>)
 8000350:	2200      	movs	r2, #0
 8000352:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000354:	4b0a      	ldr	r3, [pc, #40]	; (8000380 <MX_CAN_Init+0x64>)
 8000356:	2200      	movs	r2, #0
 8000358:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800035a:	4b09      	ldr	r3, [pc, #36]	; (8000380 <MX_CAN_Init+0x64>)
 800035c:	2200      	movs	r2, #0
 800035e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000360:	4b07      	ldr	r3, [pc, #28]	; (8000380 <MX_CAN_Init+0x64>)
 8000362:	2200      	movs	r2, #0
 8000364:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000366:	4b06      	ldr	r3, [pc, #24]	; (8000380 <MX_CAN_Init+0x64>)
 8000368:	2200      	movs	r2, #0
 800036a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800036c:	4804      	ldr	r0, [pc, #16]	; (8000380 <MX_CAN_Init+0x64>)
 800036e:	f001 fc4b 	bl	8001c08 <HAL_CAN_Init>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000378:	f000 f936 	bl	80005e8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800037c:	bf00      	nop
 800037e:	bd80      	pop	{r7, pc}
 8000380:	2000007c 	.word	0x2000007c
 8000384:	40006400 	.word	0x40006400

08000388 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b08a      	sub	sp, #40	; 0x28
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000390:	f107 0314 	add.w	r3, r7, #20
 8000394:	2200      	movs	r2, #0
 8000396:	601a      	str	r2, [r3, #0]
 8000398:	605a      	str	r2, [r3, #4]
 800039a:	609a      	str	r2, [r3, #8]
 800039c:	60da      	str	r2, [r3, #12]
 800039e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4a18      	ldr	r2, [pc, #96]	; (8000408 <HAL_CAN_MspInit+0x80>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d129      	bne.n	80003fe <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80003aa:	4b18      	ldr	r3, [pc, #96]	; (800040c <HAL_CAN_MspInit+0x84>)
 80003ac:	69db      	ldr	r3, [r3, #28]
 80003ae:	4a17      	ldr	r2, [pc, #92]	; (800040c <HAL_CAN_MspInit+0x84>)
 80003b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003b4:	61d3      	str	r3, [r2, #28]
 80003b6:	4b15      	ldr	r3, [pc, #84]	; (800040c <HAL_CAN_MspInit+0x84>)
 80003b8:	69db      	ldr	r3, [r3, #28]
 80003ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80003be:	613b      	str	r3, [r7, #16]
 80003c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c2:	4b12      	ldr	r3, [pc, #72]	; (800040c <HAL_CAN_MspInit+0x84>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	4a11      	ldr	r2, [pc, #68]	; (800040c <HAL_CAN_MspInit+0x84>)
 80003c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003cc:	6153      	str	r3, [r2, #20]
 80003ce:	4b0f      	ldr	r3, [pc, #60]	; (800040c <HAL_CAN_MspInit+0x84>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80003da:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80003de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003e0:	2302      	movs	r3, #2
 80003e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e4:	2300      	movs	r3, #0
 80003e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003e8:	2303      	movs	r3, #3
 80003ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80003ec:	2309      	movs	r3, #9
 80003ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f0:	f107 0314 	add.w	r3, r7, #20
 80003f4:	4619      	mov	r1, r3
 80003f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003fa:	f001 fe13 	bl	8002024 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80003fe:	bf00      	nop
 8000400:	3728      	adds	r7, #40	; 0x28
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	40006400 	.word	0x40006400
 800040c:	40021000 	.word	0x40021000

08000410 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b088      	sub	sp, #32
 8000414:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000416:	f107 030c 	add.w	r3, r7, #12
 800041a:	2200      	movs	r2, #0
 800041c:	601a      	str	r2, [r3, #0]
 800041e:	605a      	str	r2, [r3, #4]
 8000420:	609a      	str	r2, [r3, #8]
 8000422:	60da      	str	r2, [r3, #12]
 8000424:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000426:	4b38      	ldr	r3, [pc, #224]	; (8000508 <MX_GPIO_Init+0xf8>)
 8000428:	695b      	ldr	r3, [r3, #20]
 800042a:	4a37      	ldr	r2, [pc, #220]	; (8000508 <MX_GPIO_Init+0xf8>)
 800042c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000430:	6153      	str	r3, [r2, #20]
 8000432:	4b35      	ldr	r3, [pc, #212]	; (8000508 <MX_GPIO_Init+0xf8>)
 8000434:	695b      	ldr	r3, [r3, #20]
 8000436:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800043a:	60bb      	str	r3, [r7, #8]
 800043c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800043e:	4b32      	ldr	r3, [pc, #200]	; (8000508 <MX_GPIO_Init+0xf8>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	4a31      	ldr	r2, [pc, #196]	; (8000508 <MX_GPIO_Init+0xf8>)
 8000444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000448:	6153      	str	r3, [r2, #20]
 800044a:	4b2f      	ldr	r3, [pc, #188]	; (8000508 <MX_GPIO_Init+0xf8>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000452:	607b      	str	r3, [r7, #4]
 8000454:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000456:	4b2c      	ldr	r3, [pc, #176]	; (8000508 <MX_GPIO_Init+0xf8>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	4a2b      	ldr	r2, [pc, #172]	; (8000508 <MX_GPIO_Init+0xf8>)
 800045c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000460:	6153      	str	r3, [r2, #20]
 8000462:	4b29      	ldr	r3, [pc, #164]	; (8000508 <MX_GPIO_Init+0xf8>)
 8000464:	695b      	ldr	r3, [r3, #20]
 8000466:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800046a:	603b      	str	r3, [r7, #0]
 800046c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GEAR_CUT_Pin|GEAR_UP_Pin, GPIO_PIN_RESET);
 800046e:	2200      	movs	r2, #0
 8000470:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000474:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000478:	f001 ff4e 	bl	8002318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CLUTCH_Pin|GEAR_DOWN_Pin|STATUS_LED_Pin, GPIO_PIN_RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	f44f 41a1 	mov.w	r1, #20608	; 0x5080
 8000482:	4822      	ldr	r0, [pc, #136]	; (800050c <MX_GPIO_Init+0xfc>)
 8000484:	f001 ff48 	bl	8002318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GEAR_CUT_Pin;
 8000488:	2310      	movs	r3, #16
 800048a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800048c:	2301      	movs	r3, #1
 800048e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000490:	2300      	movs	r3, #0
 8000492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000494:	2300      	movs	r3, #0
 8000496:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GEAR_CUT_GPIO_Port, &GPIO_InitStruct);
 8000498:	f107 030c 	add.w	r3, r7, #12
 800049c:	4619      	mov	r1, r3
 800049e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004a2:	f001 fdbf 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CLUTCH_Pin|GEAR_DOWN_Pin;
 80004a6:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80004aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ac:	2301      	movs	r3, #1
 80004ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b0:	2300      	movs	r3, #0
 80004b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004b4:	2303      	movs	r3, #3
 80004b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004b8:	f107 030c 	add.w	r3, r7, #12
 80004bc:	4619      	mov	r1, r3
 80004be:	4813      	ldr	r0, [pc, #76]	; (800050c <MX_GPIO_Init+0xfc>)
 80004c0:	f001 fdb0 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GEAR_UP_Pin;
 80004c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ca:	2301      	movs	r3, #1
 80004cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ce:	2300      	movs	r3, #0
 80004d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004d2:	2303      	movs	r3, #3
 80004d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GEAR_UP_GPIO_Port, &GPIO_InitStruct);
 80004d6:	f107 030c 	add.w	r3, r7, #12
 80004da:	4619      	mov	r1, r3
 80004dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004e0:	f001 fda0 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STATUS_LED_Pin;
 80004e4:	2380      	movs	r3, #128	; 0x80
 80004e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e8:	2301      	movs	r3, #1
 80004ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	2300      	movs	r3, #0
 80004ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f0:	2300      	movs	r3, #0
 80004f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STATUS_LED_GPIO_Port, &GPIO_InitStruct);
 80004f4:	f107 030c 	add.w	r3, r7, #12
 80004f8:	4619      	mov	r1, r3
 80004fa:	4804      	ldr	r0, [pc, #16]	; (800050c <MX_GPIO_Init+0xfc>)
 80004fc:	f001 fd92 	bl	8002024 <HAL_GPIO_Init>

}
 8000500:	bf00      	nop
 8000502:	3720      	adds	r7, #32
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	40021000 	.word	0x40021000
 800050c:	48000400 	.word	0x48000400

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000514:	f000 f9c0 	bl	8000898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000518:	f000 f80b 	bl	8000532 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051c:	f7ff ff78 	bl	8000410 <MX_GPIO_Init>
  MX_CAN_Init();
 8000520:	f7ff fefc 	bl	800031c <MX_CAN_Init>
  MX_OPAMP1_Init();
 8000524:	f000 f866 	bl	80005f4 <MX_OPAMP1_Init>
  MX_ADC1_Init();
 8000528:	f7ff fe64 	bl	80001f4 <MX_ADC1_Init>
  MX_TIM2_Init();
 800052c:	f000 f91e 	bl	800076c <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000530:	e7fe      	b.n	8000530 <main+0x20>

08000532 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000532:	b580      	push	{r7, lr}
 8000534:	b09e      	sub	sp, #120	; 0x78
 8000536:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000538:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800053c:	2228      	movs	r2, #40	; 0x28
 800053e:	2100      	movs	r1, #0
 8000540:	4618      	mov	r0, r3
 8000542:	f003 fe45 	bl	80041d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000546:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800054a:	2200      	movs	r2, #0
 800054c:	601a      	str	r2, [r3, #0]
 800054e:	605a      	str	r2, [r3, #4]
 8000550:	609a      	str	r2, [r3, #8]
 8000552:	60da      	str	r2, [r3, #12]
 8000554:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000556:	463b      	mov	r3, r7
 8000558:	223c      	movs	r2, #60	; 0x3c
 800055a:	2100      	movs	r1, #0
 800055c:	4618      	mov	r0, r3
 800055e:	f003 fe37 	bl	80041d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000562:	2301      	movs	r3, #1
 8000564:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000566:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800056a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 800056c:	2301      	movs	r3, #1
 800056e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000570:	2301      	movs	r3, #1
 8000572:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000574:	2302      	movs	r3, #2
 8000576:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000578:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800057c:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800057e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000582:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000584:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000588:	4618      	mov	r0, r3
 800058a:	f001 ff81 	bl	8002490 <HAL_RCC_OscConfig>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000594:	f000 f828 	bl	80005e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000598:	230f      	movs	r3, #15
 800059a:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800059c:	2302      	movs	r3, #2
 800059e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a0:	2300      	movs	r3, #0
 80005a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005aa:	2300      	movs	r3, #0
 80005ac:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005ae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80005b2:	2102      	movs	r1, #2
 80005b4:	4618      	mov	r0, r3
 80005b6:	f002 ffa9 	bl	800350c <HAL_RCC_ClockConfig>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80005c0:	f000 f812 	bl	80005e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80005c4:	2380      	movs	r3, #128	; 0x80
 80005c6:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80005c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005cc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005ce:	463b      	mov	r3, r7
 80005d0:	4618      	mov	r0, r3
 80005d2:	f003 f983 	bl	80038dc <HAL_RCCEx_PeriphCLKConfig>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80005dc:	f000 f804 	bl	80005e8 <Error_Handler>
  }
}
 80005e0:	bf00      	nop
 80005e2:	3778      	adds	r7, #120	; 0x78
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ec:	b672      	cpsid	i
}
 80005ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f0:	e7fe      	b.n	80005f0 <Error_Handler+0x8>
	...

080005f4 <MX_OPAMP1_Init>:

OPAMP_HandleTypeDef hopamp1;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 80005f8:	4b0c      	ldr	r3, [pc, #48]	; (800062c <MX_OPAMP1_Init+0x38>)
 80005fa:	4a0d      	ldr	r2, [pc, #52]	; (8000630 <MX_OPAMP1_Init+0x3c>)
 80005fc:	601a      	str	r2, [r3, #0]
  hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 80005fe:	4b0b      	ldr	r3, [pc, #44]	; (800062c <MX_OPAMP1_Init+0x38>)
 8000600:	2260      	movs	r2, #96	; 0x60
 8000602:	605a      	str	r2, [r3, #4]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000604:	4b09      	ldr	r3, [pc, #36]	; (800062c <MX_OPAMP1_Init+0x38>)
 8000606:	220c      	movs	r2, #12
 8000608:	60da      	str	r2, [r3, #12]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800060a:	4b08      	ldr	r3, [pc, #32]	; (800062c <MX_OPAMP1_Init+0x38>)
 800060c:	2200      	movs	r2, #0
 800060e:	611a      	str	r2, [r3, #16]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <MX_OPAMP1_Init+0x38>)
 8000612:	2200      	movs	r2, #0
 8000614:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000616:	4805      	ldr	r0, [pc, #20]	; (800062c <MX_OPAMP1_Init+0x38>)
 8000618:	f001 fe96 	bl	8002348 <HAL_OPAMP_Init>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <MX_OPAMP1_Init+0x32>
  {
    Error_Handler();
 8000622:	f7ff ffe1 	bl	80005e8 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8000626:	bf00      	nop
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	200000a4 	.word	0x200000a4
 8000630:	40010038 	.word	0x40010038

08000634 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b088      	sub	sp, #32
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063c:	f107 030c 	add.w	r3, r7, #12
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]
 8000644:	605a      	str	r2, [r3, #4]
 8000646:	609a      	str	r2, [r3, #8]
 8000648:	60da      	str	r2, [r3, #12]
 800064a:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a0f      	ldr	r2, [pc, #60]	; (8000690 <HAL_OPAMP_MspInit+0x5c>)
 8000652:	4293      	cmp	r3, r2
 8000654:	d118      	bne.n	8000688 <HAL_OPAMP_MspInit+0x54>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000656:	4b0f      	ldr	r3, [pc, #60]	; (8000694 <HAL_OPAMP_MspInit+0x60>)
 8000658:	695b      	ldr	r3, [r3, #20]
 800065a:	4a0e      	ldr	r2, [pc, #56]	; (8000694 <HAL_OPAMP_MspInit+0x60>)
 800065c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000660:	6153      	str	r3, [r2, #20]
 8000662:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <HAL_OPAMP_MspInit+0x60>)
 8000664:	695b      	ldr	r3, [r3, #20]
 8000666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	68bb      	ldr	r3, [r7, #8]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GEAR_POS_Pin|GPIO_PIN_2;
 800066e:	2306      	movs	r3, #6
 8000670:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000672:	2303      	movs	r3, #3
 8000674:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000676:	2300      	movs	r3, #0
 8000678:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067a:	f107 030c 	add.w	r3, r7, #12
 800067e:	4619      	mov	r1, r3
 8000680:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000684:	f001 fcce 	bl	8002024 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
}
 8000688:	bf00      	nop
 800068a:	3720      	adds	r7, #32
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	40010038 	.word	0x40010038
 8000694:	40021000 	.word	0x40021000

08000698 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800069e:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <HAL_MspInit+0x44>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	4a0e      	ldr	r2, [pc, #56]	; (80006dc <HAL_MspInit+0x44>)
 80006a4:	f043 0301 	orr.w	r3, r3, #1
 80006a8:	6193      	str	r3, [r2, #24]
 80006aa:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <HAL_MspInit+0x44>)
 80006ac:	699b      	ldr	r3, [r3, #24]
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b6:	4b09      	ldr	r3, [pc, #36]	; (80006dc <HAL_MspInit+0x44>)
 80006b8:	69db      	ldr	r3, [r3, #28]
 80006ba:	4a08      	ldr	r2, [pc, #32]	; (80006dc <HAL_MspInit+0x44>)
 80006bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006c0:	61d3      	str	r3, [r2, #28]
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <HAL_MspInit+0x44>)
 80006c4:	69db      	ldr	r3, [r3, #28]
 80006c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ca:	603b      	str	r3, [r7, #0]
 80006cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40021000 	.word	0x40021000

080006e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006e4:	e7fe      	b.n	80006e4 <NMI_Handler+0x4>

080006e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <HardFault_Handler+0x4>

080006ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <MemManage_Handler+0x4>

080006f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006f6:	e7fe      	b.n	80006f6 <BusFault_Handler+0x4>

080006f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006fc:	e7fe      	b.n	80006fc <UsageFault_Handler+0x4>

080006fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000702:	bf00      	nop
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000710:	bf00      	nop
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr

0800071a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800071a:	b480      	push	{r7}
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800071e:	bf00      	nop
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr

08000728 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800072c:	f000 f8fa 	bl	8000924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}

08000734 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000738:	4802      	ldr	r0, [pc, #8]	; (8000744 <ADC1_2_IRQHandler+0x10>)
 800073a:	f000 fb15 	bl	8000d68 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	2000002c 	.word	0x2000002c

08000748 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800074c:	4b06      	ldr	r3, [pc, #24]	; (8000768 <SystemInit+0x20>)
 800074e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000752:	4a05      	ldr	r2, [pc, #20]	; (8000768 <SystemInit+0x20>)
 8000754:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000758:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b088      	sub	sp, #32
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000772:	f107 0310 	add.w	r3, r7, #16
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
 800077c:	609a      	str	r2, [r3, #8]
 800077e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800078a:	4b1e      	ldr	r3, [pc, #120]	; (8000804 <MX_TIM2_Init+0x98>)
 800078c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000790:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000792:	4b1c      	ldr	r3, [pc, #112]	; (8000804 <MX_TIM2_Init+0x98>)
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000798:	4b1a      	ldr	r3, [pc, #104]	; (8000804 <MX_TIM2_Init+0x98>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800079e:	4b19      	ldr	r3, [pc, #100]	; (8000804 <MX_TIM2_Init+0x98>)
 80007a0:	f04f 32ff 	mov.w	r2, #4294967295
 80007a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007a6:	4b17      	ldr	r3, [pc, #92]	; (8000804 <MX_TIM2_Init+0x98>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007ac:	4b15      	ldr	r3, [pc, #84]	; (8000804 <MX_TIM2_Init+0x98>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007b2:	4814      	ldr	r0, [pc, #80]	; (8000804 <MX_TIM2_Init+0x98>)
 80007b4:	f003 fa42 	bl	8003c3c <HAL_TIM_Base_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80007be:	f7ff ff13 	bl	80005e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007c8:	f107 0310 	add.w	r3, r7, #16
 80007cc:	4619      	mov	r1, r3
 80007ce:	480d      	ldr	r0, [pc, #52]	; (8000804 <MX_TIM2_Init+0x98>)
 80007d0:	f003 fa8b 	bl	8003cea <HAL_TIM_ConfigClockSource>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80007da:	f7ff ff05 	bl	80005e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007e2:	2300      	movs	r3, #0
 80007e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007e6:	1d3b      	adds	r3, r7, #4
 80007e8:	4619      	mov	r1, r3
 80007ea:	4806      	ldr	r0, [pc, #24]	; (8000804 <MX_TIM2_Init+0x98>)
 80007ec:	f003 fc70 	bl	80040d0 <HAL_TIMEx_MasterConfigSynchronization>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80007f6:	f7ff fef7 	bl	80005e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007fa:	bf00      	nop
 80007fc:	3720      	adds	r7, #32
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	200000d8 	.word	0x200000d8

08000808 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000818:	d10b      	bne.n	8000832 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800081a:	4b09      	ldr	r3, [pc, #36]	; (8000840 <HAL_TIM_Base_MspInit+0x38>)
 800081c:	69db      	ldr	r3, [r3, #28]
 800081e:	4a08      	ldr	r2, [pc, #32]	; (8000840 <HAL_TIM_Base_MspInit+0x38>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	61d3      	str	r3, [r2, #28]
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <HAL_TIM_Base_MspInit+0x38>)
 8000828:	69db      	ldr	r3, [r3, #28]
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000832:	bf00      	nop
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	40021000 	.word	0x40021000

08000844 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000844:	f8df d034 	ldr.w	sp, [pc, #52]	; 800087c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000848:	f7ff ff7e 	bl	8000748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800084c:	480c      	ldr	r0, [pc, #48]	; (8000880 <LoopForever+0x6>)
  ldr r1, =_edata
 800084e:	490d      	ldr	r1, [pc, #52]	; (8000884 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000850:	4a0d      	ldr	r2, [pc, #52]	; (8000888 <LoopForever+0xe>)
  movs r3, #0
 8000852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000854:	e002      	b.n	800085c <LoopCopyDataInit>

08000856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800085a:	3304      	adds	r3, #4

0800085c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800085c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800085e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000860:	d3f9      	bcc.n	8000856 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000862:	4a0a      	ldr	r2, [pc, #40]	; (800088c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000864:	4c0a      	ldr	r4, [pc, #40]	; (8000890 <LoopForever+0x16>)
  movs r3, #0
 8000866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000868:	e001      	b.n	800086e <LoopFillZerobss>

0800086a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800086a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800086c:	3204      	adds	r2, #4

0800086e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800086e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000870:	d3fb      	bcc.n	800086a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000872:	f003 fcb5 	bl	80041e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000876:	f7ff fe4b 	bl	8000510 <main>

0800087a <LoopForever>:

LoopForever:
    b LoopForever
 800087a:	e7fe      	b.n	800087a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800087c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000884:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000888:	08004278 	.word	0x08004278
  ldr r2, =_sbss
 800088c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000890:	20000128 	.word	0x20000128

08000894 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000894:	e7fe      	b.n	8000894 <ADC3_IRQHandler>
	...

08000898 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800089c:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <HAL_Init+0x28>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a07      	ldr	r2, [pc, #28]	; (80008c0 <HAL_Init+0x28>)
 80008a2:	f043 0310 	orr.w	r3, r3, #16
 80008a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008a8:	2003      	movs	r0, #3
 80008aa:	f001 fb79 	bl	8001fa0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008ae:	200f      	movs	r0, #15
 80008b0:	f000 f808 	bl	80008c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008b4:	f7ff fef0 	bl	8000698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40022000 	.word	0x40022000

080008c4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <HAL_InitTick+0x54>)
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	4b12      	ldr	r3, [pc, #72]	; (800091c <HAL_InitTick+0x58>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	4619      	mov	r1, r3
 80008d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008da:	fbb3 f3f1 	udiv	r3, r3, r1
 80008de:	fbb2 f3f3 	udiv	r3, r2, r3
 80008e2:	4618      	mov	r0, r3
 80008e4:	f001 fb91 	bl	800200a <HAL_SYSTICK_Config>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008ee:	2301      	movs	r3, #1
 80008f0:	e00e      	b.n	8000910 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2b0f      	cmp	r3, #15
 80008f6:	d80a      	bhi.n	800090e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008f8:	2200      	movs	r2, #0
 80008fa:	6879      	ldr	r1, [r7, #4]
 80008fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000900:	f001 fb59 	bl	8001fb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000904:	4a06      	ldr	r2, [pc, #24]	; (8000920 <HAL_InitTick+0x5c>)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800090a:	2300      	movs	r3, #0
 800090c:	e000      	b.n	8000910 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800090e:	2301      	movs	r3, #1
}
 8000910:	4618      	mov	r0, r3
 8000912:	3708      	adds	r7, #8
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20000000 	.word	0x20000000
 800091c:	20000008 	.word	0x20000008
 8000920:	20000004 	.word	0x20000004

08000924 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <HAL_IncTick+0x20>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	461a      	mov	r2, r3
 800092e:	4b06      	ldr	r3, [pc, #24]	; (8000948 <HAL_IncTick+0x24>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4413      	add	r3, r2
 8000934:	4a04      	ldr	r2, [pc, #16]	; (8000948 <HAL_IncTick+0x24>)
 8000936:	6013      	str	r3, [r2, #0]
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	20000008 	.word	0x20000008
 8000948:	20000124 	.word	0x20000124

0800094c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000950:	4b03      	ldr	r3, [pc, #12]	; (8000960 <HAL_GetTick+0x14>)
 8000952:	681b      	ldr	r3, [r3, #0]
}
 8000954:	4618      	mov	r0, r3
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	20000124 	.word	0x20000124

08000964 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000980:	bf00      	nop
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b09a      	sub	sp, #104	; 0x68
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000994:	2300      	movs	r3, #0
 8000996:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800099a:	2300      	movs	r3, #0
 800099c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800099e:	2300      	movs	r3, #0
 80009a0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d101      	bne.n	80009ac <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80009a8:	2301      	movs	r3, #1
 80009aa:	e1c9      	b.n	8000d40 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	691b      	ldr	r3, [r3, #16]
 80009b0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b6:	f003 0310 	and.w	r3, r3, #16
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d176      	bne.n	8000aac <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d152      	bne.n	8000a6c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	2200      	movs	r2, #0
 80009ca:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2200      	movs	r2, #0
 80009d0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2200      	movs	r2, #0
 80009d6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2200      	movs	r2, #0
 80009dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80009e0:	6878      	ldr	r0, [r7, #4]
 80009e2:	f7ff fc77 	bl	80002d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	689b      	ldr	r3, [r3, #8]
 80009ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d13b      	bne.n	8000a6c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f001 f8a1 	bl	8001b3c <ADC_Disable>
 80009fa:	4603      	mov	r3, r0
 80009fc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a04:	f003 0310 	and.w	r3, r3, #16
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d12f      	bne.n	8000a6c <HAL_ADC_Init+0xe0>
 8000a0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d12b      	bne.n	8000a6c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a18:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000a1c:	f023 0302 	bic.w	r3, r3, #2
 8000a20:	f043 0202 	orr.w	r2, r3, #2
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	689a      	ldr	r2, [r3, #8]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000a36:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	689a      	ldr	r2, [r3, #8]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a46:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000a48:	4b86      	ldr	r3, [pc, #536]	; (8000c64 <HAL_ADC_Init+0x2d8>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a86      	ldr	r2, [pc, #536]	; (8000c68 <HAL_ADC_Init+0x2dc>)
 8000a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a52:	0c9a      	lsrs	r2, r3, #18
 8000a54:	4613      	mov	r3, r2
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	4413      	add	r3, r2
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000a5e:	e002      	b.n	8000a66 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	3b01      	subs	r3, #1
 8000a64:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d1f9      	bne.n	8000a60 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d007      	beq.n	8000a8a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000a84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000a88:	d110      	bne.n	8000aac <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8e:	f023 0312 	bic.w	r3, r3, #18
 8000a92:	f043 0210 	orr.w	r2, r3, #16
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	f043 0201 	orr.w	r2, r3, #1
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab0:	f003 0310 	and.w	r3, r3, #16
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	f040 8136 	bne.w	8000d26 <HAL_ADC_Init+0x39a>
 8000aba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	f040 8131 	bne.w	8000d26 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	f040 8129 	bne.w	8000d26 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000adc:	f043 0202 	orr.w	r2, r3, #2
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000aec:	d004      	beq.n	8000af8 <HAL_ADC_Init+0x16c>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a5e      	ldr	r2, [pc, #376]	; (8000c6c <HAL_ADC_Init+0x2e0>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d101      	bne.n	8000afc <HAL_ADC_Init+0x170>
 8000af8:	4b5d      	ldr	r3, [pc, #372]	; (8000c70 <HAL_ADC_Init+0x2e4>)
 8000afa:	e000      	b.n	8000afe <HAL_ADC_Init+0x172>
 8000afc:	4b5d      	ldr	r3, [pc, #372]	; (8000c74 <HAL_ADC_Init+0x2e8>)
 8000afe:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b08:	d102      	bne.n	8000b10 <HAL_ADC_Init+0x184>
 8000b0a:	4b58      	ldr	r3, [pc, #352]	; (8000c6c <HAL_ADC_Init+0x2e0>)
 8000b0c:	60fb      	str	r3, [r7, #12]
 8000b0e:	e01a      	b.n	8000b46 <HAL_ADC_Init+0x1ba>
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a55      	ldr	r2, [pc, #340]	; (8000c6c <HAL_ADC_Init+0x2e0>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d103      	bne.n	8000b22 <HAL_ADC_Init+0x196>
 8000b1a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	e011      	b.n	8000b46 <HAL_ADC_Init+0x1ba>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a54      	ldr	r2, [pc, #336]	; (8000c78 <HAL_ADC_Init+0x2ec>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d102      	bne.n	8000b32 <HAL_ADC_Init+0x1a6>
 8000b2c:	4b53      	ldr	r3, [pc, #332]	; (8000c7c <HAL_ADC_Init+0x2f0>)
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	e009      	b.n	8000b46 <HAL_ADC_Init+0x1ba>
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a51      	ldr	r2, [pc, #324]	; (8000c7c <HAL_ADC_Init+0x2f0>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d102      	bne.n	8000b42 <HAL_ADC_Init+0x1b6>
 8000b3c:	4b4e      	ldr	r3, [pc, #312]	; (8000c78 <HAL_ADC_Init+0x2ec>)
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	e001      	b.n	8000b46 <HAL_ADC_Init+0x1ba>
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	689b      	ldr	r3, [r3, #8]
 8000b4c:	f003 0303 	and.w	r3, r3, #3
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d108      	bne.n	8000b66 <HAL_ADC_Init+0x1da>
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d101      	bne.n	8000b66 <HAL_ADC_Init+0x1da>
 8000b62:	2301      	movs	r3, #1
 8000b64:	e000      	b.n	8000b68 <HAL_ADC_Init+0x1dc>
 8000b66:	2300      	movs	r3, #0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d11c      	bne.n	8000ba6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000b6c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d010      	beq.n	8000b94 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	689b      	ldr	r3, [r3, #8]
 8000b76:	f003 0303 	and.w	r3, r3, #3
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d107      	bne.n	8000b8e <HAL_ADC_Init+0x202>
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d101      	bne.n	8000b8e <HAL_ADC_Init+0x202>
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	e000      	b.n	8000b90 <HAL_ADC_Init+0x204>
 8000b8e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d108      	bne.n	8000ba6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000b94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	431a      	orrs	r2, r3
 8000ba2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ba4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	7e5b      	ldrb	r3, [r3, #25]
 8000baa:	035b      	lsls	r3, r3, #13
 8000bac:	687a      	ldr	r2, [r7, #4]
 8000bae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000bb0:	2a01      	cmp	r2, #1
 8000bb2:	d002      	beq.n	8000bba <HAL_ADC_Init+0x22e>
 8000bb4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000bb8:	e000      	b.n	8000bbc <HAL_ADC_Init+0x230>
 8000bba:	2200      	movs	r2, #0
 8000bbc:	431a      	orrs	r2, r3
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	431a      	orrs	r2, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	689b      	ldr	r3, [r3, #8]
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d11b      	bne.n	8000c12 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	7e5b      	ldrb	r3, [r3, #25]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d109      	bne.n	8000bf6 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be6:	3b01      	subs	r3, #1
 8000be8:	045a      	lsls	r2, r3, #17
 8000bea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000bec:	4313      	orrs	r3, r2
 8000bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf2:	663b      	str	r3, [r7, #96]	; 0x60
 8000bf4:	e00d      	b.n	8000c12 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bfa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000bfe:	f043 0220 	orr.w	r2, r3, #32
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0a:	f043 0201 	orr.w	r2, r3, #1
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d03a      	beq.n	8000c90 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a16      	ldr	r2, [pc, #88]	; (8000c78 <HAL_ADC_Init+0x2ec>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d004      	beq.n	8000c2e <HAL_ADC_Init+0x2a2>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a14      	ldr	r2, [pc, #80]	; (8000c7c <HAL_ADC_Init+0x2f0>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d128      	bne.n	8000c80 <HAL_ADC_Init+0x2f4>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c32:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000c36:	d012      	beq.n	8000c5e <HAL_ADC_Init+0x2d2>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c40:	d00a      	beq.n	8000c58 <HAL_ADC_Init+0x2cc>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c46:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000c4a:	d002      	beq.n	8000c52 <HAL_ADC_Init+0x2c6>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c50:	e018      	b.n	8000c84 <HAL_ADC_Init+0x2f8>
 8000c52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c56:	e015      	b.n	8000c84 <HAL_ADC_Init+0x2f8>
 8000c58:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000c5c:	e012      	b.n	8000c84 <HAL_ADC_Init+0x2f8>
 8000c5e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000c62:	e00f      	b.n	8000c84 <HAL_ADC_Init+0x2f8>
 8000c64:	20000000 	.word	0x20000000
 8000c68:	431bde83 	.word	0x431bde83
 8000c6c:	50000100 	.word	0x50000100
 8000c70:	50000300 	.word	0x50000300
 8000c74:	50000700 	.word	0x50000700
 8000c78:	50000400 	.word	0x50000400
 8000c7c:	50000500 	.word	0x50000500
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c84:	687a      	ldr	r2, [r7, #4]
 8000c86:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	689b      	ldr	r3, [r3, #8]
 8000c96:	f003 030c 	and.w	r3, r3, #12
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d114      	bne.n	8000cc8 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	6812      	ldr	r2, [r2, #0]
 8000ca8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000cac:	f023 0302 	bic.w	r3, r3, #2
 8000cb0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	7e1b      	ldrb	r3, [r3, #24]
 8000cb6:	039a      	lsls	r2, r3, #14
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	68da      	ldr	r2, [r3, #12]
 8000cce:	4b1e      	ldr	r3, [pc, #120]	; (8000d48 <HAL_ADC_Init+0x3bc>)
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	6812      	ldr	r2, [r2, #0]
 8000cd6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000cd8:	430b      	orrs	r3, r1
 8000cda:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	691b      	ldr	r3, [r3, #16]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d10c      	bne.n	8000cfe <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	f023 010f 	bic.w	r1, r3, #15
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	69db      	ldr	r3, [r3, #28]
 8000cf2:	1e5a      	subs	r2, r3, #1
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	631a      	str	r2, [r3, #48]	; 0x30
 8000cfc:	e007      	b.n	8000d0e <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f022 020f 	bic.w	r2, r2, #15
 8000d0c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2200      	movs	r2, #0
 8000d12:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d18:	f023 0303 	bic.w	r3, r3, #3
 8000d1c:	f043 0201 	orr.w	r2, r3, #1
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	641a      	str	r2, [r3, #64]	; 0x40
 8000d24:	e00a      	b.n	8000d3c <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	f023 0312 	bic.w	r3, r3, #18
 8000d2e:	f043 0210 	orr.w	r2, r3, #16
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000d36:	2301      	movs	r3, #1
 8000d38:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000d3c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3768      	adds	r7, #104	; 0x68
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	fff0c007 	.word	0xfff0c007

08000d4c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	370c      	adds	r7, #12
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
	...

08000d68 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b088      	sub	sp, #32
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8000d70:	2300      	movs	r3, #0
 8000d72:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	f003 0304 	and.w	r3, r3, #4
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d004      	beq.n	8000da0 <HAL_ADC_IRQHandler+0x38>
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d10b      	bne.n	8000db8 <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	f000 80bc 	beq.w	8000f24 <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	f003 0308 	and.w	r3, r3, #8
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f000 80b6 	beq.w	8000f24 <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dbc:	f003 0310 	and.w	r3, r3, #16
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d105      	bne.n	8000dd0 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000dd8:	d004      	beq.n	8000de4 <HAL_ADC_IRQHandler+0x7c>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a90      	ldr	r2, [pc, #576]	; (8001020 <HAL_ADC_IRQHandler+0x2b8>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d106      	bne.n	8000df2 <HAL_ADC_IRQHandler+0x8a>
 8000de4:	4b8f      	ldr	r3, [pc, #572]	; (8001024 <HAL_ADC_IRQHandler+0x2bc>)
 8000de6:	689b      	ldr	r3, [r3, #8]
 8000de8:	f003 031f 	and.w	r3, r3, #31
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d03e      	beq.n	8000e6e <HAL_ADC_IRQHandler+0x106>
 8000df0:	e005      	b.n	8000dfe <HAL_ADC_IRQHandler+0x96>
 8000df2:	4b8d      	ldr	r3, [pc, #564]	; (8001028 <HAL_ADC_IRQHandler+0x2c0>)
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	f003 031f 	and.w	r3, r3, #31
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d037      	beq.n	8000e6e <HAL_ADC_IRQHandler+0x106>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e06:	d004      	beq.n	8000e12 <HAL_ADC_IRQHandler+0xaa>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a84      	ldr	r2, [pc, #528]	; (8001020 <HAL_ADC_IRQHandler+0x2b8>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d106      	bne.n	8000e20 <HAL_ADC_IRQHandler+0xb8>
 8000e12:	4b84      	ldr	r3, [pc, #528]	; (8001024 <HAL_ADC_IRQHandler+0x2bc>)
 8000e14:	689b      	ldr	r3, [r3, #8]
 8000e16:	f003 031f 	and.w	r3, r3, #31
 8000e1a:	2b05      	cmp	r3, #5
 8000e1c:	d027      	beq.n	8000e6e <HAL_ADC_IRQHandler+0x106>
 8000e1e:	e005      	b.n	8000e2c <HAL_ADC_IRQHandler+0xc4>
 8000e20:	4b81      	ldr	r3, [pc, #516]	; (8001028 <HAL_ADC_IRQHandler+0x2c0>)
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	f003 031f 	and.w	r3, r3, #31
 8000e28:	2b05      	cmp	r3, #5
 8000e2a:	d020      	beq.n	8000e6e <HAL_ADC_IRQHandler+0x106>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e34:	d004      	beq.n	8000e40 <HAL_ADC_IRQHandler+0xd8>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a79      	ldr	r2, [pc, #484]	; (8001020 <HAL_ADC_IRQHandler+0x2b8>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d106      	bne.n	8000e4e <HAL_ADC_IRQHandler+0xe6>
 8000e40:	4b78      	ldr	r3, [pc, #480]	; (8001024 <HAL_ADC_IRQHandler+0x2bc>)
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	f003 031f 	and.w	r3, r3, #31
 8000e48:	2b09      	cmp	r3, #9
 8000e4a:	d010      	beq.n	8000e6e <HAL_ADC_IRQHandler+0x106>
 8000e4c:	e005      	b.n	8000e5a <HAL_ADC_IRQHandler+0xf2>
 8000e4e:	4b76      	ldr	r3, [pc, #472]	; (8001028 <HAL_ADC_IRQHandler+0x2c0>)
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	f003 031f 	and.w	r3, r3, #31
 8000e56:	2b09      	cmp	r3, #9
 8000e58:	d009      	beq.n	8000e6e <HAL_ADC_IRQHandler+0x106>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e62:	d004      	beq.n	8000e6e <HAL_ADC_IRQHandler+0x106>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a70      	ldr	r2, [pc, #448]	; (800102c <HAL_ADC_IRQHandler+0x2c4>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d104      	bne.n	8000e78 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	61bb      	str	r3, [r7, #24]
 8000e76:	e00f      	b.n	8000e98 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e80:	d004      	beq.n	8000e8c <HAL_ADC_IRQHandler+0x124>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a66      	ldr	r2, [pc, #408]	; (8001020 <HAL_ADC_IRQHandler+0x2b8>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d102      	bne.n	8000e92 <HAL_ADC_IRQHandler+0x12a>
 8000e8c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000e90:	e000      	b.n	8000e94 <HAL_ADC_IRQHandler+0x12c>
 8000e92:	4b66      	ldr	r3, [pc, #408]	; (800102c <HAL_ADC_IRQHandler+0x2c4>)
 8000e94:	68db      	ldr	r3, [r3, #12]
 8000e96:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d137      	bne.n	8000f16 <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d132      	bne.n	8000f16 <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d02d      	beq.n	8000f16 <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	f003 0304 	and.w	r3, r3, #4
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d11a      	bne.n	8000efe <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	685a      	ldr	r2, [r3, #4]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f022 020c 	bic.w	r2, r2, #12
 8000ed6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000edc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d112      	bne.n	8000f16 <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef4:	f043 0201 	orr.w	r2, r3, #1
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	641a      	str	r2, [r3, #64]	; 0x40
 8000efc:	e00b      	b.n	8000f16 <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f02:	f043 0210 	orr.w	r2, r3, #16
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0e:	f043 0201 	orr.w	r2, r3, #1
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000f16:	6878      	ldr	r0, [r7, #4]
 8000f18:	f7ff f956 	bl	80001c8 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	220c      	movs	r2, #12
 8000f22:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	f003 0320 	and.w	r3, r3, #32
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d004      	beq.n	8000f38 <HAL_ADC_IRQHandler+0x1d0>
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	f003 0320 	and.w	r3, r3, #32
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d10b      	bne.n	8000f50 <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	f000 8138 	beq.w	80011b4 <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	f000 8132 	beq.w	80011b4 <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f54:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f64:	d004      	beq.n	8000f70 <HAL_ADC_IRQHandler+0x208>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4a2d      	ldr	r2, [pc, #180]	; (8001020 <HAL_ADC_IRQHandler+0x2b8>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d106      	bne.n	8000f7e <HAL_ADC_IRQHandler+0x216>
 8000f70:	4b2c      	ldr	r3, [pc, #176]	; (8001024 <HAL_ADC_IRQHandler+0x2bc>)
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	f003 031f 	and.w	r3, r3, #31
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d03e      	beq.n	8000ffa <HAL_ADC_IRQHandler+0x292>
 8000f7c:	e005      	b.n	8000f8a <HAL_ADC_IRQHandler+0x222>
 8000f7e:	4b2a      	ldr	r3, [pc, #168]	; (8001028 <HAL_ADC_IRQHandler+0x2c0>)
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	f003 031f 	and.w	r3, r3, #31
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d037      	beq.n	8000ffa <HAL_ADC_IRQHandler+0x292>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f92:	d004      	beq.n	8000f9e <HAL_ADC_IRQHandler+0x236>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a21      	ldr	r2, [pc, #132]	; (8001020 <HAL_ADC_IRQHandler+0x2b8>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d106      	bne.n	8000fac <HAL_ADC_IRQHandler+0x244>
 8000f9e:	4b21      	ldr	r3, [pc, #132]	; (8001024 <HAL_ADC_IRQHandler+0x2bc>)
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	f003 031f 	and.w	r3, r3, #31
 8000fa6:	2b05      	cmp	r3, #5
 8000fa8:	d027      	beq.n	8000ffa <HAL_ADC_IRQHandler+0x292>
 8000faa:	e005      	b.n	8000fb8 <HAL_ADC_IRQHandler+0x250>
 8000fac:	4b1e      	ldr	r3, [pc, #120]	; (8001028 <HAL_ADC_IRQHandler+0x2c0>)
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	f003 031f 	and.w	r3, r3, #31
 8000fb4:	2b05      	cmp	r3, #5
 8000fb6:	d020      	beq.n	8000ffa <HAL_ADC_IRQHandler+0x292>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fc0:	d004      	beq.n	8000fcc <HAL_ADC_IRQHandler+0x264>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a16      	ldr	r2, [pc, #88]	; (8001020 <HAL_ADC_IRQHandler+0x2b8>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d106      	bne.n	8000fda <HAL_ADC_IRQHandler+0x272>
 8000fcc:	4b15      	ldr	r3, [pc, #84]	; (8001024 <HAL_ADC_IRQHandler+0x2bc>)
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	f003 031f 	and.w	r3, r3, #31
 8000fd4:	2b09      	cmp	r3, #9
 8000fd6:	d010      	beq.n	8000ffa <HAL_ADC_IRQHandler+0x292>
 8000fd8:	e005      	b.n	8000fe6 <HAL_ADC_IRQHandler+0x27e>
 8000fda:	4b13      	ldr	r3, [pc, #76]	; (8001028 <HAL_ADC_IRQHandler+0x2c0>)
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	f003 031f 	and.w	r3, r3, #31
 8000fe2:	2b09      	cmp	r3, #9
 8000fe4:	d009      	beq.n	8000ffa <HAL_ADC_IRQHandler+0x292>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fee:	d004      	beq.n	8000ffa <HAL_ADC_IRQHandler+0x292>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a0d      	ldr	r2, [pc, #52]	; (800102c <HAL_ADC_IRQHandler+0x2c4>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d104      	bne.n	8001004 <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	61bb      	str	r3, [r7, #24]
 8001002:	e018      	b.n	8001036 <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800100c:	d004      	beq.n	8001018 <HAL_ADC_IRQHandler+0x2b0>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a03      	ldr	r2, [pc, #12]	; (8001020 <HAL_ADC_IRQHandler+0x2b8>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d10b      	bne.n	8001030 <HAL_ADC_IRQHandler+0x2c8>
 8001018:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800101c:	e009      	b.n	8001032 <HAL_ADC_IRQHandler+0x2ca>
 800101e:	bf00      	nop
 8001020:	50000100 	.word	0x50000100
 8001024:	50000300 	.word	0x50000300
 8001028:	50000700 	.word	0x50000700
 800102c:	50000400 	.word	0x50000400
 8001030:	4b92      	ldr	r3, [pc, #584]	; (800127c <HAL_ADC_IRQHandler+0x514>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800103c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001040:	2b00      	cmp	r3, #0
 8001042:	f040 80b0 	bne.w	80011a6 <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00d      	beq.n	800106c <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 800105a:	2b00      	cmp	r3, #0
 800105c:	f040 80a3 	bne.w	80011a6 <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001066:	2b00      	cmp	r3, #0
 8001068:	f040 809d 	bne.w	80011a6 <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001072:	2b00      	cmp	r3, #0
 8001074:	f000 8097 	beq.w	80011a6 <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001080:	d004      	beq.n	800108c <HAL_ADC_IRQHandler+0x324>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a7e      	ldr	r2, [pc, #504]	; (8001280 <HAL_ADC_IRQHandler+0x518>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d106      	bne.n	800109a <HAL_ADC_IRQHandler+0x332>
 800108c:	4b7d      	ldr	r3, [pc, #500]	; (8001284 <HAL_ADC_IRQHandler+0x51c>)
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	f003 031f 	and.w	r3, r3, #31
 8001094:	2b00      	cmp	r3, #0
 8001096:	d03e      	beq.n	8001116 <HAL_ADC_IRQHandler+0x3ae>
 8001098:	e005      	b.n	80010a6 <HAL_ADC_IRQHandler+0x33e>
 800109a:	4b7b      	ldr	r3, [pc, #492]	; (8001288 <HAL_ADC_IRQHandler+0x520>)
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	f003 031f 	and.w	r3, r3, #31
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d037      	beq.n	8001116 <HAL_ADC_IRQHandler+0x3ae>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010ae:	d004      	beq.n	80010ba <HAL_ADC_IRQHandler+0x352>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a72      	ldr	r2, [pc, #456]	; (8001280 <HAL_ADC_IRQHandler+0x518>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d106      	bne.n	80010c8 <HAL_ADC_IRQHandler+0x360>
 80010ba:	4b72      	ldr	r3, [pc, #456]	; (8001284 <HAL_ADC_IRQHandler+0x51c>)
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	f003 031f 	and.w	r3, r3, #31
 80010c2:	2b06      	cmp	r3, #6
 80010c4:	d027      	beq.n	8001116 <HAL_ADC_IRQHandler+0x3ae>
 80010c6:	e005      	b.n	80010d4 <HAL_ADC_IRQHandler+0x36c>
 80010c8:	4b6f      	ldr	r3, [pc, #444]	; (8001288 <HAL_ADC_IRQHandler+0x520>)
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f003 031f 	and.w	r3, r3, #31
 80010d0:	2b06      	cmp	r3, #6
 80010d2:	d020      	beq.n	8001116 <HAL_ADC_IRQHandler+0x3ae>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010dc:	d004      	beq.n	80010e8 <HAL_ADC_IRQHandler+0x380>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a67      	ldr	r2, [pc, #412]	; (8001280 <HAL_ADC_IRQHandler+0x518>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d106      	bne.n	80010f6 <HAL_ADC_IRQHandler+0x38e>
 80010e8:	4b66      	ldr	r3, [pc, #408]	; (8001284 <HAL_ADC_IRQHandler+0x51c>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f003 031f 	and.w	r3, r3, #31
 80010f0:	2b07      	cmp	r3, #7
 80010f2:	d010      	beq.n	8001116 <HAL_ADC_IRQHandler+0x3ae>
 80010f4:	e005      	b.n	8001102 <HAL_ADC_IRQHandler+0x39a>
 80010f6:	4b64      	ldr	r3, [pc, #400]	; (8001288 <HAL_ADC_IRQHandler+0x520>)
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	f003 031f 	and.w	r3, r3, #31
 80010fe:	2b07      	cmp	r3, #7
 8001100:	d009      	beq.n	8001116 <HAL_ADC_IRQHandler+0x3ae>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800110a:	d004      	beq.n	8001116 <HAL_ADC_IRQHandler+0x3ae>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a5a      	ldr	r2, [pc, #360]	; (800127c <HAL_ADC_IRQHandler+0x514>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d104      	bne.n	8001120 <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	617b      	str	r3, [r7, #20]
 800111e:	e00f      	b.n	8001140 <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001128:	d004      	beq.n	8001134 <HAL_ADC_IRQHandler+0x3cc>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a54      	ldr	r2, [pc, #336]	; (8001280 <HAL_ADC_IRQHandler+0x518>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d102      	bne.n	800113a <HAL_ADC_IRQHandler+0x3d2>
 8001134:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001138:	e000      	b.n	800113c <HAL_ADC_IRQHandler+0x3d4>
 800113a:	4b50      	ldr	r3, [pc, #320]	; (800127c <HAL_ADC_IRQHandler+0x514>)
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d12d      	bne.n	80011a6 <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f003 0308 	and.w	r3, r3, #8
 8001154:	2b00      	cmp	r3, #0
 8001156:	d11a      	bne.n	800118e <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	685a      	ldr	r2, [r3, #4]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001166:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800117c:	2b00      	cmp	r3, #0
 800117e:	d112      	bne.n	80011a6 <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001184:	f043 0201 	orr.w	r2, r3, #1
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	641a      	str	r2, [r3, #64]	; 0x40
 800118c:	e00b      	b.n	80011a6 <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001192:	f043 0210 	orr.w	r2, r3, #16
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800119e:	f043 0201 	orr.w	r2, r3, #1
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f000 f8c4 	bl	8001334 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2260      	movs	r2, #96	; 0x60
 80011b2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d011      	beq.n	80011e2 <HAL_ADC_IRQHandler+0x47a>
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d00c      	beq.n	80011e2 <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff fbc5 	bl	8000964 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	2280      	movs	r2, #128	; 0x80
 80011e0:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d012      	beq.n	8001212 <HAL_ADC_IRQHandler+0x4aa>
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00d      	beq.n	8001212 <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f000 f8aa 	bl	800135c <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001210:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001218:	2b00      	cmp	r3, #0
 800121a:	d012      	beq.n	8001242 <HAL_ADC_IRQHandler+0x4da>
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001222:	2b00      	cmp	r3, #0
 8001224:	d00d      	beq.n	8001242 <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f000 f89c 	bl	8001370 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001240:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	f003 0310 	and.w	r3, r3, #16
 8001248:	2b00      	cmp	r3, #0
 800124a:	d04f      	beq.n	80012ec <HAL_ADC_IRQHandler+0x584>
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f003 0310 	and.w	r3, r3, #16
 8001252:	2b00      	cmp	r3, #0
 8001254:	d04a      	beq.n	80012ec <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800125a:	2b01      	cmp	r3, #1
 800125c:	d102      	bne.n	8001264 <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 800125e:	2301      	movs	r3, #1
 8001260:	61fb      	str	r3, [r7, #28]
 8001262:	e02d      	b.n	80012c0 <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800126c:	d004      	beq.n	8001278 <HAL_ADC_IRQHandler+0x510>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a03      	ldr	r2, [pc, #12]	; (8001280 <HAL_ADC_IRQHandler+0x518>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d109      	bne.n	800128c <HAL_ADC_IRQHandler+0x524>
 8001278:	4b02      	ldr	r3, [pc, #8]	; (8001284 <HAL_ADC_IRQHandler+0x51c>)
 800127a:	e008      	b.n	800128e <HAL_ADC_IRQHandler+0x526>
 800127c:	50000400 	.word	0x50000400
 8001280:	50000100 	.word	0x50000100
 8001284:	50000300 	.word	0x50000300
 8001288:	50000700 	.word	0x50000700
 800128c:	4b28      	ldr	r3, [pc, #160]	; (8001330 <HAL_ADC_IRQHandler+0x5c8>)
 800128e:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	f003 031f 	and.w	r3, r3, #31
 8001298:	2b00      	cmp	r3, #0
 800129a:	d109      	bne.n	80012b0 <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	68db      	ldr	r3, [r3, #12]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d10a      	bne.n	80012c0 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 80012aa:	2301      	movs	r3, #1
 80012ac:	61fb      	str	r3, [r7, #28]
 80012ae:	e007      	b.n	80012c0 <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 80012bc:	2301      	movs	r3, #1
 80012be:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d10e      	bne.n	80012e4 <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ca:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d6:	f043 0202 	orr.w	r2, r3, #2
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7ff fb4a 	bl	8000978 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2210      	movs	r2, #16
 80012ea:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d018      	beq.n	8001328 <HAL_ADC_IRQHandler+0x5c0>
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d013      	beq.n	8001328 <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001304:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001310:	f043 0208 	orr.w	r2, r3, #8
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001320:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f000 f810 	bl	8001348 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8001328:	bf00      	nop
 800132a:	3720      	adds	r7, #32
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	50000700 	.word	0x50000700

08001334 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8001350:	bf00      	nop
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8001378:	bf00      	nop
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001384:	b480      	push	{r7}
 8001386:	b09b      	sub	sp, #108	; 0x6c
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800138e:	2300      	movs	r3, #0
 8001390:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001394:	2300      	movs	r3, #0
 8001396:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d101      	bne.n	80013a6 <HAL_ADC_ConfigChannel+0x22>
 80013a2:	2302      	movs	r3, #2
 80013a4:	e2c8      	b.n	8001938 <HAL_ADC_ConfigChannel+0x5b4>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2201      	movs	r2, #1
 80013aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f040 82ac 	bne.w	8001916 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	d81c      	bhi.n	8001400 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685a      	ldr	r2, [r3, #4]
 80013d0:	4613      	mov	r3, r2
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	4413      	add	r3, r2
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	461a      	mov	r2, r3
 80013da:	231f      	movs	r3, #31
 80013dc:	4093      	lsls	r3, r2
 80013de:	43db      	mvns	r3, r3
 80013e0:	4019      	ands	r1, r3
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	6818      	ldr	r0, [r3, #0]
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	4613      	mov	r3, r2
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	4413      	add	r3, r2
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	fa00 f203 	lsl.w	r2, r0, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	430a      	orrs	r2, r1
 80013fc:	631a      	str	r2, [r3, #48]	; 0x30
 80013fe:	e063      	b.n	80014c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	2b09      	cmp	r3, #9
 8001406:	d81e      	bhi.n	8001446 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685a      	ldr	r2, [r3, #4]
 8001412:	4613      	mov	r3, r2
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	4413      	add	r3, r2
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	3b1e      	subs	r3, #30
 800141c:	221f      	movs	r2, #31
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	43db      	mvns	r3, r3
 8001424:	4019      	ands	r1, r3
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	6818      	ldr	r0, [r3, #0]
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685a      	ldr	r2, [r3, #4]
 800142e:	4613      	mov	r3, r2
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	4413      	add	r3, r2
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	3b1e      	subs	r3, #30
 8001438:	fa00 f203 	lsl.w	r2, r0, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	430a      	orrs	r2, r1
 8001442:	635a      	str	r2, [r3, #52]	; 0x34
 8001444:	e040      	b.n	80014c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	2b0e      	cmp	r3, #14
 800144c:	d81e      	bhi.n	800148c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	4613      	mov	r3, r2
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4413      	add	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	3b3c      	subs	r3, #60	; 0x3c
 8001462:	221f      	movs	r2, #31
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	43db      	mvns	r3, r3
 800146a:	4019      	ands	r1, r3
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	6818      	ldr	r0, [r3, #0]
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	4613      	mov	r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	4413      	add	r3, r2
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	3b3c      	subs	r3, #60	; 0x3c
 800147e:	fa00 f203 	lsl.w	r2, r0, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	430a      	orrs	r2, r1
 8001488:	639a      	str	r2, [r3, #56]	; 0x38
 800148a:	e01d      	b.n	80014c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	4613      	mov	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	4413      	add	r3, r2
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	3b5a      	subs	r3, #90	; 0x5a
 80014a0:	221f      	movs	r2, #31
 80014a2:	fa02 f303 	lsl.w	r3, r2, r3
 80014a6:	43db      	mvns	r3, r3
 80014a8:	4019      	ands	r1, r3
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685a      	ldr	r2, [r3, #4]
 80014b2:	4613      	mov	r3, r2
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	4413      	add	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	3b5a      	subs	r3, #90	; 0x5a
 80014bc:	fa00 f203 	lsl.w	r2, r0, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	430a      	orrs	r2, r1
 80014c6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	f003 030c 	and.w	r3, r3, #12
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f040 80e5 	bne.w	80016a2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b09      	cmp	r3, #9
 80014de:	d91c      	bls.n	800151a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6999      	ldr	r1, [r3, #24]
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	4613      	mov	r3, r2
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	4413      	add	r3, r2
 80014f0:	3b1e      	subs	r3, #30
 80014f2:	2207      	movs	r2, #7
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	43db      	mvns	r3, r3
 80014fa:	4019      	ands	r1, r3
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	6898      	ldr	r0, [r3, #8]
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4613      	mov	r3, r2
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4413      	add	r3, r2
 800150a:	3b1e      	subs	r3, #30
 800150c:	fa00 f203 	lsl.w	r2, r0, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	430a      	orrs	r2, r1
 8001516:	619a      	str	r2, [r3, #24]
 8001518:	e019      	b.n	800154e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	6959      	ldr	r1, [r3, #20]
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	4613      	mov	r3, r2
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	4413      	add	r3, r2
 800152a:	2207      	movs	r2, #7
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	43db      	mvns	r3, r3
 8001532:	4019      	ands	r1, r3
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	6898      	ldr	r0, [r3, #8]
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	4613      	mov	r3, r2
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	4413      	add	r3, r2
 8001542:	fa00 f203 	lsl.w	r2, r0, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	430a      	orrs	r2, r1
 800154c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	695a      	ldr	r2, [r3, #20]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	08db      	lsrs	r3, r3, #3
 800155a:	f003 0303 	and.w	r3, r3, #3
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	3b01      	subs	r3, #1
 800156c:	2b03      	cmp	r3, #3
 800156e:	d84f      	bhi.n	8001610 <HAL_ADC_ConfigChannel+0x28c>
 8001570:	a201      	add	r2, pc, #4	; (adr r2, 8001578 <HAL_ADC_ConfigChannel+0x1f4>)
 8001572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001576:	bf00      	nop
 8001578:	08001589 	.word	0x08001589
 800157c:	080015ab 	.word	0x080015ab
 8001580:	080015cd 	.word	0x080015cd
 8001584:	080015ef 	.word	0x080015ef
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800158e:	4b99      	ldr	r3, [pc, #612]	; (80017f4 <HAL_ADC_ConfigChannel+0x470>)
 8001590:	4013      	ands	r3, r2
 8001592:	683a      	ldr	r2, [r7, #0]
 8001594:	6812      	ldr	r2, [r2, #0]
 8001596:	0691      	lsls	r1, r2, #26
 8001598:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800159a:	430a      	orrs	r2, r1
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80015a6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80015a8:	e07b      	b.n	80016a2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80015b0:	4b90      	ldr	r3, [pc, #576]	; (80017f4 <HAL_ADC_ConfigChannel+0x470>)
 80015b2:	4013      	ands	r3, r2
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	0691      	lsls	r1, r2, #26
 80015ba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015bc:	430a      	orrs	r2, r1
 80015be:	431a      	orrs	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80015c8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80015ca:	e06a      	b.n	80016a2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80015d2:	4b88      	ldr	r3, [pc, #544]	; (80017f4 <HAL_ADC_ConfigChannel+0x470>)
 80015d4:	4013      	ands	r3, r2
 80015d6:	683a      	ldr	r2, [r7, #0]
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	0691      	lsls	r1, r2, #26
 80015dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015de:	430a      	orrs	r2, r1
 80015e0:	431a      	orrs	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80015ea:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80015ec:	e059      	b.n	80016a2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80015f4:	4b7f      	ldr	r3, [pc, #508]	; (80017f4 <HAL_ADC_ConfigChannel+0x470>)
 80015f6:	4013      	ands	r3, r2
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	6812      	ldr	r2, [r2, #0]
 80015fc:	0691      	lsls	r1, r2, #26
 80015fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001600:	430a      	orrs	r2, r1
 8001602:	431a      	orrs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800160c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800160e:	e048      	b.n	80016a2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001616:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	069b      	lsls	r3, r3, #26
 8001620:	429a      	cmp	r2, r3
 8001622:	d107      	bne.n	8001634 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001632:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800163a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	069b      	lsls	r3, r3, #26
 8001644:	429a      	cmp	r2, r3
 8001646:	d107      	bne.n	8001658 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001656:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800165e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	069b      	lsls	r3, r3, #26
 8001668:	429a      	cmp	r2, r3
 800166a:	d107      	bne.n	800167c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800167a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001682:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	069b      	lsls	r3, r3, #26
 800168c:	429a      	cmp	r2, r3
 800168e:	d107      	bne.n	80016a0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800169e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80016a0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f003 0303 	and.w	r3, r3, #3
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d108      	bne.n	80016c2 <HAL_ADC_ConfigChannel+0x33e>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d101      	bne.n	80016c2 <HAL_ADC_ConfigChannel+0x33e>
 80016be:	2301      	movs	r3, #1
 80016c0:	e000      	b.n	80016c4 <HAL_ADC_ConfigChannel+0x340>
 80016c2:	2300      	movs	r3, #0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f040 8131 	bne.w	800192c <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d00f      	beq.n	80016f2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2201      	movs	r2, #1
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	43da      	mvns	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	400a      	ands	r2, r1
 80016ec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80016f0:	e049      	b.n	8001786 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2201      	movs	r2, #1
 8001700:	409a      	lsls	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	430a      	orrs	r2, r1
 8001708:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b09      	cmp	r3, #9
 8001712:	d91c      	bls.n	800174e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	6999      	ldr	r1, [r3, #24]
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	4613      	mov	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	4413      	add	r3, r2
 8001724:	3b1b      	subs	r3, #27
 8001726:	2207      	movs	r2, #7
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	43db      	mvns	r3, r3
 800172e:	4019      	ands	r1, r3
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	6898      	ldr	r0, [r3, #8]
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4613      	mov	r3, r2
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	3b1b      	subs	r3, #27
 8001740:	fa00 f203 	lsl.w	r2, r0, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	430a      	orrs	r2, r1
 800174a:	619a      	str	r2, [r3, #24]
 800174c:	e01b      	b.n	8001786 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	6959      	ldr	r1, [r3, #20]
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	1c5a      	adds	r2, r3, #1
 800175a:	4613      	mov	r3, r2
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	4413      	add	r3, r2
 8001760:	2207      	movs	r2, #7
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	43db      	mvns	r3, r3
 8001768:	4019      	ands	r1, r3
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	6898      	ldr	r0, [r3, #8]
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	1c5a      	adds	r2, r3, #1
 8001774:	4613      	mov	r3, r2
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	4413      	add	r3, r2
 800177a:	fa00 f203 	lsl.w	r2, r0, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	430a      	orrs	r2, r1
 8001784:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800178e:	d004      	beq.n	800179a <HAL_ADC_ConfigChannel+0x416>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a18      	ldr	r2, [pc, #96]	; (80017f8 <HAL_ADC_ConfigChannel+0x474>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d101      	bne.n	800179e <HAL_ADC_ConfigChannel+0x41a>
 800179a:	4b18      	ldr	r3, [pc, #96]	; (80017fc <HAL_ADC_ConfigChannel+0x478>)
 800179c:	e000      	b.n	80017a0 <HAL_ADC_ConfigChannel+0x41c>
 800179e:	4b18      	ldr	r3, [pc, #96]	; (8001800 <HAL_ADC_ConfigChannel+0x47c>)
 80017a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2b10      	cmp	r3, #16
 80017a8:	d105      	bne.n	80017b6 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80017aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d015      	beq.n	80017e2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80017ba:	2b11      	cmp	r3, #17
 80017bc:	d105      	bne.n	80017ca <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80017be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d00b      	beq.n	80017e2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80017ce:	2b12      	cmp	r3, #18
 80017d0:	f040 80ac 	bne.w	800192c <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80017d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80017dc:	2b00      	cmp	r3, #0
 80017de:	f040 80a5 	bne.w	800192c <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017ea:	d10b      	bne.n	8001804 <HAL_ADC_ConfigChannel+0x480>
 80017ec:	4b02      	ldr	r3, [pc, #8]	; (80017f8 <HAL_ADC_ConfigChannel+0x474>)
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	e023      	b.n	800183a <HAL_ADC_ConfigChannel+0x4b6>
 80017f2:	bf00      	nop
 80017f4:	83fff000 	.word	0x83fff000
 80017f8:	50000100 	.word	0x50000100
 80017fc:	50000300 	.word	0x50000300
 8001800:	50000700 	.word	0x50000700
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a4e      	ldr	r2, [pc, #312]	; (8001944 <HAL_ADC_ConfigChannel+0x5c0>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d103      	bne.n	8001816 <HAL_ADC_ConfigChannel+0x492>
 800180e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	e011      	b.n	800183a <HAL_ADC_ConfigChannel+0x4b6>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a4b      	ldr	r2, [pc, #300]	; (8001948 <HAL_ADC_ConfigChannel+0x5c4>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d102      	bne.n	8001826 <HAL_ADC_ConfigChannel+0x4a2>
 8001820:	4b4a      	ldr	r3, [pc, #296]	; (800194c <HAL_ADC_ConfigChannel+0x5c8>)
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	e009      	b.n	800183a <HAL_ADC_ConfigChannel+0x4b6>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a48      	ldr	r2, [pc, #288]	; (800194c <HAL_ADC_ConfigChannel+0x5c8>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d102      	bne.n	8001836 <HAL_ADC_ConfigChannel+0x4b2>
 8001830:	4b45      	ldr	r3, [pc, #276]	; (8001948 <HAL_ADC_ConfigChannel+0x5c4>)
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	e001      	b.n	800183a <HAL_ADC_ConfigChannel+0x4b6>
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f003 0303 	and.w	r3, r3, #3
 8001844:	2b01      	cmp	r3, #1
 8001846:	d108      	bne.n	800185a <HAL_ADC_ConfigChannel+0x4d6>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	2b01      	cmp	r3, #1
 8001854:	d101      	bne.n	800185a <HAL_ADC_ConfigChannel+0x4d6>
 8001856:	2301      	movs	r3, #1
 8001858:	e000      	b.n	800185c <HAL_ADC_ConfigChannel+0x4d8>
 800185a:	2300      	movs	r3, #0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d150      	bne.n	8001902 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001860:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001862:	2b00      	cmp	r3, #0
 8001864:	d010      	beq.n	8001888 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 0303 	and.w	r3, r3, #3
 800186e:	2b01      	cmp	r3, #1
 8001870:	d107      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x4fe>
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b01      	cmp	r3, #1
 800187c:	d101      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x4fe>
 800187e:	2301      	movs	r3, #1
 8001880:	e000      	b.n	8001884 <HAL_ADC_ConfigChannel+0x500>
 8001882:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001884:	2b00      	cmp	r3, #0
 8001886:	d13c      	bne.n	8001902 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b10      	cmp	r3, #16
 800188e:	d11d      	bne.n	80018cc <HAL_ADC_ConfigChannel+0x548>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001898:	d118      	bne.n	80018cc <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800189a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80018a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018a4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018a6:	4b2a      	ldr	r3, [pc, #168]	; (8001950 <HAL_ADC_ConfigChannel+0x5cc>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a2a      	ldr	r2, [pc, #168]	; (8001954 <HAL_ADC_ConfigChannel+0x5d0>)
 80018ac:	fba2 2303 	umull	r2, r3, r2, r3
 80018b0:	0c9a      	lsrs	r2, r3, #18
 80018b2:	4613      	mov	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4413      	add	r3, r2
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018bc:	e002      	b.n	80018c4 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	3b01      	subs	r3, #1
 80018c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1f9      	bne.n	80018be <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80018ca:	e02e      	b.n	800192a <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2b11      	cmp	r3, #17
 80018d2:	d10b      	bne.n	80018ec <HAL_ADC_ConfigChannel+0x568>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018dc:	d106      	bne.n	80018ec <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80018de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80018e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018e8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80018ea:	e01e      	b.n	800192a <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b12      	cmp	r3, #18
 80018f2:	d11a      	bne.n	800192a <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80018f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80018fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018fe:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001900:	e013      	b.n	800192a <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001906:	f043 0220 	orr.w	r2, r3, #32
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001914:	e00a      	b.n	800192c <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191a:	f043 0220 	orr.w	r2, r3, #32
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001928:	e000      	b.n	800192c <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800192a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001934:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001938:	4618      	mov	r0, r3
 800193a:	376c      	adds	r7, #108	; 0x6c
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	50000100 	.word	0x50000100
 8001948:	50000400 	.word	0x50000400
 800194c:	50000500 	.word	0x50000500
 8001950:	20000000 	.word	0x20000000
 8001954:	431bde83 	.word	0x431bde83

08001958 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001958:	b480      	push	{r7}
 800195a:	b099      	sub	sp, #100	; 0x64
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001970:	d102      	bne.n	8001978 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001972:	4b6d      	ldr	r3, [pc, #436]	; (8001b28 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001974:	60bb      	str	r3, [r7, #8]
 8001976:	e01a      	b.n	80019ae <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a6a      	ldr	r2, [pc, #424]	; (8001b28 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d103      	bne.n	800198a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001982:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	e011      	b.n	80019ae <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a67      	ldr	r2, [pc, #412]	; (8001b2c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d102      	bne.n	800199a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001994:	4b66      	ldr	r3, [pc, #408]	; (8001b30 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	e009      	b.n	80019ae <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a64      	ldr	r2, [pc, #400]	; (8001b30 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d102      	bne.n	80019aa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80019a4:	4b61      	ldr	r3, [pc, #388]	; (8001b2c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80019a6:	60bb      	str	r3, [r7, #8]
 80019a8:	e001      	b.n	80019ae <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80019aa:	2300      	movs	r3, #0
 80019ac:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0b0      	b.n	8001b1a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d101      	bne.n	80019c6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80019c2:	2302      	movs	r3, #2
 80019c4:	e0a9      	b.n	8001b1a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2201      	movs	r2, #1
 80019ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f040 808d 	bne.w	8001af8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f003 0304 	and.w	r3, r3, #4
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f040 8086 	bne.w	8001af8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019f4:	d004      	beq.n	8001a00 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a4b      	ldr	r2, [pc, #300]	; (8001b28 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d101      	bne.n	8001a04 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001a00:	4b4c      	ldr	r3, [pc, #304]	; (8001b34 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8001a02:	e000      	b.n	8001a06 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8001a04:	4b4c      	ldr	r3, [pc, #304]	; (8001b38 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8001a06:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d040      	beq.n	8001a92 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001a10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	6859      	ldr	r1, [r3, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001a22:	035b      	lsls	r3, r3, #13
 8001a24:	430b      	orrs	r3, r1
 8001a26:	431a      	orrs	r2, r3
 8001a28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a2a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	f003 0303 	and.w	r3, r3, #3
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d108      	bne.n	8001a4c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d101      	bne.n	8001a4c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e000      	b.n	8001a4e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d15c      	bne.n	8001b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 0303 	and.w	r3, r3, #3
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d107      	bne.n	8001a6e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d101      	bne.n	8001a6e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e000      	b.n	8001a70 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001a6e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d14b      	bne.n	8001b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001a74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001a7c:	f023 030f 	bic.w	r3, r3, #15
 8001a80:	683a      	ldr	r2, [r7, #0]
 8001a82:	6811      	ldr	r1, [r2, #0]
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	6892      	ldr	r2, [r2, #8]
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	431a      	orrs	r2, r3
 8001a8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a8e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001a90:	e03c      	b.n	8001b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001a92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a9c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f003 0303 	and.w	r3, r3, #3
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d108      	bne.n	8001abe <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d101      	bne.n	8001abe <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001aba:	2301      	movs	r3, #1
 8001abc:	e000      	b.n	8001ac0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001abe:	2300      	movs	r3, #0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d123      	bne.n	8001b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f003 0303 	and.w	r3, r3, #3
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d107      	bne.n	8001ae0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0301 	and.w	r3, r3, #1
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d101      	bne.n	8001ae0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001adc:	2301      	movs	r3, #1
 8001ade:	e000      	b.n	8001ae2 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001ae0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d112      	bne.n	8001b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001ae6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001aee:	f023 030f 	bic.w	r3, r3, #15
 8001af2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001af4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001af6:	e009      	b.n	8001b0c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	f043 0220 	orr.w	r2, r3, #32
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001b0a:	e000      	b.n	8001b0e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001b0c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001b16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3764      	adds	r7, #100	; 0x64
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	50000100 	.word	0x50000100
 8001b2c:	50000400 	.word	0x50000400
 8001b30:	50000500 	.word	0x50000500
 8001b34:	50000300 	.word	0x50000300
 8001b38:	50000700 	.word	0x50000700

08001b3c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f003 0303 	and.w	r3, r3, #3
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d108      	bne.n	8001b68 <ADC_Disable+0x2c>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <ADC_Disable+0x2c>
 8001b64:	2301      	movs	r3, #1
 8001b66:	e000      	b.n	8001b6a <ADC_Disable+0x2e>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d047      	beq.n	8001bfe <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 030d 	and.w	r3, r3, #13
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d10f      	bne.n	8001b9c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	689a      	ldr	r2, [r3, #8]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f042 0202 	orr.w	r2, r2, #2
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2203      	movs	r2, #3
 8001b92:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001b94:	f7fe feda 	bl	800094c <HAL_GetTick>
 8001b98:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001b9a:	e029      	b.n	8001bf0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	f043 0210 	orr.w	r2, r3, #16
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bac:	f043 0201 	orr.w	r2, r3, #1
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e023      	b.n	8001c00 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001bb8:	f7fe fec8 	bl	800094c <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d914      	bls.n	8001bf0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 0301 	and.w	r3, r3, #1
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d10d      	bne.n	8001bf0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd8:	f043 0210 	orr.w	r2, r3, #16
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be4:	f043 0201 	orr.w	r2, r3, #1
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e007      	b.n	8001c00 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d0dc      	beq.n	8001bb8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3710      	adds	r7, #16
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d101      	bne.n	8001c1a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e0ed      	b.n	8001df6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d102      	bne.n	8001c2c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7fe fbae 	bl	8000388 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f042 0201 	orr.w	r2, r2, #1
 8001c3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c3c:	f7fe fe86 	bl	800094c <HAL_GetTick>
 8001c40:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c42:	e012      	b.n	8001c6a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c44:	f7fe fe82 	bl	800094c <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b0a      	cmp	r3, #10
 8001c50:	d90b      	bls.n	8001c6a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c56:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2205      	movs	r2, #5
 8001c62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e0c5      	b.n	8001df6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f003 0301 	and.w	r3, r3, #1
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0e5      	beq.n	8001c44 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0202 	bic.w	r2, r2, #2
 8001c86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c88:	f7fe fe60 	bl	800094c <HAL_GetTick>
 8001c8c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c8e:	e012      	b.n	8001cb6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c90:	f7fe fe5c 	bl	800094c <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b0a      	cmp	r3, #10
 8001c9c:	d90b      	bls.n	8001cb6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2205      	movs	r2, #5
 8001cae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e09f      	b.n	8001df6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1e5      	bne.n	8001c90 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	7e1b      	ldrb	r3, [r3, #24]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d108      	bne.n	8001cde <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	e007      	b.n	8001cee <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	7e5b      	ldrb	r3, [r3, #25]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d108      	bne.n	8001d08 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	e007      	b.n	8001d18 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d16:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	7e9b      	ldrb	r3, [r3, #26]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d108      	bne.n	8001d32 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f042 0220 	orr.w	r2, r2, #32
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	e007      	b.n	8001d42 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f022 0220 	bic.w	r2, r2, #32
 8001d40:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	7edb      	ldrb	r3, [r3, #27]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d108      	bne.n	8001d5c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 0210 	bic.w	r2, r2, #16
 8001d58:	601a      	str	r2, [r3, #0]
 8001d5a:	e007      	b.n	8001d6c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f042 0210 	orr.w	r2, r2, #16
 8001d6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	7f1b      	ldrb	r3, [r3, #28]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d108      	bne.n	8001d86 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f042 0208 	orr.w	r2, r2, #8
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	e007      	b.n	8001d96 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 0208 	bic.w	r2, r2, #8
 8001d94:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	7f5b      	ldrb	r3, [r3, #29]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d108      	bne.n	8001db0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 0204 	orr.w	r2, r2, #4
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	e007      	b.n	8001dc0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 0204 	bic.w	r2, r2, #4
 8001dbe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	431a      	orrs	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	695b      	ldr	r3, [r3, #20]
 8001dd4:	ea42 0103 	orr.w	r1, r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	1e5a      	subs	r2, r3, #1
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	430a      	orrs	r2, r1
 8001de4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e10:	4b0c      	ldr	r3, [pc, #48]	; (8001e44 <__NVIC_SetPriorityGrouping+0x44>)
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e32:	4a04      	ldr	r2, [pc, #16]	; (8001e44 <__NVIC_SetPriorityGrouping+0x44>)
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	60d3      	str	r3, [r2, #12]
}
 8001e38:	bf00      	nop
 8001e3a:	3714      	adds	r7, #20
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e4c:	4b04      	ldr	r3, [pc, #16]	; (8001e60 <__NVIC_GetPriorityGrouping+0x18>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	0a1b      	lsrs	r3, r3, #8
 8001e52:	f003 0307 	and.w	r3, r3, #7
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	e000ed00 	.word	0xe000ed00

08001e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	db0b      	blt.n	8001e8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	f003 021f 	and.w	r2, r3, #31
 8001e7c:	4907      	ldr	r1, [pc, #28]	; (8001e9c <__NVIC_EnableIRQ+0x38>)
 8001e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e82:	095b      	lsrs	r3, r3, #5
 8001e84:	2001      	movs	r0, #1
 8001e86:	fa00 f202 	lsl.w	r2, r0, r2
 8001e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	e000e100 	.word	0xe000e100

08001ea0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	6039      	str	r1, [r7, #0]
 8001eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	db0a      	blt.n	8001eca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	b2da      	uxtb	r2, r3
 8001eb8:	490c      	ldr	r1, [pc, #48]	; (8001eec <__NVIC_SetPriority+0x4c>)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	0112      	lsls	r2, r2, #4
 8001ec0:	b2d2      	uxtb	r2, r2
 8001ec2:	440b      	add	r3, r1
 8001ec4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ec8:	e00a      	b.n	8001ee0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	b2da      	uxtb	r2, r3
 8001ece:	4908      	ldr	r1, [pc, #32]	; (8001ef0 <__NVIC_SetPriority+0x50>)
 8001ed0:	79fb      	ldrb	r3, [r7, #7]
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	3b04      	subs	r3, #4
 8001ed8:	0112      	lsls	r2, r2, #4
 8001eda:	b2d2      	uxtb	r2, r2
 8001edc:	440b      	add	r3, r1
 8001ede:	761a      	strb	r2, [r3, #24]
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	e000e100 	.word	0xe000e100
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b089      	sub	sp, #36	; 0x24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f003 0307 	and.w	r3, r3, #7
 8001f06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	f1c3 0307 	rsb	r3, r3, #7
 8001f0e:	2b04      	cmp	r3, #4
 8001f10:	bf28      	it	cs
 8001f12:	2304      	movcs	r3, #4
 8001f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	3304      	adds	r3, #4
 8001f1a:	2b06      	cmp	r3, #6
 8001f1c:	d902      	bls.n	8001f24 <NVIC_EncodePriority+0x30>
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	3b03      	subs	r3, #3
 8001f22:	e000      	b.n	8001f26 <NVIC_EncodePriority+0x32>
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f28:	f04f 32ff 	mov.w	r2, #4294967295
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f32:	43da      	mvns	r2, r3
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	401a      	ands	r2, r3
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	fa01 f303 	lsl.w	r3, r1, r3
 8001f46:	43d9      	mvns	r1, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f4c:	4313      	orrs	r3, r2
         );
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3724      	adds	r7, #36	; 0x24
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
	...

08001f5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3b01      	subs	r3, #1
 8001f68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f6c:	d301      	bcc.n	8001f72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e00f      	b.n	8001f92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f72:	4a0a      	ldr	r2, [pc, #40]	; (8001f9c <SysTick_Config+0x40>)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	3b01      	subs	r3, #1
 8001f78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f7a:	210f      	movs	r1, #15
 8001f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f80:	f7ff ff8e 	bl	8001ea0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f84:	4b05      	ldr	r3, [pc, #20]	; (8001f9c <SysTick_Config+0x40>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f8a:	4b04      	ldr	r3, [pc, #16]	; (8001f9c <SysTick_Config+0x40>)
 8001f8c:	2207      	movs	r2, #7
 8001f8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	e000e010 	.word	0xe000e010

08001fa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7ff ff29 	bl	8001e00 <__NVIC_SetPriorityGrouping>
}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b086      	sub	sp, #24
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	60b9      	str	r1, [r7, #8]
 8001fc0:	607a      	str	r2, [r7, #4]
 8001fc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fc8:	f7ff ff3e 	bl	8001e48 <__NVIC_GetPriorityGrouping>
 8001fcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	68b9      	ldr	r1, [r7, #8]
 8001fd2:	6978      	ldr	r0, [r7, #20]
 8001fd4:	f7ff ff8e 	bl	8001ef4 <NVIC_EncodePriority>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fde:	4611      	mov	r1, r2
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff ff5d 	bl	8001ea0 <__NVIC_SetPriority>
}
 8001fe6:	bf00      	nop
 8001fe8:	3718      	adds	r7, #24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b082      	sub	sp, #8
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff ff31 	bl	8001e64 <__NVIC_EnableIRQ>
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b082      	sub	sp, #8
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7ff ffa2 	bl	8001f5c <SysTick_Config>
 8002018:	4603      	mov	r3, r0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002024:	b480      	push	{r7}
 8002026:	b087      	sub	sp, #28
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002032:	e154      	b.n	80022de <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	2101      	movs	r1, #1
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	fa01 f303 	lsl.w	r3, r1, r3
 8002040:	4013      	ands	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2b00      	cmp	r3, #0
 8002048:	f000 8146 	beq.w	80022d8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	2b01      	cmp	r3, #1
 8002056:	d005      	beq.n	8002064 <HAL_GPIO_Init+0x40>
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d130      	bne.n	80020c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	2203      	movs	r2, #3
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	43db      	mvns	r3, r3
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4013      	ands	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	68da      	ldr	r2, [r3, #12]
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	4313      	orrs	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800209a:	2201      	movs	r2, #1
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	43db      	mvns	r3, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4013      	ands	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	091b      	lsrs	r3, r3, #4
 80020b0:	f003 0201 	and.w	r2, r3, #1
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	4313      	orrs	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d017      	beq.n	8002102 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	2203      	movs	r2, #3
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	4013      	ands	r3, r2
 80020e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d123      	bne.n	8002156 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	08da      	lsrs	r2, r3, #3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3208      	adds	r2, #8
 8002116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800211a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	220f      	movs	r2, #15
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	4013      	ands	r3, r2
 8002130:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	691a      	ldr	r2, [r3, #16]
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	08da      	lsrs	r2, r3, #3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	3208      	adds	r2, #8
 8002150:	6939      	ldr	r1, [r7, #16]
 8002152:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	2203      	movs	r2, #3
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43db      	mvns	r3, r3
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	4013      	ands	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f003 0203 	and.w	r2, r3, #3
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 80a0 	beq.w	80022d8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002198:	4b58      	ldr	r3, [pc, #352]	; (80022fc <HAL_GPIO_Init+0x2d8>)
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	4a57      	ldr	r2, [pc, #348]	; (80022fc <HAL_GPIO_Init+0x2d8>)
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6193      	str	r3, [r2, #24]
 80021a4:	4b55      	ldr	r3, [pc, #340]	; (80022fc <HAL_GPIO_Init+0x2d8>)
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	f003 0301 	and.w	r3, r3, #1
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021b0:	4a53      	ldr	r2, [pc, #332]	; (8002300 <HAL_GPIO_Init+0x2dc>)
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	089b      	lsrs	r3, r3, #2
 80021b6:	3302      	adds	r3, #2
 80021b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f003 0303 	and.w	r3, r3, #3
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	220f      	movs	r2, #15
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80021da:	d019      	beq.n	8002210 <HAL_GPIO_Init+0x1ec>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a49      	ldr	r2, [pc, #292]	; (8002304 <HAL_GPIO_Init+0x2e0>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d013      	beq.n	800220c <HAL_GPIO_Init+0x1e8>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a48      	ldr	r2, [pc, #288]	; (8002308 <HAL_GPIO_Init+0x2e4>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d00d      	beq.n	8002208 <HAL_GPIO_Init+0x1e4>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a47      	ldr	r2, [pc, #284]	; (800230c <HAL_GPIO_Init+0x2e8>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d007      	beq.n	8002204 <HAL_GPIO_Init+0x1e0>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a46      	ldr	r2, [pc, #280]	; (8002310 <HAL_GPIO_Init+0x2ec>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d101      	bne.n	8002200 <HAL_GPIO_Init+0x1dc>
 80021fc:	2304      	movs	r3, #4
 80021fe:	e008      	b.n	8002212 <HAL_GPIO_Init+0x1ee>
 8002200:	2305      	movs	r3, #5
 8002202:	e006      	b.n	8002212 <HAL_GPIO_Init+0x1ee>
 8002204:	2303      	movs	r3, #3
 8002206:	e004      	b.n	8002212 <HAL_GPIO_Init+0x1ee>
 8002208:	2302      	movs	r3, #2
 800220a:	e002      	b.n	8002212 <HAL_GPIO_Init+0x1ee>
 800220c:	2301      	movs	r3, #1
 800220e:	e000      	b.n	8002212 <HAL_GPIO_Init+0x1ee>
 8002210:	2300      	movs	r3, #0
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	f002 0203 	and.w	r2, r2, #3
 8002218:	0092      	lsls	r2, r2, #2
 800221a:	4093      	lsls	r3, r2
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	4313      	orrs	r3, r2
 8002220:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002222:	4937      	ldr	r1, [pc, #220]	; (8002300 <HAL_GPIO_Init+0x2dc>)
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	089b      	lsrs	r3, r3, #2
 8002228:	3302      	adds	r3, #2
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002230:	4b38      	ldr	r3, [pc, #224]	; (8002314 <HAL_GPIO_Init+0x2f0>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	43db      	mvns	r3, r3
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	4013      	ands	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d003      	beq.n	8002254 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	4313      	orrs	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002254:	4a2f      	ldr	r2, [pc, #188]	; (8002314 <HAL_GPIO_Init+0x2f0>)
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800225a:	4b2e      	ldr	r3, [pc, #184]	; (8002314 <HAL_GPIO_Init+0x2f0>)
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	43db      	mvns	r3, r3
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	4013      	ands	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4313      	orrs	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800227e:	4a25      	ldr	r2, [pc, #148]	; (8002314 <HAL_GPIO_Init+0x2f0>)
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002284:	4b23      	ldr	r3, [pc, #140]	; (8002314 <HAL_GPIO_Init+0x2f0>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	43db      	mvns	r3, r3
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	4013      	ands	r3, r2
 8002292:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022a8:	4a1a      	ldr	r2, [pc, #104]	; (8002314 <HAL_GPIO_Init+0x2f0>)
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022ae:	4b19      	ldr	r3, [pc, #100]	; (8002314 <HAL_GPIO_Init+0x2f0>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80022d2:	4a10      	ldr	r2, [pc, #64]	; (8002314 <HAL_GPIO_Init+0x2f0>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	3301      	adds	r3, #1
 80022dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	fa22 f303 	lsr.w	r3, r2, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f47f aea3 	bne.w	8002034 <HAL_GPIO_Init+0x10>
  }
}
 80022ee:	bf00      	nop
 80022f0:	bf00      	nop
 80022f2:	371c      	adds	r7, #28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	40021000 	.word	0x40021000
 8002300:	40010000 	.word	0x40010000
 8002304:	48000400 	.word	0x48000400
 8002308:	48000800 	.word	0x48000800
 800230c:	48000c00 	.word	0x48000c00
 8002310:	48001000 	.word	0x48001000
 8002314:	40010400 	.word	0x40010400

08002318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	460b      	mov	r3, r1
 8002322:	807b      	strh	r3, [r7, #2]
 8002324:	4613      	mov	r3, r2
 8002326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002328:	787b      	ldrb	r3, [r7, #1]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d003      	beq.n	8002336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800232e:	887a      	ldrh	r2, [r7, #2]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002334:	e002      	b.n	800233c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002336:	887a      	ldrh	r2, [r7, #2]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <HAL_OPAMP_Init>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)

{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002350:	2300      	movs	r3, #0
 8002352:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e08f      	b.n	800247e <HAL_OPAMP_Init+0x136>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b05      	cmp	r3, #5
 8002368:	d101      	bne.n	800236e <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e087      	b.n	800247e <HAL_OPAMP_Init+0x136>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d101      	bne.n	800237e <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e07f      	b.n	800247e <HAL_OPAMP_Init+0x136>
      assert_param(IS_OPAMP_INVERTING_INPUT(hopamp->Init.InvertingInput));
    }

    assert_param(IS_OPAMP_TIMERCONTROLLED_MUXMODE(hopamp->Init.TimerControlledMuxmode));

    if ((hopamp->Init.TimerControlledMuxmode) == OPAMP_TIMERCONTROLLEDMUXMODE_ENABLE)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	2b80      	cmp	r3, #128	; 0x80
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002384:	4b40      	ldr	r3, [pc, #256]	; (8002488 <HAL_OPAMP_Init+0x140>)
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	4a3f      	ldr	r2, [pc, #252]	; (8002488 <HAL_OPAMP_Init+0x140>)
 800238a:	f043 0301 	orr.w	r3, r3, #1
 800238e:	6193      	str	r3, [r2, #24]
 8002390:	4b3d      	ldr	r3, [pc, #244]	; (8002488 <HAL_OPAMP_Init+0x140>)
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	60bb      	str	r3, [r7, #8]
 800239a:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d103      	bne.n	80023b0 <HAL_OPAMP_Init+0x68>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7fe f93f 	bl	8000634 <HAL_OPAMP_MspInit>
    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /*   - InvertingInputSecondary                */
    /* are Not Applicable                         */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	2b40      	cmp	r3, #64	; 0x40
 80023bc:	d003      	beq.n	80023c6 <HAL_OPAMP_Init+0x7e>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	2b60      	cmp	r3, #96	; 0x60
 80023c4:	d125      	bne.n	8002412 <HAL_OPAMP_Init+0xca>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	4b2f      	ldr	r3, [pc, #188]	; (800248c <HAL_OPAMP_Init+0x144>)
 80023ce:	4013      	ands	r3, r2
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	6851      	ldr	r1, [r2, #4]
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	68d2      	ldr	r2, [r2, #12]
 80023d8:	4311      	orrs	r1, r2
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6912      	ldr	r2, [r2, #16]
 80023de:	4311      	orrs	r1, r2
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6992      	ldr	r2, [r2, #24]
 80023e4:	4311      	orrs	r1, r2
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	69d2      	ldr	r2, [r2, #28]
 80023ea:	4311      	orrs	r1, r2
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	6a12      	ldr	r2, [r2, #32]
 80023f0:	4311      	orrs	r1, r2
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023f6:	4311      	orrs	r1, r2
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80023fc:	04d2      	lsls	r2, r2, #19
 80023fe:	4311      	orrs	r1, r2
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002404:	0612      	lsls	r2, r2, #24
 8002406:	4311      	orrs	r1, r2
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	6812      	ldr	r2, [r2, #0]
 800240c:	430b      	orrs	r3, r1
 800240e:	6013      	str	r3, [r2, #0]
 8002410:	e02a      	b.n	8002468 <HAL_OPAMP_Init+0x120>
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));  

    }
    else /* OPAMP_STANDALONE_MODE */
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	4b1c      	ldr	r3, [pc, #112]	; (800248c <HAL_OPAMP_Init+0x144>)
 800241a:	4013      	ands	r3, r2
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	6851      	ldr	r1, [r2, #4]
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	6892      	ldr	r2, [r2, #8]
 8002424:	4311      	orrs	r1, r2
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	68d2      	ldr	r2, [r2, #12]
 800242a:	4311      	orrs	r1, r2
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	6912      	ldr	r2, [r2, #16]
 8002430:	4311      	orrs	r1, r2
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	6952      	ldr	r2, [r2, #20]
 8002436:	4311      	orrs	r1, r2
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	6992      	ldr	r2, [r2, #24]
 800243c:	4311      	orrs	r1, r2
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	69d2      	ldr	r2, [r2, #28]
 8002442:	4311      	orrs	r1, r2
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6a12      	ldr	r2, [r2, #32]
 8002448:	4311      	orrs	r1, r2
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800244e:	4311      	orrs	r1, r2
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002454:	04d2      	lsls	r2, r2, #19
 8002456:	4311      	orrs	r1, r2
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800245c:	0612      	lsls	r2, r2, #24
 800245e:	4311      	orrs	r1, r2
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	6812      	ldr	r2, [r2, #0]
 8002464:	430b      	orrs	r3, r1
 8002466:	6013      	str	r3, [r2, #0]
                                        (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) | \
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));     
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800246e:	b2db      	uxtb	r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	d103      	bne.n	800247c <HAL_OPAMP_Init+0x134>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800247c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800247e:	4618      	mov	r0, r3
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40021000 	.word	0x40021000
 800248c:	e0003811 	.word	0xe0003811

08002490 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002496:	af00      	add	r7, sp, #0
 8002498:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800249c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024a0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d102      	bne.n	80024b6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	f001 b823 	b.w	80034fc <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f000 817d 	beq.w	80027c6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024cc:	4bbc      	ldr	r3, [pc, #752]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 030c 	and.w	r3, r3, #12
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	d00c      	beq.n	80024f2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024d8:	4bb9      	ldr	r3, [pc, #740]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 030c 	and.w	r3, r3, #12
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d15c      	bne.n	800259e <HAL_RCC_OscConfig+0x10e>
 80024e4:	4bb6      	ldr	r3, [pc, #728]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024f0:	d155      	bne.n	800259e <HAL_RCC_OscConfig+0x10e>
 80024f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024f6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fa:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80024fe:	fa93 f3a3 	rbit	r3, r3
 8002502:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002506:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800250a:	fab3 f383 	clz	r3, r3
 800250e:	b2db      	uxtb	r3, r3
 8002510:	095b      	lsrs	r3, r3, #5
 8002512:	b2db      	uxtb	r3, r3
 8002514:	f043 0301 	orr.w	r3, r3, #1
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2b01      	cmp	r3, #1
 800251c:	d102      	bne.n	8002524 <HAL_RCC_OscConfig+0x94>
 800251e:	4ba8      	ldr	r3, [pc, #672]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	e015      	b.n	8002550 <HAL_RCC_OscConfig+0xc0>
 8002524:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002528:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002530:	fa93 f3a3 	rbit	r3, r3
 8002534:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002538:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800253c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002540:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002544:	fa93 f3a3 	rbit	r3, r3
 8002548:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800254c:	4b9c      	ldr	r3, [pc, #624]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 800254e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002550:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002554:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002558:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800255c:	fa92 f2a2 	rbit	r2, r2
 8002560:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002564:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002568:	fab2 f282 	clz	r2, r2
 800256c:	b2d2      	uxtb	r2, r2
 800256e:	f042 0220 	orr.w	r2, r2, #32
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	f002 021f 	and.w	r2, r2, #31
 8002578:	2101      	movs	r1, #1
 800257a:	fa01 f202 	lsl.w	r2, r1, r2
 800257e:	4013      	ands	r3, r2
 8002580:	2b00      	cmp	r3, #0
 8002582:	f000 811f 	beq.w	80027c4 <HAL_RCC_OscConfig+0x334>
 8002586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800258a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	f040 8116 	bne.w	80027c4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	f000 bfaf 	b.w	80034fc <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800259e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025ae:	d106      	bne.n	80025be <HAL_RCC_OscConfig+0x12e>
 80025b0:	4b83      	ldr	r3, [pc, #524]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a82      	ldr	r2, [pc, #520]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80025b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ba:	6013      	str	r3, [r2, #0]
 80025bc:	e036      	b.n	800262c <HAL_RCC_OscConfig+0x19c>
 80025be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d10c      	bne.n	80025e8 <HAL_RCC_OscConfig+0x158>
 80025ce:	4b7c      	ldr	r3, [pc, #496]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a7b      	ldr	r2, [pc, #492]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80025d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d8:	6013      	str	r3, [r2, #0]
 80025da:	4b79      	ldr	r3, [pc, #484]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a78      	ldr	r2, [pc, #480]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80025e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025e4:	6013      	str	r3, [r2, #0]
 80025e6:	e021      	b.n	800262c <HAL_RCC_OscConfig+0x19c>
 80025e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025f8:	d10c      	bne.n	8002614 <HAL_RCC_OscConfig+0x184>
 80025fa:	4b71      	ldr	r3, [pc, #452]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a70      	ldr	r2, [pc, #448]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 8002600:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002604:	6013      	str	r3, [r2, #0]
 8002606:	4b6e      	ldr	r3, [pc, #440]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a6d      	ldr	r2, [pc, #436]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 800260c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	e00b      	b.n	800262c <HAL_RCC_OscConfig+0x19c>
 8002614:	4b6a      	ldr	r3, [pc, #424]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a69      	ldr	r2, [pc, #420]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 800261a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	4b67      	ldr	r3, [pc, #412]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a66      	ldr	r2, [pc, #408]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 8002626:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800262a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800262c:	4b64      	ldr	r3, [pc, #400]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 800262e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002630:	f023 020f 	bic.w	r2, r3, #15
 8002634:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002638:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	495f      	ldr	r1, [pc, #380]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 8002642:	4313      	orrs	r3, r2
 8002644:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002646:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800264a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d059      	beq.n	800270a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002656:	f7fe f979 	bl	800094c <HAL_GetTick>
 800265a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800265e:	e00a      	b.n	8002676 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002660:	f7fe f974 	bl	800094c <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	2b64      	cmp	r3, #100	; 0x64
 800266e:	d902      	bls.n	8002676 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	f000 bf43 	b.w	80034fc <HAL_RCC_OscConfig+0x106c>
 8002676:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800267a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002682:	fa93 f3a3 	rbit	r3, r3
 8002686:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800268a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268e:	fab3 f383 	clz	r3, r3
 8002692:	b2db      	uxtb	r3, r3
 8002694:	095b      	lsrs	r3, r3, #5
 8002696:	b2db      	uxtb	r3, r3
 8002698:	f043 0301 	orr.w	r3, r3, #1
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d102      	bne.n	80026a8 <HAL_RCC_OscConfig+0x218>
 80026a2:	4b47      	ldr	r3, [pc, #284]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	e015      	b.n	80026d4 <HAL_RCC_OscConfig+0x244>
 80026a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026ac:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80026b4:	fa93 f3a3 	rbit	r3, r3
 80026b8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80026bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026c0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80026c4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80026c8:	fa93 f3a3 	rbit	r3, r3
 80026cc:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80026d0:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 80026d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026d8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80026dc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80026e0:	fa92 f2a2 	rbit	r2, r2
 80026e4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80026e8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80026ec:	fab2 f282 	clz	r2, r2
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	f042 0220 	orr.w	r2, r2, #32
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	f002 021f 	and.w	r2, r2, #31
 80026fc:	2101      	movs	r1, #1
 80026fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002702:	4013      	ands	r3, r2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0ab      	beq.n	8002660 <HAL_RCC_OscConfig+0x1d0>
 8002708:	e05d      	b.n	80027c6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270a:	f7fe f91f 	bl	800094c <HAL_GetTick>
 800270e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002712:	e00a      	b.n	800272a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002714:	f7fe f91a 	bl	800094c <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b64      	cmp	r3, #100	; 0x64
 8002722:	d902      	bls.n	800272a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	f000 bee9 	b.w	80034fc <HAL_RCC_OscConfig+0x106c>
 800272a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800272e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002732:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002736:	fa93 f3a3 	rbit	r3, r3
 800273a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800273e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002742:	fab3 f383 	clz	r3, r3
 8002746:	b2db      	uxtb	r3, r3
 8002748:	095b      	lsrs	r3, r3, #5
 800274a:	b2db      	uxtb	r3, r3
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b01      	cmp	r3, #1
 8002754:	d102      	bne.n	800275c <HAL_RCC_OscConfig+0x2cc>
 8002756:	4b1a      	ldr	r3, [pc, #104]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	e015      	b.n	8002788 <HAL_RCC_OscConfig+0x2f8>
 800275c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002760:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002764:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002768:	fa93 f3a3 	rbit	r3, r3
 800276c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002770:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002774:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002778:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800277c:	fa93 f3a3 	rbit	r3, r3
 8002780:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002784:	4b0e      	ldr	r3, [pc, #56]	; (80027c0 <HAL_RCC_OscConfig+0x330>)
 8002786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002788:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800278c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002790:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002794:	fa92 f2a2 	rbit	r2, r2
 8002798:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800279c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80027a0:	fab2 f282 	clz	r2, r2
 80027a4:	b2d2      	uxtb	r2, r2
 80027a6:	f042 0220 	orr.w	r2, r2, #32
 80027aa:	b2d2      	uxtb	r2, r2
 80027ac:	f002 021f 	and.w	r2, r2, #31
 80027b0:	2101      	movs	r1, #1
 80027b2:	fa01 f202 	lsl.w	r2, r1, r2
 80027b6:	4013      	ands	r3, r2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1ab      	bne.n	8002714 <HAL_RCC_OscConfig+0x284>
 80027bc:	e003      	b.n	80027c6 <HAL_RCC_OscConfig+0x336>
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f000 817d 	beq.w	8002ad6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027dc:	4ba6      	ldr	r3, [pc, #664]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 030c 	and.w	r3, r3, #12
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d00b      	beq.n	8002800 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027e8:	4ba3      	ldr	r3, [pc, #652]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 030c 	and.w	r3, r3, #12
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d172      	bne.n	80028da <HAL_RCC_OscConfig+0x44a>
 80027f4:	4ba0      	ldr	r3, [pc, #640]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d16c      	bne.n	80028da <HAL_RCC_OscConfig+0x44a>
 8002800:	2302      	movs	r3, #2
 8002802:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002806:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800280a:	fa93 f3a3 	rbit	r3, r3
 800280e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002812:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002816:	fab3 f383 	clz	r3, r3
 800281a:	b2db      	uxtb	r3, r3
 800281c:	095b      	lsrs	r3, r3, #5
 800281e:	b2db      	uxtb	r3, r3
 8002820:	f043 0301 	orr.w	r3, r3, #1
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b01      	cmp	r3, #1
 8002828:	d102      	bne.n	8002830 <HAL_RCC_OscConfig+0x3a0>
 800282a:	4b93      	ldr	r3, [pc, #588]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	e013      	b.n	8002858 <HAL_RCC_OscConfig+0x3c8>
 8002830:	2302      	movs	r3, #2
 8002832:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002836:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800283a:	fa93 f3a3 	rbit	r3, r3
 800283e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002842:	2302      	movs	r3, #2
 8002844:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002848:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800284c:	fa93 f3a3 	rbit	r3, r3
 8002850:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002854:	4b88      	ldr	r3, [pc, #544]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 8002856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002858:	2202      	movs	r2, #2
 800285a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800285e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002862:	fa92 f2a2 	rbit	r2, r2
 8002866:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800286a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800286e:	fab2 f282 	clz	r2, r2
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	f042 0220 	orr.w	r2, r2, #32
 8002878:	b2d2      	uxtb	r2, r2
 800287a:	f002 021f 	and.w	r2, r2, #31
 800287e:	2101      	movs	r1, #1
 8002880:	fa01 f202 	lsl.w	r2, r1, r2
 8002884:	4013      	ands	r3, r2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00a      	beq.n	80028a0 <HAL_RCC_OscConfig+0x410>
 800288a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800288e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d002      	beq.n	80028a0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	f000 be2e 	b.w	80034fc <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a0:	4b75      	ldr	r3, [pc, #468]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	695b      	ldr	r3, [r3, #20]
 80028b4:	21f8      	movs	r1, #248	; 0xf8
 80028b6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ba:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80028be:	fa91 f1a1 	rbit	r1, r1
 80028c2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80028c6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80028ca:	fab1 f181 	clz	r1, r1
 80028ce:	b2c9      	uxtb	r1, r1
 80028d0:	408b      	lsls	r3, r1
 80028d2:	4969      	ldr	r1, [pc, #420]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028d8:	e0fd      	b.n	8002ad6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f000 8088 	beq.w	80029fc <HAL_RCC_OscConfig+0x56c>
 80028ec:	2301      	movs	r3, #1
 80028ee:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80028f6:	fa93 f3a3 	rbit	r3, r3
 80028fa:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80028fe:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002902:	fab3 f383 	clz	r3, r3
 8002906:	b2db      	uxtb	r3, r3
 8002908:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800290c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	461a      	mov	r2, r3
 8002914:	2301      	movs	r3, #1
 8002916:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002918:	f7fe f818 	bl	800094c <HAL_GetTick>
 800291c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002920:	e00a      	b.n	8002938 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002922:	f7fe f813 	bl	800094c <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d902      	bls.n	8002938 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	f000 bde2 	b.w	80034fc <HAL_RCC_OscConfig+0x106c>
 8002938:	2302      	movs	r3, #2
 800293a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002942:	fa93 f3a3 	rbit	r3, r3
 8002946:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800294a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800294e:	fab3 f383 	clz	r3, r3
 8002952:	b2db      	uxtb	r3, r3
 8002954:	095b      	lsrs	r3, r3, #5
 8002956:	b2db      	uxtb	r3, r3
 8002958:	f043 0301 	orr.w	r3, r3, #1
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b01      	cmp	r3, #1
 8002960:	d102      	bne.n	8002968 <HAL_RCC_OscConfig+0x4d8>
 8002962:	4b45      	ldr	r3, [pc, #276]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	e013      	b.n	8002990 <HAL_RCC_OscConfig+0x500>
 8002968:	2302      	movs	r3, #2
 800296a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002972:	fa93 f3a3 	rbit	r3, r3
 8002976:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800297a:	2302      	movs	r3, #2
 800297c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002980:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002984:	fa93 f3a3 	rbit	r3, r3
 8002988:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800298c:	4b3a      	ldr	r3, [pc, #232]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 800298e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002990:	2202      	movs	r2, #2
 8002992:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002996:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800299a:	fa92 f2a2 	rbit	r2, r2
 800299e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80029a2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80029a6:	fab2 f282 	clz	r2, r2
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	f042 0220 	orr.w	r2, r2, #32
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	f002 021f 	and.w	r2, r2, #31
 80029b6:	2101      	movs	r1, #1
 80029b8:	fa01 f202 	lsl.w	r2, r1, r2
 80029bc:	4013      	ands	r3, r2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0af      	beq.n	8002922 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c2:	4b2d      	ldr	r3, [pc, #180]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	21f8      	movs	r1, #248	; 0xf8
 80029d8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029dc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80029e0:	fa91 f1a1 	rbit	r1, r1
 80029e4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80029e8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80029ec:	fab1 f181 	clz	r1, r1
 80029f0:	b2c9      	uxtb	r1, r1
 80029f2:	408b      	lsls	r3, r1
 80029f4:	4920      	ldr	r1, [pc, #128]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	600b      	str	r3, [r1, #0]
 80029fa:	e06c      	b.n	8002ad6 <HAL_RCC_OscConfig+0x646>
 80029fc:	2301      	movs	r3, #1
 80029fe:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a02:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002a06:	fa93 f3a3 	rbit	r3, r3
 8002a0a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002a0e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a12:	fab3 f383 	clz	r3, r3
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a1c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	461a      	mov	r2, r3
 8002a24:	2300      	movs	r3, #0
 8002a26:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a28:	f7fd ff90 	bl	800094c <HAL_GetTick>
 8002a2c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a30:	e00a      	b.n	8002a48 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a32:	f7fd ff8b 	bl	800094c <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d902      	bls.n	8002a48 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	f000 bd5a 	b.w	80034fc <HAL_RCC_OscConfig+0x106c>
 8002a48:	2302      	movs	r3, #2
 8002a4a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002a52:	fa93 f3a3 	rbit	r3, r3
 8002a56:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002a5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a5e:	fab3 f383 	clz	r3, r3
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	095b      	lsrs	r3, r3, #5
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	f043 0301 	orr.w	r3, r3, #1
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d104      	bne.n	8002a7c <HAL_RCC_OscConfig+0x5ec>
 8002a72:	4b01      	ldr	r3, [pc, #4]	; (8002a78 <HAL_RCC_OscConfig+0x5e8>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	e015      	b.n	8002aa4 <HAL_RCC_OscConfig+0x614>
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a82:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002a86:	fa93 f3a3 	rbit	r3, r3
 8002a8a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002a8e:	2302      	movs	r3, #2
 8002a90:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002a94:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002a98:	fa93 f3a3 	rbit	r3, r3
 8002a9c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002aa0:	4bc8      	ldr	r3, [pc, #800]	; (8002dc4 <HAL_RCC_OscConfig+0x934>)
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002aaa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002aae:	fa92 f2a2 	rbit	r2, r2
 8002ab2:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002ab6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002aba:	fab2 f282 	clz	r2, r2
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	f042 0220 	orr.w	r2, r2, #32
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	f002 021f 	and.w	r2, r2, #31
 8002aca:	2101      	movs	r1, #1
 8002acc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1ad      	bne.n	8002a32 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ad6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ada:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 8110 	beq.w	8002d0c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002aec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002af0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d079      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x760>
 8002afc:	2301      	movs	r3, #1
 8002afe:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b02:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002b0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b12:	fab3 f383 	clz	r3, r3
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	461a      	mov	r2, r3
 8002b1a:	4bab      	ldr	r3, [pc, #684]	; (8002dc8 <HAL_RCC_OscConfig+0x938>)
 8002b1c:	4413      	add	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	461a      	mov	r2, r3
 8002b22:	2301      	movs	r3, #1
 8002b24:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b26:	f7fd ff11 	bl	800094c <HAL_GetTick>
 8002b2a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b2e:	e00a      	b.n	8002b46 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b30:	f7fd ff0c 	bl	800094c <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d902      	bls.n	8002b46 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	f000 bcdb 	b.w	80034fc <HAL_RCC_OscConfig+0x106c>
 8002b46:	2302      	movs	r3, #2
 8002b48:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b50:	fa93 f3a3 	rbit	r3, r3
 8002b54:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002b58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b5c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002b60:	2202      	movs	r2, #2
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b68:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	fa93 f2a3 	rbit	r2, r3
 8002b72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b76:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b84:	2202      	movs	r2, #2
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	fa93 f2a3 	rbit	r2, r3
 8002b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b9a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b9e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ba0:	4b88      	ldr	r3, [pc, #544]	; (8002dc4 <HAL_RCC_OscConfig+0x934>)
 8002ba2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ba4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002bac:	2102      	movs	r1, #2
 8002bae:	6019      	str	r1, [r3, #0]
 8002bb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bb4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	fa93 f1a3 	rbit	r1, r3
 8002bbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bc2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002bc6:	6019      	str	r1, [r3, #0]
  return result;
 8002bc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bcc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	fab3 f383 	clz	r3, r3
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	f003 031f 	and.w	r3, r3, #31
 8002be2:	2101      	movs	r1, #1
 8002be4:	fa01 f303 	lsl.w	r3, r1, r3
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0a0      	beq.n	8002b30 <HAL_RCC_OscConfig+0x6a0>
 8002bee:	e08d      	b.n	8002d0c <HAL_RCC_OscConfig+0x87c>
 8002bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bf4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c00:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	fa93 f2a3 	rbit	r2, r3
 8002c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c0e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002c12:	601a      	str	r2, [r3, #0]
  return result;
 8002c14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c18:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002c1c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c1e:	fab3 f383 	clz	r3, r3
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	461a      	mov	r2, r3
 8002c26:	4b68      	ldr	r3, [pc, #416]	; (8002dc8 <HAL_RCC_OscConfig+0x938>)
 8002c28:	4413      	add	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	2300      	movs	r3, #0
 8002c30:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c32:	f7fd fe8b 	bl	800094c <HAL_GetTick>
 8002c36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c3a:	e00a      	b.n	8002c52 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c3c:	f7fd fe86 	bl	800094c <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d902      	bls.n	8002c52 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	f000 bc55 	b.w	80034fc <HAL_RCC_OscConfig+0x106c>
 8002c52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c56:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c62:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	fa93 f2a3 	rbit	r2, r3
 8002c6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c70:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c7a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002c7e:	2202      	movs	r2, #2
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c86:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	fa93 f2a3 	rbit	r2, r3
 8002c90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c94:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c9e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	601a      	str	r2, [r3, #0]
 8002ca6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002caa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	fa93 f2a3 	rbit	r2, r3
 8002cb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cb8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002cbc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cbe:	4b41      	ldr	r3, [pc, #260]	; (8002dc4 <HAL_RCC_OscConfig+0x934>)
 8002cc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cc6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002cca:	2102      	movs	r1, #2
 8002ccc:	6019      	str	r1, [r3, #0]
 8002cce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	fa93 f1a3 	rbit	r1, r3
 8002cdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ce0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002ce4:	6019      	str	r1, [r3, #0]
  return result;
 8002ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cea:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	fab3 f383 	clz	r3, r3
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	f003 031f 	and.w	r3, r3, #31
 8002d00:	2101      	movs	r1, #1
 8002d02:	fa01 f303 	lsl.w	r3, r1, r3
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d197      	bne.n	8002c3c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d10:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 81a1 	beq.w	8003064 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d22:	2300      	movs	r3, #0
 8002d24:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d28:	4b26      	ldr	r3, [pc, #152]	; (8002dc4 <HAL_RCC_OscConfig+0x934>)
 8002d2a:	69db      	ldr	r3, [r3, #28]
 8002d2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d116      	bne.n	8002d62 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d34:	4b23      	ldr	r3, [pc, #140]	; (8002dc4 <HAL_RCC_OscConfig+0x934>)
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	4a22      	ldr	r2, [pc, #136]	; (8002dc4 <HAL_RCC_OscConfig+0x934>)
 8002d3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d3e:	61d3      	str	r3, [r2, #28]
 8002d40:	4b20      	ldr	r3, [pc, #128]	; (8002dc4 <HAL_RCC_OscConfig+0x934>)
 8002d42:	69db      	ldr	r3, [r3, #28]
 8002d44:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002d48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d4c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d56:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002d5a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d62:	4b1a      	ldr	r3, [pc, #104]	; (8002dcc <HAL_RCC_OscConfig+0x93c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d11a      	bne.n	8002da4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d6e:	4b17      	ldr	r3, [pc, #92]	; (8002dcc <HAL_RCC_OscConfig+0x93c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a16      	ldr	r2, [pc, #88]	; (8002dcc <HAL_RCC_OscConfig+0x93c>)
 8002d74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d78:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d7a:	f7fd fde7 	bl	800094c <HAL_GetTick>
 8002d7e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d82:	e009      	b.n	8002d98 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d84:	f7fd fde2 	bl	800094c <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b64      	cmp	r3, #100	; 0x64
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e3b1      	b.n	80034fc <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d98:	4b0c      	ldr	r3, [pc, #48]	; (8002dcc <HAL_RCC_OscConfig+0x93c>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0ef      	beq.n	8002d84 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002da4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002da8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d10d      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x940>
 8002db4:	4b03      	ldr	r3, [pc, #12]	; (8002dc4 <HAL_RCC_OscConfig+0x934>)
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	4a02      	ldr	r2, [pc, #8]	; (8002dc4 <HAL_RCC_OscConfig+0x934>)
 8002dba:	f043 0301 	orr.w	r3, r3, #1
 8002dbe:	6213      	str	r3, [r2, #32]
 8002dc0:	e03c      	b.n	8002e3c <HAL_RCC_OscConfig+0x9ac>
 8002dc2:	bf00      	nop
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	10908120 	.word	0x10908120
 8002dcc:	40007000 	.word	0x40007000
 8002dd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dd4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10c      	bne.n	8002dfa <HAL_RCC_OscConfig+0x96a>
 8002de0:	4bc1      	ldr	r3, [pc, #772]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	4ac0      	ldr	r2, [pc, #768]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002de6:	f023 0301 	bic.w	r3, r3, #1
 8002dea:	6213      	str	r3, [r2, #32]
 8002dec:	4bbe      	ldr	r3, [pc, #760]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	4abd      	ldr	r2, [pc, #756]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002df2:	f023 0304 	bic.w	r3, r3, #4
 8002df6:	6213      	str	r3, [r2, #32]
 8002df8:	e020      	b.n	8002e3c <HAL_RCC_OscConfig+0x9ac>
 8002dfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dfe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	2b05      	cmp	r3, #5
 8002e08:	d10c      	bne.n	8002e24 <HAL_RCC_OscConfig+0x994>
 8002e0a:	4bb7      	ldr	r3, [pc, #732]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	4ab6      	ldr	r2, [pc, #728]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002e10:	f043 0304 	orr.w	r3, r3, #4
 8002e14:	6213      	str	r3, [r2, #32]
 8002e16:	4bb4      	ldr	r3, [pc, #720]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	4ab3      	ldr	r2, [pc, #716]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002e1c:	f043 0301 	orr.w	r3, r3, #1
 8002e20:	6213      	str	r3, [r2, #32]
 8002e22:	e00b      	b.n	8002e3c <HAL_RCC_OscConfig+0x9ac>
 8002e24:	4bb0      	ldr	r3, [pc, #704]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	4aaf      	ldr	r2, [pc, #700]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002e2a:	f023 0301 	bic.w	r3, r3, #1
 8002e2e:	6213      	str	r3, [r2, #32]
 8002e30:	4bad      	ldr	r3, [pc, #692]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	4aac      	ldr	r2, [pc, #688]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002e36:	f023 0304 	bic.w	r3, r3, #4
 8002e3a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e40:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	f000 8081 	beq.w	8002f50 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e4e:	f7fd fd7d 	bl	800094c <HAL_GetTick>
 8002e52:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e56:	e00b      	b.n	8002e70 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e58:	f7fd fd78 	bl	800094c <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e345      	b.n	80034fc <HAL_RCC_OscConfig+0x106c>
 8002e70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e74:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e78:	2202      	movs	r2, #2
 8002e7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e80:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	fa93 f2a3 	rbit	r2, r3
 8002e8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e8e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e98:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ea4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	fa93 f2a3 	rbit	r2, r3
 8002eae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eb2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002eb6:	601a      	str	r2, [r3, #0]
  return result;
 8002eb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ebc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002ec0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec2:	fab3 f383 	clz	r3, r3
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	095b      	lsrs	r3, r3, #5
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	f043 0302 	orr.w	r3, r3, #2
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d102      	bne.n	8002edc <HAL_RCC_OscConfig+0xa4c>
 8002ed6:	4b84      	ldr	r3, [pc, #528]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	e013      	b.n	8002f04 <HAL_RCC_OscConfig+0xa74>
 8002edc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ee0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002ee4:	2202      	movs	r2, #2
 8002ee6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eec:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	fa93 f2a3 	rbit	r2, r3
 8002ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002efa:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	4b79      	ldr	r3, [pc, #484]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f08:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002f0c:	2102      	movs	r1, #2
 8002f0e:	6011      	str	r1, [r2, #0]
 8002f10:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f14:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002f18:	6812      	ldr	r2, [r2, #0]
 8002f1a:	fa92 f1a2 	rbit	r1, r2
 8002f1e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f22:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f26:	6011      	str	r1, [r2, #0]
  return result;
 8002f28:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f2c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f30:	6812      	ldr	r2, [r2, #0]
 8002f32:	fab2 f282 	clz	r2, r2
 8002f36:	b2d2      	uxtb	r2, r2
 8002f38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f3c:	b2d2      	uxtb	r2, r2
 8002f3e:	f002 021f 	and.w	r2, r2, #31
 8002f42:	2101      	movs	r1, #1
 8002f44:	fa01 f202 	lsl.w	r2, r1, r2
 8002f48:	4013      	ands	r3, r2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d084      	beq.n	8002e58 <HAL_RCC_OscConfig+0x9c8>
 8002f4e:	e07f      	b.n	8003050 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f50:	f7fd fcfc 	bl	800094c <HAL_GetTick>
 8002f54:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f58:	e00b      	b.n	8002f72 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f5a:	f7fd fcf7 	bl	800094c <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e2c4      	b.n	80034fc <HAL_RCC_OscConfig+0x106c>
 8002f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f76:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f82:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	fa93 f2a3 	rbit	r2, r3
 8002f8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f90:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f9a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	601a      	str	r2, [r3, #0]
 8002fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	fa93 f2a3 	rbit	r2, r3
 8002fb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002fb8:	601a      	str	r2, [r3, #0]
  return result;
 8002fba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fbe:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002fc2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fc4:	fab3 f383 	clz	r3, r3
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	095b      	lsrs	r3, r3, #5
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	f043 0302 	orr.w	r3, r3, #2
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d102      	bne.n	8002fde <HAL_RCC_OscConfig+0xb4e>
 8002fd8:	4b43      	ldr	r3, [pc, #268]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	e013      	b.n	8003006 <HAL_RCC_OscConfig+0xb76>
 8002fde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fee:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	fa93 f2a3 	rbit	r2, r3
 8002ff8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ffc:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003000:	601a      	str	r2, [r3, #0]
 8003002:	4b39      	ldr	r3, [pc, #228]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8003004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003006:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800300a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800300e:	2102      	movs	r1, #2
 8003010:	6011      	str	r1, [r2, #0]
 8003012:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003016:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800301a:	6812      	ldr	r2, [r2, #0]
 800301c:	fa92 f1a2 	rbit	r1, r2
 8003020:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003024:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003028:	6011      	str	r1, [r2, #0]
  return result;
 800302a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800302e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	fab2 f282 	clz	r2, r2
 8003038:	b2d2      	uxtb	r2, r2
 800303a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800303e:	b2d2      	uxtb	r2, r2
 8003040:	f002 021f 	and.w	r2, r2, #31
 8003044:	2101      	movs	r1, #1
 8003046:	fa01 f202 	lsl.w	r2, r1, r2
 800304a:	4013      	ands	r3, r2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d184      	bne.n	8002f5a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003050:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003054:	2b01      	cmp	r3, #1
 8003056:	d105      	bne.n	8003064 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003058:	4b23      	ldr	r3, [pc, #140]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	4a22      	ldr	r2, [pc, #136]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 800305e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003062:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003064:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003068:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	69db      	ldr	r3, [r3, #28]
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 8242 	beq.w	80034fa <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003076:	4b1c      	ldr	r3, [pc, #112]	; (80030e8 <HAL_RCC_OscConfig+0xc58>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f003 030c 	and.w	r3, r3, #12
 800307e:	2b08      	cmp	r3, #8
 8003080:	f000 8213 	beq.w	80034aa <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003084:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003088:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	69db      	ldr	r3, [r3, #28]
 8003090:	2b02      	cmp	r3, #2
 8003092:	f040 8162 	bne.w	800335a <HAL_RCC_OscConfig+0xeca>
 8003096:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800309a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800309e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80030a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	fa93 f2a3 	rbit	r2, r3
 80030b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b6:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80030ba:	601a      	str	r2, [r3, #0]
  return result;
 80030bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030c0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80030c4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030c6:	fab3 f383 	clz	r3, r3
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	461a      	mov	r2, r3
 80030d8:	2300      	movs	r3, #0
 80030da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030dc:	f7fd fc36 	bl	800094c <HAL_GetTick>
 80030e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030e4:	e00c      	b.n	8003100 <HAL_RCC_OscConfig+0xc70>
 80030e6:	bf00      	nop
 80030e8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030ec:	f7fd fc2e 	bl	800094c <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e1fd      	b.n	80034fc <HAL_RCC_OscConfig+0x106c>
 8003100:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003104:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003108:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800310c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003112:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	fa93 f2a3 	rbit	r2, r3
 800311c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003120:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003124:	601a      	str	r2, [r3, #0]
  return result;
 8003126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800312a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800312e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003130:	fab3 f383 	clz	r3, r3
 8003134:	b2db      	uxtb	r3, r3
 8003136:	095b      	lsrs	r3, r3, #5
 8003138:	b2db      	uxtb	r3, r3
 800313a:	f043 0301 	orr.w	r3, r3, #1
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b01      	cmp	r3, #1
 8003142:	d102      	bne.n	800314a <HAL_RCC_OscConfig+0xcba>
 8003144:	4bb0      	ldr	r3, [pc, #704]	; (8003408 <HAL_RCC_OscConfig+0xf78>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	e027      	b.n	800319a <HAL_RCC_OscConfig+0xd0a>
 800314a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800314e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003152:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003156:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003158:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800315c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	fa93 f2a3 	rbit	r2, r3
 8003166:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800316a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003174:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003178:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003182:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	fa93 f2a3 	rbit	r2, r3
 800318c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003190:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	4b9c      	ldr	r3, [pc, #624]	; (8003408 <HAL_RCC_OscConfig+0xf78>)
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800319e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80031a2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80031a6:	6011      	str	r1, [r2, #0]
 80031a8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031ac:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80031b0:	6812      	ldr	r2, [r2, #0]
 80031b2:	fa92 f1a2 	rbit	r1, r2
 80031b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031ba:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80031be:	6011      	str	r1, [r2, #0]
  return result;
 80031c0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031c4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80031c8:	6812      	ldr	r2, [r2, #0]
 80031ca:	fab2 f282 	clz	r2, r2
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	f042 0220 	orr.w	r2, r2, #32
 80031d4:	b2d2      	uxtb	r2, r2
 80031d6:	f002 021f 	and.w	r2, r2, #31
 80031da:	2101      	movs	r1, #1
 80031dc:	fa01 f202 	lsl.w	r2, r1, r2
 80031e0:	4013      	ands	r3, r2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d182      	bne.n	80030ec <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031e6:	4b88      	ldr	r3, [pc, #544]	; (8003408 <HAL_RCC_OscConfig+0xf78>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80031ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80031fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	430b      	orrs	r3, r1
 8003208:	497f      	ldr	r1, [pc, #508]	; (8003408 <HAL_RCC_OscConfig+0xf78>)
 800320a:	4313      	orrs	r3, r2
 800320c:	604b      	str	r3, [r1, #4]
 800320e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003212:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003216:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800321a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003220:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	fa93 f2a3 	rbit	r2, r3
 800322a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800322e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003232:	601a      	str	r2, [r3, #0]
  return result;
 8003234:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003238:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800323c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800323e:	fab3 f383 	clz	r3, r3
 8003242:	b2db      	uxtb	r3, r3
 8003244:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003248:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	461a      	mov	r2, r3
 8003250:	2301      	movs	r3, #1
 8003252:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003254:	f7fd fb7a 	bl	800094c <HAL_GetTick>
 8003258:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800325c:	e009      	b.n	8003272 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800325e:	f7fd fb75 	bl	800094c <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b02      	cmp	r3, #2
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e144      	b.n	80034fc <HAL_RCC_OscConfig+0x106c>
 8003272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003276:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800327a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800327e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003284:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	fa93 f2a3 	rbit	r2, r3
 800328e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003292:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003296:	601a      	str	r2, [r3, #0]
  return result;
 8003298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800329c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80032a0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032a2:	fab3 f383 	clz	r3, r3
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	095b      	lsrs	r3, r3, #5
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	f043 0301 	orr.w	r3, r3, #1
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d102      	bne.n	80032bc <HAL_RCC_OscConfig+0xe2c>
 80032b6:	4b54      	ldr	r3, [pc, #336]	; (8003408 <HAL_RCC_OscConfig+0xf78>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	e027      	b.n	800330c <HAL_RCC_OscConfig+0xe7c>
 80032bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032c0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80032c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ce:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	fa93 f2a3 	rbit	r2, r3
 80032d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032dc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80032ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	fa93 f2a3 	rbit	r2, r3
 80032fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003302:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	4b3f      	ldr	r3, [pc, #252]	; (8003408 <HAL_RCC_OscConfig+0xf78>)
 800330a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003310:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003314:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003318:	6011      	str	r1, [r2, #0]
 800331a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800331e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003322:	6812      	ldr	r2, [r2, #0]
 8003324:	fa92 f1a2 	rbit	r1, r2
 8003328:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800332c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003330:	6011      	str	r1, [r2, #0]
  return result;
 8003332:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003336:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800333a:	6812      	ldr	r2, [r2, #0]
 800333c:	fab2 f282 	clz	r2, r2
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	f042 0220 	orr.w	r2, r2, #32
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	f002 021f 	and.w	r2, r2, #31
 800334c:	2101      	movs	r1, #1
 800334e:	fa01 f202 	lsl.w	r2, r1, r2
 8003352:	4013      	ands	r3, r2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d082      	beq.n	800325e <HAL_RCC_OscConfig+0xdce>
 8003358:	e0cf      	b.n	80034fa <HAL_RCC_OscConfig+0x106a>
 800335a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800335e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003362:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003366:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003368:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800336c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	fa93 f2a3 	rbit	r2, r3
 8003376:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800337a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800337e:	601a      	str	r2, [r3, #0]
  return result;
 8003380:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003384:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003388:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800338a:	fab3 f383 	clz	r3, r3
 800338e:	b2db      	uxtb	r3, r3
 8003390:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003394:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	461a      	mov	r2, r3
 800339c:	2300      	movs	r3, #0
 800339e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a0:	f7fd fad4 	bl	800094c <HAL_GetTick>
 80033a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033a8:	e009      	b.n	80033be <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033aa:	f7fd facf 	bl	800094c <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e09e      	b.n	80034fc <HAL_RCC_OscConfig+0x106c>
 80033be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80033c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	fa93 f2a3 	rbit	r2, r3
 80033da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033de:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80033e2:	601a      	str	r2, [r3, #0]
  return result;
 80033e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033e8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80033ec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ee:	fab3 f383 	clz	r3, r3
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	095b      	lsrs	r3, r3, #5
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	f043 0301 	orr.w	r3, r3, #1
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d104      	bne.n	800340c <HAL_RCC_OscConfig+0xf7c>
 8003402:	4b01      	ldr	r3, [pc, #4]	; (8003408 <HAL_RCC_OscConfig+0xf78>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	e029      	b.n	800345c <HAL_RCC_OscConfig+0xfcc>
 8003408:	40021000 	.word	0x40021000
 800340c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003410:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003414:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003418:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800341e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	fa93 f2a3 	rbit	r2, r3
 8003428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800342c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003430:	601a      	str	r2, [r3, #0]
 8003432:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003436:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800343a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003444:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	fa93 f2a3 	rbit	r2, r3
 800344e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003452:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	4b2b      	ldr	r3, [pc, #172]	; (8003508 <HAL_RCC_OscConfig+0x1078>)
 800345a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003460:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003464:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003468:	6011      	str	r1, [r2, #0]
 800346a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800346e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003472:	6812      	ldr	r2, [r2, #0]
 8003474:	fa92 f1a2 	rbit	r1, r2
 8003478:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800347c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003480:	6011      	str	r1, [r2, #0]
  return result;
 8003482:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003486:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800348a:	6812      	ldr	r2, [r2, #0]
 800348c:	fab2 f282 	clz	r2, r2
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	f042 0220 	orr.w	r2, r2, #32
 8003496:	b2d2      	uxtb	r2, r2
 8003498:	f002 021f 	and.w	r2, r2, #31
 800349c:	2101      	movs	r1, #1
 800349e:	fa01 f202 	lsl.w	r2, r1, r2
 80034a2:	4013      	ands	r3, r2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d180      	bne.n	80033aa <HAL_RCC_OscConfig+0xf1a>
 80034a8:	e027      	b.n	80034fa <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d101      	bne.n	80034be <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e01e      	b.n	80034fc <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034be:	4b12      	ldr	r3, [pc, #72]	; (8003508 <HAL_RCC_OscConfig+0x1078>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034c6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80034ca:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80034ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	429a      	cmp	r2, r3
 80034dc:	d10b      	bne.n	80034f6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80034de:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80034e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d001      	beq.n	80034fa <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e000      	b.n	80034fc <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000

0800350c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b09e      	sub	sp, #120	; 0x78
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003516:	2300      	movs	r3, #0
 8003518:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e162      	b.n	80037ea <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003524:	4b90      	ldr	r3, [pc, #576]	; (8003768 <HAL_RCC_ClockConfig+0x25c>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	429a      	cmp	r2, r3
 8003530:	d910      	bls.n	8003554 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003532:	4b8d      	ldr	r3, [pc, #564]	; (8003768 <HAL_RCC_ClockConfig+0x25c>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f023 0207 	bic.w	r2, r3, #7
 800353a:	498b      	ldr	r1, [pc, #556]	; (8003768 <HAL_RCC_ClockConfig+0x25c>)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	4313      	orrs	r3, r2
 8003540:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003542:	4b89      	ldr	r3, [pc, #548]	; (8003768 <HAL_RCC_ClockConfig+0x25c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0307 	and.w	r3, r3, #7
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	429a      	cmp	r2, r3
 800354e:	d001      	beq.n	8003554 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e14a      	b.n	80037ea <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d008      	beq.n	8003572 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003560:	4b82      	ldr	r3, [pc, #520]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	497f      	ldr	r1, [pc, #508]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 800356e:	4313      	orrs	r3, r2
 8003570:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b00      	cmp	r3, #0
 800357c:	f000 80dc 	beq.w	8003738 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d13c      	bne.n	8003602 <HAL_RCC_ClockConfig+0xf6>
 8003588:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800358c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003590:	fa93 f3a3 	rbit	r3, r3
 8003594:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003596:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003598:	fab3 f383 	clz	r3, r3
 800359c:	b2db      	uxtb	r3, r3
 800359e:	095b      	lsrs	r3, r3, #5
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	f043 0301 	orr.w	r3, r3, #1
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d102      	bne.n	80035b2 <HAL_RCC_ClockConfig+0xa6>
 80035ac:	4b6f      	ldr	r3, [pc, #444]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	e00f      	b.n	80035d2 <HAL_RCC_ClockConfig+0xc6>
 80035b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035b6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80035ba:	fa93 f3a3 	rbit	r3, r3
 80035be:	667b      	str	r3, [r7, #100]	; 0x64
 80035c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035c4:	663b      	str	r3, [r7, #96]	; 0x60
 80035c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035c8:	fa93 f3a3 	rbit	r3, r3
 80035cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035ce:	4b67      	ldr	r3, [pc, #412]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80035d6:	65ba      	str	r2, [r7, #88]	; 0x58
 80035d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035da:	fa92 f2a2 	rbit	r2, r2
 80035de:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80035e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80035e2:	fab2 f282 	clz	r2, r2
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	f042 0220 	orr.w	r2, r2, #32
 80035ec:	b2d2      	uxtb	r2, r2
 80035ee:	f002 021f 	and.w	r2, r2, #31
 80035f2:	2101      	movs	r1, #1
 80035f4:	fa01 f202 	lsl.w	r2, r1, r2
 80035f8:	4013      	ands	r3, r2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d17b      	bne.n	80036f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e0f3      	b.n	80037ea <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2b02      	cmp	r3, #2
 8003608:	d13c      	bne.n	8003684 <HAL_RCC_ClockConfig+0x178>
 800360a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800360e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003610:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003612:	fa93 f3a3 	rbit	r3, r3
 8003616:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003618:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800361a:	fab3 f383 	clz	r3, r3
 800361e:	b2db      	uxtb	r3, r3
 8003620:	095b      	lsrs	r3, r3, #5
 8003622:	b2db      	uxtb	r3, r3
 8003624:	f043 0301 	orr.w	r3, r3, #1
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b01      	cmp	r3, #1
 800362c:	d102      	bne.n	8003634 <HAL_RCC_ClockConfig+0x128>
 800362e:	4b4f      	ldr	r3, [pc, #316]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	e00f      	b.n	8003654 <HAL_RCC_ClockConfig+0x148>
 8003634:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003638:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800363c:	fa93 f3a3 	rbit	r3, r3
 8003640:	647b      	str	r3, [r7, #68]	; 0x44
 8003642:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003646:	643b      	str	r3, [r7, #64]	; 0x40
 8003648:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800364a:	fa93 f3a3 	rbit	r3, r3
 800364e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003650:	4b46      	ldr	r3, [pc, #280]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 8003652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003654:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003658:	63ba      	str	r2, [r7, #56]	; 0x38
 800365a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800365c:	fa92 f2a2 	rbit	r2, r2
 8003660:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003662:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003664:	fab2 f282 	clz	r2, r2
 8003668:	b2d2      	uxtb	r2, r2
 800366a:	f042 0220 	orr.w	r2, r2, #32
 800366e:	b2d2      	uxtb	r2, r2
 8003670:	f002 021f 	and.w	r2, r2, #31
 8003674:	2101      	movs	r1, #1
 8003676:	fa01 f202 	lsl.w	r2, r1, r2
 800367a:	4013      	ands	r3, r2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d13a      	bne.n	80036f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e0b2      	b.n	80037ea <HAL_RCC_ClockConfig+0x2de>
 8003684:	2302      	movs	r3, #2
 8003686:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800368a:	fa93 f3a3 	rbit	r3, r3
 800368e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003692:	fab3 f383 	clz	r3, r3
 8003696:	b2db      	uxtb	r3, r3
 8003698:	095b      	lsrs	r3, r3, #5
 800369a:	b2db      	uxtb	r3, r3
 800369c:	f043 0301 	orr.w	r3, r3, #1
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d102      	bne.n	80036ac <HAL_RCC_ClockConfig+0x1a0>
 80036a6:	4b31      	ldr	r3, [pc, #196]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	e00d      	b.n	80036c8 <HAL_RCC_ClockConfig+0x1bc>
 80036ac:	2302      	movs	r3, #2
 80036ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b2:	fa93 f3a3 	rbit	r3, r3
 80036b6:	627b      	str	r3, [r7, #36]	; 0x24
 80036b8:	2302      	movs	r3, #2
 80036ba:	623b      	str	r3, [r7, #32]
 80036bc:	6a3b      	ldr	r3, [r7, #32]
 80036be:	fa93 f3a3 	rbit	r3, r3
 80036c2:	61fb      	str	r3, [r7, #28]
 80036c4:	4b29      	ldr	r3, [pc, #164]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	2202      	movs	r2, #2
 80036ca:	61ba      	str	r2, [r7, #24]
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	fa92 f2a2 	rbit	r2, r2
 80036d2:	617a      	str	r2, [r7, #20]
  return result;
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	fab2 f282 	clz	r2, r2
 80036da:	b2d2      	uxtb	r2, r2
 80036dc:	f042 0220 	orr.w	r2, r2, #32
 80036e0:	b2d2      	uxtb	r2, r2
 80036e2:	f002 021f 	and.w	r2, r2, #31
 80036e6:	2101      	movs	r1, #1
 80036e8:	fa01 f202 	lsl.w	r2, r1, r2
 80036ec:	4013      	ands	r3, r2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e079      	b.n	80037ea <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036f6:	4b1d      	ldr	r3, [pc, #116]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f023 0203 	bic.w	r2, r3, #3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	491a      	ldr	r1, [pc, #104]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 8003704:	4313      	orrs	r3, r2
 8003706:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003708:	f7fd f920 	bl	800094c <HAL_GetTick>
 800370c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800370e:	e00a      	b.n	8003726 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003710:	f7fd f91c 	bl	800094c <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	f241 3288 	movw	r2, #5000	; 0x1388
 800371e:	4293      	cmp	r3, r2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e061      	b.n	80037ea <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003726:	4b11      	ldr	r3, [pc, #68]	; (800376c <HAL_RCC_ClockConfig+0x260>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f003 020c 	and.w	r2, r3, #12
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	429a      	cmp	r2, r3
 8003736:	d1eb      	bne.n	8003710 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003738:	4b0b      	ldr	r3, [pc, #44]	; (8003768 <HAL_RCC_ClockConfig+0x25c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0307 	and.w	r3, r3, #7
 8003740:	683a      	ldr	r2, [r7, #0]
 8003742:	429a      	cmp	r2, r3
 8003744:	d214      	bcs.n	8003770 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003746:	4b08      	ldr	r3, [pc, #32]	; (8003768 <HAL_RCC_ClockConfig+0x25c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f023 0207 	bic.w	r2, r3, #7
 800374e:	4906      	ldr	r1, [pc, #24]	; (8003768 <HAL_RCC_ClockConfig+0x25c>)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	4313      	orrs	r3, r2
 8003754:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003756:	4b04      	ldr	r3, [pc, #16]	; (8003768 <HAL_RCC_ClockConfig+0x25c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0307 	and.w	r3, r3, #7
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	429a      	cmp	r2, r3
 8003762:	d005      	beq.n	8003770 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e040      	b.n	80037ea <HAL_RCC_ClockConfig+0x2de>
 8003768:	40022000 	.word	0x40022000
 800376c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	d008      	beq.n	800378e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800377c:	4b1d      	ldr	r3, [pc, #116]	; (80037f4 <HAL_RCC_ClockConfig+0x2e8>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	491a      	ldr	r1, [pc, #104]	; (80037f4 <HAL_RCC_ClockConfig+0x2e8>)
 800378a:	4313      	orrs	r3, r2
 800378c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d009      	beq.n	80037ae <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800379a:	4b16      	ldr	r3, [pc, #88]	; (80037f4 <HAL_RCC_ClockConfig+0x2e8>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	4912      	ldr	r1, [pc, #72]	; (80037f4 <HAL_RCC_ClockConfig+0x2e8>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80037ae:	f000 f829 	bl	8003804 <HAL_RCC_GetSysClockFreq>
 80037b2:	4601      	mov	r1, r0
 80037b4:	4b0f      	ldr	r3, [pc, #60]	; (80037f4 <HAL_RCC_ClockConfig+0x2e8>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037bc:	22f0      	movs	r2, #240	; 0xf0
 80037be:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	fa92 f2a2 	rbit	r2, r2
 80037c6:	60fa      	str	r2, [r7, #12]
  return result;
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	fab2 f282 	clz	r2, r2
 80037ce:	b2d2      	uxtb	r2, r2
 80037d0:	40d3      	lsrs	r3, r2
 80037d2:	4a09      	ldr	r2, [pc, #36]	; (80037f8 <HAL_RCC_ClockConfig+0x2ec>)
 80037d4:	5cd3      	ldrb	r3, [r2, r3]
 80037d6:	fa21 f303 	lsr.w	r3, r1, r3
 80037da:	4a08      	ldr	r2, [pc, #32]	; (80037fc <HAL_RCC_ClockConfig+0x2f0>)
 80037dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80037de:	4b08      	ldr	r3, [pc, #32]	; (8003800 <HAL_RCC_ClockConfig+0x2f4>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7fd f86e 	bl	80008c4 <HAL_InitTick>
  
  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3778      	adds	r7, #120	; 0x78
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40021000 	.word	0x40021000
 80037f8:	08004240 	.word	0x08004240
 80037fc:	20000000 	.word	0x20000000
 8003800:	20000004 	.word	0x20000004

08003804 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003804:	b480      	push	{r7}
 8003806:	b08b      	sub	sp, #44	; 0x2c
 8003808:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	61fb      	str	r3, [r7, #28]
 800380e:	2300      	movs	r3, #0
 8003810:	61bb      	str	r3, [r7, #24]
 8003812:	2300      	movs	r3, #0
 8003814:	627b      	str	r3, [r7, #36]	; 0x24
 8003816:	2300      	movs	r3, #0
 8003818:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800381a:	2300      	movs	r3, #0
 800381c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800381e:	4b29      	ldr	r3, [pc, #164]	; (80038c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	f003 030c 	and.w	r3, r3, #12
 800382a:	2b04      	cmp	r3, #4
 800382c:	d002      	beq.n	8003834 <HAL_RCC_GetSysClockFreq+0x30>
 800382e:	2b08      	cmp	r3, #8
 8003830:	d003      	beq.n	800383a <HAL_RCC_GetSysClockFreq+0x36>
 8003832:	e03c      	b.n	80038ae <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003834:	4b24      	ldr	r3, [pc, #144]	; (80038c8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003836:	623b      	str	r3, [r7, #32]
      break;
 8003838:	e03c      	b.n	80038b4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003840:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003844:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	fa92 f2a2 	rbit	r2, r2
 800384c:	607a      	str	r2, [r7, #4]
  return result;
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	fab2 f282 	clz	r2, r2
 8003854:	b2d2      	uxtb	r2, r2
 8003856:	40d3      	lsrs	r3, r2
 8003858:	4a1c      	ldr	r2, [pc, #112]	; (80038cc <HAL_RCC_GetSysClockFreq+0xc8>)
 800385a:	5cd3      	ldrb	r3, [r2, r3]
 800385c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800385e:	4b19      	ldr	r3, [pc, #100]	; (80038c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003862:	f003 030f 	and.w	r3, r3, #15
 8003866:	220f      	movs	r2, #15
 8003868:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	fa92 f2a2 	rbit	r2, r2
 8003870:	60fa      	str	r2, [r7, #12]
  return result;
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	fab2 f282 	clz	r2, r2
 8003878:	b2d2      	uxtb	r2, r2
 800387a:	40d3      	lsrs	r3, r2
 800387c:	4a14      	ldr	r2, [pc, #80]	; (80038d0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800387e:	5cd3      	ldrb	r3, [r2, r3]
 8003880:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d008      	beq.n	800389e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800388c:	4a0e      	ldr	r2, [pc, #56]	; (80038c8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	fbb2 f2f3 	udiv	r2, r2, r3
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	fb02 f303 	mul.w	r3, r2, r3
 800389a:	627b      	str	r3, [r7, #36]	; 0x24
 800389c:	e004      	b.n	80038a8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	4a0c      	ldr	r2, [pc, #48]	; (80038d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 80038a2:	fb02 f303 	mul.w	r3, r2, r3
 80038a6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80038a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038aa:	623b      	str	r3, [r7, #32]
      break;
 80038ac:	e002      	b.n	80038b4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038ae:	4b0a      	ldr	r3, [pc, #40]	; (80038d8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80038b0:	623b      	str	r3, [r7, #32]
      break;
 80038b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038b4:	6a3b      	ldr	r3, [r7, #32]
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	372c      	adds	r7, #44	; 0x2c
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40021000 	.word	0x40021000
 80038c8:	00f42400 	.word	0x00f42400
 80038cc:	08004250 	.word	0x08004250
 80038d0:	08004260 	.word	0x08004260
 80038d4:	003d0900 	.word	0x003d0900
 80038d8:	007a1200 	.word	0x007a1200

080038dc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b092      	sub	sp, #72	; 0x48
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80038ec:	2300      	movs	r3, #0
 80038ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f000 80d4 	beq.w	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003900:	4b4e      	ldr	r3, [pc, #312]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003902:	69db      	ldr	r3, [r3, #28]
 8003904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10e      	bne.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800390c:	4b4b      	ldr	r3, [pc, #300]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	4a4a      	ldr	r2, [pc, #296]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003912:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003916:	61d3      	str	r3, [r2, #28]
 8003918:	4b48      	ldr	r3, [pc, #288]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800391a:	69db      	ldr	r3, [r3, #28]
 800391c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003920:	60bb      	str	r3, [r7, #8]
 8003922:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003924:	2301      	movs	r3, #1
 8003926:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392a:	4b45      	ldr	r3, [pc, #276]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003932:	2b00      	cmp	r3, #0
 8003934:	d118      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003936:	4b42      	ldr	r3, [pc, #264]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a41      	ldr	r2, [pc, #260]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800393c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003940:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003942:	f7fd f803 	bl	800094c <HAL_GetTick>
 8003946:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003948:	e008      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800394a:	f7fc ffff 	bl	800094c <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b64      	cmp	r3, #100	; 0x64
 8003956:	d901      	bls.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e169      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395c:	4b38      	ldr	r3, [pc, #224]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003964:	2b00      	cmp	r3, #0
 8003966:	d0f0      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003968:	4b34      	ldr	r3, [pc, #208]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003970:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 8084 	beq.w	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003982:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003984:	429a      	cmp	r2, r3
 8003986:	d07c      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003988:	4b2c      	ldr	r3, [pc, #176]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003990:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003992:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003996:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800399a:	fa93 f3a3 	rbit	r3, r3
 800399e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80039a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039a2:	fab3 f383 	clz	r3, r3
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	461a      	mov	r2, r3
 80039aa:	4b26      	ldr	r3, [pc, #152]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80039ac:	4413      	add	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	461a      	mov	r2, r3
 80039b2:	2301      	movs	r3, #1
 80039b4:	6013      	str	r3, [r2, #0]
 80039b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039be:	fa93 f3a3 	rbit	r3, r3
 80039c2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80039c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039c6:	fab3 f383 	clz	r3, r3
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	461a      	mov	r2, r3
 80039ce:	4b1d      	ldr	r3, [pc, #116]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80039d0:	4413      	add	r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	461a      	mov	r2, r3
 80039d6:	2300      	movs	r3, #0
 80039d8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80039da:	4a18      	ldr	r2, [pc, #96]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039de:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80039e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d04b      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ea:	f7fc ffaf 	bl	800094c <HAL_GetTick>
 80039ee:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039f0:	e00a      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039f2:	f7fc ffab 	bl	800094c <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d901      	bls.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e113      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003a08:	2302      	movs	r3, #2
 8003a0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a0e:	fa93 f3a3 	rbit	r3, r3
 8003a12:	627b      	str	r3, [r7, #36]	; 0x24
 8003a14:	2302      	movs	r3, #2
 8003a16:	623b      	str	r3, [r7, #32]
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	fa93 f3a3 	rbit	r3, r3
 8003a1e:	61fb      	str	r3, [r7, #28]
  return result;
 8003a20:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a22:	fab3 f383 	clz	r3, r3
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	095b      	lsrs	r3, r3, #5
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	f043 0302 	orr.w	r3, r3, #2
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d108      	bne.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003a36:	4b01      	ldr	r3, [pc, #4]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	e00d      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	40007000 	.word	0x40007000
 8003a44:	10908100 	.word	0x10908100
 8003a48:	2302      	movs	r3, #2
 8003a4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	fa93 f3a3 	rbit	r3, r3
 8003a52:	617b      	str	r3, [r7, #20]
 8003a54:	4b78      	ldr	r3, [pc, #480]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a58:	2202      	movs	r2, #2
 8003a5a:	613a      	str	r2, [r7, #16]
 8003a5c:	693a      	ldr	r2, [r7, #16]
 8003a5e:	fa92 f2a2 	rbit	r2, r2
 8003a62:	60fa      	str	r2, [r7, #12]
  return result;
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	fab2 f282 	clz	r2, r2
 8003a6a:	b2d2      	uxtb	r2, r2
 8003a6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a70:	b2d2      	uxtb	r2, r2
 8003a72:	f002 021f 	and.w	r2, r2, #31
 8003a76:	2101      	movs	r1, #1
 8003a78:	fa01 f202 	lsl.w	r2, r1, r2
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0b7      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003a82:	4b6d      	ldr	r3, [pc, #436]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	496a      	ldr	r1, [pc, #424]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a94:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d105      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a9c:	4b66      	ldr	r3, [pc, #408]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a9e:	69db      	ldr	r3, [r3, #28]
 8003aa0:	4a65      	ldr	r2, [pc, #404]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003aa6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d008      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ab4:	4b60      	ldr	r3, [pc, #384]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab8:	f023 0203 	bic.w	r2, r3, #3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	495d      	ldr	r1, [pc, #372]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d008      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ad2:	4b59      	ldr	r3, [pc, #356]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	4956      	ldr	r1, [pc, #344]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0304 	and.w	r3, r3, #4
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003af0:	4b51      	ldr	r3, [pc, #324]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	494e      	ldr	r1, [pc, #312]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0320 	and.w	r3, r3, #32
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d008      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b0e:	4b4a      	ldr	r3, [pc, #296]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b12:	f023 0210 	bic.w	r2, r3, #16
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	4947      	ldr	r1, [pc, #284]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d008      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003b2c:	4b42      	ldr	r3, [pc, #264]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b38:	493f      	ldr	r1, [pc, #252]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d008      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b4a:	4b3b      	ldr	r3, [pc, #236]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	f023 0220 	bic.w	r2, r3, #32
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	4938      	ldr	r1, [pc, #224]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0308 	and.w	r3, r3, #8
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d008      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b68:	4b33      	ldr	r3, [pc, #204]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	695b      	ldr	r3, [r3, #20]
 8003b74:	4930      	ldr	r1, [pc, #192]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0310 	and.w	r3, r3, #16
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d008      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b86:	4b2c      	ldr	r3, [pc, #176]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	4929      	ldr	r1, [pc, #164]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d008      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ba4:	4b24      	ldr	r3, [pc, #144]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb0:	4921      	ldr	r1, [pc, #132]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d008      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003bc2:	4b1d      	ldr	r3, [pc, #116]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bce:	491a      	ldr	r1, [pc, #104]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d008      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003be0:	4b15      	ldr	r3, [pc, #84]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be4:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bec:	4912      	ldr	r1, [pc, #72]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d008      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003bfe:	4b0e      	ldr	r3, [pc, #56]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0a:	490b      	ldr	r1, [pc, #44]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d008      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003c1c:	4b06      	ldr	r3, [pc, #24]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c20:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c28:	4903      	ldr	r1, [pc, #12]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3748      	adds	r7, #72	; 0x48
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40021000 	.word	0x40021000

08003c3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e049      	b.n	8003ce2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d106      	bne.n	8003c68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7fc fdd0 	bl	8000808 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	3304      	adds	r3, #4
 8003c78:	4619      	mov	r1, r3
 8003c7a:	4610      	mov	r0, r2
 8003c7c:	f000 f8fe 	bl	8003e7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3708      	adds	r7, #8
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b084      	sub	sp, #16
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
 8003cf2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d101      	bne.n	8003d06 <HAL_TIM_ConfigClockSource+0x1c>
 8003d02:	2302      	movs	r3, #2
 8003d04:	e0b6      	b.n	8003e74 <HAL_TIM_ConfigClockSource+0x18a>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2202      	movs	r2, #2
 8003d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d24:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d28:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d30:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68ba      	ldr	r2, [r7, #8]
 8003d38:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d42:	d03e      	beq.n	8003dc2 <HAL_TIM_ConfigClockSource+0xd8>
 8003d44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d48:	f200 8087 	bhi.w	8003e5a <HAL_TIM_ConfigClockSource+0x170>
 8003d4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d50:	f000 8086 	beq.w	8003e60 <HAL_TIM_ConfigClockSource+0x176>
 8003d54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d58:	d87f      	bhi.n	8003e5a <HAL_TIM_ConfigClockSource+0x170>
 8003d5a:	2b70      	cmp	r3, #112	; 0x70
 8003d5c:	d01a      	beq.n	8003d94 <HAL_TIM_ConfigClockSource+0xaa>
 8003d5e:	2b70      	cmp	r3, #112	; 0x70
 8003d60:	d87b      	bhi.n	8003e5a <HAL_TIM_ConfigClockSource+0x170>
 8003d62:	2b60      	cmp	r3, #96	; 0x60
 8003d64:	d050      	beq.n	8003e08 <HAL_TIM_ConfigClockSource+0x11e>
 8003d66:	2b60      	cmp	r3, #96	; 0x60
 8003d68:	d877      	bhi.n	8003e5a <HAL_TIM_ConfigClockSource+0x170>
 8003d6a:	2b50      	cmp	r3, #80	; 0x50
 8003d6c:	d03c      	beq.n	8003de8 <HAL_TIM_ConfigClockSource+0xfe>
 8003d6e:	2b50      	cmp	r3, #80	; 0x50
 8003d70:	d873      	bhi.n	8003e5a <HAL_TIM_ConfigClockSource+0x170>
 8003d72:	2b40      	cmp	r3, #64	; 0x40
 8003d74:	d058      	beq.n	8003e28 <HAL_TIM_ConfigClockSource+0x13e>
 8003d76:	2b40      	cmp	r3, #64	; 0x40
 8003d78:	d86f      	bhi.n	8003e5a <HAL_TIM_ConfigClockSource+0x170>
 8003d7a:	2b30      	cmp	r3, #48	; 0x30
 8003d7c:	d064      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x15e>
 8003d7e:	2b30      	cmp	r3, #48	; 0x30
 8003d80:	d86b      	bhi.n	8003e5a <HAL_TIM_ConfigClockSource+0x170>
 8003d82:	2b20      	cmp	r3, #32
 8003d84:	d060      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x15e>
 8003d86:	2b20      	cmp	r3, #32
 8003d88:	d867      	bhi.n	8003e5a <HAL_TIM_ConfigClockSource+0x170>
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d05c      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x15e>
 8003d8e:	2b10      	cmp	r3, #16
 8003d90:	d05a      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x15e>
 8003d92:	e062      	b.n	8003e5a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003da4:	f000 f974 	bl	8004090 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003db6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68ba      	ldr	r2, [r7, #8]
 8003dbe:	609a      	str	r2, [r3, #8]
      break;
 8003dc0:	e04f      	b.n	8003e62 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003dd2:	f000 f95d 	bl	8004090 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003de4:	609a      	str	r2, [r3, #8]
      break;
 8003de6:	e03c      	b.n	8003e62 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003df4:	461a      	mov	r2, r3
 8003df6:	f000 f8d1 	bl	8003f9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2150      	movs	r1, #80	; 0x50
 8003e00:	4618      	mov	r0, r3
 8003e02:	f000 f92a 	bl	800405a <TIM_ITRx_SetConfig>
      break;
 8003e06:	e02c      	b.n	8003e62 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e14:	461a      	mov	r2, r3
 8003e16:	f000 f8f0 	bl	8003ffa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2160      	movs	r1, #96	; 0x60
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 f91a 	bl	800405a <TIM_ITRx_SetConfig>
      break;
 8003e26:	e01c      	b.n	8003e62 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e34:	461a      	mov	r2, r3
 8003e36:	f000 f8b1 	bl	8003f9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2140      	movs	r1, #64	; 0x40
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 f90a 	bl	800405a <TIM_ITRx_SetConfig>
      break;
 8003e46:	e00c      	b.n	8003e62 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4619      	mov	r1, r3
 8003e52:	4610      	mov	r0, r2
 8003e54:	f000 f901 	bl	800405a <TIM_ITRx_SetConfig>
      break;
 8003e58:	e003      	b.n	8003e62 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	73fb      	strb	r3, [r7, #15]
      break;
 8003e5e:	e000      	b.n	8003e62 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003e60:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a3c      	ldr	r2, [pc, #240]	; (8003f80 <TIM_Base_SetConfig+0x104>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d00f      	beq.n	8003eb4 <TIM_Base_SetConfig+0x38>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e9a:	d00b      	beq.n	8003eb4 <TIM_Base_SetConfig+0x38>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a39      	ldr	r2, [pc, #228]	; (8003f84 <TIM_Base_SetConfig+0x108>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d007      	beq.n	8003eb4 <TIM_Base_SetConfig+0x38>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a38      	ldr	r2, [pc, #224]	; (8003f88 <TIM_Base_SetConfig+0x10c>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d003      	beq.n	8003eb4 <TIM_Base_SetConfig+0x38>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a37      	ldr	r2, [pc, #220]	; (8003f8c <TIM_Base_SetConfig+0x110>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d108      	bne.n	8003ec6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a2d      	ldr	r2, [pc, #180]	; (8003f80 <TIM_Base_SetConfig+0x104>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d01b      	beq.n	8003f06 <TIM_Base_SetConfig+0x8a>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed4:	d017      	beq.n	8003f06 <TIM_Base_SetConfig+0x8a>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a2a      	ldr	r2, [pc, #168]	; (8003f84 <TIM_Base_SetConfig+0x108>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d013      	beq.n	8003f06 <TIM_Base_SetConfig+0x8a>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a29      	ldr	r2, [pc, #164]	; (8003f88 <TIM_Base_SetConfig+0x10c>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d00f      	beq.n	8003f06 <TIM_Base_SetConfig+0x8a>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a28      	ldr	r2, [pc, #160]	; (8003f8c <TIM_Base_SetConfig+0x110>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00b      	beq.n	8003f06 <TIM_Base_SetConfig+0x8a>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a27      	ldr	r2, [pc, #156]	; (8003f90 <TIM_Base_SetConfig+0x114>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d007      	beq.n	8003f06 <TIM_Base_SetConfig+0x8a>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a26      	ldr	r2, [pc, #152]	; (8003f94 <TIM_Base_SetConfig+0x118>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d003      	beq.n	8003f06 <TIM_Base_SetConfig+0x8a>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a25      	ldr	r2, [pc, #148]	; (8003f98 <TIM_Base_SetConfig+0x11c>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d108      	bne.n	8003f18 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a10      	ldr	r2, [pc, #64]	; (8003f80 <TIM_Base_SetConfig+0x104>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d00f      	beq.n	8003f64 <TIM_Base_SetConfig+0xe8>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4a11      	ldr	r2, [pc, #68]	; (8003f8c <TIM_Base_SetConfig+0x110>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d00b      	beq.n	8003f64 <TIM_Base_SetConfig+0xe8>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a10      	ldr	r2, [pc, #64]	; (8003f90 <TIM_Base_SetConfig+0x114>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d007      	beq.n	8003f64 <TIM_Base_SetConfig+0xe8>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a0f      	ldr	r2, [pc, #60]	; (8003f94 <TIM_Base_SetConfig+0x118>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d003      	beq.n	8003f64 <TIM_Base_SetConfig+0xe8>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a0e      	ldr	r2, [pc, #56]	; (8003f98 <TIM_Base_SetConfig+0x11c>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d103      	bne.n	8003f6c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	691a      	ldr	r2, [r3, #16]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	615a      	str	r2, [r3, #20]
}
 8003f72:	bf00      	nop
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	40012c00 	.word	0x40012c00
 8003f84:	40000400 	.word	0x40000400
 8003f88:	40000800 	.word	0x40000800
 8003f8c:	40013400 	.word	0x40013400
 8003f90:	40014000 	.word	0x40014000
 8003f94:	40014400 	.word	0x40014400
 8003f98:	40014800 	.word	0x40014800

08003f9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b087      	sub	sp, #28
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6a1b      	ldr	r3, [r3, #32]
 8003fac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	f023 0201 	bic.w	r2, r3, #1
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f023 030a 	bic.w	r3, r3, #10
 8003fd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	621a      	str	r2, [r3, #32]
}
 8003fee:	bf00      	nop
 8003ff0:	371c      	adds	r7, #28
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr

08003ffa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ffa:	b480      	push	{r7}
 8003ffc:	b087      	sub	sp, #28
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	60b9      	str	r1, [r7, #8]
 8004004:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	f023 0210 	bic.w	r2, r3, #16
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6a1b      	ldr	r3, [r3, #32]
 800401c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004024:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	031b      	lsls	r3, r3, #12
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	4313      	orrs	r3, r2
 800402e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004036:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	011b      	lsls	r3, r3, #4
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	4313      	orrs	r3, r2
 8004040:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	621a      	str	r2, [r3, #32]
}
 800404e:	bf00      	nop
 8004050:	371c      	adds	r7, #28
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800405a:	b480      	push	{r7}
 800405c:	b085      	sub	sp, #20
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
 8004062:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004070:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	4313      	orrs	r3, r2
 8004078:	f043 0307 	orr.w	r3, r3, #7
 800407c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	68fa      	ldr	r2, [r7, #12]
 8004082:	609a      	str	r2, [r3, #8]
}
 8004084:	bf00      	nop
 8004086:	3714      	adds	r7, #20
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004090:	b480      	push	{r7}
 8004092:	b087      	sub	sp, #28
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
 800409c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	021a      	lsls	r2, r3, #8
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	431a      	orrs	r2, r3
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	609a      	str	r2, [r3, #8]
}
 80040c4:	bf00      	nop
 80040c6:	371c      	adds	r7, #28
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d101      	bne.n	80040e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040e4:	2302      	movs	r3, #2
 80040e6:	e063      	b.n	80041b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2202      	movs	r2, #2
 80040f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a2b      	ldr	r2, [pc, #172]	; (80041bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d004      	beq.n	800411c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a2a      	ldr	r2, [pc, #168]	; (80041c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d108      	bne.n	800412e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004122:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	4313      	orrs	r3, r2
 800412c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004134:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	4313      	orrs	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a1b      	ldr	r2, [pc, #108]	; (80041bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d018      	beq.n	8004184 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800415a:	d013      	beq.n	8004184 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a18      	ldr	r2, [pc, #96]	; (80041c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d00e      	beq.n	8004184 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a17      	ldr	r2, [pc, #92]	; (80041c8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d009      	beq.n	8004184 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a12      	ldr	r2, [pc, #72]	; (80041c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d004      	beq.n	8004184 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a13      	ldr	r2, [pc, #76]	; (80041cc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d10c      	bne.n	800419e <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800418a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	68ba      	ldr	r2, [r7, #8]
 8004192:	4313      	orrs	r3, r2
 8004194:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68ba      	ldr	r2, [r7, #8]
 800419c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3714      	adds	r7, #20
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	40012c00 	.word	0x40012c00
 80041c0:	40013400 	.word	0x40013400
 80041c4:	40000400 	.word	0x40000400
 80041c8:	40000800 	.word	0x40000800
 80041cc:	40014000 	.word	0x40014000

080041d0 <memset>:
 80041d0:	4402      	add	r2, r0
 80041d2:	4603      	mov	r3, r0
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d100      	bne.n	80041da <memset+0xa>
 80041d8:	4770      	bx	lr
 80041da:	f803 1b01 	strb.w	r1, [r3], #1
 80041de:	e7f9      	b.n	80041d4 <memset+0x4>

080041e0 <__libc_init_array>:
 80041e0:	b570      	push	{r4, r5, r6, lr}
 80041e2:	4d0d      	ldr	r5, [pc, #52]	; (8004218 <__libc_init_array+0x38>)
 80041e4:	4c0d      	ldr	r4, [pc, #52]	; (800421c <__libc_init_array+0x3c>)
 80041e6:	1b64      	subs	r4, r4, r5
 80041e8:	10a4      	asrs	r4, r4, #2
 80041ea:	2600      	movs	r6, #0
 80041ec:	42a6      	cmp	r6, r4
 80041ee:	d109      	bne.n	8004204 <__libc_init_array+0x24>
 80041f0:	4d0b      	ldr	r5, [pc, #44]	; (8004220 <__libc_init_array+0x40>)
 80041f2:	4c0c      	ldr	r4, [pc, #48]	; (8004224 <__libc_init_array+0x44>)
 80041f4:	f000 f818 	bl	8004228 <_init>
 80041f8:	1b64      	subs	r4, r4, r5
 80041fa:	10a4      	asrs	r4, r4, #2
 80041fc:	2600      	movs	r6, #0
 80041fe:	42a6      	cmp	r6, r4
 8004200:	d105      	bne.n	800420e <__libc_init_array+0x2e>
 8004202:	bd70      	pop	{r4, r5, r6, pc}
 8004204:	f855 3b04 	ldr.w	r3, [r5], #4
 8004208:	4798      	blx	r3
 800420a:	3601      	adds	r6, #1
 800420c:	e7ee      	b.n	80041ec <__libc_init_array+0xc>
 800420e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004212:	4798      	blx	r3
 8004214:	3601      	adds	r6, #1
 8004216:	e7f2      	b.n	80041fe <__libc_init_array+0x1e>
 8004218:	08004270 	.word	0x08004270
 800421c:	08004270 	.word	0x08004270
 8004220:	08004270 	.word	0x08004270
 8004224:	08004274 	.word	0x08004274

08004228 <_init>:
 8004228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800422a:	bf00      	nop
 800422c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800422e:	bc08      	pop	{r3}
 8004230:	469e      	mov	lr, r3
 8004232:	4770      	bx	lr

08004234 <_fini>:
 8004234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004236:	bf00      	nop
 8004238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800423a:	bc08      	pop	{r3}
 800423c:	469e      	mov	lr, r3
 800423e:	4770      	bx	lr
