Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date         : Wed Sep 30 15:18:18 2015
| Host         : rcswrka27 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_control_sets -verbose -file Test_AXI_Master_simple_v1_0_hw_1_wrapper_control_sets_placed.rpt
| Design       : Test_AXI_Master_simple_v1_0_hw_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   322 |
| Minimum Number of register sites lost to control set restrictions |   828 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             470 |          179 |
| No           | No                    | Yes                    |             439 |          126 |
| No           | Yes                   | No                     |             906 |          278 |
| Yes          | No                    | No                     |            1397 |          473 |
| Yes          | No                    | Yes                    |             491 |          113 |
| Yes          | Yes                   | No                     |             893 |          301 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                              |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                                       Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O4                                                                                                                                                                |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                   |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                     |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                                      | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                                  | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                                  | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                                      | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O5                                                                                                                                                                |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                   | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                              |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              1 |
|  dbg_hub/inst/UPDATE                                                    |                                                                                                                                                                                                                                                             | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                              |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                                     | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                   | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                              |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                                                                  | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                              |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                              |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                               |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                              |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                                     | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                                                                  | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                1 |              1 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O52                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O48                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                               |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                    |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                       |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                                      |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                         |                1 |              2 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                       |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O45                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O49                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O50                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O46                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                                  |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                             |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O51                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2                                                                                  |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                 |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O47                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              2 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[2]                                                                                                                                |                1 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                                  |                3 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[2]                                                                                                                                |                1 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                                      |                1 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                         |                1 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                2 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                3 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2                                                                                  |                1 |              3 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                1 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/n_0_state[3]_i_1                                                                                                                                                            | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/I2[0]                                                                                                                                                             |                1 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                    |                1 |              3 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O27                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O36                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                                                                         |                2 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                 |                                                                                                                                                                                                                                                              |                2 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O29                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                             |                2 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O24                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O28                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O26                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O25                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O37                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O43                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O42                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/n_0_axi_awaddr[6]_i_2                                                                                                                                                      | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/n_0_axi_awaddr[6]_i_1                                                                                                                                                       |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O41                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O40                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O4                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O39                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                                                                              |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O38                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O30                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O44                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O35                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O34                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O33                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                3 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O32                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O31                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                             |                3 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/n_0_sts_flag_reg[6]_i_1                                                                                                                                           |                2 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_reg_nr[3]_i_2                                                                                                                                            | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_reg_nr[3]_i_1                                                                                                                                             |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                                                                              |                                                                                                                                                                                                                                                              |                2 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O15                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O12                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O6                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O7                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12[0]                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O11                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1                                                                                    |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O10                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O8                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/I2[0]                                                                                                                                                             |                3 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/n_0_shift_reg[63]_i_1__0                                                                                                                       | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/n_0_count[3]_i_1                                                                                                                                |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O9                                                                                                          |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                           | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                          |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                                                                                  |                                                                                                                                                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/O10                                                                                                                                             |                                                                                                                                                                                                                                                              |                2 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/O3                                                                                      |                                                                                                                                                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/I11[0]                                                                                                                                                                                                                             |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE041_out                                                                                                                                                        | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                3 |              4 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O17                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O20                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O21                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_s_arvalid_reg[1]_i_1                                                                                                                        |                2 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3                                                                                                   |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O19                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_trigger_nbr[3]_i_2                                                                                                                                                                          | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_trigger_nbr[3]_i_1                                                                                                                                                                           |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O18                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O23                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O22                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                                                                 |                                                                                                                                                                                                                                                              |                2 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                                                                                 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1                                                                                                   |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O16                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O14                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O13                                                                                                         |                                                                                                                                                                                                                                                              |                1 |              4 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                3 |              5 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[6]_i_1                                                                                                                         | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                2 |              5 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_OTHER_RATIO_GENERATE.Count[4]_i_2                                                                                         | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_OTHER_RATIO_GENERATE.Count[4]_i_1                                                                                          |                1 |              5 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                                                         |                2 |              5 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | Test_AXI_Master_simple_v1_0_hw_1_i/sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                2 |              6 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                2 |              6 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                               |                2 |              6 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                1 |              6 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/n_0_axi_awready_i_1__0                                                                                                                                                      |                3 |              6 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                     | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              7 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                      |                3 |              7 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O15                                                                                                     |                                                                                                                                                                                                                                                              |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                |                                                                                                                                                                                                                                                              |                5 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_31_out                                                                                                                      | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                      | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                   |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                          | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                     |                                                                                                                                                                                                                                                              |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/n_0_OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1                                                                                     | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                                  |                                                                                                                                                                                                                                                              |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O14                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O11[0]                                                                                                  |                                                                                                                                                                                                                                                              |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                    |                                                                                                                                                                                                                                                              |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_29_out                                                                                                                      | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                1 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O13                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                4 |              8 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                               |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                          | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                       |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                                                                                                     |                                                                                                                                                                                                                                                              |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1[0]                                                                                               | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                             |                1 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                               | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                             |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]                                                                                                  |                                                                                                                                                                                                                                                              |                4 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                                                                                  |                                                                                                                                                                                                                                                              |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3                                                                                                      |                                                                                                                                                                                                                                                              |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                    |                                                                                                                                                                                                                                                              |                5 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/O1[0]                                                                                                                                                             |                4 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O14                                                                                                                                    | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                4 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/n_0_axi_wdata[7]_i_1                                                                                                                                                       |                                                                                                                                                                                                                                                              |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_axi_data[7]_i_1                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O16                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                4 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O15                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                              |                                                                                                                                                                                                                                                              |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                |                                                                                                                                                                                                                                                              |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE027_out                                                                                                                                                        | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_delay_idx[7]_i_1                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                6 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2[0]                                                                                                                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                               |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16                                                                                                 |                                                                                                                                                                                                                                                              |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_txn_idx[7]_i_1                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                6 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                  |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                                                                                                 |                                                                                                                                                                                                                                                              |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O4[0]              | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                                             |                1 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                              |                3 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                                                                              |                                                                                                                                                                                                                                                              |                2 |              8 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                   | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                3 |              9 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                                                                                               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                4 |              9 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/n_0_burst_count[8]_i_1                                                                                                                                                     | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/O1[0]                                                                                                                                                             |                3 |              9 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_axi_sample_nbr[7]_i_2                                                                                                                                                                       | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_axi_sample_nbr[7]_i_1                                                                                                                                                                        |                4 |              9 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/n_0_init_txn_ff_i_1                                                                                                                                                         |                4 |              9 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_M01_AXI_inst/n_0_axi_bready_i_1                                                                                                                                                          |                3 |              9 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                6 |             10 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                                                                                               | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                                                                                |                3 |             10 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                              |                3 |             11 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                8 |             11 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/E[0]                                                                                                                                           | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                            |                2 |             12 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/O3[0]                                                                                                                                         | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                            |                3 |             12 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                3 |             12 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                              |                2 |             12 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]              | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |             12 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                              |                2 |             12 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                       |                5 |             13 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                          |                                                                                                                                                                                                                                                              |                4 |             13 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                6 |             13 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                                                                 |                                                                                                                                                                                                                                                              |                3 |             14 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                             |                                                                                                                                                                                                                                                              |                3 |             14 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                3 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[2]                                                                                                                                |                4 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                                   | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[2]                                                                                                                                |                3 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                4 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                        | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                4 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                               |                3 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                             |                3 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                             |                4 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[0]                                           |                3 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O7[0]                                                                                                                         | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                4 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/O7[0]                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                                                                                              |                2 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                4 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                           |                2 |             16 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                                                                                              | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                                                                                              |                3 |             16 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                                                                                    |                                                                                                                                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                 |                                                                                                                                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                               |                4 |             16 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                            |                4 |             17 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                 |                                                                                                                                                                                                                                                              |                4 |             17 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                                            |                6 |             17 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                           |                5 |             17 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                           |                5 |             17 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                              |                5 |             17 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                            |                                                                                                                                                                                                                                                              |                5 |             17 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                              |                3 |             18 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                           |                3 |             18 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                           |                5 |             18 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                              |                9 |             18 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                       |                6 |             19 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                                                                                  |                                                                                                                                                                                                                                                              |                4 |             20 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_cnt_val[20]_i_1                                                                                                                                                                              |                6 |             21 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |               10 |             21 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                         | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                8 |             21 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                5 |             23 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/O3[0]                                                                                                                                              | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                 |                7 |             24 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                        | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                 |                5 |             24 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                                              |                3 |             24 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                3 |             24 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                           | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/SR[0]                                                                                                                                                             |                9 |             26 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                           | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/I2[0]                                                                                                                                                             |                6 |             26 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                           |               13 |             27 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                           |                7 |             28 |
|  dbg_hub/inst/idrck                                                     | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                                                                                           |                4 |             28 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_2                                                                                                                                          | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/n_0_counter[31]_i_1                                                                                                                                           |                8 |             31 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_60                                                                                                                                                   |                                                                                                                                                                                                                                                              |               20 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]                                                                                                   |                                                                                                                                                                                                                                                              |               12 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/n_0_tx_fifo_dataout[31]_i_1                                                                                                                        |                                                                                                                                                                                                                                                              |                6 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                           | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                7 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/O23[0]                                                                                                                                                       | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                8 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_50                                                                                                                                                   |                                                                                                                                                                                                                                                              |               15 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_40                                                                                                                                                   |                                                                                                                                                                                                                                                              |               25 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/n_0_shift_reg[31]_i_1                                                                                                                              | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                5 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                          | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |                8 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_30                                                                                                                                                   |                                                                                                                                                                                                                                                              |               21 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_70                                                                                                                                                   |                                                                                                                                                                                                                                                              |               23 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                                |                6 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                                                |                6 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                 |                6 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_20                                                                                                                                                   |                                                                                                                                                                                                                                                              |               19 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_80                                                                                                                                                   |                                                                                                                                                                                                                                                              |               18 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out2               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/ppm_decoder_0/ppm_out_10                                                                                                                                                   |                                                                                                                                                                                                                                                              |               19 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                             |                                                                                                                                                                                                                                                              |               13 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S00_AXI_inst/n_0_axi_rdata[31]_i_1__0                                                                                                                                                   | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                         |               15 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/slv_reg_rden                                                                                                                                                               | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S01_AXI_inst/n_0_axi_awready_i_1__0                                                                                                                                                      |               25 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/cs_ce_clr                                                                                                                                                      |               13 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                   | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |               13 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                  | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |               32 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                         | Test_AXI_Master_simple_v1_0_hw_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O35                                                                                                                                                       |                9 |             32 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                 |                8 |             33 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O5[0]                                                                                               | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/SR[0]                                                                                                                                                             |               10 |             34 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                               | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                             |                7 |             34 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                             |                7 |             34 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]                                                                                               | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                             |                6 |             34 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                 |                                                                                                                                                                                                                                                              |                9 |             34 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                             |                                                                                                                                                                                                                                                              |                9 |             34 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                             |                8 |             34 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O1[0]                                                                                               | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/SR[0]                                                                                                                                                             |                8 |             34 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                                                                                                              |               10 |             35 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                        |                                                                                                                                                                                                                                                              |                8 |             35 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                              |                8 |             35 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                                     |                                                                                                                                                                                                                                                              |                7 |             35 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                                    |                                                                                                                                                                                                                                                              |                8 |             36 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                                    |                                                                                                                                                                                                                                                              |                7 |             36 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                                                                                  |                                                                                                                                                                                                                                                              |                7 |             36 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16[0]                                                                                                  |                                                                                                                                                                                                                                                              |                8 |             36 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/n_0_tx_fifo_dataout[63]_i_1                                                                                                                    |                                                                                                                                                                                                                                                              |                9 |             44 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                                                                                              |                                                                                                                                                                                                                                                              |               12 |             44 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/spi_timer_0/n_0_flying_data_c[5][6]_i_1                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               17 |             44 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                                |                                                                                                                                                                                                                                                              |               11 |             44 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                                |                                                                                                                                                                                                                                                              |               10 |             44 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                               |                                                                                                                                                                                                                                                              |               10 |             44 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                                                                              |                                                                                                                                                                                                                                                              |                9 |             44 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                                 |                                                                                                                                                                                                                                                              |                8 |             47 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                             |                                                                                                                                                                                                                                                              |                8 |             47 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |               18 |             48 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                 |               15 |             51 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/clk_wiz/inst/clk_out1               |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               16 |             51 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                           | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |               13 |             52 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/SR[0]                                                                                                                                                             |               17 |             52 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/n_0_shift_reg[63]_i_1__0                                                                                                                       | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/SR[0]                                                                                                                                               |               10 |             52 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/O3[0]                                                                                                                                         |                                                                                                                                                                                                                                                              |                7 |             56 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 | Test_AXI_Master_simple_v1_0_hw_1_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                              |                7 |             56 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_spi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |               14 |             58 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                                                                                                |               17 |             70 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_interconnect_general/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                         |               20 |             73 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |               20 |             76 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | Test_AXI_Master_simple_v1_0_hw_1_i/Syma_Ctrl/U0/Syma_Ctrl_core_v1_1_S00_AXI_inst/n_0_axi_awready_i_1                                                                                                                                                         |               39 |            127 |
|  dbg_hub/inst/idrck                                                     |                                                                                                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                              |               35 |            135 |
|  Test_AXI_Master_simple_v1_0_hw_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |              151 |            400 |
+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


