From 20a14a55749ee52838d74ddb6a4f201661f2c021 Mon Sep 17 00:00:00 2001
From: Anson Huang <b20788@freescale.com>
Date: Fri, 26 Aug 2011 16:56:13 +0800
Subject: [PATCH 0367/2463] ENGR00155401 [MX6]Fix ipu ccm_ccgr index error

ldb_di0 and ldb_di1's gating index is wrong.

Signed-off-by: Anson Huang <b20788@freescale.com>
---
 arch/arm/mach-mx6/clock.c |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-mx6/clock.c b/arch/arm/mach-mx6/clock.c
index ecc3bad..50a13a4 100644
--- a/arch/arm/mach-mx6/clock.c
+++ b/arch/arm/mach-mx6/clock.c
@@ -2200,7 +2200,7 @@ static struct clk ldb_di0_clk = {
 	.id = 0,
 	.parent = &pll3_pfd_540M,
 	.enable_reg = MXC_CCM_CCGR3,
-	.enable_shift = MXC_CCM_CCGRx_CG13_OFFSET,
+	.enable_shift = MXC_CCM_CCGRx_CG6_OFFSET,
 	.enable = _clk_enable,
 	.disable = _clk_disable,
 	.set_parent = _clk_ldb_di0_set_parent,
@@ -2266,7 +2266,7 @@ static struct clk ldb_di1_clk = {
 	.id = 0,
 	.parent = &pll3_pfd_540M,
 	.enable_reg = MXC_CCM_CCGR3,
-	.enable_shift = MXC_CCM_CCGRx_CG14_OFFSET,
+	.enable_shift = MXC_CCM_CCGRx_CG7_OFFSET,
 	.enable = _clk_enable,
 	.disable = _clk_disable,
 	.set_parent = _clk_ldb_di1_set_parent,
-- 
1.7.7.4

