
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.174572                       # Number of seconds simulated
sim_ticks                                1174571757500                       # Number of ticks simulated
final_tick                               1174571757500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136839                       # Simulator instruction rate (inst/s)
host_op_rate                                   199908                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              321454049                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828420                       # Number of bytes of host memory used
host_seconds                                  3653.93                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48787008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48851008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26047616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26047616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           762297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              763297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        406994                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             406994                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              54488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           41535996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41590484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         54488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            54488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        22176266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22176266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        22176266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             54488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          41535996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63766750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      763297                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     406994                       # Number of write requests accepted
system.mem_ctrls.readBursts                    763297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   406994                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48480704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  370304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25929920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48851008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26047616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5786                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1819                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       339004                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            54221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29077                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1174538035500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                763297                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               406994                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  749175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       595743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    124.903900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.790672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   154.750239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       414021     69.50%     69.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       120076     20.16%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25482      4.28%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9188      1.54%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13263      2.23%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2136      0.36%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1697      0.28%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1524      0.26%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8356      1.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       595743                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.557314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.772697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.673061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23218     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           30      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23258                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.420028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.396226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6423     27.62%     27.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              725      3.12%     30.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16028     68.91%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23258                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11205344500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25408675750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3787555000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14792.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33542.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        41.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   350691                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  216232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1003629.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2213016120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1207498875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2903479800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1301261760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          76717293120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         244707032025                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         490087687500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           819137269200                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            697.392349                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 813829543250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   39221520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  321520581750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2290800960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1249941000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3005106000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1324142640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          76717293120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         250605354690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         484913720250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           820106358660                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            698.217407                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 805166726250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   39221520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  330183398750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2349143515                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2349143515                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements          11415992                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999983                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           284569437                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11416008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.927228                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2872500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         603386898                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        603386898                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    216285516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       216285516                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     68283921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       68283921                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     284569437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284569437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    284569437                       # number of overall hits
system.cpu.dcache.overall_hits::total       284569437                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9644842                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9644842                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1754782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1754782                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data     11399624                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11399624                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     11416008                       # number of overall misses
system.cpu.dcache.overall_misses::total      11416008                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 155897509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 155897509000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  46585026500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46585026500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 202482535500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 202482535500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 202482535500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 202482535500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.042689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042689                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025054                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.038516                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038516                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.038569                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038569                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16163.821968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16163.821968                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26547.472279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26547.472279                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17762.211762                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17762.211762                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17736.719832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17736.719832                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        65633                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1028                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.845331                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5903073                       # number of writebacks
system.cpu.dcache.writebacks::total           5903073                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9644842                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9644842                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1754782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1754782                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     11399624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11399624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     11416008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11416008                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 146252667000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 146252667000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  44830244500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44830244500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1289916499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1289916499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 191082911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 191082911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 192372827999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 192372827999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.042689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025054                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025054                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.038569                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038569                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15163.821968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15163.821968                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 25547.472279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25547.472279                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78730.255066                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78730.255066                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16762.211762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16762.211762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16851.146916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16851.146916                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           668.882457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          686710.148851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   668.882457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.326603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.326603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796721                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396859                       # number of overall hits
system.cpu.icache.overall_hits::total       687396859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     77371500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77371500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     77371500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77371500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     77371500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77371500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77294.205794                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77294.205794                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77294.205794                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77294.205794                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77294.205794                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77294.205794                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     76370500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76370500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     76370500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76370500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     76370500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76370500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76294.205794                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76294.205794                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76294.205794                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76294.205794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76294.205794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76294.205794                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    748341                       # number of replacements
system.l2.tags.tagsinuse                 16332.303363                       # Cycle average of tags in use
system.l2.tags.total_refs                    20282254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    764720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.522458                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9855477500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8254.922233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.965219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8073.415910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.503840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.492762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996845                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16011                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999695                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25352548                       # Number of tag accesses
system.l2.tags.data_accesses                 25352548                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      5903073                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5903073                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            1435630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1435630                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        9218081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9218081                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              10653711                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10653712                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data             10653711                       # number of overall hits
system.l2.overall_hits::total                10653712                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           319152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              319152                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1000                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       443145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          443145                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              762297                       # number of demand (read+write) misses
system.l2.demand_misses::total                 763297                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1000                       # number of overall misses
system.l2.overall_misses::cpu.data             762297                       # number of overall misses
system.l2.overall_misses::total                763297                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  27123887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27123887000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     74851500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74851500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  36260202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36260202500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      74851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63384089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63458941000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     74851500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63384089500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63458941000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      5903073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5903073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1754782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1754782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9661226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9661226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          11416008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11417009                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         11416008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11417009                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.181876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.181876                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.045868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045868                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.066774                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066856                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.066774                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066856                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84987.363388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84987.363388                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 74851.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74851.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81824.690564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81824.690564                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 74851.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83148.811421                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83137.941064                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 74851.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83148.811421                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83137.941064                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               406994                       # number of writebacks
system.l2.writebacks::total                    406994                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1578                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1578                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       319152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         319152                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       443145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       443145                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         762297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            763297                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        762297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           763297                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23932367000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23932367000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31828752500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31828752500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64851500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  55761119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55825971000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64851500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  55761119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55825971000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.181876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.181876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.045868                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045868                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.066774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.066774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.066856                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74987.363388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74987.363388                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64851.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64851.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71824.690564                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71824.690564                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64851.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73148.811421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73137.941064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64851.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73148.811421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73137.941064                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             444145                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       406994                       # Transaction distribution
system.membus.trans_dist::CleanEvict           339004                       # Transaction distribution
system.membus.trans_dist::ReadExReq            319152                       # Transaction distribution
system.membus.trans_dist::ReadExResp           319152                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        444145                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2272592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2272592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2272592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74898624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74898624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74898624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1509295                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1509295    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1509295                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3145676000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4129457500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     22833046                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     11416037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3921                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3921                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9662227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6310067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5854266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1754782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1754782                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9661226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     34248008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              34250055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1108421184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1108488128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          748341                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         12165350                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000322                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017950                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12161429     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3921      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12165350                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17319641000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17124012000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
