#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55a1aaa754a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a1aab5c7e0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x55a1aab7d430_0 .net "bflag", 0 0, v0x55a1aab7c230_0;  1 drivers
v0x55a1aab7d4f0_0 .net "hi", 31 0, v0x55a1aab7c3d0_0;  1 drivers
v0x55a1aab7d590_0 .var "imm", 15 0;
v0x55a1aab7d630_0 .var "imm_instr", 31 0;
v0x55a1aab7d710_0 .var "instword", 31 0;
v0x55a1aab7d7d0_0 .net "lo", 31 0, v0x55a1aab7c590_0;  1 drivers
v0x55a1aab7d8a0_0 .var "opA", 31 0;
v0x55a1aab7d940_0 .var "opB", 31 0;
v0x55a1aab7da00_0 .var "opcode", 5 0;
v0x55a1aab7dae0_0 .net "result", 31 0, v0x55a1aab7cad0_0;  1 drivers
v0x55a1aab7dbd0_0 .var "rs", 4 0;
v0x55a1aab7dc90_0 .var "rt", 4 0;
S_0x55a1aab4a130 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x55a1aab5c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55a1aab5d560_0 .net *"_ivl_10", 15 0, L_0x55a1aab8dc40;  1 drivers
L_0x7f8bc11e0018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab62af0_0 .net/2u *"_ivl_14", 15 0, L_0x7f8bc11e0018;  1 drivers
v0x55a1aab62e20_0 .net *"_ivl_17", 15 0, L_0x55a1aab9def0;  1 drivers
v0x55a1aab63b80_0 .net *"_ivl_5", 0 0, L_0x55a1aab8d850;  1 drivers
v0x55a1aab661b0_0 .net *"_ivl_6", 15 0, L_0x55a1aab8d980;  1 drivers
v0x55a1aab66ed0_0 .net *"_ivl_9", 15 0, L_0x55a1aab8dba0;  1 drivers
v0x55a1aab7c150_0 .net "addr_rt", 4 0, L_0x55a1aab9e220;  1 drivers
v0x55a1aab7c230_0 .var "b_flag", 0 0;
v0x55a1aab7c2f0_0 .net "funct", 5 0, L_0x55a1aab8d7b0;  1 drivers
v0x55a1aab7c3d0_0 .var "hi", 31 0;
v0x55a1aab7c4b0_0 .net "instructionword", 31 0, v0x55a1aab7d710_0;  1 drivers
v0x55a1aab7c590_0 .var "lo", 31 0;
v0x55a1aab7c670_0 .var "memaddroffset", 31 0;
v0x55a1aab7c750_0 .var "multresult", 63 0;
v0x55a1aab7c830_0 .net "op1", 31 0, v0x55a1aab7d8a0_0;  1 drivers
v0x55a1aab7c910_0 .net "op2", 31 0, v0x55a1aab7d940_0;  1 drivers
v0x55a1aab7c9f0_0 .net "opcode", 5 0, L_0x55a1aab8d6c0;  1 drivers
v0x55a1aab7cad0_0 .var "result", 31 0;
v0x55a1aab7cbb0_0 .net "shamt", 4 0, L_0x55a1aab9e120;  1 drivers
v0x55a1aab7cc90_0 .net/s "sign_op1", 31 0, v0x55a1aab7d8a0_0;  alias, 1 drivers
v0x55a1aab7cd50_0 .net/s "sign_op2", 31 0, v0x55a1aab7d940_0;  alias, 1 drivers
v0x55a1aab7cdf0_0 .net "simmediatedata", 31 0, L_0x55a1aab8dd50;  1 drivers
v0x55a1aab7ceb0_0 .net "simmediatedatas", 31 0, L_0x55a1aab8dd50;  alias, 1 drivers
v0x55a1aab7cf70_0 .net "uimmediatedata", 31 0, L_0x55a1aab9dfe0;  1 drivers
v0x55a1aab7d030_0 .net "unsign_op1", 31 0, v0x55a1aab7d8a0_0;  alias, 1 drivers
v0x55a1aab7d0f0_0 .net "unsign_op2", 31 0, v0x55a1aab7d940_0;  alias, 1 drivers
v0x55a1aab7d200_0 .var "unsigned_result", 31 0;
E_0x55a1aaac19d0/0 .event anyedge, v0x55a1aab7c9f0_0, v0x55a1aab7c2f0_0, v0x55a1aab7c910_0, v0x55a1aab7cbb0_0;
E_0x55a1aaac19d0/1 .event anyedge, v0x55a1aab7c830_0, v0x55a1aab7c750_0, v0x55a1aab7c150_0, v0x55a1aab7cdf0_0;
E_0x55a1aaac19d0/2 .event anyedge, v0x55a1aab7cf70_0, v0x55a1aab7d200_0;
E_0x55a1aaac19d0 .event/or E_0x55a1aaac19d0/0, E_0x55a1aaac19d0/1, E_0x55a1aaac19d0/2;
L_0x55a1aab8d6c0 .part v0x55a1aab7d710_0, 26, 6;
L_0x55a1aab8d7b0 .part v0x55a1aab7d710_0, 0, 6;
L_0x55a1aab8d850 .part v0x55a1aab7d710_0, 15, 1;
LS_0x55a1aab8d980_0_0 .concat [ 1 1 1 1], L_0x55a1aab8d850, L_0x55a1aab8d850, L_0x55a1aab8d850, L_0x55a1aab8d850;
LS_0x55a1aab8d980_0_4 .concat [ 1 1 1 1], L_0x55a1aab8d850, L_0x55a1aab8d850, L_0x55a1aab8d850, L_0x55a1aab8d850;
LS_0x55a1aab8d980_0_8 .concat [ 1 1 1 1], L_0x55a1aab8d850, L_0x55a1aab8d850, L_0x55a1aab8d850, L_0x55a1aab8d850;
LS_0x55a1aab8d980_0_12 .concat [ 1 1 1 1], L_0x55a1aab8d850, L_0x55a1aab8d850, L_0x55a1aab8d850, L_0x55a1aab8d850;
L_0x55a1aab8d980 .concat [ 4 4 4 4], LS_0x55a1aab8d980_0_0, LS_0x55a1aab8d980_0_4, LS_0x55a1aab8d980_0_8, LS_0x55a1aab8d980_0_12;
L_0x55a1aab8dba0 .part v0x55a1aab7d710_0, 0, 16;
L_0x55a1aab8dc40 .concat [ 16 0 0 0], L_0x55a1aab8dba0;
L_0x55a1aab8dd50 .concat [ 16 16 0 0], L_0x55a1aab8dc40, L_0x55a1aab8d980;
L_0x55a1aab9def0 .part v0x55a1aab7d710_0, 0, 16;
L_0x55a1aab9dfe0 .concat [ 16 16 0 0], L_0x55a1aab9def0, L_0x7f8bc11e0018;
L_0x55a1aab9e120 .part v0x55a1aab7d710_0, 6, 5;
L_0x55a1aab9e220 .part v0x55a1aab7d710_0, 16, 5;
S_0x55a1aab36fe0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f8bc12296a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a1aab7dd70_0 .net "clk", 0 0, o0x7f8bc12296a8;  0 drivers
o0x7f8bc12296d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a1aab7de50_0 .net "data_address", 31 0, o0x7f8bc12296d8;  0 drivers
o0x7f8bc1229708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a1aab7df30_0 .net "data_read", 0 0, o0x7f8bc1229708;  0 drivers
v0x55a1aab7e000_0 .var "data_readdata", 31 0;
o0x7f8bc1229768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a1aab7e0e0_0 .net "data_write", 0 0, o0x7f8bc1229768;  0 drivers
o0x7f8bc1229798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a1aab7e1a0_0 .net "data_writedata", 31 0, o0x7f8bc1229798;  0 drivers
S_0x55a1aab49930 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f8bc12298e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a1aab7e340_0 .net "instr_address", 31 0, o0x7f8bc12298e8;  0 drivers
v0x55a1aab7e440_0 .var "instr_readdata", 31 0;
S_0x55a1aab49d00 .scope module, "mult_tb" "mult_tb" 7 1;
 .timescale 0 0;
v0x55a1aab8cce0_0 .net "active", 0 0, L_0x55a1aaba7de0;  1 drivers
v0x55a1aab8cda0_0 .var "clk", 0 0;
v0x55a1aab8ce40_0 .var "clk_enable", 0 0;
v0x55a1aab8cf30_0 .net "data_address", 31 0, L_0x55a1aaba59b0;  1 drivers
v0x55a1aab8cfd0_0 .net "data_read", 0 0, L_0x55a1aaba3530;  1 drivers
v0x55a1aab8d0c0_0 .var "data_readdata", 31 0;
v0x55a1aab8d190_0 .net "data_write", 0 0, L_0x55a1aaba3350;  1 drivers
v0x55a1aab8d260_0 .net "data_writedata", 31 0, L_0x55a1aaba56a0;  1 drivers
v0x55a1aab8d330_0 .net "instr_address", 31 0, L_0x55a1aaba6d10;  1 drivers
v0x55a1aab8d490_0 .var "instr_readdata", 31 0;
v0x55a1aab8d530_0 .net "register_v0", 31 0, L_0x55a1aaba5630;  1 drivers
v0x55a1aab8d620_0 .var "reset", 0 0;
S_0x55a1aab5c410 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x55a1aab49d00;
 .timescale 0 0;
v0x55a1aab7e610_0 .var "expected", 63 0;
v0x55a1aab7e710_0 .var "funct", 5 0;
v0x55a1aab7e7f0_0 .var "i", 4 0;
v0x55a1aab7e8b0_0 .var "imm", 15 0;
v0x55a1aab7e990_0 .var "imm_instr", 31 0;
v0x55a1aab7eac0_0 .var "opcode", 5 0;
v0x55a1aab7eba0_0 .var "r_instr", 31 0;
v0x55a1aab7ec80_0 .var "rd", 4 0;
v0x55a1aab7ed60_0 .var "rs", 4 0;
v0x55a1aab7ee40_0 .var "rt", 4 0;
v0x55a1aab7ef20_0 .var "shamt", 4 0;
v0x55a1aab7f000_0 .var "test", 31 0;
E_0x55a1aaabece0 .event posedge, v0x55a1aab812b0_0;
S_0x55a1aab7f0e0 .scope module, "dut" "mips_cpu_harvard" 7 135, 8 1 0, S_0x55a1aab49d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55a1aab5d440 .functor OR 1, L_0x55a1aab9e9e0, L_0x55a1aab9ed20, C4<0>, C4<0>;
L_0x55a1aab62d00 .functor BUFZ 1, L_0x55a1aab9e530, C4<0>, C4<0>, C4<0>;
L_0x55a1aab63a60 .functor BUFZ 1, L_0x55a1aab9e6d0, C4<0>, C4<0>, C4<0>;
L_0x55a1aab66010 .functor BUFZ 1, L_0x55a1aab9e6d0, C4<0>, C4<0>, C4<0>;
L_0x55a1aab9f1d0 .functor AND 1, L_0x55a1aab9e530, L_0x55a1aab9f5e0, C4<1>, C4<1>;
L_0x55a1aab66db0 .functor OR 1, L_0x55a1aab9f1d0, L_0x55a1aab9f060, C4<0>, C4<0>;
L_0x55a1aaaf4e40 .functor OR 1, L_0x55a1aab66db0, L_0x55a1aab9f3f0, C4<0>, C4<0>;
L_0x55a1aab9f880 .functor OR 1, L_0x55a1aaaf4e40, L_0x55a1aaba0ee0, C4<0>, C4<0>;
L_0x55a1aab9f990 .functor OR 1, L_0x55a1aab9f880, L_0x55a1aaba0750, C4<0>, C4<0>;
L_0x55a1aab9fa50 .functor BUFZ 1, L_0x55a1aab9e810, C4<0>, C4<0>, C4<0>;
L_0x55a1aaba0640 .functor AND 1, L_0x55a1aab9ffa0, L_0x55a1aaba0410, C4<1>, C4<1>;
L_0x55a1aaba0750 .functor OR 1, L_0x55a1aab9fca0, L_0x55a1aaba0640, C4<0>, C4<0>;
L_0x55a1aaba0ee0 .functor AND 1, L_0x55a1aaba0a10, L_0x55a1aaba0cc0, C4<1>, C4<1>;
L_0x55a1aaba1690 .functor OR 1, L_0x55a1aaba1130, L_0x55a1aaba1450, C4<0>, C4<0>;
L_0x55a1aaba08b0 .functor OR 1, L_0x55a1aaba1c00, L_0x55a1aaba1f00, C4<0>, C4<0>;
L_0x55a1aaba1de0 .functor AND 1, L_0x55a1aaba1910, L_0x55a1aaba08b0, C4<1>, C4<1>;
L_0x55a1aaba2700 .functor OR 1, L_0x55a1aaba2390, L_0x55a1aaba2610, C4<0>, C4<0>;
L_0x55a1aaba2a00 .functor OR 1, L_0x55a1aaba2700, L_0x55a1aaba2810, C4<0>, C4<0>;
L_0x55a1aaba2bb0 .functor AND 1, L_0x55a1aab9e530, L_0x55a1aaba2a00, C4<1>, C4<1>;
L_0x55a1aaba2d60 .functor AND 1, L_0x55a1aab9e530, L_0x55a1aaba2c70, C4<1>, C4<1>;
L_0x55a1aaba3290 .functor AND 1, L_0x55a1aab9e530, L_0x55a1aaba2b10, C4<1>, C4<1>;
L_0x55a1aaba3530 .functor BUFZ 1, L_0x55a1aab63a60, C4<0>, C4<0>, C4<0>;
L_0x55a1aaba41c0 .functor AND 1, L_0x55a1aaba7de0, L_0x55a1aab9f990, C4<1>, C4<1>;
L_0x55a1aaba42d0 .functor OR 1, L_0x55a1aaba0750, L_0x55a1aaba0ee0, C4<0>, C4<0>;
L_0x55a1aaba56a0 .functor BUFZ 32, L_0x55a1aaba5520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a1aaba5760 .functor BUFZ 32, L_0x55a1aaba44b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a1aaba58b0 .functor BUFZ 32, L_0x55a1aaba5520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a1aaba59b0 .functor BUFZ 32, v0x55a1aab802e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a1aaba69b0 .functor AND 1, v0x55a1aab8ce40_0, L_0x55a1aaba2bb0, C4<1>, C4<1>;
L_0x55a1aaba6a20 .functor AND 1, L_0x55a1aaba69b0, v0x55a1aab89e70_0, C4<1>, C4<1>;
L_0x55a1aaba6d10 .functor BUFZ 32, v0x55a1aab81370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a1aaba7de0 .functor BUFZ 1, v0x55a1aab89e70_0, C4<0>, C4<0>, C4<0>;
L_0x55a1aaba7f60 .functor AND 1, v0x55a1aab8ce40_0, v0x55a1aab89e70_0, C4<1>, C4<1>;
v0x55a1aab84170_0 .net *"_ivl_100", 31 0, L_0x55a1aaba0920;  1 drivers
L_0x7f8bc11e04e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab84270_0 .net *"_ivl_103", 25 0, L_0x7f8bc11e04e0;  1 drivers
L_0x7f8bc11e0528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab84350_0 .net/2u *"_ivl_104", 31 0, L_0x7f8bc11e0528;  1 drivers
v0x55a1aab84410_0 .net *"_ivl_106", 0 0, L_0x55a1aaba0a10;  1 drivers
v0x55a1aab844d0_0 .net *"_ivl_109", 5 0, L_0x55a1aaba0c20;  1 drivers
L_0x7f8bc11e0570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a1aab845b0_0 .net/2u *"_ivl_110", 5 0, L_0x7f8bc11e0570;  1 drivers
v0x55a1aab84690_0 .net *"_ivl_112", 0 0, L_0x55a1aaba0cc0;  1 drivers
v0x55a1aab84750_0 .net *"_ivl_116", 31 0, L_0x55a1aaba1040;  1 drivers
L_0x7f8bc11e05b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab84830_0 .net *"_ivl_119", 25 0, L_0x7f8bc11e05b8;  1 drivers
L_0x7f8bc11e00f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55a1aab84910_0 .net/2u *"_ivl_12", 5 0, L_0x7f8bc11e00f0;  1 drivers
L_0x7f8bc11e0600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55a1aab849f0_0 .net/2u *"_ivl_120", 31 0, L_0x7f8bc11e0600;  1 drivers
v0x55a1aab84ad0_0 .net *"_ivl_122", 0 0, L_0x55a1aaba1130;  1 drivers
v0x55a1aab84b90_0 .net *"_ivl_124", 31 0, L_0x55a1aaba1360;  1 drivers
L_0x7f8bc11e0648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab84c70_0 .net *"_ivl_127", 25 0, L_0x7f8bc11e0648;  1 drivers
L_0x7f8bc11e0690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a1aab84d50_0 .net/2u *"_ivl_128", 31 0, L_0x7f8bc11e0690;  1 drivers
v0x55a1aab84e30_0 .net *"_ivl_130", 0 0, L_0x55a1aaba1450;  1 drivers
v0x55a1aab84ef0_0 .net *"_ivl_134", 31 0, L_0x55a1aaba1820;  1 drivers
L_0x7f8bc11e06d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab850e0_0 .net *"_ivl_137", 25 0, L_0x7f8bc11e06d8;  1 drivers
L_0x7f8bc11e0720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab851c0_0 .net/2u *"_ivl_138", 31 0, L_0x7f8bc11e0720;  1 drivers
v0x55a1aab852a0_0 .net *"_ivl_140", 0 0, L_0x55a1aaba1910;  1 drivers
v0x55a1aab85360_0 .net *"_ivl_143", 5 0, L_0x55a1aaba1b60;  1 drivers
L_0x7f8bc11e0768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55a1aab85440_0 .net/2u *"_ivl_144", 5 0, L_0x7f8bc11e0768;  1 drivers
v0x55a1aab85520_0 .net *"_ivl_146", 0 0, L_0x55a1aaba1c00;  1 drivers
v0x55a1aab855e0_0 .net *"_ivl_149", 5 0, L_0x55a1aaba1e60;  1 drivers
L_0x7f8bc11e07b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab856c0_0 .net/2u *"_ivl_150", 5 0, L_0x7f8bc11e07b0;  1 drivers
v0x55a1aab857a0_0 .net *"_ivl_152", 0 0, L_0x55a1aaba1f00;  1 drivers
v0x55a1aab85860_0 .net *"_ivl_155", 0 0, L_0x55a1aaba08b0;  1 drivers
v0x55a1aab85920_0 .net *"_ivl_159", 1 0, L_0x55a1aaba22a0;  1 drivers
L_0x7f8bc11e0138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55a1aab85a00_0 .net/2u *"_ivl_16", 5 0, L_0x7f8bc11e0138;  1 drivers
L_0x7f8bc11e07f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55a1aab85ae0_0 .net/2u *"_ivl_160", 1 0, L_0x7f8bc11e07f8;  1 drivers
v0x55a1aab85bc0_0 .net *"_ivl_162", 0 0, L_0x55a1aaba2390;  1 drivers
L_0x7f8bc11e0840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55a1aab85c80_0 .net/2u *"_ivl_164", 5 0, L_0x7f8bc11e0840;  1 drivers
v0x55a1aab85d60_0 .net *"_ivl_166", 0 0, L_0x55a1aaba2610;  1 drivers
v0x55a1aab85e20_0 .net *"_ivl_169", 0 0, L_0x55a1aaba2700;  1 drivers
L_0x7f8bc11e0888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55a1aab85ee0_0 .net/2u *"_ivl_170", 5 0, L_0x7f8bc11e0888;  1 drivers
v0x55a1aab85fc0_0 .net *"_ivl_172", 0 0, L_0x55a1aaba2810;  1 drivers
v0x55a1aab86080_0 .net *"_ivl_175", 0 0, L_0x55a1aaba2a00;  1 drivers
L_0x7f8bc11e08d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab86140_0 .net/2u *"_ivl_178", 5 0, L_0x7f8bc11e08d0;  1 drivers
v0x55a1aab86220_0 .net *"_ivl_180", 0 0, L_0x55a1aaba2c70;  1 drivers
L_0x7f8bc11e0918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55a1aab862e0_0 .net/2u *"_ivl_184", 5 0, L_0x7f8bc11e0918;  1 drivers
v0x55a1aab863c0_0 .net *"_ivl_186", 0 0, L_0x55a1aaba2b10;  1 drivers
L_0x7f8bc11e0960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1aab86480_0 .net/2u *"_ivl_190", 0 0, L_0x7f8bc11e0960;  1 drivers
v0x55a1aab86560_0 .net *"_ivl_20", 31 0, L_0x55a1aab9e8f0;  1 drivers
L_0x7f8bc11e09a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55a1aab86640_0 .net/2u *"_ivl_200", 4 0, L_0x7f8bc11e09a8;  1 drivers
v0x55a1aab86720_0 .net *"_ivl_203", 4 0, L_0x55a1aaba3a50;  1 drivers
v0x55a1aab86800_0 .net *"_ivl_205", 4 0, L_0x55a1aaba3c70;  1 drivers
v0x55a1aab868e0_0 .net *"_ivl_206", 4 0, L_0x55a1aaba3d10;  1 drivers
v0x55a1aab869c0_0 .net *"_ivl_213", 0 0, L_0x55a1aaba42d0;  1 drivers
L_0x7f8bc11e09f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a1aab86a80_0 .net/2u *"_ivl_214", 31 0, L_0x7f8bc11e09f0;  1 drivers
v0x55a1aab86b60_0 .net *"_ivl_216", 31 0, L_0x55a1aaba4410;  1 drivers
v0x55a1aab86c40_0 .net *"_ivl_218", 31 0, L_0x55a1aaba46c0;  1 drivers
v0x55a1aab86d20_0 .net *"_ivl_220", 31 0, L_0x55a1aaba4850;  1 drivers
v0x55a1aab86e00_0 .net *"_ivl_222", 31 0, L_0x55a1aaba4b90;  1 drivers
L_0x7f8bc11e0180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab86ee0_0 .net *"_ivl_23", 25 0, L_0x7f8bc11e0180;  1 drivers
v0x55a1aab86fc0_0 .net *"_ivl_235", 0 0, L_0x55a1aaba69b0;  1 drivers
L_0x7f8bc11e0b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a1aab87080_0 .net/2u *"_ivl_238", 31 0, L_0x7f8bc11e0b10;  1 drivers
L_0x7f8bc11e01c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a1aab87160_0 .net/2u *"_ivl_24", 31 0, L_0x7f8bc11e01c8;  1 drivers
v0x55a1aab87240_0 .net *"_ivl_243", 15 0, L_0x55a1aaba6e70;  1 drivers
v0x55a1aab87320_0 .net *"_ivl_244", 17 0, L_0x55a1aaba70e0;  1 drivers
L_0x7f8bc11e0b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1aab87400_0 .net *"_ivl_247", 1 0, L_0x7f8bc11e0b58;  1 drivers
v0x55a1aab874e0_0 .net *"_ivl_250", 15 0, L_0x55a1aaba7220;  1 drivers
L_0x7f8bc11e0ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1aab875c0_0 .net *"_ivl_252", 1 0, L_0x7f8bc11e0ba0;  1 drivers
v0x55a1aab876a0_0 .net *"_ivl_255", 0 0, L_0x55a1aaba7630;  1 drivers
L_0x7f8bc11e0be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55a1aab87780_0 .net/2u *"_ivl_256", 13 0, L_0x7f8bc11e0be8;  1 drivers
L_0x7f8bc11e0c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab87860_0 .net/2u *"_ivl_258", 13 0, L_0x7f8bc11e0c30;  1 drivers
v0x55a1aab87d50_0 .net *"_ivl_26", 0 0, L_0x55a1aab9e9e0;  1 drivers
v0x55a1aab87e10_0 .net *"_ivl_260", 13 0, L_0x55a1aaba7910;  1 drivers
v0x55a1aab87ef0_0 .net *"_ivl_28", 31 0, L_0x55a1aab9eba0;  1 drivers
L_0x7f8bc11e0210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab87fd0_0 .net *"_ivl_31", 25 0, L_0x7f8bc11e0210;  1 drivers
L_0x7f8bc11e0258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a1aab880b0_0 .net/2u *"_ivl_32", 31 0, L_0x7f8bc11e0258;  1 drivers
v0x55a1aab88190_0 .net *"_ivl_34", 0 0, L_0x55a1aab9ed20;  1 drivers
v0x55a1aab88250_0 .net *"_ivl_4", 31 0, L_0x55a1aab9e400;  1 drivers
v0x55a1aab88330_0 .net *"_ivl_45", 2 0, L_0x55a1aab9efc0;  1 drivers
L_0x7f8bc11e02a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55a1aab88410_0 .net/2u *"_ivl_46", 2 0, L_0x7f8bc11e02a0;  1 drivers
v0x55a1aab884f0_0 .net *"_ivl_51", 2 0, L_0x55a1aab9f240;  1 drivers
L_0x7f8bc11e02e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a1aab885d0_0 .net/2u *"_ivl_52", 2 0, L_0x7f8bc11e02e8;  1 drivers
v0x55a1aab886b0_0 .net *"_ivl_57", 0 0, L_0x55a1aab9f5e0;  1 drivers
v0x55a1aab88770_0 .net *"_ivl_59", 0 0, L_0x55a1aab9f1d0;  1 drivers
v0x55a1aab88830_0 .net *"_ivl_61", 0 0, L_0x55a1aab66db0;  1 drivers
v0x55a1aab888f0_0 .net *"_ivl_63", 0 0, L_0x55a1aaaf4e40;  1 drivers
v0x55a1aab889b0_0 .net *"_ivl_65", 0 0, L_0x55a1aab9f880;  1 drivers
L_0x7f8bc11e0060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab88a70_0 .net *"_ivl_7", 25 0, L_0x7f8bc11e0060;  1 drivers
v0x55a1aab88b50_0 .net *"_ivl_70", 31 0, L_0x55a1aab9fb70;  1 drivers
L_0x7f8bc11e0330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab88c30_0 .net *"_ivl_73", 25 0, L_0x7f8bc11e0330;  1 drivers
L_0x7f8bc11e0378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55a1aab88d10_0 .net/2u *"_ivl_74", 31 0, L_0x7f8bc11e0378;  1 drivers
v0x55a1aab88df0_0 .net *"_ivl_76", 0 0, L_0x55a1aab9fca0;  1 drivers
v0x55a1aab88eb0_0 .net *"_ivl_78", 31 0, L_0x55a1aab9fe10;  1 drivers
L_0x7f8bc11e00a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab88f90_0 .net/2u *"_ivl_8", 31 0, L_0x7f8bc11e00a8;  1 drivers
L_0x7f8bc11e03c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab89070_0 .net *"_ivl_81", 25 0, L_0x7f8bc11e03c0;  1 drivers
L_0x7f8bc11e0408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a1aab89150_0 .net/2u *"_ivl_82", 31 0, L_0x7f8bc11e0408;  1 drivers
v0x55a1aab89230_0 .net *"_ivl_84", 0 0, L_0x55a1aab9ffa0;  1 drivers
v0x55a1aab892f0_0 .net *"_ivl_87", 0 0, L_0x55a1aaba0110;  1 drivers
v0x55a1aab893d0_0 .net *"_ivl_88", 31 0, L_0x55a1aab9feb0;  1 drivers
L_0x7f8bc11e0450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab894b0_0 .net *"_ivl_91", 30 0, L_0x7f8bc11e0450;  1 drivers
L_0x7f8bc11e0498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a1aab89590_0 .net/2u *"_ivl_92", 31 0, L_0x7f8bc11e0498;  1 drivers
v0x55a1aab89670_0 .net *"_ivl_94", 0 0, L_0x55a1aaba0410;  1 drivers
v0x55a1aab89730_0 .net *"_ivl_97", 0 0, L_0x55a1aaba0640;  1 drivers
v0x55a1aab897f0_0 .net "active", 0 0, L_0x55a1aaba7de0;  alias, 1 drivers
v0x55a1aab898b0_0 .net "alu_op1", 31 0, L_0x55a1aaba5760;  1 drivers
v0x55a1aab89970_0 .net "alu_op2", 31 0, L_0x55a1aaba58b0;  1 drivers
v0x55a1aab89a30_0 .net "alui_instr", 0 0, L_0x55a1aab9f060;  1 drivers
v0x55a1aab89af0_0 .net "b_flag", 0 0, v0x55a1aab7fe10_0;  1 drivers
v0x55a1aab89b90_0 .net "b_imm", 17 0, L_0x55a1aaba74f0;  1 drivers
v0x55a1aab89c50_0 .net "b_offset", 31 0, L_0x55a1aaba7aa0;  1 drivers
v0x55a1aab89d30_0 .net "clk", 0 0, v0x55a1aab8cda0_0;  1 drivers
v0x55a1aab89dd0_0 .net "clk_enable", 0 0, v0x55a1aab8ce40_0;  1 drivers
v0x55a1aab89e70_0 .var "cpu_active", 0 0;
v0x55a1aab89f10_0 .net "curr_addr", 31 0, v0x55a1aab81370_0;  1 drivers
v0x55a1aab8a000_0 .net "curr_addr_p4", 31 0, L_0x55a1aaba6c70;  1 drivers
v0x55a1aab8a0c0_0 .net "data_address", 31 0, L_0x55a1aaba59b0;  alias, 1 drivers
v0x55a1aab8a1a0_0 .net "data_read", 0 0, L_0x55a1aaba3530;  alias, 1 drivers
v0x55a1aab8a260_0 .net "data_readdata", 31 0, v0x55a1aab8d0c0_0;  1 drivers
v0x55a1aab8a340_0 .net "data_write", 0 0, L_0x55a1aaba3350;  alias, 1 drivers
v0x55a1aab8a400_0 .net "data_writedata", 31 0, L_0x55a1aaba56a0;  alias, 1 drivers
v0x55a1aab8a4e0_0 .net "funct_code", 5 0, L_0x55a1aab9e360;  1 drivers
v0x55a1aab8a5c0_0 .net "hi_out", 31 0, v0x55a1aab81a60_0;  1 drivers
v0x55a1aab8a6b0_0 .net "hl_reg_enable", 0 0, L_0x55a1aaba6a20;  1 drivers
v0x55a1aab8a750_0 .net "instr_address", 31 0, L_0x55a1aaba6d10;  alias, 1 drivers
v0x55a1aab8a810_0 .net "instr_opcode", 5 0, L_0x55a1aab9e2c0;  1 drivers
v0x55a1aab8a8f0_0 .net "instr_readdata", 31 0, v0x55a1aab8d490_0;  1 drivers
v0x55a1aab8a9b0_0 .net "j_imm", 0 0, L_0x55a1aaba1690;  1 drivers
v0x55a1aab8aa50_0 .net "j_reg", 0 0, L_0x55a1aaba1de0;  1 drivers
v0x55a1aab8ab10_0 .net "l_type", 0 0, L_0x55a1aab9f3f0;  1 drivers
v0x55a1aab8abd0_0 .net "link_const", 0 0, L_0x55a1aaba0750;  1 drivers
v0x55a1aab8ac90_0 .net "link_reg", 0 0, L_0x55a1aaba0ee0;  1 drivers
v0x55a1aab8ad50_0 .net "lo_out", 31 0, v0x55a1aab822b0_0;  1 drivers
v0x55a1aab8ae40_0 .net "lw", 0 0, L_0x55a1aab9e6d0;  1 drivers
v0x55a1aab8aee0_0 .net "mem_read", 0 0, L_0x55a1aab63a60;  1 drivers
v0x55a1aab8afa0_0 .net "mem_to_reg", 0 0, L_0x55a1aab66010;  1 drivers
v0x55a1aab8b870_0 .net "mem_write", 0 0, L_0x55a1aab9fa50;  1 drivers
v0x55a1aab8b930_0 .net "memaddroffset", 31 0, v0x55a1aab802e0_0;  1 drivers
v0x55a1aab8ba20_0 .net "mfhi", 0 0, L_0x55a1aaba2d60;  1 drivers
v0x55a1aab8bac0_0 .net "mflo", 0 0, L_0x55a1aaba3290;  1 drivers
v0x55a1aab8bb80_0 .net "movefrom", 0 0, L_0x55a1aab5d440;  1 drivers
v0x55a1aab8bc40_0 .net "muldiv", 0 0, L_0x55a1aaba2bb0;  1 drivers
v0x55a1aab8bd00_0 .var "next_instr_addr", 31 0;
v0x55a1aab8bdf0_0 .net "pc_enable", 0 0, L_0x55a1aaba7f60;  1 drivers
v0x55a1aab8bec0_0 .net "r_format", 0 0, L_0x55a1aab9e530;  1 drivers
v0x55a1aab8bf60_0 .net "reg_a_read_data", 31 0, L_0x55a1aaba44b0;  1 drivers
v0x55a1aab8c030_0 .net "reg_a_read_index", 4 0, L_0x55a1aaba3700;  1 drivers
v0x55a1aab8c100_0 .net "reg_b_read_data", 31 0, L_0x55a1aaba5520;  1 drivers
v0x55a1aab8c1d0_0 .net "reg_b_read_index", 4 0, L_0x55a1aaba3960;  1 drivers
v0x55a1aab8c2a0_0 .net "reg_dst", 0 0, L_0x55a1aab62d00;  1 drivers
v0x55a1aab8c340_0 .net "reg_write", 0 0, L_0x55a1aab9f990;  1 drivers
v0x55a1aab8c400_0 .net "reg_write_data", 31 0, L_0x55a1aaba4d20;  1 drivers
v0x55a1aab8c4f0_0 .net "reg_write_enable", 0 0, L_0x55a1aaba41c0;  1 drivers
v0x55a1aab8c5c0_0 .net "reg_write_index", 4 0, L_0x55a1aaba4030;  1 drivers
v0x55a1aab8c690_0 .net "register_v0", 31 0, L_0x55a1aaba5630;  alias, 1 drivers
v0x55a1aab8c760_0 .net "reset", 0 0, v0x55a1aab8d620_0;  1 drivers
v0x55a1aab8c890_0 .net "result", 31 0, v0x55a1aab80740_0;  1 drivers
v0x55a1aab8c960_0 .net "result_hi", 31 0, v0x55a1aab80040_0;  1 drivers
v0x55a1aab8ca00_0 .net "result_lo", 31 0, v0x55a1aab80200_0;  1 drivers
v0x55a1aab8caa0_0 .net "sw", 0 0, L_0x55a1aab9e810;  1 drivers
E_0x55a1aaac0920/0 .event anyedge, v0x55a1aab7fe10_0, v0x55a1aab8a000_0, v0x55a1aab89c50_0, v0x55a1aab8a9b0_0;
E_0x55a1aaac0920/1 .event anyedge, v0x55a1aab80120_0, v0x55a1aab8aa50_0, v0x55a1aab831b0_0;
E_0x55a1aaac0920 .event/or E_0x55a1aaac0920/0, E_0x55a1aaac0920/1;
L_0x55a1aab9e2c0 .part v0x55a1aab8d490_0, 26, 6;
L_0x55a1aab9e360 .part v0x55a1aab8d490_0, 0, 6;
L_0x55a1aab9e400 .concat [ 6 26 0 0], L_0x55a1aab9e2c0, L_0x7f8bc11e0060;
L_0x55a1aab9e530 .cmp/eq 32, L_0x55a1aab9e400, L_0x7f8bc11e00a8;
L_0x55a1aab9e6d0 .cmp/eq 6, L_0x55a1aab9e2c0, L_0x7f8bc11e00f0;
L_0x55a1aab9e810 .cmp/eq 6, L_0x55a1aab9e2c0, L_0x7f8bc11e0138;
L_0x55a1aab9e8f0 .concat [ 6 26 0 0], L_0x55a1aab9e2c0, L_0x7f8bc11e0180;
L_0x55a1aab9e9e0 .cmp/eq 32, L_0x55a1aab9e8f0, L_0x7f8bc11e01c8;
L_0x55a1aab9eba0 .concat [ 6 26 0 0], L_0x55a1aab9e2c0, L_0x7f8bc11e0210;
L_0x55a1aab9ed20 .cmp/eq 32, L_0x55a1aab9eba0, L_0x7f8bc11e0258;
L_0x55a1aab9efc0 .part L_0x55a1aab9e2c0, 3, 3;
L_0x55a1aab9f060 .cmp/eq 3, L_0x55a1aab9efc0, L_0x7f8bc11e02a0;
L_0x55a1aab9f240 .part L_0x55a1aab9e2c0, 3, 3;
L_0x55a1aab9f3f0 .cmp/eq 3, L_0x55a1aab9f240, L_0x7f8bc11e02e8;
L_0x55a1aab9f5e0 .reduce/nor L_0x55a1aaba2bb0;
L_0x55a1aab9fb70 .concat [ 6 26 0 0], L_0x55a1aab9e2c0, L_0x7f8bc11e0330;
L_0x55a1aab9fca0 .cmp/eq 32, L_0x55a1aab9fb70, L_0x7f8bc11e0378;
L_0x55a1aab9fe10 .concat [ 6 26 0 0], L_0x55a1aab9e2c0, L_0x7f8bc11e03c0;
L_0x55a1aab9ffa0 .cmp/eq 32, L_0x55a1aab9fe10, L_0x7f8bc11e0408;
L_0x55a1aaba0110 .part v0x55a1aab8d490_0, 20, 1;
L_0x55a1aab9feb0 .concat [ 1 31 0 0], L_0x55a1aaba0110, L_0x7f8bc11e0450;
L_0x55a1aaba0410 .cmp/eq 32, L_0x55a1aab9feb0, L_0x7f8bc11e0498;
L_0x55a1aaba0920 .concat [ 6 26 0 0], L_0x55a1aab9e2c0, L_0x7f8bc11e04e0;
L_0x55a1aaba0a10 .cmp/eq 32, L_0x55a1aaba0920, L_0x7f8bc11e0528;
L_0x55a1aaba0c20 .part v0x55a1aab8d490_0, 0, 6;
L_0x55a1aaba0cc0 .cmp/eq 6, L_0x55a1aaba0c20, L_0x7f8bc11e0570;
L_0x55a1aaba1040 .concat [ 6 26 0 0], L_0x55a1aab9e2c0, L_0x7f8bc11e05b8;
L_0x55a1aaba1130 .cmp/eq 32, L_0x55a1aaba1040, L_0x7f8bc11e0600;
L_0x55a1aaba1360 .concat [ 6 26 0 0], L_0x55a1aab9e2c0, L_0x7f8bc11e0648;
L_0x55a1aaba1450 .cmp/eq 32, L_0x55a1aaba1360, L_0x7f8bc11e0690;
L_0x55a1aaba1820 .concat [ 6 26 0 0], L_0x55a1aab9e2c0, L_0x7f8bc11e06d8;
L_0x55a1aaba1910 .cmp/eq 32, L_0x55a1aaba1820, L_0x7f8bc11e0720;
L_0x55a1aaba1b60 .part v0x55a1aab8d490_0, 0, 6;
L_0x55a1aaba1c00 .cmp/eq 6, L_0x55a1aaba1b60, L_0x7f8bc11e0768;
L_0x55a1aaba1e60 .part v0x55a1aab8d490_0, 0, 6;
L_0x55a1aaba1f00 .cmp/eq 6, L_0x55a1aaba1e60, L_0x7f8bc11e07b0;
L_0x55a1aaba22a0 .part L_0x55a1aab9e360, 3, 2;
L_0x55a1aaba2390 .cmp/eq 2, L_0x55a1aaba22a0, L_0x7f8bc11e07f8;
L_0x55a1aaba2610 .cmp/eq 6, L_0x55a1aab9e360, L_0x7f8bc11e0840;
L_0x55a1aaba2810 .cmp/eq 6, L_0x55a1aab9e360, L_0x7f8bc11e0888;
L_0x55a1aaba2c70 .cmp/eq 6, L_0x55a1aab9e360, L_0x7f8bc11e08d0;
L_0x55a1aaba2b10 .cmp/eq 6, L_0x55a1aab9e360, L_0x7f8bc11e0918;
L_0x55a1aaba3350 .functor MUXZ 1, L_0x7f8bc11e0960, L_0x55a1aab9fa50, L_0x55a1aaba7de0, C4<>;
L_0x55a1aaba3700 .part v0x55a1aab8d490_0, 21, 5;
L_0x55a1aaba3960 .part v0x55a1aab8d490_0, 16, 5;
L_0x55a1aaba3a50 .part v0x55a1aab8d490_0, 11, 5;
L_0x55a1aaba3c70 .part v0x55a1aab8d490_0, 16, 5;
L_0x55a1aaba3d10 .functor MUXZ 5, L_0x55a1aaba3c70, L_0x55a1aaba3a50, L_0x55a1aab62d00, C4<>;
L_0x55a1aaba4030 .functor MUXZ 5, L_0x55a1aaba3d10, L_0x7f8bc11e09a8, L_0x55a1aaba0750, C4<>;
L_0x55a1aaba4410 .arith/sum 32, L_0x55a1aaba6c70, L_0x7f8bc11e09f0;
L_0x55a1aaba46c0 .functor MUXZ 32, v0x55a1aab80740_0, v0x55a1aab8d0c0_0, L_0x55a1aab66010, C4<>;
L_0x55a1aaba4850 .functor MUXZ 32, L_0x55a1aaba46c0, v0x55a1aab822b0_0, L_0x55a1aaba3290, C4<>;
L_0x55a1aaba4b90 .functor MUXZ 32, L_0x55a1aaba4850, v0x55a1aab81a60_0, L_0x55a1aaba2d60, C4<>;
L_0x55a1aaba4d20 .functor MUXZ 32, L_0x55a1aaba4b90, L_0x55a1aaba4410, L_0x55a1aaba42d0, C4<>;
L_0x55a1aaba6c70 .arith/sum 32, v0x55a1aab81370_0, L_0x7f8bc11e0b10;
L_0x55a1aaba6e70 .part v0x55a1aab8d490_0, 0, 16;
L_0x55a1aaba70e0 .concat [ 16 2 0 0], L_0x55a1aaba6e70, L_0x7f8bc11e0b58;
L_0x55a1aaba7220 .part L_0x55a1aaba70e0, 0, 16;
L_0x55a1aaba74f0 .concat [ 2 16 0 0], L_0x7f8bc11e0ba0, L_0x55a1aaba7220;
L_0x55a1aaba7630 .part L_0x55a1aaba74f0, 17, 1;
L_0x55a1aaba7910 .functor MUXZ 14, L_0x7f8bc11e0c30, L_0x7f8bc11e0be8, L_0x55a1aaba7630, C4<>;
L_0x55a1aaba7aa0 .concat [ 18 14 0 0], L_0x55a1aaba74f0, L_0x55a1aaba7910;
S_0x55a1aab7f400 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x55a1aab7f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55a1aab7f7a0_0 .net *"_ivl_10", 15 0, L_0x55a1aaba6370;  1 drivers
L_0x7f8bc11e0ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1aab7f8a0_0 .net/2u *"_ivl_14", 15 0, L_0x7f8bc11e0ac8;  1 drivers
v0x55a1aab7f980_0 .net *"_ivl_17", 15 0, L_0x55a1aaba65e0;  1 drivers
v0x55a1aab7fa40_0 .net *"_ivl_5", 0 0, L_0x55a1aaba5c50;  1 drivers
v0x55a1aab7fb20_0 .net *"_ivl_6", 15 0, L_0x55a1aaba5cf0;  1 drivers
v0x55a1aab7fc50_0 .net *"_ivl_9", 15 0, L_0x55a1aaba60c0;  1 drivers
v0x55a1aab7fd30_0 .net "addr_rt", 4 0, L_0x55a1aaba6910;  1 drivers
v0x55a1aab7fe10_0 .var "b_flag", 0 0;
v0x55a1aab7fed0_0 .net "funct", 5 0, L_0x55a1aaba5bb0;  1 drivers
v0x55a1aab80040_0 .var "hi", 31 0;
v0x55a1aab80120_0 .net "instructionword", 31 0, v0x55a1aab8d490_0;  alias, 1 drivers
v0x55a1aab80200_0 .var "lo", 31 0;
v0x55a1aab802e0_0 .var "memaddroffset", 31 0;
v0x55a1aab803c0_0 .var "multresult", 63 0;
v0x55a1aab804a0_0 .net "op1", 31 0, L_0x55a1aaba5760;  alias, 1 drivers
v0x55a1aab80580_0 .net "op2", 31 0, L_0x55a1aaba58b0;  alias, 1 drivers
v0x55a1aab80660_0 .net "opcode", 5 0, L_0x55a1aaba5b10;  1 drivers
v0x55a1aab80740_0 .var "result", 31 0;
v0x55a1aab80820_0 .net "shamt", 4 0, L_0x55a1aaba6810;  1 drivers
v0x55a1aab80900_0 .net/s "sign_op1", 31 0, L_0x55a1aaba5760;  alias, 1 drivers
v0x55a1aab809c0_0 .net/s "sign_op2", 31 0, L_0x55a1aaba58b0;  alias, 1 drivers
v0x55a1aab80a90_0 .net "simmediatedata", 31 0, L_0x55a1aaba6450;  1 drivers
v0x55a1aab80b50_0 .net "simmediatedatas", 31 0, L_0x55a1aaba6450;  alias, 1 drivers
v0x55a1aab80c40_0 .net "uimmediatedata", 31 0, L_0x55a1aaba66d0;  1 drivers
v0x55a1aab80d00_0 .net "unsign_op1", 31 0, L_0x55a1aaba5760;  alias, 1 drivers
v0x55a1aab80dc0_0 .net "unsign_op2", 31 0, L_0x55a1aaba58b0;  alias, 1 drivers
v0x55a1aab80ed0_0 .var "unsigned_result", 31 0;
E_0x55a1aaa976f0/0 .event anyedge, v0x55a1aab80660_0, v0x55a1aab7fed0_0, v0x55a1aab80580_0, v0x55a1aab80820_0;
E_0x55a1aaa976f0/1 .event anyedge, v0x55a1aab804a0_0, v0x55a1aab803c0_0, v0x55a1aab7fd30_0, v0x55a1aab80a90_0;
E_0x55a1aaa976f0/2 .event anyedge, v0x55a1aab80c40_0, v0x55a1aab80ed0_0;
E_0x55a1aaa976f0 .event/or E_0x55a1aaa976f0/0, E_0x55a1aaa976f0/1, E_0x55a1aaa976f0/2;
L_0x55a1aaba5b10 .part v0x55a1aab8d490_0, 26, 6;
L_0x55a1aaba5bb0 .part v0x55a1aab8d490_0, 0, 6;
L_0x55a1aaba5c50 .part v0x55a1aab8d490_0, 15, 1;
LS_0x55a1aaba5cf0_0_0 .concat [ 1 1 1 1], L_0x55a1aaba5c50, L_0x55a1aaba5c50, L_0x55a1aaba5c50, L_0x55a1aaba5c50;
LS_0x55a1aaba5cf0_0_4 .concat [ 1 1 1 1], L_0x55a1aaba5c50, L_0x55a1aaba5c50, L_0x55a1aaba5c50, L_0x55a1aaba5c50;
LS_0x55a1aaba5cf0_0_8 .concat [ 1 1 1 1], L_0x55a1aaba5c50, L_0x55a1aaba5c50, L_0x55a1aaba5c50, L_0x55a1aaba5c50;
LS_0x55a1aaba5cf0_0_12 .concat [ 1 1 1 1], L_0x55a1aaba5c50, L_0x55a1aaba5c50, L_0x55a1aaba5c50, L_0x55a1aaba5c50;
L_0x55a1aaba5cf0 .concat [ 4 4 4 4], LS_0x55a1aaba5cf0_0_0, LS_0x55a1aaba5cf0_0_4, LS_0x55a1aaba5cf0_0_8, LS_0x55a1aaba5cf0_0_12;
L_0x55a1aaba60c0 .part v0x55a1aab8d490_0, 0, 16;
L_0x55a1aaba6370 .concat [ 16 0 0 0], L_0x55a1aaba60c0;
L_0x55a1aaba6450 .concat [ 16 16 0 0], L_0x55a1aaba6370, L_0x55a1aaba5cf0;
L_0x55a1aaba65e0 .part v0x55a1aab8d490_0, 0, 16;
L_0x55a1aaba66d0 .concat [ 16 16 0 0], L_0x55a1aaba65e0, L_0x7f8bc11e0ac8;
L_0x55a1aaba6810 .part v0x55a1aab8d490_0, 6, 5;
L_0x55a1aaba6910 .part v0x55a1aab8d490_0, 16, 5;
S_0x55a1aab81100 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x55a1aab7f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55a1aab812b0_0 .net "clk", 0 0, v0x55a1aab8cda0_0;  alias, 1 drivers
v0x55a1aab81370_0 .var "curr_addr", 31 0;
v0x55a1aab81450_0 .net "enable", 0 0, L_0x55a1aaba7f60;  alias, 1 drivers
v0x55a1aab814f0_0 .net "next_addr", 31 0, v0x55a1aab8bd00_0;  1 drivers
v0x55a1aab815d0_0 .net "reset", 0 0, v0x55a1aab8d620_0;  alias, 1 drivers
S_0x55a1aab81780 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x55a1aab7f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a1aab81990_0 .net "clk", 0 0, v0x55a1aab8cda0_0;  alias, 1 drivers
v0x55a1aab81a60_0 .var "data", 31 0;
v0x55a1aab81b20_0 .net "data_in", 31 0, v0x55a1aab80040_0;  alias, 1 drivers
v0x55a1aab81c20_0 .net "data_out", 31 0, v0x55a1aab81a60_0;  alias, 1 drivers
v0x55a1aab81ce0_0 .net "enable", 0 0, L_0x55a1aaba6a20;  alias, 1 drivers
v0x55a1aab81df0_0 .net "reset", 0 0, v0x55a1aab8d620_0;  alias, 1 drivers
S_0x55a1aab81f40 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x55a1aab7f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55a1aab821a0_0 .net "clk", 0 0, v0x55a1aab8cda0_0;  alias, 1 drivers
v0x55a1aab822b0_0 .var "data", 31 0;
v0x55a1aab82390_0 .net "data_in", 31 0, v0x55a1aab80200_0;  alias, 1 drivers
v0x55a1aab82460_0 .net "data_out", 31 0, v0x55a1aab822b0_0;  alias, 1 drivers
v0x55a1aab82520_0 .net "enable", 0 0, L_0x55a1aaba6a20;  alias, 1 drivers
v0x55a1aab82610_0 .net "reset", 0 0, v0x55a1aab8d620_0;  alias, 1 drivers
S_0x55a1aab82780 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x55a1aab7f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55a1aaba44b0 .functor BUFZ 32, L_0x55a1aaba50c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a1aaba5520 .functor BUFZ 32, L_0x55a1aaba5340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a1aab83610_2 .array/port v0x55a1aab83610, 2;
L_0x55a1aaba5630 .functor BUFZ 32, v0x55a1aab83610_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a1aab82ac0_0 .net *"_ivl_0", 31 0, L_0x55a1aaba50c0;  1 drivers
v0x55a1aab82bc0_0 .net *"_ivl_10", 6 0, L_0x55a1aaba53e0;  1 drivers
L_0x7f8bc11e0a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1aab82ca0_0 .net *"_ivl_13", 1 0, L_0x7f8bc11e0a80;  1 drivers
v0x55a1aab82d60_0 .net *"_ivl_2", 6 0, L_0x55a1aaba5160;  1 drivers
L_0x7f8bc11e0a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1aab82e40_0 .net *"_ivl_5", 1 0, L_0x7f8bc11e0a38;  1 drivers
v0x55a1aab82f70_0 .net *"_ivl_8", 31 0, L_0x55a1aaba5340;  1 drivers
v0x55a1aab83050_0 .net "r_clk", 0 0, v0x55a1aab8cda0_0;  alias, 1 drivers
v0x55a1aab830f0_0 .net "r_clk_enable", 0 0, v0x55a1aab8ce40_0;  alias, 1 drivers
v0x55a1aab831b0_0 .net "read_data1", 31 0, L_0x55a1aaba44b0;  alias, 1 drivers
v0x55a1aab83290_0 .net "read_data2", 31 0, L_0x55a1aaba5520;  alias, 1 drivers
v0x55a1aab83370_0 .net "read_reg1", 4 0, L_0x55a1aaba3700;  alias, 1 drivers
v0x55a1aab83450_0 .net "read_reg2", 4 0, L_0x55a1aaba3960;  alias, 1 drivers
v0x55a1aab83530_0 .net "register_v0", 31 0, L_0x55a1aaba5630;  alias, 1 drivers
v0x55a1aab83610 .array "registers", 0 31, 31 0;
v0x55a1aab83be0_0 .net "reset", 0 0, v0x55a1aab8d620_0;  alias, 1 drivers
v0x55a1aab83c80_0 .net "write_control", 0 0, L_0x55a1aaba41c0;  alias, 1 drivers
v0x55a1aab83d40_0 .net "write_data", 31 0, L_0x55a1aaba4d20;  alias, 1 drivers
v0x55a1aab83f30_0 .net "write_reg", 4 0, L_0x55a1aaba4030;  alias, 1 drivers
L_0x55a1aaba50c0 .array/port v0x55a1aab83610, L_0x55a1aaba5160;
L_0x55a1aaba5160 .concat [ 5 2 0 0], L_0x55a1aaba3700, L_0x7f8bc11e0a38;
L_0x55a1aaba5340 .array/port v0x55a1aab83610, L_0x55a1aaba53e0;
L_0x55a1aaba53e0 .concat [ 5 2 0 0], L_0x55a1aaba3960, L_0x7f8bc11e0a80;
    .scope S_0x55a1aab4a130;
T_0 ;
    %wait E_0x55a1aaac19d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
    %load/vec4 v0x55a1aab7c9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x55a1aab7c2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x55a1aab7cd50_0;
    %ix/getv 4, v0x55a1aab7cbb0_0;
    %shiftl 4;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x55a1aab7cd50_0;
    %ix/getv 4, v0x55a1aab7cbb0_0;
    %shiftr 4;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x55a1aab7cd50_0;
    %ix/getv 4, v0x55a1aab7cbb0_0;
    %shiftr/s 4;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x55a1aab7cd50_0;
    %load/vec4 v0x55a1aab7d030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x55a1aab7cd50_0;
    %load/vec4 v0x55a1aab7d030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x55a1aab7cd50_0;
    %load/vec4 v0x55a1aab7d030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %pad/s 64;
    %load/vec4 v0x55a1aab7cd50_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a1aab7c750_0, 0, 64;
    %load/vec4 v0x55a1aab7c750_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a1aab7c3d0_0, 0, 32;
    %load/vec4 v0x55a1aab7c750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a1aab7c590_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x55a1aab7d030_0;
    %pad/u 64;
    %load/vec4 v0x55a1aab7d0f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a1aab7c750_0, 0, 64;
    %load/vec4 v0x55a1aab7c750_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a1aab7c3d0_0, 0, 32;
    %load/vec4 v0x55a1aab7c750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a1aab7c590_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cd50_0;
    %mod/s;
    %store/vec4 v0x55a1aab7c3d0_0, 0, 32;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cd50_0;
    %div/s;
    %store/vec4 v0x55a1aab7c590_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7d0f0_0;
    %mod;
    %store/vec4 v0x55a1aab7c3d0_0, 0, 32;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7d0f0_0;
    %div;
    %store/vec4 v0x55a1aab7c590_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x55a1aab7c830_0;
    %store/vec4 v0x55a1aab7c3d0_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x55a1aab7c830_0;
    %store/vec4 v0x55a1aab7c590_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cd50_0;
    %add;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7d0f0_0;
    %add;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7d0f0_0;
    %sub;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7d0f0_0;
    %and;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7d0f0_0;
    %or;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7d0f0_0;
    %xor;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7d0f0_0;
    %or;
    %inv;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cd50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7d0f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x55a1aab7c150_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cd50_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7c910_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7c230_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7ceb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7cf70_0;
    %and;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7cf70_0;
    %or;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x55a1aab7d030_0;
    %load/vec4 v0x55a1aab7cf70_0;
    %xor;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x55a1aab7cf70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a1aab7d200_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7c670_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7c670_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7c670_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7c670_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7c670_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7c670_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7c670_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x55a1aab7cc90_0;
    %load/vec4 v0x55a1aab7cdf0_0;
    %add;
    %store/vec4 v0x55a1aab7c670_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55a1aab7d200_0;
    %store/vec4 v0x55a1aab7cad0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55a1aab5c7e0;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55a1aab7da00_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7dbd0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a1aab7dc90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a1aab7d590_0, 0, 16;
    %load/vec4 v0x55a1aab7da00_0;
    %load/vec4 v0x55a1aab7dbd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7dc90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7d590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1aab7d630_0, 0, 32;
    %load/vec4 v0x55a1aab7d630_0;
    %store/vec4 v0x55a1aab7d710_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a1aab7d8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1aab7d940_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x55a1aab7d430_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55a1aab82780;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aab83610, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55a1aab82780;
T_3 ;
    %wait E_0x55a1aaabece0;
    %load/vec4 v0x55a1aab83be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a1aab830f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55a1aab83c80_0;
    %load/vec4 v0x55a1aab83f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55a1aab83d40_0;
    %load/vec4 v0x55a1aab83f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a1aab83610, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a1aab7f400;
T_4 ;
    %wait E_0x55a1aaa976f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
    %load/vec4 v0x55a1aab80660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x55a1aab7fed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x55a1aab809c0_0;
    %ix/getv 4, v0x55a1aab80820_0;
    %shiftl 4;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x55a1aab809c0_0;
    %ix/getv 4, v0x55a1aab80820_0;
    %shiftr 4;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x55a1aab809c0_0;
    %ix/getv 4, v0x55a1aab80820_0;
    %shiftr/s 4;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x55a1aab809c0_0;
    %load/vec4 v0x55a1aab80d00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x55a1aab809c0_0;
    %load/vec4 v0x55a1aab80d00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x55a1aab809c0_0;
    %load/vec4 v0x55a1aab80d00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x55a1aab80900_0;
    %pad/s 64;
    %load/vec4 v0x55a1aab809c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a1aab803c0_0, 0, 64;
    %load/vec4 v0x55a1aab803c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a1aab80040_0, 0, 32;
    %load/vec4 v0x55a1aab803c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a1aab80200_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x55a1aab80d00_0;
    %pad/u 64;
    %load/vec4 v0x55a1aab80dc0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55a1aab803c0_0, 0, 64;
    %load/vec4 v0x55a1aab803c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a1aab80040_0, 0, 32;
    %load/vec4 v0x55a1aab803c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a1aab80200_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab809c0_0;
    %mod/s;
    %store/vec4 v0x55a1aab80040_0, 0, 32;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab809c0_0;
    %div/s;
    %store/vec4 v0x55a1aab80200_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80dc0_0;
    %mod;
    %store/vec4 v0x55a1aab80040_0, 0, 32;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80dc0_0;
    %div;
    %store/vec4 v0x55a1aab80200_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x55a1aab804a0_0;
    %store/vec4 v0x55a1aab80040_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x55a1aab804a0_0;
    %store/vec4 v0x55a1aab80200_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab809c0_0;
    %add;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80dc0_0;
    %add;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80dc0_0;
    %sub;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80dc0_0;
    %and;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80dc0_0;
    %or;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80dc0_0;
    %xor;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80dc0_0;
    %or;
    %inv;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab809c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80dc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x55a1aab7fd30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x55a1aab80900_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x55a1aab80900_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x55a1aab80900_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x55a1aab80900_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab809c0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80580_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x55a1aab80900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x55a1aab80900_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab7fe10_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80b50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80c40_0;
    %and;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80c40_0;
    %or;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55a1aab80d00_0;
    %load/vec4 v0x55a1aab80c40_0;
    %xor;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55a1aab80c40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a1aab80ed0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab802e0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab802e0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab802e0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab802e0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab802e0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab802e0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab802e0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x55a1aab80900_0;
    %load/vec4 v0x55a1aab80a90_0;
    %add;
    %store/vec4 v0x55a1aab802e0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55a1aab80ed0_0;
    %store/vec4 v0x55a1aab80740_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a1aab81f40;
T_5 ;
    %wait E_0x55a1aaabece0;
    %load/vec4 v0x55a1aab82610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1aab822b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a1aab82520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55a1aab82390_0;
    %assign/vec4 v0x55a1aab822b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a1aab81780;
T_6 ;
    %wait E_0x55a1aaabece0;
    %load/vec4 v0x55a1aab81df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1aab81a60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a1aab81ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55a1aab81b20_0;
    %assign/vec4 v0x55a1aab81a60_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a1aab81100;
T_7 ;
    %wait E_0x55a1aaabece0;
    %load/vec4 v0x55a1aab815d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55a1aab81370_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a1aab81450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55a1aab814f0_0;
    %assign/vec4 v0x55a1aab81370_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a1aab7f0e0;
T_8 ;
    %wait E_0x55a1aaabece0;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x55a1aab8c760_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55a1aab8a8f0_0, v0x55a1aab897f0_0, v0x55a1aab8c340_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55a1aab8c030_0, v0x55a1aab8c1d0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55a1aab8bf60_0, v0x55a1aab8c100_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55a1aab8c400_0, v0x55a1aab8c890_0, v0x55a1aab8c5c0_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55a1aab8bc40_0, v0x55a1aab8ca00_0, v0x55a1aab8c960_0, v0x55a1aab8ad50_0, v0x55a1aab8a5c0_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h, bflag=%h", v0x55a1aab89f10_0, v0x55a1aab89af0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a1aab7f0e0;
T_9 ;
    %wait E_0x55a1aaac0920;
    %load/vec4 v0x55a1aab89af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55a1aab8a000_0;
    %load/vec4 v0x55a1aab89c50_0;
    %add;
    %store/vec4 v0x55a1aab8bd00_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a1aab8a9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55a1aab8a000_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55a1aab8a8f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55a1aab8bd00_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55a1aab8aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55a1aab8bf60_0;
    %store/vec4 v0x55a1aab8bd00_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55a1aab8a000_0;
    %store/vec4 v0x55a1aab8bd00_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a1aab7f0e0;
T_10 ;
    %wait E_0x55a1aaabece0;
    %load/vec4 v0x55a1aab8c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab89e70_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a1aab89f10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55a1aab89e70_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a1aab49d00;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab8cda0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55a1aab8cda0_0;
    %inv;
    %store/vec4 v0x55a1aab8cda0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55a1aab49d00;
T_12 ;
    %fork t_1, S_0x55a1aab5c410;
    %jmp t_0;
    .scope S_0x55a1aab5c410;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab8d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aab8ce40_0, 0, 1;
    %wait E_0x55a1aaabece0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aab8d620_0, 0, 1;
    %wait E_0x55a1aaabece0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55a1aab7e7f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a1aab8d0c0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55a1aab7eac0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7ed60_0, 0, 5;
    %load/vec4 v0x55a1aab7e7f0_0;
    %store/vec4 v0x55a1aab7ee40_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a1aab7e8b0_0, 0, 16;
    %load/vec4 v0x55a1aab7eac0_0;
    %load/vec4 v0x55a1aab7ed60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ee40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7e8b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1aab7e990_0, 0, 32;
    %load/vec4 v0x55a1aab7e990_0;
    %store/vec4 v0x55a1aab8d490_0, 0, 32;
    %wait E_0x55a1aaabece0;
    %delay 2, 0;
    %load/vec4 v0x55a1aab8d190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x55a1aab8cfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x55a1aab8d0c0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55a1aab8d0c0_0, 0, 32;
    %load/vec4 v0x55a1aab7e7f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a1aab7e7f0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55a1aab7e7f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a1aab7f000_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a1aab7eac0_0, 0, 6;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x55a1aab7e710_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7ef20_0, 0, 5;
    %load/vec4 v0x55a1aab7e7f0_0;
    %store/vec4 v0x55a1aab7ed60_0, 0, 5;
    %load/vec4 v0x55a1aab7e7f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a1aab7ee40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7ec80_0, 0, 5;
    %load/vec4 v0x55a1aab7eac0_0;
    %load/vec4 v0x55a1aab7ed60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ee40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ec80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ef20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7e710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1aab7eba0_0, 0, 32;
    %load/vec4 v0x55a1aab7eba0_0;
    %store/vec4 v0x55a1aab8d490_0, 0, 32;
    %load/vec4 v0x55a1aab7f000_0;
    %pad/s 64;
    %load/vec4 v0x55a1aab7f000_0;
    %addi 3703181876, 0, 32;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55a1aab7e610_0, 0, 64;
    %wait E_0x55a1aaabece0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a1aab7eac0_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55a1aab7e710_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7ef20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7ed60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7ee40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a1aab7ec80_0, 0, 5;
    %load/vec4 v0x55a1aab7eac0_0;
    %load/vec4 v0x55a1aab7ed60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ee40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ec80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ef20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7e710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1aab7eba0_0, 0, 32;
    %load/vec4 v0x55a1aab7eba0_0;
    %store/vec4 v0x55a1aab8d490_0, 0, 32;
    %wait E_0x55a1aaabece0;
    %delay 2, 0;
    %load/vec4 v0x55a1aab8d530_0;
    %load/vec4 v0x55a1aab7e610_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 7 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x55a1aab7e610_0, 0, 32>, v0x55a1aab8d530_0 {0 0 0};
T_12.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a1aab7eac0_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55a1aab7e710_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7ef20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7ed60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a1aab7ee40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a1aab7ec80_0, 0, 5;
    %load/vec4 v0x55a1aab7eac0_0;
    %load/vec4 v0x55a1aab7ed60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ee40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ec80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7ef20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a1aab7e710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1aab7eba0_0, 0, 32;
    %load/vec4 v0x55a1aab7eba0_0;
    %store/vec4 v0x55a1aab8d490_0, 0, 32;
    %wait E_0x55a1aaabece0;
    %delay 2, 0;
    %load/vec4 v0x55a1aab8d530_0;
    %load/vec4 v0x55a1aab7e610_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x55a1aab7e610_0, 32, 32>, v0x55a1aab8d530_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x55a1aab7f000_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55a1aab7f000_0, 0, 32;
    %load/vec4 v0x55a1aab7e7f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55a1aab7e7f0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55a1aab49d00;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/mult_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
