<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p318" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_318{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_318{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_318{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_318{left:95px;bottom:1088px;}
#t5_318{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_318{left:593px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t7_318{left:696px;bottom:1088px;letter-spacing:-0.11px;}
#t8_318{left:95px;bottom:1063px;}
#t9_318{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_318{left:121px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tb_318{left:356px;bottom:1046px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#tc_318{left:491px;bottom:1046px;letter-spacing:-0.11px;}
#td_318{left:95px;bottom:1022px;}
#te_318{left:121px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_318{left:618px;bottom:1022px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tg_318{left:743px;bottom:1022px;letter-spacing:-0.11px;}
#th_318{left:69px;bottom:996px;}
#ti_318{left:95px;bottom:999px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_318{left:667px;bottom:999px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_318{left:729px;bottom:999px;letter-spacing:-0.11px;}
#tl_318{left:69px;bottom:973px;}
#tm_318{left:95px;bottom:976px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tn_318{left:746px;bottom:976px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#to_318{left:831px;bottom:976px;letter-spacing:-0.11px;}
#tp_318{left:69px;bottom:950px;}
#tq_318{left:95px;bottom:953px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tr_318{left:95px;bottom:936px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ts_318{left:345px;bottom:936px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tt_318{left:437px;bottom:936px;letter-spacing:-0.11px;}
#tu_318{left:69px;bottom:910px;}
#tv_318{left:95px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tw_318{left:95px;bottom:897px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#tx_318{left:274px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_318{left:346px;bottom:897px;letter-spacing:-0.12px;}
#tz_318{left:95px;bottom:872px;}
#t10_318{left:121px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_318{left:728px;bottom:872px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t12_318{left:820px;bottom:872px;letter-spacing:-0.11px;}
#t13_318{left:95px;bottom:848px;}
#t14_318{left:121px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t15_318{left:121px;bottom:831px;}
#t16_318{left:127px;bottom:831px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_318{left:218px;bottom:831px;letter-spacing:-0.11px;}
#t18_318{left:69px;bottom:805px;}
#t19_318{left:95px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1a_318{left:778px;bottom:808px;letter-spacing:-0.2px;}
#t1b_318{left:95px;bottom:791px;letter-spacing:-0.14px;}
#t1c_318{left:134px;bottom:791px;letter-spacing:-0.11px;}
#t1d_318{left:69px;bottom:765px;}
#t1e_318{left:95px;bottom:768px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1f_318{left:565px;bottom:768px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1g_318{left:659px;bottom:768px;letter-spacing:-0.11px;}
#t1h_318{left:69px;bottom:742px;}
#t1i_318{left:95px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1j_318{left:684px;bottom:745px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1k_318{left:757px;bottom:745px;letter-spacing:-0.11px;}
#t1l_318{left:69px;bottom:719px;}
#t1m_318{left:95px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1n_318{left:752px;bottom:723px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1o_318{left:832px;bottom:723px;letter-spacing:-0.11px;}
#t1p_318{left:69px;bottom:696px;}
#t1q_318{left:95px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1r_318{left:797px;bottom:706px;}
#t1s_318{left:95px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1t_318{left:298px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1u_318{left:375px;bottom:683px;letter-spacing:-0.12px;}
#t1v_318{left:95px;bottom:658px;}
#t1w_318{left:121px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1x_318{left:552px;bottom:658px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1y_318{left:660px;bottom:658px;letter-spacing:-0.11px;}
#t1z_318{left:95px;bottom:634px;}
#t20_318{left:121px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t21_318{left:532px;bottom:634px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t22_318{left:653px;bottom:634px;letter-spacing:-0.11px;}
#t23_318{left:69px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t24_318{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t25_318{left:69px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t26_318{left:69px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t27_318{left:69px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t28_318{left:361px;bottom:535px;}
#t29_318{left:369px;bottom:535px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t2a_318{left:627px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t2b_318{left:760px;bottom:535px;}
#t2c_318{left:765px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t2d_318{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t2e_318{left:69px;bottom:501px;letter-spacing:-0.15px;word-spacing:-1.41px;}
#t2f_318{left:69px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2g_318{left:69px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t2h_318{left:69px;bottom:451px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2i_318{left:69px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2j_318{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t2k_318{left:299px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t2l_318{left:427px;bottom:409px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#t2m_318{left:69px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2n_318{left:69px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t2o_318{left:265px;bottom:368px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#t2p_318{left:439px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t2q_318{left:69px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t2r_318{left:266px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t2s_318{left:489px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t2t_318{left:69px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t2u_318{left:69px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t2v_318{left:69px;bottom:301px;letter-spacing:-0.16px;}
#t2w_318{left:69px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t2x_318{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2y_318{left:69px;bottom:243px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t2z_318{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t30_318{left:69px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t31_318{left:69px;bottom:185px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t32_318{left:69px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t33_318{left:69px;bottom:151px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t34_318{left:69px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.52px;}

.s1_318{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_318{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_318{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_318{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s5_318{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_318{font-size:11px;font-family:Verdana_13-;color:#000;}
.s7_318{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s8_318{font-size:14px;font-family:Verdana-BoldItalic_148;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts318" type="text/css" >

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-BoldItalic_148;
	src: url("fonts/Verdana-BoldItalic_148.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg318Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg318" style="-webkit-user-select: none;"><object width="935" height="1210" data="318/318.svg" type="image/svg+xml" id="pdf318" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_318" class="t s1_318">13-2 </span><span id="t2_318" class="t s1_318">Vol. 1 </span>
<span id="t3_318" class="t s2_318">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_318" class="t s3_318">— </span><span id="t5_318" class="t s3_318">State component 5 is used for the 8 64-bit opmask registers k0–k7 (</span><span id="t6_318" class="t s4_318">opmask state</span><span id="t7_318" class="t s3_318">). </span>
<span id="t8_318" class="t s3_318">— </span><span id="t9_318" class="t s3_318">State component 6 is used for the upper 256 bits of the registers ZMM0–ZMM15. These 16 256-bit values </span>
<span id="ta_318" class="t s3_318">are denoted ZMM0_H–ZMM15_H (</span><span id="tb_318" class="t s4_318">ZMM_Hi256 state</span><span id="tc_318" class="t s3_318">). </span>
<span id="td_318" class="t s3_318">— </span><span id="te_318" class="t s3_318">State component 7 is used for the 16 512-bit registers ZMM16–ZMM31 (</span><span id="tf_318" class="t s4_318">Hi16_ZMM state</span><span id="tg_318" class="t s3_318">). </span>
<span id="th_318" class="t s5_318">• </span><span id="ti_318" class="t s3_318">Bit 8 corresponds to the state component used for the Intel Processor Trace MSRs (</span><span id="tj_318" class="t s4_318">PT state</span><span id="tk_318" class="t s3_318">). </span>
<span id="tl_318" class="t s5_318">• </span><span id="tm_318" class="t s3_318">Bit 9 corresponds to the state component used for the protection-key feature’s register PKRU (</span><span id="tn_318" class="t s4_318">PKRU state</span><span id="to_318" class="t s3_318">). </span>
<span id="tp_318" class="t s5_318">• </span><span id="tq_318" class="t s3_318">Bit 10 corresponds to the state component used for the IA32_PASID MSR used by the ENQCMD instruction for </span>
<span id="tr_318" class="t s3_318">a process address space identifiers (</span><span id="ts_318" class="t s4_318">PASID state</span><span id="tt_318" class="t s3_318">). </span>
<span id="tu_318" class="t s5_318">• </span><span id="tv_318" class="t s3_318">Bits 12:11 correspond to the two state components used for the additional register state used by Control-Flow </span>
<span id="tw_318" class="t s3_318">Enforcement Technology (</span><span id="tx_318" class="t s4_318">CET state</span><span id="ty_318" class="t s3_318">): </span>
<span id="tz_318" class="t s3_318">— </span><span id="t10_318" class="t s3_318">State component 11 is used for the 2 MSRs controlling user-mode functionality for CET (</span><span id="t11_318" class="t s4_318">CET_U state</span><span id="t12_318" class="t s3_318">). </span>
<span id="t13_318" class="t s3_318">— </span><span id="t14_318" class="t s3_318">State component 12 is used for the 3 MSRs containing shadow-stack pointers for privilege levels 0–2 </span>
<span id="t15_318" class="t s3_318">(</span><span id="t16_318" class="t s4_318">CET_S state</span><span id="t17_318" class="t s3_318">). </span>
<span id="t18_318" class="t s5_318">• </span><span id="t19_318" class="t s3_318">Bit 13 corresponds to the state component used for an MSR used to control hardware duty cycling (</span><span id="t1a_318" class="t s4_318">HDC </span>
<span id="t1b_318" class="t s4_318">state</span><span id="t1c_318" class="t s3_318">). </span>
<span id="t1d_318" class="t s5_318">• </span><span id="t1e_318" class="t s3_318">Bit 14 corresponds to the state component used for user interrupts (</span><span id="t1f_318" class="t s4_318">UINTR state</span><span id="t1g_318" class="t s3_318">). </span>
<span id="t1h_318" class="t s5_318">• </span><span id="t1i_318" class="t s3_318">Bit 15 corresponds to the state component used for last-branch record configuration (</span><span id="t1j_318" class="t s4_318">LBR state</span><span id="t1k_318" class="t s3_318">). </span>
<span id="t1l_318" class="t s5_318">• </span><span id="t1m_318" class="t s3_318">Bit 16 corresponds to the state component used for an MSR used to control hardware P-states (</span><span id="t1n_318" class="t s4_318">HWP state</span><span id="t1o_318" class="t s3_318">). </span>
<span id="t1p_318" class="t s5_318">• </span><span id="t1q_318" class="t s3_318">Bits 18:17 correspond to the two state components used for the additional register state used by Intel </span>
<span id="t1r_318" class="t s6_318">® </span>
<span id="t1s_318" class="t s3_318">Advanced Matrix Extensions (</span><span id="t1t_318" class="t s4_318">AMX state</span><span id="t1u_318" class="t s3_318">): </span>
<span id="t1v_318" class="t s3_318">— </span><span id="t1w_318" class="t s3_318">State component 17 is used for the 64-byte TILECFG register (</span><span id="t1x_318" class="t s4_318">TILECFG state</span><span id="t1y_318" class="t s3_318">). </span>
<span id="t1z_318" class="t s3_318">— </span><span id="t20_318" class="t s3_318">State component 18 is used for the 8192 bytes of tile data (</span><span id="t21_318" class="t s4_318">TILEDATA state</span><span id="t22_318" class="t s3_318">). </span>
<span id="t23_318" class="t s3_318">Bits in the range 62:19 are not currently defined in state-component bitmaps and are reserved for future expan- </span>
<span id="t24_318" class="t s3_318">sion. As individual state components are defined using those bits, additional sub-sections will be updated within </span>
<span id="t25_318" class="t s3_318">Section 13.5 over time. Bit 63 is used for special functionality in some bitmaps and does not correspond to any </span>
<span id="t26_318" class="t s3_318">state component. </span>
<span id="t27_318" class="t s3_318">The state component corresponding to bit </span><span id="t28_318" class="t s7_318">i </span><span id="t29_318" class="t s3_318">of state-component bitmaps is called </span><span id="t2a_318" class="t s4_318">state component </span><span id="t2b_318" class="t s8_318">i</span><span id="t2c_318" class="t s3_318">. Thus, x87 </span>
<span id="t2d_318" class="t s3_318">state is state component 0; SSE state is state component 1; AVX state is state component 2; MPX state comprises </span>
<span id="t2e_318" class="t s3_318">state components 3–4; AVX-512 state comprises state components 5–7; PT state is state component 8; PKRU state </span>
<span id="t2f_318" class="t s3_318">is state component 9; PASID state is state component 10; CET state comprises state components 11–12; HDC </span>
<span id="t2g_318" class="t s3_318">state is state component 13; UINTR state is state component 14; LBR state is state component 15; HWP state is </span>
<span id="t2h_318" class="t s3_318">state component 16; AMX state comprises state components 17–18. </span>
<span id="t2i_318" class="t s3_318">The XSAVE feature set uses state-component bitmaps in multiple ways. Most of the instructions use an implicit </span>
<span id="t2j_318" class="t s3_318">operand (in EDX:EAX), called the </span><span id="t2k_318" class="t s4_318">instruction mask</span><span id="t2l_318" class="t s3_318">, which is the state-component bitmap that specifies the state </span>
<span id="t2m_318" class="t s3_318">components on which the instruction operates. </span>
<span id="t2n_318" class="t s3_318">Some state components are </span><span id="t2o_318" class="t s4_318">user state components</span><span id="t2p_318" class="t s3_318">, and they can be managed by the entire XSAVE feature set. </span>
<span id="t2q_318" class="t s3_318">Other state components are </span><span id="t2r_318" class="t s4_318">supervisor state components</span><span id="t2s_318" class="t s3_318">, and they can be managed only by XSAVES and </span>
<span id="t2t_318" class="t s3_318">XRSTORS. The state components corresponding to bit 9, to bits 18:17, and to bits in the range 7:0 are user state </span>
<span id="t2u_318" class="t s3_318">components; those corresponding to bit 8, to bits in the range 13:10, and to bits 16:14 are supervisor state </span>
<span id="t2v_318" class="t s3_318">components. </span>
<span id="t2w_318" class="t s3_318">Extended control register XCR0 contains a state-component bitmap that specifies the user state components that </span>
<span id="t2x_318" class="t s3_318">software has enabled the XSAVE feature set to manage. If the bit corresponding to a state component is clear in </span>
<span id="t2y_318" class="t s3_318">XCR0, instructions in the XSAVE feature set will not operate on that state component, regardless of the value of the </span>
<span id="t2z_318" class="t s3_318">instruction mask. </span>
<span id="t30_318" class="t s3_318">The IA32_XSS MSR (index DA0H) contains a state-component bitmap that specifies the supervisor state compo- </span>
<span id="t31_318" class="t s3_318">nents that software has enabled XSAVES and XRSTORS to manage (XSAVE, XSAVEC, XSAVEOPT, and XRSTOR </span>
<span id="t32_318" class="t s3_318">cannot manage supervisor state components). If the bit corresponding to a state component is clear in the </span>
<span id="t33_318" class="t s3_318">IA32_XSS MSR, XSAVES and XRSTORS will not operate on that state component, regardless of the value of the </span>
<span id="t34_318" class="t s3_318">instruction mask. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
