# 18.SPECIFICATIONS

#### Analog Inputs

<table>
  <thead>
    <tr>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="text-align:left">Number of inputs</td>
      <td style="text-align:left">32 single-ended, 16 differential, or 16 SE and 8 DI</td>
    </tr>
    <tr>
      <td style="text-align:left">A/D resolution</td>
      <td style="text-align:left">16 bits (1/65536 of full scale)</td>
    </tr>
    <tr>
      <td style="text-align:left">Input ranges</td>
      <td style="text-align:left">
        <p>Bipolar: +/-10V, +/-5V, +/-2.5V, +/-1.25V, +/-0.625V</p>
        <p>Unipolar: 0 - 10V, 0 - 5V, 0 - 2.5V, 0 - 1.25V</p>
      </td>
    </tr>
    <tr>
      <td style="text-align:left">Input bias current</td>
      <td style="text-align:left">100pA max</td>
    </tr>
    <tr>
      <td style="text-align:left">Maximum input voltage</td>
      <td style="text-align:left">+/-10V for linear operation</td>
    </tr>
    <tr>
      <td style="text-align:left">Overvoltage protection</td>
      <td style="text-align:left">+/-35V on any analog input without damage</td>
    </tr>
    <tr>
      <td style="text-align:left">Input Impedance</td>
      <td style="text-align:left">10^13 ohms (10,000 Gohms) within normal input ranges</td>
    </tr>
    <tr>
      <td style="text-align:left">Nonlinearity</td>
      <td style="text-align:left">+/-3LSB, no missing codes</td>
    </tr>
    <tr>
      <td style="text-align:left">Conversion rate</td>
      <td style="text-align:left">250,000 samples per second max, single channel</td>
    </tr>
    <tr>
      <td style="text-align:left">Conversion trigger</td>
      <td style="text-align:left">Software command, internal pacer clock, or external TTL signal</td>
    </tr>
  </tbody>
</table>

#### Analog Outputs

<table>
  <thead>
    <tr>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="text-align:left">Number of outputs</td>
      <td style="text-align:left">4</td>
    </tr>
    <tr>
      <td style="text-align:left">D/A resolution</td>
      <td style="text-align:left">16 bits (1/4096 of full scale)</td>
    </tr>
    <tr>
      <td style="text-align:left">Full-scale output ranges</td>
      <td style="text-align:left">
        <p>Fixed Unipolar: 0 - 5V or 0 - 10V</p>
        <p>Fixed Bipolar: +/-2.5V, +/-5V or +/-10V</p>
        <p>Programmable: 0 - 10V or 10V in .01V steps</p>
      </td>
    </tr>
    <tr>
      <td style="text-align:left">Output current</td>
      <td style="text-align:left">+/-5mA max per channel</td>
    </tr>
    <tr>
      <td style="text-align:left">Settling time</td>
      <td style="text-align:left">6uS max to 1/2 LSB</td>
    </tr>
    <tr>
      <td style="text-align:left">Relative accuracy</td>
      <td style="text-align:left">+/-1 LSB</td>
    </tr>
    <tr>
      <td style="text-align:left">No linearity</td>
      <td style="text-align:left">+/-1 LSB , monotonic</td>
    </tr>
    <tr>
      <td style="text-align:left">Output reference</td>
      <td style="text-align:left">+5V +/-.005V</td>
    </tr>
  </tbody>
</table>

#### Autocalibration

|  |  |
| :--- | :--- |
| Circuits calibrated | A/D \(all 9 input ranges\) and D/A |
| A/D error after calibration | +/-2LSB |
| D/A error after calibration | +/-1LSB |

#### Digital I/O

|  |  |
| :--- | :--- |
| Number of lines | 24 using 8255-type circuit |
| Handshaking | Latch input, acknowledge output available in 8255 mode 1 configuration |
| Input voltage | Logic 0: 0.0V min, 0.8V max; Logic 1: 2.0V min, 5.0V max |
| Input current | +/- 1 A max |
| Output voltage | Logic 0: 0.0V min, 0.33V max; Logic 1: 2.4V min \(at 15mA load\), 5.0V max |
| Output current | +15/-64mA max per line |
| Auxiliary DIO | 4 inputs, 3 outputs, TTL compatible |

#### Counter/Timers and Interrupts

<table>
  <thead>
    <tr>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="text-align:left">A/D Pacer clock</td>
      <td style="text-align:left">32-bit down counter (2 82C54 counters cascaded)</td>
    </tr>
    <tr>
      <td style="text-align:left">Clock sources</td>
      <td style="text-align:left">10MHz on-board clock oscillator 100KHz derived frequency External signal</td>
    </tr>
    <tr>
      <td style="text-align:left">General purpose</td>
      <td style="text-align:left">16-bit down counter (1 82C54 counter)</td>
    </tr>
    <tr>
      <td style="text-align:left">Clock sources</td>
      <td style="text-align:left">
        <p>10MHz on-board clock oscillator</p>
        <p>10KHz derived frequency</p>
        <p>External signal</p>
      </td>
    </tr>
    <tr>
      <td style="text-align:left">Interrupt triggers</td>
      <td style="text-align:left">
        <p>End of A/D conversion</p>
        <p>Latch input on digital I/O header</p>
        <p>Timer 0 output</p>
      </td>
    </tr>
  </tbody>
</table>

#### Connectors

|  |  |
| :--- | :--- |
| J1 | PC/104 8-bit bus |
| J2 | PC/104 16-bit bus |
| J3 | Analog I/O, Digital I/O |
| J4 | Digital I/O, Serial Port |

#### Bus Interface

<table>
  <thead>
    <tr>
      <th style="text-align:left"></th>
      <th style="text-align:left"></th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td style="text-align:left">Compliance</td>
      <td style="text-align:left">
        <p>PC/104 Spec. Rev. 2.5</p>
        <p>Selectable 8/16-bit data bus</p>
        <p>I/O-mapped bus slave device</p>
        <p>DMA supported</p>
        <p>PCB Dmensions in(mm) 3.550 (90.17) x 3.775 (95.89) x 0.062 (1.57)</p>
      </td>
    </tr>
  </tbody>
</table>

#### General

|  |  |
| :--- | :--- |
| Power supply | +5VDC 10% |
| Current consumption | 410mA typical |
| Operating temperature | -40oC to +85oC |
| Operating humidity | 5% to 95% noncondensing |
| Weight | 3.4oz / 96g |
| MTBF | 972,275 hours at +20oC |
| RoHS | Compliant |

