# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ADDERS.srcs/sources_1/new/half_adder.v" \
"../../../../ADDERS.srcs/sources_1/new/half_adder_tb.v" \
"../../../../ADDERS.srcs/sources_1/new/full_adder.v" \
"../../../../ADDERS.srcs/sources_1/new/ripple_carry_adder_HW.v" \
"../../../../ADDERS.srcs/sources_1/new/ripple_carry_adder_8_bit.v" \
"../../../../ADDERS.srcs/sources_1/new/CarryLookAhead2bit.v" \
"../../../../ADDERS.srcs/sources_1/new/CarrySelectAdder16bit.v" \
"../../../../ADDERS.srcs/sources_1/new/muxCSA.v" \
"../../../../ADDERS.srcs/sim_1/new/full_adder_tb.v" \
"../../../../ADDERS.srcs/sim_1/new/ripple_carry_adder.v" \
"../../../../ADDERS.srcs/sim_1/new/ripple_carry_adder_8_bit_tb.v" \
"../../../../ADDERS.srcs/sim_1/new/CarryLookAhead2bit_tb.v" \

sv xil_defaultlib  \
"../../../../ADDERS.srcs/sim_1/new/CarrySelectAdder16bit_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
