// Seed: 3727489728
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    output uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    output uwire id_7
);
  wire id_9;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5
);
  assign id_5 = 1'b0;
  module_0(
      id_2, id_5, id_2, id_5, id_0, id_3, id_4, id_5
  );
endmodule
