
synpwrap -msg -prj "alu01_alu01_synplify.tcl" -log "alu01_alu01.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.0.111.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of alu01_alu01.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 7 6.1
#Hostname: VICTOR-PC

# Thu May 30 16:26:45 2019

#Implementation: alu01

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\topalu00.vhd":7:7:7:14|Top entity is set to topalu00.
File C:\lscc\diamond\3.10_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\xnor00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\xora00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\or00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\and00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\anda00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\ora00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\nota00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\xnora00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\nora00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\nanda00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\osc00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\packagediv00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\packageha00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\packagefa00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\packageadder8bit00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\packagemult8bit00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\subst00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\adda00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\multa00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\ac00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\packagealu00.vhd changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\topdiv00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\ha00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\fa00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\topadder8bit00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\mult8bit00.vhdl changed - recompiling
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\topalu00.vhd changed - recompiling
VHDL syntax check successful!
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\multa00.vhd changed - recompiling
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\topalu00.vhd":7:7:7:14|Synthesizing work.topalu00.topalu0.
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\mult8bit00.vhdl":8:7:8:16|Synthesizing work.mult8bit00.mult8bit0.
@W: CD796 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\mult8bit00.vhdl":18:27:18:30|Bit 7 of signal ss01 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\mult8bit00.vhdl":18:77:18:80|Bit 7 of signal sc06 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\fa00.vhdl":7:7:7:10|Synthesizing work.fa00.fa0.
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\or00.vhdl":6:7:6:10|Synthesizing work.or00.or0.
Post processing for work.or00.or0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\ha00.vhdl":7:7:7:10|Synthesizing work.ha00.ha0.
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\and00.vhdl":6:7:6:11|Synthesizing work.and00.and0.
Post processing for work.and00.and0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\xor00.vhdl":6:7:6:11|Synthesizing work.xor00.xor0.
Post processing for work.xor00.xor0
Post processing for work.ha00.ha0
Post processing for work.fa00.fa0
Post processing for work.mult8bit00.mult8bit0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\multa00.vhd":6:7:6:13|Synthesizing work.multa00.multa0.
Post processing for work.multa00.multa0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\subst00.vhd":6:7:6:13|Synthesizing work.subst00.subst0.
Post processing for work.subst00.subst0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\adda00.vhd":6:7:6:12|Synthesizing work.adda00.adda0.
Post processing for work.adda00.adda0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\topadder8bit00.vhdl":7:7:7:20|Synthesizing work.topadder8bit00.topadder8bit0.
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\xnor00.vhdl":6:7:6:12|Synthesizing work.xnor00.xnor0.
Post processing for work.xnor00.xnor0
Post processing for work.topadder8bit00.topadder8bit0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\nota00.vhd":6:7:6:12|Synthesizing work.nota00.nota0.
Post processing for work.nota00.nota0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\xnora00.vhd":6:7:6:13|Synthesizing work.xnora00.xnora0.
Post processing for work.xnora00.xnora0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\nora00.vhd":6:7:6:12|Synthesizing work.nora00.nora0.
Post processing for work.nora00.nora0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\nanda00.vhd":6:7:6:13|Synthesizing work.nanda00.nanda0.
Post processing for work.nanda00.nanda0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\xora00.vhd":6:7:6:12|Synthesizing work.xora00.xora0.
Post processing for work.xora00.xora0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\ac00.vhd":6:7:6:10|Synthesizing work.ac00.ac0.
Post processing for work.ac00.ac0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\ora00.vhd":6:7:6:11|Synthesizing work.ora00.ora0.
Post processing for work.ora00.ora0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\anda00.vhd":6:7:6:12|Synthesizing work.anda00.anda0.
Post processing for work.anda00.anda0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\topdiv00.vhdl":7:7:7:14|Synthesizing work.topdiv00.topdiv0.
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl":9:7:9:11|Synthesizing work.div00.div0.
@N: CD364 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl":32:6:32:11|Removing redundant assignment.
@N: CD364 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl":40:6:40:11|Removing redundant assignment.
@N: CD364 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl":48:6:48:11|Removing redundant assignment.
@N: CD364 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl":56:6:56:11|Removing redundant assignment.
@N: CD364 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl":64:6:64:11|Removing redundant assignment.
@N: CD364 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl":72:6:72:11|Removing redundant assignment.
@N: CD364 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl":80:6:80:11|Removing redundant assignment.
@N: CD364 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\div00.vhdl":88:6:88:11|Removing redundant assignment.
Post processing for work.div00.div0
@N: CD630 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\source\osc00.vhdl":7:7:7:11|Synthesizing work.osc00.osc0.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.topdiv00.topdiv0
Post processing for work.topalu00.topalu0
@W: CL138 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\adda00.vhd":34:2:34:3|Removing register 'outSL' because it is only assigned 0 or its original value.
@N: CL189 :"D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\subst00.vhd":34:2:34:3|Register bit outSL is always 1.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 30 16:26:46 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 30 16:26:46 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 30 16:26:46 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\synwork\alu01_alu01_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 30 16:26:47 2019

###########################################################]
Pre-mapping Report

# Thu May 30 16:26:47 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\alu01_alu01_scck.rpt 
Printing clock  summary report in "D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\alu01_alu01_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN115 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ha00.vhdl":24:1:24:3|Removing instance H01 (in view: work.ha00_0(ha0)) of type view:work.and00_72_0(and0) because it does not drive other instances.
@N: BN115 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ha00.vhdl":24:1:24:3|Removing instance H01 (in view: work.ha00_1_30(ha0)) of type view:work.and00_0_29(and0) because it does not drive other instances.
@N: BN115 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ha00.vhdl":24:1:24:3|Removing instance H01 (in view: work.ha00_1_31(ha0)) of type view:work.and00_0_32(and0) because it does not drive other instances.
@N: BN115 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ha00.vhdl":24:1:24:3|Removing instance H01 (in view: work.ha00_1_47(ha0)) of type view:work.and00_0_48(and0) because it does not drive other instances.
@N: BN115 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ha00.vhdl":24:1:24:3|Removing instance H01 (in view: work.ha00_1_63(ha0)) of type view:work.and00_0_64(and0) because it does not drive other instances.
@N: BN115 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ha00.vhdl":24:1:24:3|Removing instance H01 (in view: work.ha00_1_79(ha0)) of type view:work.and00_0_80(and0) because it does not drive other instances.
@N: BN115 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ha00.vhdl":24:1:24:3|Removing instance H01 (in view: work.ha00_1_95(ha0)) of type view:work.and00_0_96(and0) because it does not drive other instances.
@N: BN115 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ha00.vhdl":24:1:24:3|Removing instance H01 (in view: work.ha00_1_111(ha0)) of type view:work.and00_0_112(and0) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topalu00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)



Clock Summary
******************

          Start                            Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                            Frequency     Period        Type                                            Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     22   
1 .         div00|outdiv_derived_clock     2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     327  
====================================================================================================================================================

@W: MT529 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\div00.vhdl":24:2:24:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including AL00.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 62MB peak: 148MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 30 16:26:48 2019

###########################################################]
Map & Optimize Report

# Thu May 30 16:26:49 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_47[15] because it is equivalent to instance AL12.outrdml_cl_46[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_46[15] because it is equivalent to instance AL12.outrdml_cl_44[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_45[15] because it is equivalent to instance AL12.outrdml_cl_43[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_44[15] because it is equivalent to instance AL12.outrdml_cl_42[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_43[15] because it is equivalent to instance AL12.outrdml_cl_41[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_42[15] because it is equivalent to instance AL12.outrdml_cl_40[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_41[15] because it is equivalent to instance AL12.outrdml_cl_39[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_40[15] because it is equivalent to instance AL12.outrdml_cl_38[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_39[15] because it is equivalent to instance AL12.outrdml_cl_37[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":33:3:33:4|Removing user instance AL12.outrdml_cl_38[15] because it is equivalent to instance AL12.outrdml_cl_36[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRT_cl_7[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRT_cl_6[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRT_cl_4[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRT_cl_2[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRT_cl_1[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRT_cl[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRS_cl_7[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRS_cl_6[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRS_cl_5[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRS_cl_4[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRS_cl_3[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outRS_cl_2[7] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_15[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_14[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_13[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_12[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_11[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_9[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_8[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_7[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_6[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_5[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_4[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_3[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl_2[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance outrdml_cl[15] (in view: work.multa00(multa0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xnora00.vhd":23:2:23:3|Removing sequential instance outrdxno_cl_7[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xnora00.vhd":23:2:23:3|Removing sequential instance outrdxno_cl_6[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xnora00.vhd":23:2:23:3|Removing sequential instance outrdxno_cl_5[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xnora00.vhd":23:2:23:3|Removing sequential instance outrdxno_cl_4[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xnora00.vhd":23:2:23:3|Removing sequential instance outrdxno_cl_3[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xnora00.vhd":23:2:23:3|Removing sequential instance outrdxno_cl_2[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xnora00.vhd":23:2:23:3|Removing sequential instance outrdxno_cl_1[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xnora00.vhd":23:2:23:3|Removing sequential instance outFlagxno_cl (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\nanda00.vhd":23:2:23:3|Removing sequential instance outrdna_cl_7[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\nanda00.vhd":23:2:23:3|Removing sequential instance outrdna_cl_6[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\nanda00.vhd":23:2:23:3|Removing sequential instance outrdna_cl_5[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\nanda00.vhd":23:2:23:3|Removing sequential instance outrdna_cl_4[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\nanda00.vhd":23:2:23:3|Removing sequential instance outrdna_cl_3[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\nanda00.vhd":23:2:23:3|Removing sequential instance outrdna_cl_2[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\nanda00.vhd":23:2:23:3|Removing sequential instance outrdna_cl_1[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\nanda00.vhd":23:2:23:3|Removing sequential instance outFlagna_cl (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xora00.vhd":23:2:23:3|Removing sequential instance outrdxo_cl_7[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xora00.vhd":23:2:23:3|Removing sequential instance outrdxo_cl_4[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xora00.vhd":23:2:23:3|Removing sequential instance outrdxo_cl_3[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xora00.vhd":23:2:23:3|Removing sequential instance outrdxo_cl_2[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\xora00.vhd":23:2:23:3|Removing sequential instance outrdxo_cl_1[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\anda00.vhd":23:2:23:3|Removing sequential instance outrda_cl_7[7] (in view: work.anda00(anda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\anda00.vhd":23:2:23:3|Removing sequential instance outrda_cl_6[7] (in view: work.anda00(anda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\anda00.vhd":23:2:23:3|Removing sequential instance outrda_cl_5[7] (in view: work.anda00(anda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\anda00.vhd":23:2:23:3|Removing sequential instance outrda_cl_4[7] (in view: work.anda00(anda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\anda00.vhd":23:2:23:3|Removing sequential instance outrda_cl_3[7] (in view: work.anda00(anda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\anda00.vhd":23:2:23:3|Removing sequential instance outrda_cl_2[7] (in view: work.anda00(anda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\anda00.vhd":23:2:23:3|Removing sequential instance outrda_cl_1[7] (in view: work.anda00(anda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\anda00.vhd":23:2:23:3|Removing sequential instance outrda_cl[7] (in view: work.anda00(anda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRT_cl_7[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRT_cl_6[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRT_cl_5[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRT_cl_4[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRT_cl_3[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRT_cl_2[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRS_cl_7[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRS_cl_6[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRS_cl_5[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRS_cl_4[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRS_cl_3[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outRS_cl_2[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outrdsb_cl_7[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outrdsb_cl_6[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outrdsb_cl_5[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outrdsb_cl_4[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outrdsb_cl_3[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outrdsb_cl_2[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outrdsb_cl_1[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\subst00.vhd":34:2:34:3|Removing sequential instance outrdsb_cl[7] (in view: work.subst00(subst0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRT_cl_7[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRT_cl_6[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRT_cl_5[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRT_cl_4[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRT_cl_3[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRT_cl_2[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRT_cl_1[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRT_cl[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRS_cl_7[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRS_cl_6[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRS_cl_5[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRS_cl_4[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRS_cl_3[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outRS_cl_2[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outrdad_cl_7[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outrdad_cl_6[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outrdad_cl_5[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outrdad_cl_4[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outrdad_cl_3[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outrdad_cl_2[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outrdad_cl_1[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\adda00.vhd":34:2:34:3|Removing sequential instance outrdad_cl[7] (in view: work.adda00(adda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 153MB)

@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance AL12.outRS_cl[7] (in view: work.topalu00(topalu0)) because it does not drive other instances.
@N: BN362 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\multa00.vhd":32:2:32:3|Removing sequential instance AL12.outrdml_cl_10[15] (in view: work.topalu00(topalu0)) because it does not drive other instances.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 153MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 153MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 153MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 179MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   456.16ns		 423 /       213

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 179MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ac00.vhd":24:2:24:3|Boundary register AL03.outac_15_.fb (in view: work.topalu00(topalu0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ac00.vhd":24:2:24:3|Boundary register AL03.outac_14_.fb (in view: work.topalu00(topalu0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ac00.vhd":24:2:24:3|Boundary register AL03.outac_13_.fb (in view: work.topalu00(topalu0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ac00.vhd":24:2:24:3|Boundary register AL03.outac_12_.fb (in view: work.topalu00(topalu0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ac00.vhd":24:2:24:3|Boundary register AL03.outac_11_.fb (in view: work.topalu00(topalu0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ac00.vhd":24:2:24:3|Boundary register AL03.outac_10_.fb (in view: work.topalu00(topalu0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ac00.vhd":24:2:24:3|Boundary register AL03.outac_9_.fb (in view: work.topalu00(topalu0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ac00.vhd":24:2:24:3|Boundary register AL03.outac_8_.fb (in view: work.topalu00(topalu0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\alu01\alu01\source\ac00.vhd":24:2:24:3|Boundary register AL03.outFlagac.fb (in view: work.topalu00(topalu0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 177MB peak: 179MB)

@N: MT611 :|Automatically generated clock div00|outdiv_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 213 clock pin(s) of sequential element(s)
0 instances converted, 213 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       AL00.OS00.OSCInst0     OSCH                   213        AL03_outacio[8]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 179MB)

Writing Analyst data base D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\synwork\alu01_alu01_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 179MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu01\alu01\alu01_alu01.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 181MB peak: 183MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 181MB peak: 183MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:AL00.OS00.osc_int"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 30 16:26:54 2019
#


Top view:               topalu00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 467.387

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       74.7 MHz      480.769       13.382        467.387     inferred     Inferred_clkgroup_0
=====================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     467.388  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                          Arrival            
Instance               Reference                        Type        Pin     Net          Time        Slack  
                       Clock                                                                                
------------------------------------------------------------------------------------------------------------
AL00.OS01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[20]     1.180       467.387
AL00.OS01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[19]     1.148       467.420
AL00.OS01.sdiv[0]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       467.572
AL00.OS01.sdiv[1]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       467.572
AL00.OS01.sdiv[2]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       467.572
AL00.OS01.sdiv[3]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       467.572
AL00.OS01.sdiv[4]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]      1.044       467.572
AL00.OS01.sdiv[5]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]      1.044       467.572
AL00.OS01.sdiv[6]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]      1.044       467.572
AL00.OS01.sdiv[7]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]      1.044       467.572
============================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                              Required            
Instance               Reference                        Type        Pin     Net              Time         Slack  
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
AL00.OS01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]     480.664      467.387
AL00.OS01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]     480.664      467.387
AL00.OS01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[18]     480.664      467.530
AL00.OS01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[19]     480.664      467.530
AL00.OS01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[16]     480.664      467.673
AL00.OS01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[17]     480.664      467.673
AL00.OS01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[14]     480.664      467.816
AL00.OS01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[15]     480.664      467.816
AL00.OS01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[12]     480.664      467.959
AL00.OS01.sdiv[12]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[13]     480.664      467.959
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      13.276
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     467.387

    Number of logic level(s):                18
    Starting point:                          AL00.OS01.sdiv[20] / Q
    Ending point:                            AL00.OS01.sdiv[20] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
AL00.OS01.sdiv[20]                     FD1S3IX      Q        Out     1.180     1.180       -         
sdiv[20]                               Net          -        -       -         -           5         
AL00.OS01.outdiv_0_sqmuxa_1_i_a3       ORCALUT4     B        In      0.000     1.180       -         
AL00.OS01.outdiv_0_sqmuxa_1_i_a3       ORCALUT4     Z        Out     1.193     2.373       -         
N_136                                  Net          -        -       -         -           4         
AL00.OS01.outdiv_0_sqmuxa_7_i_a2_0     ORCALUT4     D        In      0.000     2.373       -         
AL00.OS01.outdiv_0_sqmuxa_7_i_a2_0     ORCALUT4     Z        Out     1.193     3.565       -         
N_156                                  Net          -        -       -         -           4         
AL00.OS01.outdiv_0_sqmuxa_5_i_a3_0     ORCALUT4     C        In      0.000     3.565       -         
AL00.OS01.outdiv_0_sqmuxa_5_i_a3_0     ORCALUT4     Z        Out     1.017     4.582       -         
N_158                                  Net          -        -       -         -           1         
AL00.OS01.outdiv_0_sqmuxa_5_i_1        ORCALUT4     D        In      0.000     4.582       -         
AL00.OS01.outdiv_0_sqmuxa_5_i_1        ORCALUT4     Z        Out     1.193     5.775       -         
N_67_1                                 Net          -        -       -         -           4         
AL00.OS01.un1_sdiv69_5_1               ORCALUT4     B        In      0.000     5.775       -         
AL00.OS01.un1_sdiv69_5_1               ORCALUT4     Z        Out     1.017     6.792       -         
un1_sdiv69_5_1                         Net          -        -       -         -           1         
AL00.OS01.un1_sdiv69_5                 ORCALUT4     A        In      0.000     6.792       -         
AL00.OS01.un1_sdiv69_5                 ORCALUT4     Z        Out     1.089     7.881       -         
un1_sdiv69_5                           Net          -        -       -         -           2         
AL00.OS01.un1_sdiv69_i                 ORCALUT4     A        In      0.000     7.881       -         
AL00.OS01.un1_sdiv69_i                 ORCALUT4     Z        Out     1.017     8.897       -         
un1_sdiv69_i                           Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_0_0             CCU2D        B0       In      0.000     8.897       -         
AL00.OS01.un1_sdiv_cry_0_0             CCU2D        COUT     Out     1.544     10.442      -         
un1_sdiv_cry_0                         Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_1_0             CCU2D        CIN      In      0.000     10.442      -         
AL00.OS01.un1_sdiv_cry_1_0             CCU2D        COUT     Out     0.143     10.585      -         
un1_sdiv_cry_2                         Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_3_0             CCU2D        CIN      In      0.000     10.585      -         
AL00.OS01.un1_sdiv_cry_3_0             CCU2D        COUT     Out     0.143     10.727      -         
un1_sdiv_cry_4                         Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_5_0             CCU2D        CIN      In      0.000     10.727      -         
AL00.OS01.un1_sdiv_cry_5_0             CCU2D        COUT     Out     0.143     10.870      -         
un1_sdiv_cry_6                         Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_7_0             CCU2D        CIN      In      0.000     10.870      -         
AL00.OS01.un1_sdiv_cry_7_0             CCU2D        COUT     Out     0.143     11.013      -         
un1_sdiv_cry_8                         Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_9_0             CCU2D        CIN      In      0.000     11.013      -         
AL00.OS01.un1_sdiv_cry_9_0             CCU2D        COUT     Out     0.143     11.156      -         
un1_sdiv_cry_10                        Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_11_0            CCU2D        CIN      In      0.000     11.156      -         
AL00.OS01.un1_sdiv_cry_11_0            CCU2D        COUT     Out     0.143     11.299      -         
un1_sdiv_cry_12                        Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_13_0            CCU2D        CIN      In      0.000     11.299      -         
AL00.OS01.un1_sdiv_cry_13_0            CCU2D        COUT     Out     0.143     11.441      -         
un1_sdiv_cry_14                        Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_15_0            CCU2D        CIN      In      0.000     11.441      -         
AL00.OS01.un1_sdiv_cry_15_0            CCU2D        COUT     Out     0.143     11.584      -         
un1_sdiv_cry_16                        Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_17_0            CCU2D        CIN      In      0.000     11.584      -         
AL00.OS01.un1_sdiv_cry_17_0            CCU2D        COUT     Out     0.143     11.727      -         
un1_sdiv_cry_18                        Net          -        -       -         -           1         
AL00.OS01.un1_sdiv_cry_19_0            CCU2D        CIN      In      0.000     11.727      -         
AL00.OS01.un1_sdiv_cry_19_0            CCU2D        S1       Out     1.549     13.276      -         
un1_sdiv[21]                           Net          -        -       -         -           1         
AL00.OS01.sdiv[20]                     FD1S3IX      D        In      0.000     13.276      -         
=====================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 181MB peak: 183MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 181MB peak: 183MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 213 of 6864 (3%)
PIC Latch:       0
I/O cells:       56


Details:
BB:             1
CCU2D:          11
FD1P3AX:        92
FD1P3IX:        67
FD1S3AX:        1
FD1S3IX:        21
GSR:            1
IB:             28
IFS1P3DX:       16
INV:            8
OB:             26
OBZ:            1
OFS1P3DX:       8
OFS1P3IX:       8
ORCALUT4:       405
OSCH:           1
PFUMX:          5
PUR:            1
VHI:            281
VLO:            281
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 33MB peak: 183MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Thu May 30 16:26:54 2019

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/alu01/alu01" -path "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/alu01"   "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/alu01/alu01/alu01_alu01.edi" "alu01_alu01.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to alu01_alu01.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data"  -p "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/alu01/alu01" -p "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/alu01"  "alu01_alu01.ngo" "alu01_alu01.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'alu01_alu01.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AL00/OS00/OSCInst0_SEDSTDBY" arg2="AL00/OS00/OSCInst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
   1262 blocks expanded
Complete the first expansion.
Writing 'alu01_alu01.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "alu01_alu01.ngd" -o "alu01_alu01_map.ncd" -pr "alu01_alu01.prf" -mp "alu01_alu01.mrp" -lpf "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/alu01/alu01/alu01_alu01_synplify.lpf" -lpf "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/alu01/alu01.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: alu01_alu01.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    213 out of  7209 (3%)
      PFU registers:          181 out of  6864 (3%)
      PIO registers:           32 out of   345 (9%)
   Number of SLICEs:       226 out of  3432 (7%)
      SLICEs as Logic/ROM:    226 out of  3432 (7%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        430 out of  6864 (6%)
      Number used as logic LUTs:        408
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 56 + 4(JTAG) out of 115 (52%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net AL00.sclk_0: 143 loads, 143 rising, 0 falling (Driver: AL00/OS00/OSCInst0 )
   Number of Clock Enables:  19
     Net aux_RNI52A52: 16 loads, 0 LSLICEs
     Net outRS_1ce_1[0]: 16 loads, 0 LSLICEs
     Net AL10/outSL_cl_2_i_0_o2_RNINC802: 5 loads, 5 LSLICEs
     Net un1_outdiv_0_sqmuxa_1_4_RNIQCU51: 26 loads, 26 LSLICEs
     Net AL10/outFlagad_1_RNO: 1 loads, 1 LSLICEs
     Net AL11/outFlagsb_1_RNO: 1 loads, 1 LSLICEs
     Net AL11/outSL_cl_2_i_0_o2_RNIOU1L1: 5 loads, 5 LSLICEs
     Net AL11/outRS_1ce_0[0]: 8 loads, 8 LSLICEs
     Net AL01/aux_RNIT4852: 5 loads, 5 LSLICEs
     Net AL02/aux_RNIDCB62: 5 loads, 5 LSLICEs
     Net AL04/aux_RNI9VD22: 5 loads, 5 LSLICEs
     Net AL05/aux_RNIJGS72: 5 loads, 5 LSLICEs
     Net AL06/outFlagnor_cl_2_i_0_o2_RNIL8512: 5 loads, 5 LSLICEs
     Net AL07/outrdxno_cl_16_i_0_o2_RNITCTA2[7]: 5 loads, 5 LSLICEs
     Net AL08/outFlagno_cl_2_i_0_o2_RNI7HKP1: 5 loads, 5 LSLICEs
     Net AL12/outFlagml_1_RNO: 1 loads, 1 LSLICEs
     Net AL12/G_102: 8 loads, 8 LSLICEs
     Net AL12/outRS_1ce[0]: 8 loads, 8 LSLICEs
     Net AL03/outFlagac_RNO: 1 loads, 1 LSLICEs
   Number of LSRs:  13
     Net aux_RNIQMKL2: 8 loads, 0 LSLICEs
     Net AL10/outSL_cl_2_i_0_o2_RNINC802: 1 loads, 1 LSLICEs
     Net AL11/outSL_cl_2_i_0_o2_RNIOU1L1: 1 loads, 1 LSLICEs
     Net AL01/outrda_cl_16_i_0_o2_RNIJDL02[7]: 5 loads, 5 LSLICEs
     Net AL02/outFlago_cl_2_i_0_o2_RNI2HIT1: 5 loads, 5 LSLICEs
     Net AL04/outrdxo_cl_16_i_0_o2_RNISR812[7]: 5 loads, 5 LSLICEs
     Net AL05/outrdna_cl_16_i_0_o2_RNI59H22[7]: 5 loads, 5 LSLICEs
     Net AL06/aux_0_sqmuxa_0_a3_0_a2_RNIPPRF1: 5 loads, 5 LSLICEs
     Net AL07/aux_0_sqmuxa_0_a3_0_a2_RNIQGPI1: 5 loads, 5 LSLICEs
     Net AL08/aux_0_sqmuxa_0_a3_0_a2_RNIR7NL1: 5 loads, 5 LSLICEs
     Net AL12/G_102: 1 loads, 1 LSLICEs
     Net AL03/outFlagac_RNO_0: 1 loads, 1 LSLICEs
     Net AL00/OS01/un1_sdiv69_4_RNIV1UC1: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un1_outdiv_0_sqmuxa_1_4_RNIQCU51: 52 loads
     Net outFlagac0_c: 50 loads
     Net sSL: 20 loads
     Net funct0_c[0]: 18 loads
     Net funct0_c[1]: 18 loads
     Net AL10.outRS_cl[7]: 17 loads
     Net AL11.outRS_cl[7]: 17 loads
     Net aux_RNI52A52: 17 loads
     Net AL12.outRT_1[2]: 16 loads
     Net outRS_1ce_1[0]: 16 loads
    <postMsg mid="51001104" type="Warning" dynamic="1" navigation="0" arg0="12"  />
    <postMsg mid="51001104" type="Warning" dynamic="1" navigation="0" arg0="4"  />
    <postMsg mid="51001104" type="Warning" dynamic="1" navigation="0" arg0="3"  />
    <postMsg mid="51001104" type="Warning" dynamic="1" navigation="0" arg0="11"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;outFlagInst0&quot; SITE &quot;12&quot; ;&#xA;" arg2="LOCATE COMP &quot;outRSum[7]&quot; SITE &quot;12&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;outLED&quot; SITE &quot;4&quot; ;&#xA;" arg2="LOCATE COMP &quot;outRSum[1]&quot; SITE &quot;4&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;clk00&quot; SITE &quot;3&quot; ;&#xA;" arg2="LOCATE COMP &quot;outRSum[0]&quot; SITE &quot;3&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;outRSum[6]&quot; SITE &quot;11&quot; ;&#xA;" arg2="LOCATE COMP &quot;outFlagac0&quot; SITE &quot;11&quot; ;&#xA;"  />
 

   Number of warnings:  8
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 60 MB

Dumping design to file alu01_alu01_map.ncd.

mpartrce -p "alu01_alu01.p2t" -f "alu01_alu01.p3t" -tf "alu01_alu01.pt" "alu01_alu01_map.ncd" "alu01_alu01.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "alu01_alu01_map.ncd"
Thu May 30 16:26:56 2019

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/alu01/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF alu01_alu01_map.ncd alu01_alu01.dir/5_1.ncd alu01_alu01.prf
Preference file: alu01_alu01.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file alu01_alu01_map.ncd.
Design name: topalu00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   56+4(JTAG)/336     18% used
                  56+4(JTAG)/115     52% bonded
   IOLOGIC           32/336           9% used

   SLICE            226/3432          6% used

   OSC                1/1           100% used


Number of Signals: 681
Number of Connections: 1985

Pin Constraint Summary:
   52 out of 56 pins locked (92% locked).

The following 1 signal is selected to use the primary clock routing resources:
    AL00.sclk_0 (driver: AL00/OS00/OSCInst0, clk load #: 143)


The following 4 signals are selected to use the secondary clock routing resources:
    un1_outdiv_0_sqmuxa_1_4_RNIQCU51 (driver: SLICE_154, clk load #: 0, sr load #: 0, ce load #: 26)
    aux_RNI52A52 (driver: AL03/SLICE_151, clk load #: 0, sr load #: 0, ce load #: 16)
    outRS_1ce_1[0] (driver: AL10/SLICE_155, clk load #: 0, sr load #: 0, ce load #: 16)
    AL00/OS01/un1_sdiv69_4_RNIV1UC1 (driver: AL00/OS01/SLICE_206, clk load #: 0, sr load #: 11, ce load #: 0)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 5 secs 

Starting Placer Phase 1.
....................
Placer score = 135716.
Finished Placer Phase 1.  REAL time: 11 secs 

Starting Placer Phase 2.
.
Placer score =  135276
Finished Placer Phase 2.  REAL time: 11 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "AL00.sclk_0" from OSC on comp "AL00/OS00/OSCInst0" on site "OSC", clk load = 143
  SECONDARY "un1_outdiv_0_sqmuxa_1_4_RNIQCU51" from F1 on comp "SLICE_154" on site "R21C20C", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "aux_RNI52A52" from F1 on comp "AL03/SLICE_151" on site "R14C18D", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "outRS_1ce_1[0]" from F0 on comp "AL10/SLICE_155" on site "R21C18B", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "AL00/OS01/un1_sdiv69_4_RNIV1UC1" from F0 on comp "AL00/OS01/SLICE_206" on site "R21C20A", clk load = 0, ce load = 0, sr load = 11

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   56 + 4(JTAG) out of 336 (17.9%) PIO sites used.
   56 + 4(JTAG) out of 115 (52.2%) bonded PIO sites used.
   Number of PIO comps: 56; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 17 / 28 ( 60%) | 2.5V       | -         |
| 1        | 4 / 29 ( 13%)  | 2.5V       | -         |
| 2        | 26 / 29 ( 89%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 1 / 10 ( 10%)  | 2.5V       | -         |
| 5        | 8 / 10 ( 80%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 10 secs 

Dumping design to file alu01_alu01.dir/5_1.ncd.

0 connections routed; 1985 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 17 secs 

Start NBR router at 16:27:13 05/30/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:27:13 05/30/19

Start NBR section for initial routing at 16:27:13 05/30/19
Level 4, iteration 1
56(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 453.942ns/0.000ns; real time: 18 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:27:14 05/30/19
Level 4, iteration 1
25(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 453.942ns/0.000ns; real time: 18 secs 
Level 4, iteration 2
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 453.942ns/0.000ns; real time: 18 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 453.942ns/0.000ns; real time: 18 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 453.942ns/0.000ns; real time: 18 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 16:27:14 05/30/19

Start NBR section for re-routing at 16:27:15 05/30/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 453.942ns/0.000ns; real time: 19 secs 

Start NBR section for post-routing at 16:27:15 05/30/19

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 453.942ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 18 secs 
Total REAL time: 19 secs 
Completely routed.
End of route.  1985 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file alu01_alu01.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 453.942
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 19 secs 
Total REAL time to completion: 20 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "alu01_alu01.t2b" -w "alu01_alu01.ncd" -jedec "alu01_alu01.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file alu01_alu01.ncd.
Design name: topalu00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from alu01_alu01.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "alu01_alu01.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
