{
  "module_name": "aic79xx_reg_print.c_shipped",
  "hash_id": "4d697bf963b8864362466037138c716eac9f67ef2a89e6c6f5c4f709a5c85aa1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/aic7xxx/aic79xx_reg_print.c_shipped",
  "human_readable_source": "/*\n * DO NOT EDIT - This file is automatically generated\n *\t\t from the following source files:\n *\n * $Id: //depot/aic7xxx/aic7xxx/aic79xx.seq#120 $\n * $Id: //depot/aic7xxx/aic7xxx/aic79xx.reg#77 $\n */\n\n#include \"aic79xx_osm.h\"\n\nstatic const ahd_reg_parse_entry_t INTSTAT_parse_table[] = {\n\t{ \"SPLTINT\",\t\t0x01, 0x01 },\n\t{ \"CMDCMPLT\",\t\t0x02, 0x02 },\n\t{ \"SEQINT\",\t\t0x04, 0x04 },\n\t{ \"SCSIINT\",\t\t0x08, 0x08 },\n\t{ \"PCIINT\",\t\t0x10, 0x10 },\n\t{ \"SWTMINT\",\t\t0x20, 0x20 },\n\t{ \"BRKADRINT\",\t\t0x40, 0x40 },\n\t{ \"HWERRINT\",\t\t0x80, 0x80 },\n\t{ \"INT_PEND\",\t\t0xff, 0xff }\n};\n\nint\nahd_intstat_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(INTSTAT_parse_table, 9, \"INTSTAT\",\n\t    0x01, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t HS_MAILBOX_parse_table[] = {\n\t{ \"ENINT_COALESCE\",\t0x40, 0x40 },\n\t{ \"HOST_TQINPOS\",\t0x80, 0x80 }\n};\n\nint\nahd_hs_mailbox_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(HS_MAILBOX_parse_table, 2, \"HS_MAILBOX\",\n\t    0x0b, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SEQINTSTAT_parse_table[] = {\n\t{ \"SEQ_SPLTINT\",\t0x01, 0x01 },\n\t{ \"SEQ_PCIINT\",\t\t0x02, 0x02 },\n\t{ \"SEQ_SCSIINT\",\t0x04, 0x04 },\n\t{ \"SEQ_SEQINT\",\t\t0x08, 0x08 },\n\t{ \"SEQ_SWTMRTO\",\t0x10, 0x10 }\n};\n\nint\nahd_seqintstat_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SEQINTSTAT_parse_table, 5, \"SEQINTSTAT\",\n\t    0x0c, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t INTCTL_parse_table[] = {\n\t{ \"SPLTINTEN\",\t\t0x01, 0x01 },\n\t{ \"SEQINTEN\",\t\t0x02, 0x02 },\n\t{ \"SCSIINTEN\",\t\t0x04, 0x04 },\n\t{ \"PCIINTEN\",\t\t0x08, 0x08 },\n\t{ \"AUTOCLRCMDINT\",\t0x10, 0x10 },\n\t{ \"SWTIMER_START\",\t0x20, 0x20 },\n\t{ \"SWTMINTEN\",\t\t0x40, 0x40 },\n\t{ \"SWTMINTMASK\",\t0x80, 0x80 }\n};\n\nint\nahd_intctl_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(INTCTL_parse_table, 8, \"INTCTL\",\n\t    0x18, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t DFCNTRL_parse_table[] = {\n\t{ \"DIRECTIONEN\",\t0x01, 0x01 },\n\t{ \"FIFOFLUSH\",\t\t0x02, 0x02 },\n\t{ \"FIFOFLUSHACK\",\t0x02, 0x02 },\n\t{ \"DIRECTION\",\t\t0x04, 0x04 },\n\t{ \"DIRECTIONACK\",\t0x04, 0x04 },\n\t{ \"HDMAEN\",\t\t0x08, 0x08 },\n\t{ \"HDMAENACK\",\t\t0x08, 0x08 },\n\t{ \"SCSIEN\",\t\t0x20, 0x20 },\n\t{ \"SCSIENACK\",\t\t0x20, 0x20 },\n\t{ \"SCSIENWRDIS\",\t0x40, 0x40 },\n\t{ \"PRELOADEN\",\t\t0x80, 0x80 }\n};\n\nint\nahd_dfcntrl_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(DFCNTRL_parse_table, 11, \"DFCNTRL\",\n\t    0x19, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t DFSTATUS_parse_table[] = {\n\t{ \"FIFOEMP\",\t\t0x01, 0x01 },\n\t{ \"FIFOFULL\",\t\t0x02, 0x02 },\n\t{ \"DFTHRESH\",\t\t0x04, 0x04 },\n\t{ \"HDONE\",\t\t0x08, 0x08 },\n\t{ \"MREQPEND\",\t\t0x10, 0x10 },\n\t{ \"PKT_PRELOAD_AVAIL\",\t0x40, 0x40 },\n\t{ \"PRELOAD_AVAIL\",\t0x80, 0x80 }\n};\n\nint\nahd_dfstatus_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(DFSTATUS_parse_table, 7, \"DFSTATUS\",\n\t    0x1a, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SG_CACHE_SHADOW_parse_table[] = {\n\t{ \"LAST_SEG_DONE\",\t0x01, 0x01 },\n\t{ \"LAST_SEG\",\t\t0x02, 0x02 },\n\t{ \"ODD_SEG\",\t\t0x04, 0x04 },\n\t{ \"SG_ADDR_MASK\",\t0xf8, 0xf8 }\n};\n\nint\nahd_sg_cache_shadow_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SG_CACHE_SHADOW_parse_table, 4, \"SG_CACHE_SHADOW\",\n\t    0x1b, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SCSISEQ0_parse_table[] = {\n\t{ \"SCSIRSTO\",\t\t0x01, 0x01 },\n\t{ \"FORCEBUSFREE\",\t0x10, 0x10 },\n\t{ \"ENARBO\",\t\t0x20, 0x20 },\n\t{ \"ENSELO\",\t\t0x40, 0x40 },\n\t{ \"TEMODEO\",\t\t0x80, 0x80 }\n};\n\nint\nahd_scsiseq0_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SCSISEQ0_parse_table, 5, \"SCSISEQ0\",\n\t    0x3a, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SCSISEQ1_parse_table[] = {\n\t{ \"ALTSTIM\",\t\t0x01, 0x01 },\n\t{ \"ENAUTOATNP\",\t\t0x02, 0x02 },\n\t{ \"MANUALP\",\t\t0x0c, 0x0c },\n\t{ \"ENRSELI\",\t\t0x10, 0x10 },\n\t{ \"ENSELI\",\t\t0x20, 0x20 },\n\t{ \"MANUALCTL\",\t\t0x40, 0x40 }\n};\n\nint\nahd_scsiseq1_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SCSISEQ1_parse_table, 6, \"SCSISEQ1\",\n\t    0x3b, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t DFFSTAT_parse_table[] = {\n\t{ \"CURRFIFO_0\",\t\t0x00, 0x03 },\n\t{ \"CURRFIFO_1\",\t\t0x01, 0x03 },\n\t{ \"CURRFIFO_NONE\",\t0x03, 0x03 },\n\t{ \"FIFO0FREE\",\t\t0x10, 0x10 },\n\t{ \"FIFO1FREE\",\t\t0x20, 0x20 },\n\t{ \"CURRFIFO\",\t\t0x03, 0x03 }\n};\n\nint\nahd_dffstat_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(DFFSTAT_parse_table, 6, \"DFFSTAT\",\n\t    0x3f, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SCSISIGI_parse_table[] = {\n\t{ \"P_DATAOUT\",\t\t0x00, 0xe0 },\n\t{ \"P_DATAOUT_DT\",\t0x20, 0xe0 },\n\t{ \"P_DATAIN\",\t\t0x40, 0xe0 },\n\t{ \"P_DATAIN_DT\",\t0x60, 0xe0 },\n\t{ \"P_COMMAND\",\t\t0x80, 0xe0 },\n\t{ \"P_MESGOUT\",\t\t0xa0, 0xe0 },\n\t{ \"P_STATUS\",\t\t0xc0, 0xe0 },\n\t{ \"P_MESGIN\",\t\t0xe0, 0xe0 },\n\t{ \"ACKI\",\t\t0x01, 0x01 },\n\t{ \"REQI\",\t\t0x02, 0x02 },\n\t{ \"BSYI\",\t\t0x04, 0x04 },\n\t{ \"SELI\",\t\t0x08, 0x08 },\n\t{ \"ATNI\",\t\t0x10, 0x10 },\n\t{ \"MSGI\",\t\t0x20, 0x20 },\n\t{ \"IOI\",\t\t0x40, 0x40 },\n\t{ \"CDI\",\t\t0x80, 0x80 },\n\t{ \"PHASE_MASK\",\t\t0xe0, 0xe0 }\n};\n\nint\nahd_scsisigi_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SCSISIGI_parse_table, 17, \"SCSISIGI\",\n\t    0x41, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SCSIPHASE_parse_table[] = {\n\t{ \"DATA_OUT_PHASE\",\t0x01, 0x03 },\n\t{ \"DATA_IN_PHASE\",\t0x02, 0x03 },\n\t{ \"DATA_PHASE_MASK\",\t0x03, 0x03 },\n\t{ \"MSG_OUT_PHASE\",\t0x04, 0x04 },\n\t{ \"MSG_IN_PHASE\",\t0x08, 0x08 },\n\t{ \"COMMAND_PHASE\",\t0x10, 0x10 },\n\t{ \"STATUS_PHASE\",\t0x20, 0x20 }\n};\n\nint\nahd_scsiphase_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SCSIPHASE_parse_table, 7, \"SCSIPHASE\",\n\t    0x42, regvalue, cur_col, wrap));\n}\n\nint\nahd_scsibus_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"SCSIBUS\",\n\t    0x46, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SELID_parse_table[] = {\n\t{ \"ONEBIT\",\t\t0x08, 0x08 },\n\t{ \"SELID_MASK\",\t\t0xf0, 0xf0 }\n};\n\nint\nahd_selid_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SELID_parse_table, 2, \"SELID\",\n\t    0x49, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SIMODE0_parse_table[] = {\n\t{ \"ENARBDO\",\t\t0x01, 0x01 },\n\t{ \"ENSPIORDY\",\t\t0x02, 0x02 },\n\t{ \"ENOVERRUN\",\t\t0x04, 0x04 },\n\t{ \"ENIOERR\",\t\t0x08, 0x08 },\n\t{ \"ENSELINGO\",\t\t0x10, 0x10 },\n\t{ \"ENSELDI\",\t\t0x20, 0x20 },\n\t{ \"ENSELDO\",\t\t0x40, 0x40 }\n};\n\nint\nahd_simode0_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SIMODE0_parse_table, 7, \"SIMODE0\",\n\t    0x4b, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SSTAT0_parse_table[] = {\n\t{ \"ARBDO\",\t\t0x01, 0x01 },\n\t{ \"SPIORDY\",\t\t0x02, 0x02 },\n\t{ \"OVERRUN\",\t\t0x04, 0x04 },\n\t{ \"IOERR\",\t\t0x08, 0x08 },\n\t{ \"SELINGO\",\t\t0x10, 0x10 },\n\t{ \"SELDI\",\t\t0x20, 0x20 },\n\t{ \"SELDO\",\t\t0x40, 0x40 },\n\t{ \"TARGET\",\t\t0x80, 0x80 }\n};\n\nint\nahd_sstat0_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SSTAT0_parse_table, 8, \"SSTAT0\",\n\t    0x4b, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SSTAT1_parse_table[] = {\n\t{ \"REQINIT\",\t\t0x01, 0x01 },\n\t{ \"STRB2FAST\",\t\t0x02, 0x02 },\n\t{ \"SCSIPERR\",\t\t0x04, 0x04 },\n\t{ \"BUSFREE\",\t\t0x08, 0x08 },\n\t{ \"PHASEMIS\",\t\t0x10, 0x10 },\n\t{ \"SCSIRSTI\",\t\t0x20, 0x20 },\n\t{ \"ATNTARG\",\t\t0x40, 0x40 },\n\t{ \"SELTO\",\t\t0x80, 0x80 }\n};\n\nint\nahd_sstat1_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SSTAT1_parse_table, 8, \"SSTAT1\",\n\t    0x4c, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SSTAT2_parse_table[] = {\n\t{ \"BUSFREE_LQO\",\t0x40, 0xc0 },\n\t{ \"BUSFREE_DFF0\",\t0x80, 0xc0 },\n\t{ \"BUSFREE_DFF1\",\t0xc0, 0xc0 },\n\t{ \"DMADONE\",\t\t0x01, 0x01 },\n\t{ \"SDONE\",\t\t0x02, 0x02 },\n\t{ \"WIDE_RES\",\t\t0x04, 0x04 },\n\t{ \"BSYX\",\t\t0x08, 0x08 },\n\t{ \"EXP_ACTIVE\",\t\t0x10, 0x10 },\n\t{ \"NONPACKREQ\",\t\t0x20, 0x20 },\n\t{ \"BUSFREETIME\",\t0xc0, 0xc0 }\n};\n\nint\nahd_sstat2_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SSTAT2_parse_table, 10, \"SSTAT2\",\n\t    0x4d, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t PERRDIAG_parse_table[] = {\n\t{ \"DTERR\",\t\t0x01, 0x01 },\n\t{ \"DGFORMERR\",\t\t0x02, 0x02 },\n\t{ \"CRCERR\",\t\t0x04, 0x04 },\n\t{ \"AIPERR\",\t\t0x08, 0x08 },\n\t{ \"PARITYERR\",\t\t0x10, 0x10 },\n\t{ \"PREVPHASE\",\t\t0x20, 0x20 },\n\t{ \"HIPERR\",\t\t0x40, 0x40 },\n\t{ \"HIZERO\",\t\t0x80, 0x80 }\n};\n\nint\nahd_perrdiag_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(PERRDIAG_parse_table, 8, \"PERRDIAG\",\n\t    0x4e, regvalue, cur_col, wrap));\n}\n\nint\nahd_soffcnt_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"SOFFCNT\",\n\t    0x4f, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t LQISTAT0_parse_table[] = {\n\t{ \"LQIATNCMD\",\t\t0x01, 0x01 },\n\t{ \"LQIATNLQ\",\t\t0x02, 0x02 },\n\t{ \"LQIBADLQT\",\t\t0x04, 0x04 },\n\t{ \"LQICRCT2\",\t\t0x08, 0x08 },\n\t{ \"LQICRCT1\",\t\t0x10, 0x10 },\n\t{ \"LQIATNQAS\",\t\t0x20, 0x20 }\n};\n\nint\nahd_lqistat0_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(LQISTAT0_parse_table, 6, \"LQISTAT0\",\n\t    0x50, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t LQISTAT1_parse_table[] = {\n\t{ \"LQIOVERI_NLQ\",\t0x01, 0x01 },\n\t{ \"LQIOVERI_LQ\",\t0x02, 0x02 },\n\t{ \"LQIBADLQI\",\t\t0x04, 0x04 },\n\t{ \"LQICRCI_NLQ\",\t0x08, 0x08 },\n\t{ \"LQICRCI_LQ\",\t\t0x10, 0x10 },\n\t{ \"LQIABORT\",\t\t0x20, 0x20 },\n\t{ \"LQIPHASE_NLQ\",\t0x40, 0x40 },\n\t{ \"LQIPHASE_LQ\",\t0x80, 0x80 }\n};\n\nint\nahd_lqistat1_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(LQISTAT1_parse_table, 8, \"LQISTAT1\",\n\t    0x51, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t LQISTAT2_parse_table[] = {\n\t{ \"LQIGSAVAIL\",\t\t0x01, 0x01 },\n\t{ \"LQISTOPCMD\",\t\t0x02, 0x02 },\n\t{ \"LQISTOPLQ\",\t\t0x04, 0x04 },\n\t{ \"LQISTOPPKT\",\t\t0x08, 0x08 },\n\t{ \"LQIWAITFIFO\",\t0x10, 0x10 },\n\t{ \"LQIWORKONLQ\",\t0x20, 0x20 },\n\t{ \"LQIPHASE_OUTPKT\",\t0x40, 0x40 },\n\t{ \"PACKETIZED\",\t\t0x80, 0x80 }\n};\n\nint\nahd_lqistat2_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(LQISTAT2_parse_table, 8, \"LQISTAT2\",\n\t    0x52, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SSTAT3_parse_table[] = {\n\t{ \"OSRAMPERR\",\t\t0x01, 0x01 },\n\t{ \"NTRAMPERR\",\t\t0x02, 0x02 }\n};\n\nint\nahd_sstat3_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SSTAT3_parse_table, 2, \"SSTAT3\",\n\t    0x53, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t LQOSTAT0_parse_table[] = {\n\t{ \"LQOTCRC\",\t\t0x01, 0x01 },\n\t{ \"LQOATNPKT\",\t\t0x02, 0x02 },\n\t{ \"LQOATNLQ\",\t\t0x04, 0x04 },\n\t{ \"LQOSTOPT2\",\t\t0x08, 0x08 },\n\t{ \"LQOTARGSCBPERR\",\t0x10, 0x10 }\n};\n\nint\nahd_lqostat0_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(LQOSTAT0_parse_table, 5, \"LQOSTAT0\",\n\t    0x54, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t LQOSTAT1_parse_table[] = {\n\t{ \"LQOPHACHGINPKT\",\t0x01, 0x01 },\n\t{ \"LQOBUSFREE\",\t\t0x02, 0x02 },\n\t{ \"LQOBADQAS\",\t\t0x04, 0x04 },\n\t{ \"LQOSTOPI2\",\t\t0x08, 0x08 },\n\t{ \"LQOINITSCBPERR\",\t0x10, 0x10 }\n};\n\nint\nahd_lqostat1_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(LQOSTAT1_parse_table, 5, \"LQOSTAT1\",\n\t    0x55, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t LQOSTAT2_parse_table[] = {\n\t{ \"LQOSTOP0\",\t\t0x01, 0x01 },\n\t{ \"LQOPHACHGOUTPKT\",\t0x02, 0x02 },\n\t{ \"LQOWAITFIFO\",\t0x10, 0x10 },\n\t{ \"LQOPKT\",\t\t0xe0, 0xe0 }\n};\n\nint\nahd_lqostat2_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(LQOSTAT2_parse_table, 4, \"LQOSTAT2\",\n\t    0x56, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SIMODE1_parse_table[] = {\n\t{ \"ENREQINIT\",\t\t0x01, 0x01 },\n\t{ \"ENSTRB2FAST\",\t0x02, 0x02 },\n\t{ \"ENSCSIPERR\",\t\t0x04, 0x04 },\n\t{ \"ENBUSFREE\",\t\t0x08, 0x08 },\n\t{ \"ENPHASEMIS\",\t\t0x10, 0x10 },\n\t{ \"ENSCSIRST\",\t\t0x20, 0x20 },\n\t{ \"ENATNTARG\",\t\t0x40, 0x40 },\n\t{ \"ENSELTIMO\",\t\t0x80, 0x80 }\n};\n\nint\nahd_simode1_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SIMODE1_parse_table, 8, \"SIMODE1\",\n\t    0x57, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t DFFSXFRCTL_parse_table[] = {\n\t{ \"RSTCHN\",\t\t0x01, 0x01 },\n\t{ \"CLRCHN\",\t\t0x02, 0x02 },\n\t{ \"CLRSHCNT\",\t\t0x04, 0x04 },\n\t{ \"DFFBITBUCKET\",\t0x08, 0x08 }\n};\n\nint\nahd_dffsxfrctl_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(DFFSXFRCTL_parse_table, 4, \"DFFSXFRCTL\",\n\t    0x5a, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SEQINTSRC_parse_table[] = {\n\t{ \"CFG4TCMD\",\t\t0x01, 0x01 },\n\t{ \"CFG4ICMD\",\t\t0x02, 0x02 },\n\t{ \"CFG4TSTAT\",\t\t0x04, 0x04 },\n\t{ \"CFG4ISTAT\",\t\t0x08, 0x08 },\n\t{ \"CFG4DATA\",\t\t0x10, 0x10 },\n\t{ \"SAVEPTRS\",\t\t0x20, 0x20 },\n\t{ \"CTXTDONE\",\t\t0x40, 0x40 }\n};\n\nint\nahd_seqintsrc_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SEQINTSRC_parse_table, 7, \"SEQINTSRC\",\n\t    0x5b, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SEQIMODE_parse_table[] = {\n\t{ \"ENCFG4TCMD\",\t\t0x01, 0x01 },\n\t{ \"ENCFG4ICMD\",\t\t0x02, 0x02 },\n\t{ \"ENCFG4TSTAT\",\t0x04, 0x04 },\n\t{ \"ENCFG4ISTAT\",\t0x08, 0x08 },\n\t{ \"ENCFG4DATA\",\t\t0x10, 0x10 },\n\t{ \"ENSAVEPTRS\",\t\t0x20, 0x20 },\n\t{ \"ENCTXTDONE\",\t\t0x40, 0x40 }\n};\n\nint\nahd_seqimode_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SEQIMODE_parse_table, 7, \"SEQIMODE\",\n\t    0x5c, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t MDFFSTAT_parse_table[] = {\n\t{ \"FIFOFREE\",\t\t0x01, 0x01 },\n\t{ \"DATAINFIFO\",\t\t0x02, 0x02 },\n\t{ \"DLZERO\",\t\t0x04, 0x04 },\n\t{ \"SHVALID\",\t\t0x08, 0x08 },\n\t{ \"LASTSDONE\",\t\t0x10, 0x10 },\n\t{ \"SHCNTMINUS1\",\t0x20, 0x20 },\n\t{ \"SHCNTNEGATIVE\",\t0x40, 0x40 }\n};\n\nint\nahd_mdffstat_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(MDFFSTAT_parse_table, 7, \"MDFFSTAT\",\n\t    0x5d, regvalue, cur_col, wrap));\n}\n\nint\nahd_seloid_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"SELOID\",\n\t    0x6b, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SG_STATE_parse_table[] = {\n\t{ \"SEGS_AVAIL\",\t\t0x01, 0x01 },\n\t{ \"LOADING_NEEDED\",\t0x02, 0x02 },\n\t{ \"FETCH_INPROG\",\t0x04, 0x04 }\n};\n\nint\nahd_sg_state_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SG_STATE_parse_table, 3, \"SG_STATE\",\n\t    0xa6, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t CCSCBCTL_parse_table[] = {\n\t{ \"CCSCBRESET\",\t\t0x01, 0x01 },\n\t{ \"CCSCBDIR\",\t\t0x04, 0x04 },\n\t{ \"CCSCBEN\",\t\t0x08, 0x08 },\n\t{ \"CCARREN\",\t\t0x10, 0x10 },\n\t{ \"ARRDONE\",\t\t0x40, 0x40 },\n\t{ \"CCSCBDONE\",\t\t0x80, 0x80 }\n};\n\nint\nahd_ccscbctl_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(CCSCBCTL_parse_table, 6, \"CCSCBCTL\",\n\t    0xad, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t CCSGCTL_parse_table[] = {\n\t{ \"CCSGRESET\",\t\t0x01, 0x01 },\n\t{ \"SG_FETCH_REQ\",\t0x02, 0x02 },\n\t{ \"CCSGENACK\",\t\t0x08, 0x08 },\n\t{ \"SG_CACHE_AVAIL\",\t0x10, 0x10 },\n\t{ \"CCSGDONE\",\t\t0x80, 0x80 },\n\t{ \"CCSGEN\",\t\t0x0c, 0x0c }\n};\n\nint\nahd_ccsgctl_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(CCSGCTL_parse_table, 6, \"CCSGCTL\",\n\t    0xad, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SEQCTL0_parse_table[] = {\n\t{ \"LOADRAM\",\t\t0x01, 0x01 },\n\t{ \"SEQRESET\",\t\t0x02, 0x02 },\n\t{ \"STEP\",\t\t0x04, 0x04 },\n\t{ \"BRKADRINTEN\",\t0x08, 0x08 },\n\t{ \"FASTMODE\",\t\t0x10, 0x10 },\n\t{ \"FAILDIS\",\t\t0x20, 0x20 },\n\t{ \"PAUSEDIS\",\t\t0x40, 0x40 },\n\t{ \"PERRORDIS\",\t\t0x80, 0x80 }\n};\n\nint\nahd_seqctl0_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SEQCTL0_parse_table, 8, \"SEQCTL0\",\n\t    0xd6, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SEQINTCTL_parse_table[] = {\n\t{ \"IRET\",\t\t0x01, 0x01 },\n\t{ \"INTMASK1\",\t\t0x02, 0x02 },\n\t{ \"INTMASK2\",\t\t0x04, 0x04 },\n\t{ \"SCS_SEQ_INT1M0\",\t0x08, 0x08 },\n\t{ \"SCS_SEQ_INT1M1\",\t0x10, 0x10 },\n\t{ \"INT1_CONTEXT\",\t0x20, 0x20 },\n\t{ \"INTVEC1DSL\",\t\t0x80, 0x80 }\n};\n\nint\nahd_seqintctl_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SEQINTCTL_parse_table, 7, \"SEQINTCTL\",\n\t    0xd9, regvalue, cur_col, wrap));\n}\n\nint\nahd_sram_base_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"SRAM_BASE\",\n\t    0x100, regvalue, cur_col, wrap));\n}\n\nint\nahd_qfreeze_count_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"QFREEZE_COUNT\",\n\t    0x132, regvalue, cur_col, wrap));\n}\n\nint\nahd_kernel_qfreeze_count_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"KERNEL_QFREEZE_COUNT\",\n\t    0x134, regvalue, cur_col, wrap));\n}\n\nint\nahd_saved_mode_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"SAVED_MODE\",\n\t    0x136, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SEQ_FLAGS_parse_table[] = {\n\t{ \"NO_DISCONNECT\",\t0x01, 0x01 },\n\t{ \"SPHASE_PENDING\",\t0x02, 0x02 },\n\t{ \"DPHASE_PENDING\",\t0x04, 0x04 },\n\t{ \"CMDPHASE_PENDING\",\t0x08, 0x08 },\n\t{ \"TARG_CMD_PENDING\",\t0x10, 0x10 },\n\t{ \"DPHASE\",\t\t0x20, 0x20 },\n\t{ \"NO_CDB_SENT\",\t0x40, 0x40 },\n\t{ \"TARGET_CMD_IS_TAGGED\",0x40, 0x40 },\n\t{ \"NOT_IDENTIFIED\",\t0x80, 0x80 }\n};\n\nint\nahd_seq_flags_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SEQ_FLAGS_parse_table, 9, \"SEQ_FLAGS\",\n\t    0x139, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t LASTPHASE_parse_table[] = {\n\t{ \"P_DATAOUT\",\t\t0x00, 0xe0 },\n\t{ \"P_DATAOUT_DT\",\t0x20, 0xe0 },\n\t{ \"P_DATAIN\",\t\t0x40, 0xe0 },\n\t{ \"P_DATAIN_DT\",\t0x60, 0xe0 },\n\t{ \"P_COMMAND\",\t\t0x80, 0xe0 },\n\t{ \"P_MESGOUT\",\t\t0xa0, 0xe0 },\n\t{ \"P_STATUS\",\t\t0xc0, 0xe0 },\n\t{ \"P_MESGIN\",\t\t0xe0, 0xe0 },\n\t{ \"P_BUSFREE\",\t\t0x01, 0x01 },\n\t{ \"MSGI\",\t\t0x20, 0x20 },\n\t{ \"IOI\",\t\t0x40, 0x40 },\n\t{ \"CDI\",\t\t0x80, 0x80 },\n\t{ \"PHASE_MASK\",\t\t0xe0, 0xe0 }\n};\n\nint\nahd_lastphase_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(LASTPHASE_parse_table, 13, \"LASTPHASE\",\n\t    0x13c, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SEQ_FLAGS2_parse_table[] = {\n\t{ \"PENDING_MK_MESSAGE\",\t0x01, 0x01 },\n\t{ \"TARGET_MSG_PENDING\",\t0x02, 0x02 },\n\t{ \"SELECTOUT_QFROZEN\",\t0x04, 0x04 }\n};\n\nint\nahd_seq_flags2_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SEQ_FLAGS2_parse_table, 3, \"SEQ_FLAGS2\",\n\t    0x14d, regvalue, cur_col, wrap));\n}\n\nint\nahd_mk_message_scb_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"MK_MESSAGE_SCB\",\n\t    0x160, regvalue, cur_col, wrap));\n}\n\nint\nahd_mk_message_scsiid_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"MK_MESSAGE_SCSIID\",\n\t    0x162, regvalue, cur_col, wrap));\n}\n\nint\nahd_scb_base_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(NULL, 0, \"SCB_BASE\",\n\t    0x180, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SCB_CONTROL_parse_table[] = {\n\t{ \"SCB_TAG_TYPE\",\t0x03, 0x03 },\n\t{ \"DISCONNECTED\",\t0x04, 0x04 },\n\t{ \"STATUS_RCVD\",\t0x08, 0x08 },\n\t{ \"MK_MESSAGE\",\t\t0x10, 0x10 },\n\t{ \"TAG_ENB\",\t\t0x20, 0x20 },\n\t{ \"DISCENB\",\t\t0x40, 0x40 },\n\t{ \"TARGET_SCB\",\t\t0x80, 0x80 }\n};\n\nint\nahd_scb_control_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SCB_CONTROL_parse_table, 7, \"SCB_CONTROL\",\n\t    0x192, regvalue, cur_col, wrap));\n}\n\nstatic const ahd_reg_parse_entry_t SCB_SCSIID_parse_table[] = {\n\t{ \"OID\",\t\t0x0f, 0x0f },\n\t{ \"TID\",\t\t0xf0, 0xf0 }\n};\n\nint\nahd_scb_scsiid_print(u_int regvalue, u_int *cur_col, u_int wrap)\n{\n\treturn (ahd_print_register(SCB_SCSIID_parse_table, 2, \"SCB_SCSIID\",\n\t    0x193, regvalue, cur_col, wrap));\n}\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}