Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun 18 12:16:50 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.479   -11761.931                   6142                15643        0.075        0.000                      0                15643        3.750        0.000                       0                  2786  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -38.479   -11761.931                   6142                15643        0.075        0.000                      0                15643        3.750        0.000                       0                  2786  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         6142  Failing Endpoints,  Worst Slack      -38.479ns,  Total Violation   -11761.931ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.479ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.898ns  (logic 15.995ns (34.849%)  route 29.903ns (65.151%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    45.372    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X15Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.898 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.898    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                4.813     7.419    
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                         -45.898    
  -------------------------------------------------------------------
                         slack                                -38.479    

Slack (VIOLATED) :        -38.249ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.912ns  (logic 16.009ns (34.869%)  route 29.903ns (65.131%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    45.372    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X15Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.912 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.912    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -45.912    
  -------------------------------------------------------------------
                         slack                                -38.249    

Slack (VIOLATED) :        -38.174ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.837ns  (logic 15.934ns (34.762%)  route 29.903ns (65.238%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    45.372    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X15Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.837 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.837    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -45.837    
  -------------------------------------------------------------------
                         slack                                -38.174    

Slack (VIOLATED) :        -38.088ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.751ns  (logic 15.848ns (34.639%)  route 29.903ns (65.361%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.872    45.372    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X15Y47         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.751 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.751    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X15Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -45.751    
  -------------------------------------------------------------------
                         slack                                -38.088    

Slack (VIOLATED) :        -36.810ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.515ns  (logic 15.483ns (34.782%)  route 29.032ns (65.218%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    44.515 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.515    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.098     7.704    
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                         -44.515    
  -------------------------------------------------------------------
                         slack                                -36.810    

Slack (VIOLATED) :        -36.734ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.439ns  (logic 15.407ns (34.670%)  route 29.032ns (65.330%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    44.439 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.439    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.098     7.704    
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                         -44.439    
  -------------------------------------------------------------------
                         slack                                -36.734    

Slack (VIOLATED) :        -36.704ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.501ns  (logic 15.469ns (34.761%)  route 29.032ns (65.239%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.190ns
    Computed max time borrow:         5.190ns
    Time borrowed from endpoint:      5.190ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         5.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.501    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.190     7.796    
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                         -44.501    
  -------------------------------------------------------------------
                         slack                                -36.704    

Slack (VIOLATED) :        -36.639ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.344ns  (logic 15.312ns (34.530%)  route 29.032ns (65.470%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.131 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.820    43.951    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    44.344 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.344    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X14Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.098     7.704    
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                         -44.344    
  -------------------------------------------------------------------
                         slack                                -36.639    

Slack (VIOLATED) :        -35.482ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.145ns  (logic 14.933ns (34.611%)  route 28.212ns (65.389%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.145 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.145    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X13Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X13Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -43.145    
  -------------------------------------------------------------------
                         slack                                -35.482    

Slack (VIOLATED) :        -35.407ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.070ns  (logic 14.858ns (34.497%)  route 28.212ns (65.503%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        2.416     3.710    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.834 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.993    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.278    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.402 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343     4.746    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.403     5.273    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.397 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.548    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X25Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.672 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.093 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.377    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.801    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.084    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.208 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.369    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.493 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.795    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.919 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.434     8.354    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.478 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.629    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.753 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.907    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.031 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     9.464    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.588 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.742    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124     9.866 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.129    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.253 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.407    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.834    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X24Y47         LUT1 (Prop_lut1_I0_O)        0.124    10.958 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.487    11.445    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.569 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    11.919    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.043 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.299    12.342    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.466 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    12.624    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.748 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.300    13.048    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.172 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.463    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.587 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.882    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.006 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    14.349    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    14.473 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.772    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.896 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.235    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.359 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    15.662    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.786 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.077    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.201 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    16.502    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.626 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.780    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.904 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    17.254    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.378 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.681    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.805 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    18.101    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.225 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    18.488    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.612 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    18.763    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X25Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.887 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    19.235    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.359 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.517    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.641 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.539    20.180    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.304 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.465    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.589 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.892    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.016 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.177    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.301 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    21.466    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.590 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.446    22.036    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.160 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    22.467    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.591 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.752    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X22Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.876 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.297    23.173    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.297 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.448    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X21Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.572 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    23.863    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.987 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.139    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.263 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    24.556    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.680 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.256    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.380 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.529    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.653 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    25.946    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.070 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    26.218    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.342 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.497    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.621 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.453    27.073    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.197 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.358    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.482 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.165    27.647    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    27.771 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.203    27.974    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X19Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.500 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.641    29.141    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.691 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.627    30.317    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.843 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.643    31.486    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.036 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    32.859    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X18Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.409 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    34.036    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X16Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.586 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.360    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X16Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.910 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.642    36.553    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X14Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.103 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.921    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X14Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.471 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.640    39.110    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X17Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.636 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.647    40.283    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X15Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.809 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.631    41.441    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.967 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.638    42.605    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.070 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.070    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X13Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X13Y47         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.057     7.663    
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                         -43.070    
  -------------------------------------------------------------------
                         slack                                -35.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.859%)  route 0.160ns (53.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.160     1.212    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.157     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.298%)  route 0.177ns (55.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.177     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.118     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.549     0.885    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.081    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.815     1.181    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.885    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.075     0.960    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.551     0.887    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.083    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.887    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.075     0.962    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.110     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.119    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.551     0.887    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.095    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2803, routed)        0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.296     0.887    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.078     0.965    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19     design_1_i/top_0/inst/avgSqrQ_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y23     design_1_i/top_0/inst/avgSqrQ_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y39    design_1_i/top_0/inst/avgSqrQ_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y40    design_1_i/top_0/inst/avgSqrQ_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y40    design_1_i/top_0/inst/avgSqrQ_reg[11]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y42    design_1_i/top_0/inst/avgSqrQ_reg[12]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y42    design_1_i/top_0/inst/avgSqrQ_reg[13]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y40    design_1_i/top_0/inst/avgSqrQ_reg[14]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y42    design_1_i/top_0/inst/avgSqrQ_reg[15]__0/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y50    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y50    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y50    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y50    design_1_i/top_0/inst/ram1/ram_reg_4352_4607_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y50    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y50    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y50    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y50    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y53    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y53    design_1_i/top_0/inst/ram1/ram_reg_4608_4863_3_3/RAMS64E_B/CLK



