INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/ALUv1.0/src/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/ALUv1.0/src/Full_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/ALUv1.0/src/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/ALUv1.0/src/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/User/Downloads/My Files/EN3030_Circuits_and_Systems_Design/Digital_Systems/EN3030_Circuits_and_Systems_Design/ALUv1.0/src/ALU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
