Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 13 01:06:58 2022
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    62          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (124)
5. checking no_input_delay (18)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: clk_butons/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (124)
--------------------------------------------------
 There are 124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.956        0.000                      0                  253        0.103        0.000                      0                  253        3.000        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.021        0.000                      0                   65        0.103        0.000                      0                   65        3.000        0.000                       0                    35  
  clk_out1_clk_wiz_0        2.956        0.000                      0                  188        0.191        0.000                      0                  188        4.130        0.000                       0                    90  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.367ns (43.109%)  route 3.124ns (56.891%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.106    10.577    clk_butons/clear
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_butons/clk_in1
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_butons/nr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.367ns (43.109%)  route 3.124ns (56.891%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.106    10.577    clk_butons/clear
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_butons/clk_in1
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_butons/nr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.367ns (43.109%)  route 3.124ns (56.891%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.106    10.577    clk_butons/clear
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_butons/clk_in1
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_butons/nr_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.367ns (43.109%)  route 3.124ns (56.891%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          1.106    10.577    clk_butons/clear
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_butons/clk_in1
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clk_butons/nr_reg[27]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.367ns (44.301%)  route 2.976ns (55.699%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          0.959    10.429    clk_butons/clear
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_butons/nr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.367ns (44.301%)  route 2.976ns (55.699%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          0.959    10.429    clk_butons/clear
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_butons/nr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.367ns (44.301%)  route 2.976ns (55.699%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          0.959    10.429    clk_butons/clear
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_butons/nr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.367ns (44.301%)  route 2.976ns (55.699%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          0.959    10.429    clk_butons/clear
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_butons/nr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.367ns (44.411%)  route 2.963ns (55.589%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          0.945    10.416    clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    clk_butons/nr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 clk_butons/nr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.367ns (44.411%)  route 2.963ns (55.589%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_butons/nr_reg[0]/Q
                         net (fo=3, routed)           0.547     6.090    clk_butons/nr_reg[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  clk_butons/nr_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.670    clk_butons/nr_reg[0]_i_17_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  clk_butons/nr_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.784    clk_butons/nr_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  clk_butons/nr_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.898    clk_butons/nr_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  clk_butons/nr_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.012    clk_butons/nr_reg[0]_i_16_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  clk_butons/nr_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.126    clk_butons/nr_reg[0]_i_15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  clk_butons/nr_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.240    clk_butons/nr_reg[0]_i_10_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.574 f  clk_butons/nr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.378    clk_butons/p_0_in[26]
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.303     8.681 f  clk_butons/nr[0]_i_3/O
                         net (fo=1, routed)           0.666     9.347    clk_butons/nr[0]_i_3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.471 r  clk_butons/nr[0]_i_1/O
                         net (fo=33, routed)          0.945    10.416    clk_butons/clear
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.622    clk_butons/nr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clk_butons/clk_in1
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_butons/nr_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    clk_butons/nr_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_butons/nr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_butons/nr_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clk_butons/nr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    clk_butons/nr_reg[28]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  clk_butons/nr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.958    clk_butons/clk_in1
    SLICE_X37Y50         FDRE                                         r  clk_butons/nr_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_butons/nr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clk_butons/clk_in1
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_butons/nr_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    clk_butons/nr_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_butons/nr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_butons/nr_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clk_butons/nr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    clk_butons/nr_reg[28]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  clk_butons/nr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.958    clk_butons/clk_in1
    SLICE_X37Y50         FDRE                                         r  clk_butons/nr_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_butons/nr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clk_butons/clk_in1
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_butons/nr_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    clk_butons/nr_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_butons/nr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_butons/nr_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clk_butons/nr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    clk_butons/nr_reg[28]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  clk_butons/nr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.958    clk_butons/clk_in1
    SLICE_X37Y50         FDRE                                         r  clk_butons/nr_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_butons/nr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clk_butons/clk_in1
    SLICE_X37Y49         FDRE                                         r  clk_butons/nr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_butons/nr_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    clk_butons/nr_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk_butons/nr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk_butons/nr_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  clk_butons/nr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    clk_butons/nr_reg[28]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  clk_butons/nr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.958    clk_butons/clk_in1
    SLICE_X37Y50         FDRE                                         r  clk_butons/nr_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_butons/nr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_butons/clk_in1
    SLICE_X37Y45         FDRE                                         r  clk_butons/nr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_butons/nr_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    clk_butons/nr_reg[11]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_butons/nr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_butons/nr_reg[8]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  clk_butons/nr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_butons/clk_in1
    SLICE_X37Y45         FDRE                                         r  clk_butons/nr_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_butons/nr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_butons/clk_in1
    SLICE_X37Y46         FDRE                                         r  clk_butons/nr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_butons/nr_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    clk_butons/nr_reg[15]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_butons/nr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_butons/nr_reg[12]_i_1_n_4
    SLICE_X37Y46         FDRE                                         r  clk_butons/nr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_butons/clk_in1
    SLICE_X37Y46         FDRE                                         r  clk_butons/nr_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_butons/nr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_butons/nr_reg[3]/Q
                         net (fo=2, routed)           0.119     1.706    clk_butons/nr_reg[3]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_butons/nr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_butons/nr_reg[0]_i_2_n_4
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_butons/clk_in1
    SLICE_X37Y43         FDRE                                         r  clk_butons/nr_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_butons/nr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_butons/clk_in1
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_butons/nr_reg[7]/Q
                         net (fo=2, routed)           0.119     1.706    clk_butons/nr_reg[7]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_butons/nr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_butons/nr_reg[4]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_butons/clk_in1
    SLICE_X37Y44         FDRE                                         r  clk_butons/nr_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_butons/nr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clk_butons/clk_in1
    SLICE_X37Y47         FDRE                                         r  clk_butons/nr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_butons/nr_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    clk_butons/nr_reg[19]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_butons/nr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_butons/nr_reg[16]_i_1_n_4
    SLICE_X37Y47         FDRE                                         r  clk_butons/nr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.960    clk_butons/clk_in1
    SLICE_X37Y47         FDRE                                         r  clk_butons/nr_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_butons/nr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_butons/nr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_butons/nr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.447    clk_butons/clk_in1
    SLICE_X37Y48         FDRE                                         r  clk_butons/nr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_butons/nr_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk_butons/nr_reg[23]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_butons/nr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_butons/nr_reg[20]_i_1_n_4
    SLICE_X37Y48         FDRE                                         r  clk_butons/nr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.960    clk_butons/clk_in1
    SLICE_X37Y48         FDRE                                         r  clk_butons/nr_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_butons/nr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X38Y46     clk_butons/clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y43     clk_butons/nr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y45     clk_butons/nr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y45     clk_butons/nr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y46     clk_butons/nr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y46     clk_butons/nr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y46     clk_butons/nr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y46     clk_butons/nr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y46     clk_butons/clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y46     clk_butons/clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y43     clk_butons/nr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y43     clk_butons/nr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     clk_butons/nr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     clk_butons/nr_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     clk_butons/nr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     clk_butons/nr_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y46     clk_butons/clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y46     clk_butons/clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y43     clk_butons/nr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y43     clk_butons/nr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     clk_butons/nr_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     clk_butons/nr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     clk_butons/nr_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     clk_butons/nr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.368ns (24.057%)  route 4.319ns (75.943%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  hPos_reg[14]/Q
                         net (fo=6, routed)           0.825     6.481    hPos_reg_n_0_[14]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  hPos[30]_i_8/O
                         net (fo=1, routed)           0.407     7.012    hPos[30]_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  hPos[30]_i_7/O
                         net (fo=3, routed)           1.131     8.267    hPos[30]_i_7_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.152     8.419 r  vPos[0]_i_7/O
                         net (fo=2, routed)           0.571     8.990    vPos[0]_i_7_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.326     9.316 r  HS_i_3/O
                         net (fo=2, routed)           0.445     9.761    HS_i_3_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.940    10.825    vga_red[3]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517    14.118    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[0]/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    13.781    vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.368ns (24.057%)  route 4.319ns (75.943%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  hPos_reg[14]/Q
                         net (fo=6, routed)           0.825     6.481    hPos_reg_n_0_[14]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  hPos[30]_i_8/O
                         net (fo=1, routed)           0.407     7.012    hPos[30]_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  hPos[30]_i_7/O
                         net (fo=3, routed)           1.131     8.267    hPos[30]_i_7_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.152     8.419 r  vPos[0]_i_7/O
                         net (fo=2, routed)           0.571     8.990    vPos[0]_i_7_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.326     9.316 r  HS_i_3/O
                         net (fo=2, routed)           0.445     9.761    HS_i_3_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.940    10.825    vga_red[3]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517    14.118    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    13.781    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.368ns (24.057%)  route 4.319ns (75.943%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  hPos_reg[14]/Q
                         net (fo=6, routed)           0.825     6.481    hPos_reg_n_0_[14]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  hPos[30]_i_8/O
                         net (fo=1, routed)           0.407     7.012    hPos[30]_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  hPos[30]_i_7/O
                         net (fo=3, routed)           1.131     8.267    hPos[30]_i_7_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.152     8.419 r  vPos[0]_i_7/O
                         net (fo=2, routed)           0.571     8.990    vPos[0]_i_7_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.326     9.316 r  HS_i_3/O
                         net (fo=2, routed)           0.445     9.761    HS_i_3_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.940    10.825    vga_red[3]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517    14.118    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    13.781    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.368ns (24.057%)  route 4.319ns (75.943%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  hPos_reg[14]/Q
                         net (fo=6, routed)           0.825     6.481    hPos_reg_n_0_[14]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  hPos[30]_i_8/O
                         net (fo=1, routed)           0.407     7.012    hPos[30]_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  hPos[30]_i_7/O
                         net (fo=3, routed)           1.131     8.267    hPos[30]_i_7_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.152     8.419 r  vPos[0]_i_7/O
                         net (fo=2, routed)           0.571     8.990    vPos[0]_i_7_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.326     9.316 r  HS_i_3/O
                         net (fo=2, routed)           0.445     9.761    HS_i_3_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.940    10.825    vga_red[3]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517    14.118    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    13.781    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.368ns (24.057%)  route 4.319ns (75.943%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  hPos_reg[14]/Q
                         net (fo=6, routed)           0.825     6.481    hPos_reg_n_0_[14]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  hPos[30]_i_8/O
                         net (fo=1, routed)           0.407     7.012    hPos[30]_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  hPos[30]_i_7/O
                         net (fo=3, routed)           1.131     8.267    hPos[30]_i_7_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.152     8.419 r  vPos[0]_i_7/O
                         net (fo=2, routed)           0.571     8.990    vPos[0]_i_7_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.326     9.316 r  HS_i_3/O
                         net (fo=2, routed)           0.445     9.761    HS_i_3_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.940    10.825    vga_red[3]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517    14.118    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    13.781    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.368ns (24.057%)  route 4.319ns (75.943%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.118 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  hPos_reg[14]/Q
                         net (fo=6, routed)           0.825     6.481    hPos_reg_n_0_[14]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  hPos[30]_i_8/O
                         net (fo=1, routed)           0.407     7.012    hPos[30]_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  hPos[30]_i_7/O
                         net (fo=3, routed)           1.131     8.267    hPos[30]_i_7_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.152     8.419 r  vPos[0]_i_7/O
                         net (fo=2, routed)           0.571     8.990    vPos[0]_i_7_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.326     9.316 r  HS_i_3/O
                         net (fo=2, routed)           0.445     9.761    HS_i_3_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.940    10.825    vga_red[3]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517    14.118    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_red_reg[1]/C
                         clock pessimism              0.260    14.378    
                         clock uncertainty           -0.072    14.305    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    13.781    vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.368ns (24.332%)  route 4.254ns (75.668%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  hPos_reg[14]/Q
                         net (fo=6, routed)           0.825     6.481    hPos_reg_n_0_[14]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  hPos[30]_i_8/O
                         net (fo=1, routed)           0.407     7.012    hPos[30]_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  hPos[30]_i_7/O
                         net (fo=3, routed)           1.131     8.267    hPos[30]_i_7_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.152     8.419 r  vPos[0]_i_7/O
                         net (fo=2, routed)           0.571     8.990    vPos[0]_i_7_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.326     9.316 r  HS_i_3/O
                         net (fo=2, routed)           0.445     9.761    HS_i_3_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.875    10.760    vga_red[3]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  vga_red_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.516    14.117    clk_out1
    SLICE_X2Y38          FDRE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    13.780    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 hPos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_red_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.368ns (24.332%)  route 4.254ns (75.668%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.117 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 r  hPos_reg[14]/Q
                         net (fo=6, routed)           0.825     6.481    hPos_reg_n_0_[14]
    SLICE_X5Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  hPos[30]_i_8/O
                         net (fo=1, routed)           0.407     7.012    hPos[30]_i_8_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  hPos[30]_i_7/O
                         net (fo=3, routed)           1.131     8.267    hPos[30]_i_7_n_0
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.152     8.419 r  vPos[0]_i_7/O
                         net (fo=2, routed)           0.571     8.990    vPos[0]_i_7_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.326     9.316 r  HS_i_3/O
                         net (fo=2, routed)           0.445     9.761    HS_i_3_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  vga_red[3]_i_1/O
                         net (fo=12, routed)          0.875    10.760    vga_red[3]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  vga_red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.516    14.117    clk_out1
    SLICE_X2Y38          FDRE                                         r  vga_red_reg[3]/C
                         clock pessimism              0.260    14.377    
                         clock uncertainty           -0.072    14.304    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    13.780    vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 hPos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.014ns (19.008%)  route 4.321ns (80.992%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.103 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y26          FDRE                                         r  hPos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.656 f  hPos_reg[26]/Q
                         net (fo=8, routed)           1.455     7.111    hPos_reg_n_0_[26]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.235 f  vPos[0]_i_11/O
                         net (fo=2, routed)           0.574     7.809    vPos[0]_i_11_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.933 f  hPos[30]_i_6/O
                         net (fo=1, routed)           1.184     9.117    hPos[30]_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     9.241 f  hPos[30]_i_5/O
                         net (fo=1, routed)           0.151     9.392    hPos[30]_i_5_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.516 r  hPos[30]_i_1/O
                         net (fo=30, routed)          0.957    10.473    hPos[30]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  hPos_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.502    14.103    clk_out1
    SLICE_X6Y26          FDRE                                         r  hPos_reg[25]/C
                         clock pessimism              0.295    14.398    
                         clock uncertainty           -0.072    14.325    
    SLICE_X6Y26          FDRE (Setup_fdre_C_R)       -0.524    13.801    hPos_reg[25]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 hPos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.014ns (19.008%)  route 4.321ns (80.992%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.103 - 9.259 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.617     5.138    clk_out1
    SLICE_X6Y26          FDRE                                         r  hPos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.656 f  hPos_reg[26]/Q
                         net (fo=8, routed)           1.455     7.111    hPos_reg_n_0_[26]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.235 f  vPos[0]_i_11/O
                         net (fo=2, routed)           0.574     7.809    vPos[0]_i_11_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.933 f  hPos[30]_i_6/O
                         net (fo=1, routed)           1.184     9.117    hPos[30]_i_6_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124     9.241 f  hPos[30]_i_5/O
                         net (fo=1, routed)           0.151     9.392    hPos[30]_i_5_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.516 r  hPos[30]_i_1/O
                         net (fo=30, routed)          0.957    10.473    hPos[30]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  hPos_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100 (IN)
                         net (fo=0)                   0.000     9.259    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.058    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.502    14.103    clk_out1
    SLICE_X6Y26          FDRE                                         r  hPos_reg[26]/C
                         clock pessimism              0.295    14.398    
                         clock uncertainty           -0.072    14.325    
    SLICE_X6Y26          FDRE (Setup_fdre_C_R)       -0.524    13.801    hPos_reg[26]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  3.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debd/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debd/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.589     1.472    debd/B2/clk_out1
    SLICE_X1Y17          FDRE                                         r  debd/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debd/B2/Q_reg/Q
                         net (fo=3, routed)           0.133     1.746    debd/B3/N2
    SLICE_X0Y17          FDRE                                         r  debd/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.858     1.985    debd/B3/clk_out1
    SLICE_X0Y17          FDRE                                         r  debd/B3/Q_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.070     1.555    debd/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debl/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debl/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B1/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B1/Q_reg/Q
                         net (fo=3, routed)           0.179     1.759    debl/B2/N1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.823     1.950    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.066     1.505    debl/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ebu/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ebu/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.589     1.472    ebu/B1/clk_out1
    SLICE_X0Y17          FDRE                                         r  ebu/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ebu/B1/Q_reg/Q
                         net (fo=3, routed)           0.184     1.797    ebu/B2/N1
    SLICE_X0Y17          FDRE                                         r  ebu/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.858     1.985    ebu/B2/clk_out1
    SLICE_X0Y17          FDRE                                         r  ebu/B2/Q_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.070     1.542    ebu/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debd/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debd/B2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.589     1.472    debd/B1/clk_out1
    SLICE_X1Y17          FDRE                                         r  debd/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debd/B1/Q_reg/Q
                         net (fo=3, routed)           0.181     1.795    debd/B2/N1
    SLICE_X1Y17          FDRE                                         r  debd/B2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.858     1.985    debd/B2/clk_out1
    SLICE_X1Y17          FDRE                                         r  debd/B2/Q_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.066     1.538    debd/B2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            debl/B3/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.188     1.768    debl/B3/N2
    SLICE_X9Y22          FDRE                                         r  debl/B3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.823     1.950    debl/B3/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B3/Q_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.070     1.509    debl/B3/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 hPos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.583     1.466    clk_out1
    SLICE_X6Y22          FDRE                                         r  hPos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  hPos_reg[11]/Q
                         net (fo=6, routed)           0.139     1.769    hPos_reg_n_0_[11]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  hPos_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    data0[11]
    SLICE_X6Y22          FDRE                                         r  hPos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.851     1.978    clk_out1
    SLICE_X6Y22          FDRE                                         r  hPos_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.134     1.600    hPos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hPos_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.484%)  route 0.151ns (35.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.581     1.464    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  hPos_reg[15]/Q
                         net (fo=8, routed)           0.151     1.779    hPos_reg_n_0_[15]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  hPos_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    data0[15]
    SLICE_X6Y23          FDRE                                         r  hPos_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.849     1.976    clk_out1
    SLICE_X6Y23          FDRE                                         r  hPos_reg[15]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.134     1.598    hPos_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hPos_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.475%)  route 0.151ns (35.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.580     1.463    clk_out1
    SLICE_X6Y24          FDRE                                         r  hPos_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  hPos_reg[19]/Q
                         net (fo=8, routed)           0.151     1.778    hPos_reg_n_0_[19]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  hPos_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    data0[19]
    SLICE_X6Y24          FDRE                                         r  hPos_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.848     1.975    clk_out1
    SLICE_X6Y24          FDRE                                         r  hPos_reg[19]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.134     1.597    hPos_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 hPos_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            hPos_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.475%)  route 0.151ns (35.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.580     1.463    clk_out1
    SLICE_X6Y25          FDRE                                         r  hPos_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  hPos_reg[23]/Q
                         net (fo=8, routed)           0.151     1.778    hPos_reg_n_0_[23]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  hPos_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    data0[23]
    SLICE_X6Y25          FDRE                                         r  hPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.848     1.975    clk_out1
    SLICE_X6Y25          FDRE                                         r  hPos_reg[23]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.134     1.597    hPos_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.515%)  route 0.145ns (36.485%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.583     1.466    clk_out1
    SLICE_X4Y21          FDRE                                         r  vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vPos_reg[6]/Q
                         net (fo=7, routed)           0.145     1.752    vPos_reg[6]
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  vPos_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    vPos_reg[4]_i_1_n_5
    SLICE_X4Y21          FDRE                                         r  vPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.852     1.979    clk_out1
    SLICE_X4Y21          FDRE                                         r  vPos_reg[6]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.105     1.571    vPos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_modifier/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clk_modifier/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y21      HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y21      VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y20      hPos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y22      hPos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y22      hPos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y22      hPos_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y23      hPos_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y23      hPos_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y21      HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y21      HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y21      VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y21      VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y20      hPos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y20      hPos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y22      hPos_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y22      hPos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y22      hPos_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y22      hPos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y21      HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y21      HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y21      VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y21      VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y20      hPos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y20      hPos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y22      hPos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y22      hPos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y22      hPos_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y22      hPos_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_modifier/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_modifier/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_modifier/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 2.145ns (26.468%)  route 5.959ns (73.532%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          2.815     6.906    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.332     7.238 r  ebu/B2/yPos[24]_i_5/O
                         net (fo=1, routed)           0.000     7.238    ebu/B2/yPos[24]_i_5_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.770 r  ebu/B2/yPos_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.770    ebu/B2/yPos_reg[24]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.104 r  ebu/B2/yPos_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.104    ebu_n_31
    SLICE_X1Y28          FDRE                                         r  yPos_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 2.050ns (25.596%)  route 5.959ns (74.404%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          2.815     6.906    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.332     7.238 r  ebu/B2/yPos[24]_i_5/O
                         net (fo=1, routed)           0.000     7.238    ebu/B2/yPos[24]_i_5_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.770 r  ebu/B2/yPos_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.770    ebu/B2/yPos_reg[24]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.009 r  ebu/B2/yPos_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.009    ebu_n_30
    SLICE_X1Y28          FDRE                                         r  yPos_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 2.034ns (25.447%)  route 5.959ns (74.553%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          2.815     6.906    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.332     7.238 r  ebu/B2/yPos[24]_i_5/O
                         net (fo=1, routed)           0.000     7.238    ebu/B2/yPos[24]_i_5_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.770 r  ebu/B2/yPos_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.770    ebu/B2/yPos_reg[24]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.993 r  ebu/B2/yPos_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.993    ebu_n_32
    SLICE_X1Y28          FDRE                                         r  yPos_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 1.885ns (24.030%)  route 5.959ns (75.970%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          2.815     6.906    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.332     7.238 r  ebu/B2/yPos[24]_i_5/O
                         net (fo=1, routed)           0.000     7.238    ebu/B2/yPos[24]_i_5_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.844 r  ebu/B2/yPos_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.844    ebu_n_26
    SLICE_X1Y27          FDRE                                         r  yPos_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 1.826ns (23.455%)  route 5.959ns (76.545%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          2.815     6.906    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.332     7.238 r  ebu/B2/yPos[24]_i_5/O
                         net (fo=1, routed)           0.000     7.238    ebu/B2/yPos[24]_i_5_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.785 r  ebu/B2/yPos_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.785    ebu_n_27
    SLICE_X1Y27          FDRE                                         r  yPos_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 1.703ns (22.226%)  route 5.959ns (77.774%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          2.815     6.906    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.332     7.238 r  ebu/B2/yPos[24]_i_5/O
                         net (fo=1, routed)           0.000     7.238    ebu/B2/yPos[24]_i_5_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.662 r  ebu/B2/yPos_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.662    ebu_n_28
    SLICE_X1Y27          FDRE                                         r  yPos_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.485ns  (logic 1.526ns (20.387%)  route 5.959ns (79.613%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          2.815     6.906    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.332     7.238 r  ebu/B2/yPos[24]_i_5/O
                         net (fo=1, routed)           0.000     7.238    ebu/B2/yPos[24]_i_5_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.485 r  ebu/B2/yPos_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.485    ebu_n_29
    SLICE_X1Y27          FDRE                                         r  yPos_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 2.145ns (29.618%)  route 5.097ns (70.382%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          1.953     6.044    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.332     6.376 r  ebu/B2/yPos[16]_i_5/O
                         net (fo=1, routed)           0.000     6.376    ebu/B2/yPos[16]_i_5_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.908 r  ebu/B2/yPos_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    ebu/B2/yPos_reg[16]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.242 r  ebu/B2/yPos_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.242    ebu_n_24
    SLICE_X1Y26          FDRE                                         r  yPos_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 2.124ns (29.413%)  route 5.097ns (70.587%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          1.953     6.044    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.332     6.376 r  ebu/B2/yPos[16]_i_5/O
                         net (fo=1, routed)           0.000     6.376    ebu/B2/yPos[16]_i_5_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.908 r  ebu/B2/yPos_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    ebu/B2/yPos_reg[16]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.221 r  ebu/B2/yPos_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.221    ebu_n_22
    SLICE_X1Y26          FDRE                                         r  yPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 1.279ns (17.719%)  route 5.939ns (82.281%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  yPos_reg[21]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  yPos_reg[21]/Q
                         net (fo=5, routed)           1.102     1.558    yPos_reg[21]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.682 r  yPos[0]_i_16/O
                         net (fo=1, routed)           0.280     1.962    yPos[0]_i_16_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     2.086 f  yPos[0]_i_12/O
                         net (fo=1, routed)           0.805     2.890    yPos[0]_i_12_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.014 f  yPos[0]_i_6/O
                         net (fo=2, routed)           0.958     3.972    ebu/B2/yPos_reg[0]_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.119     4.091 r  ebu/B2/yPos[0]_i_3/O
                         net (fo=60, routed)          1.209     5.300    ebu/B2/yPos[0]_i_3_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.332     5.632 r  ebu/B2/yPos[0]_i_1/O
                         net (fo=31, routed)          1.586     7.218    ebu_n_0
    SLICE_X1Y28          FDRE                                         r  yPos_reg[28]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xPos_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  xPos_reg[27]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  xPos_reg[27]/Q
                         net (fo=6, routed)           0.149     0.313    debl/B2/xPos_reg[26]
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  debl/B2/xPos[24]_i_2/O
                         net (fo=1, routed)           0.000     0.358    debl/B2/xPos[24]_i_2_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  debl/B2/xPos_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    debl_n_26
    SLICE_X8Y29          FDRE                                         r  xPos_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  yPos_reg[11]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[11]/Q
                         net (fo=6, routed)           0.182     0.323    ebu/B2/yPos_reg[10]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  ebu/B2/yPos[8]_i_2/O
                         net (fo=1, routed)           0.000     0.368    ebu/B2/yPos[8]_i_2_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  ebu/B2/yPos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    ebu_n_10
    SLICE_X1Y23          FDRE                                         r  yPos_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  yPos_reg[3]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[3]/Q
                         net (fo=5, routed)           0.182     0.323    ebu/B2/yPos_reg[2]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  ebu/B2/yPos[0]_i_7/O
                         net (fo=1, routed)           0.000     0.368    ebu/B2/yPos[0]_i_7_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  ebu/B2/yPos_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.431    ebu_n_2
    SLICE_X1Y21          FDRE                                         r  yPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE                         0.000     0.000 r  xPos_reg[23]/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  xPos_reg[23]/Q
                         net (fo=5, routed)           0.161     0.325    debl/B2/xPos_reg[22]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.370 r  debl/B2/xPos[20]_i_2/O
                         net (fo=1, routed)           0.000     0.370    debl/B2/xPos[20]_i_2_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  debl/B2/xPos_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.434    debl_n_22
    SLICE_X8Y28          FDRE                                         r  xPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE                         0.000     0.000 r  xPos_reg[3]/C
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  xPos_reg[3]/Q
                         net (fo=5, routed)           0.161     0.325    debl/B2/xPos_reg[2]
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.370 r  debl/B2/xPos[0]_i_8/O
                         net (fo=1, routed)           0.000     0.370    debl/B2/xPos[0]_i_8_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.434 r  debl/B2/xPos_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.434    debl_n_2
    SLICE_X8Y23          FDRE                                         r  xPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  yPos_reg[24]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[24]/Q
                         net (fo=5, routed)           0.180     0.321    ebu/B2/yPos_reg[23]
    SLICE_X1Y27          LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  ebu/B2/yPos[24]_i_5/O
                         net (fo=1, routed)           0.000     0.366    ebu/B2/yPos[24]_i_5_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.436 r  ebu/B2/yPos_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.436    ebu_n_29
    SLICE_X1Y27          FDRE                                         r  yPos_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  yPos_reg[0]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  yPos_reg[0]/Q
                         net (fo=6, routed)           0.180     0.321    yPos_reg[0]
    SLICE_X1Y21          LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  yPos[0]_i_10/O
                         net (fo=1, routed)           0.000     0.366    ebu/B2/S[0]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.436 r  ebu/B2/yPos_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.436    ebu_n_5
    SLICE_X1Y21          FDRE                                         r  yPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xPos_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xPos_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.273ns (62.528%)  route 0.164ns (37.472%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE                         0.000     0.000 r  xPos_reg[19]/C
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  xPos_reg[19]/Q
                         net (fo=6, routed)           0.164     0.328    debl/B2/xPos_reg[18]
    SLICE_X8Y27          LUT2 (Prop_lut2_I1_O)        0.045     0.373 r  debl/B2/xPos[16]_i_2/O
                         net (fo=1, routed)           0.000     0.373    debl/B2/xPos[16]_i_2_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.437 r  debl/B2/xPos_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    debl_n_18
    SLICE_X8Y27          FDRE                                         r  xPos_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.249ns (56.274%)  route 0.193ns (43.726%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  yPos_reg[19]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[19]/Q
                         net (fo=5, routed)           0.193     0.334    ebu/B2/yPos_reg[18]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  ebu/B2/yPos[16]_i_2/O
                         net (fo=1, routed)           0.000     0.379    ebu/B2/yPos[16]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.442 r  ebu/B2/yPos_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.442    ebu_n_18
    SLICE_X1Y25          FDRE                                         r  yPos_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yPos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yPos_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.249ns (56.266%)  route 0.194ns (43.734%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  yPos_reg[15]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[15]/Q
                         net (fo=5, routed)           0.194     0.335    ebu/B2/yPos_reg[14]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.380 r  ebu/B2/yPos[12]_i_2/O
                         net (fo=1, routed)           0.000     0.380    ebu/B2/yPos[12]_i_2_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.443 r  ebu/B2/yPos_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.443    ebu_n_14
    SLICE_X1Y24          FDRE                                         r  yPos_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debr/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 4.110ns (54.918%)  route 3.374ns (45.082%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.552     5.073    debr/B1/clk_out1
    SLICE_X9Y22          FDRE                                         r  debr/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debr/B1/Q_reg/Q
                         net (fo=3, routed)           0.808     6.337    debr/B1/N1
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  debr/B1/LED3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.566     9.027    LED3_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.557 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    12.557    LED3
    E19                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 4.319ns (59.546%)  route 2.934ns (40.454%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.552     5.073    debl/B1/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  debl/B1/Q_reg/Q
                         net (fo=3, routed)           0.815     6.344    debl/B1/N1
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.152     6.496 r  debl/B1/LED1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.119     8.616    LED1_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.711    12.327 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    12.327    LED1
    V19                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ebu/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 4.081ns (57.839%)  route 2.975ns (42.161%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.629     5.150    ebu/B2/clk_out1
    SLICE_X0Y17          FDRE                                         r  ebu/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  ebu/B2/Q_reg/Q
                         net (fo=3, routed)           1.150     6.756    ebu/B1/N2
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.880 r  ebu/B1/LED2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.825     8.705    LED2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.206 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    12.206    LED2
    U19                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debd/B3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.313ns (62.106%)  route 2.631ns (37.894%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.629     5.150    debd/B3/clk_out1
    SLICE_X0Y17          FDRE                                         r  debd/B3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  debd/B3/Q_reg/Q
                         net (fo=2, routed)           0.510     6.116    debd/B1/N3
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.150     6.266 r  debd/B1/LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.122     8.388    LED4_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.094 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    12.094    LED4
    U16                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 4.185ns (66.930%)  route 2.068ns (33.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.636     5.157    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           2.068     7.703    VGA_GREEN_O_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.707    11.411 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.411    VGA_GREEN_O[3]
    D17                                                               r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.175ns  (logic 4.151ns (67.234%)  route 2.023ns (32.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.635     5.156    clk_out1
    SLICE_X2Y38          FDRE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478     5.634 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           2.023     7.657    VGA_RED_O_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.673    11.331 r  VGA_RED_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.331    VGA_RED_O[3]
    N19                                                               r  VGA_RED_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_RED_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.010ns  (logic 4.169ns (69.377%)  route 1.840ns (30.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.636     5.157    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  vga_red_reg[1]/Q
                         net (fo=1, routed)           1.840     7.476    VGA_RED_O_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.691    11.167 r  VGA_RED_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.167    VGA_RED_O[1]
    H19                                                               r  VGA_RED_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.020ns  (logic 3.953ns (65.654%)  route 2.068ns (34.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.624     5.145    clk_out1
    SLICE_X3Y21          FDRE                                         r  HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  HS_reg/Q
                         net (fo=1, routed)           2.068     7.669    VGA_HS_O_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.166 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000    11.166    VGA_HS_O
    P19                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 4.116ns (68.731%)  route 1.872ns (31.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.624     5.145    clk_out1
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           1.872     7.437    VGA_BLUE_O_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.697    11.133 r  VGA_BLUE_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.133    VGA_BLUE_O[3]
    J18                                                               r  VGA_BLUE_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_BLUE_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.963ns  (logic 4.097ns (68.712%)  route 1.866ns (31.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     5.096    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.624     5.145    clk_out1
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  vga_blue_reg[1]/Q
                         net (fo=1, routed)           1.866     7.430    VGA_BLUE_O_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.678    11.108 r  VGA_BLUE_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.108    VGA_BLUE_O[1]
    L18                                                               r  VGA_BLUE_O[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.301ns (46.868%)  route 0.341ns (53.132%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.734    debl/B2/N2
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  debl/B2/xPos[0]_i_3/O
                         net (fo=60, routed)          0.188     1.966    debl/B2/sel
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.045     2.011 r  debl/B2/xPos[4]_i_5/O
                         net (fo=1, routed)           0.000     2.011    debl/B2/xPos[4]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.081 r  debl/B2/xPos_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.081    debl_n_9
    SLICE_X8Y24          FDRE                                         r  xPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.336ns (49.614%)  route 0.341ns (50.386%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.734    debl/B2/N2
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  debl/B2/xPos[0]_i_3/O
                         net (fo=60, routed)          0.188     1.966    debl/B2/sel
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.045     2.011 r  debl/B2/xPos[4]_i_5/O
                         net (fo=1, routed)           0.000     2.011    debl/B2/xPos[4]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.116 r  debl/B2/xPos_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.116    debl_n_8
    SLICE_X8Y24          FDRE                                         r  xPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.335ns (48.117%)  route 0.361ns (51.883%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.734    debl/B2/N2
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  debl/B2/xPos[0]_i_3/O
                         net (fo=60, routed)          0.208     1.986    debl/B2/sel
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.135 r  debl/B2/xPos_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.135    debl_n_3
    SLICE_X8Y23          FDRE                                         r  xPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.297ns (41.849%)  route 0.413ns (58.151%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.734    debl/B2/N2
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  debl/B2/xPos[0]_i_3/O
                         net (fo=60, routed)          0.259     2.038    debl/B2/sel
    SLICE_X8Y23          LUT2 (Prop_lut2_I0_O)        0.045     2.083 r  debl/B2/xPos[0]_i_10/O
                         net (fo=1, routed)           0.000     2.083    debl/B2/xPos[0]_i_10_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.149 r  debl/B2/xPos_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.149    debl_n_4
    SLICE_X8Y23          FDRE                                         r  xPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.356ns (49.637%)  route 0.361ns (50.363%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.734    debl/B2/N2
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  debl/B2/xPos[0]_i_3/O
                         net (fo=60, routed)          0.208     1.986    debl/B2/sel
    SLICE_X8Y23          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     2.156 r  debl/B2/xPos_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.156    debl_n_2
    SLICE_X8Y23          FDRE                                         r  xPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.376ns (52.424%)  route 0.341ns (47.576%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.734    debl/B2/N2
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  debl/B2/xPos[0]_i_3/O
                         net (fo=60, routed)          0.188     1.966    debl/B2/sel
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.045     2.011 r  debl/B2/xPos[4]_i_5/O
                         net (fo=1, routed)           0.000     2.011    debl/B2/xPos[4]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.156 r  debl/B2/xPos_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.156    debl_n_7
    SLICE_X8Y24          FDRE                                         r  xPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.396ns (53.715%)  route 0.341ns (46.285%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.734    debl/B2/N2
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  debl/B2/xPos[0]_i_3/O
                         net (fo=60, routed)          0.188     1.966    debl/B2/sel
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.045     2.011 r  debl/B2/xPos[4]_i_5/O
                         net (fo=1, routed)           0.000     2.011    debl/B2/xPos[4]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     2.176 r  debl/B2/xPos_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.176    debl_n_6
    SLICE_X8Y24          FDRE                                         r  xPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.429ns (55.054%)  route 0.350ns (44.946%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.734    debl/B2/N2
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  debl/B2/xPos[0]_i_3/O
                         net (fo=60, routed)          0.188     1.966    debl/B2/sel
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.045     2.011 r  debl/B2/xPos[4]_i_5/O
                         net (fo=1, routed)           0.000     2.011    debl/B2/xPos[4]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.156 r  debl/B2/xPos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.165    debl/B2/xPos_reg[4]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.218 r  debl/B2/xPos_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.218    debl_n_13
    SLICE_X8Y25          FDRE                                         r  xPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debl/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.442ns (55.792%)  route 0.350ns (44.208%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.556     1.439    debl/B2/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  debl/B2/Q_reg/Q
                         net (fo=3, routed)           0.154     1.734    debl/B2/N2
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.045     1.779 r  debl/B2/xPos[0]_i_3/O
                         net (fo=60, routed)          0.188     1.966    debl/B2/sel
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.045     2.011 r  debl/B2/xPos[4]_i_5/O
                         net (fo=1, routed)           0.000     2.011    debl/B2/xPos[4]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.156 r  debl/B2/xPos_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.165    debl/B2/xPos_reg[4]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.231 r  debl/B2/xPos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.231    debl_n_11
    SLICE_X8Y25          FDRE                                         r  xPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debr/B2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            xPos_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.231ns (28.988%)  route 0.566ns (71.012%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.554     1.437    debr/B2/clk_out1
    SLICE_X9Y23          FDRE                                         r  debr/B2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  debr/B2/Q_reg/Q
                         net (fo=3, routed)           0.220     1.798    debr/B1/N2
    SLICE_X9Y23          LUT6 (Prop_lut6_I1_O)        0.045     1.843 f  debr/B1/xPos[0]_i_5/O
                         net (fo=1, routed)           0.221     2.064    debl/B2/xPos_reg[0]_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I2_O)        0.045     2.109 r  debl/B2/xPos[0]_i_1/O
                         net (fo=31, routed)          0.125     2.234    debl_n_0
    SLICE_X8Y24          FDRE                                         r  xPos_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK_100 (IN)
                         net (fo=0)                   0.000     5.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575    10.096    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.763 f  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.425    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           1.575    10.096    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_modifier/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_modifier/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     1.432    clk_modifier/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.372 r  clk_modifier/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.858    clk_modifier/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_modifier/clkf_buf/O
                         net (fo=1, routed)           0.549     1.432    clk_modifier/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_modifier/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_butons/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 4.135ns (53.205%)  route 3.637ns (46.795%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_butons/clk_in1
    SLICE_X38Y46         FDRE                                         r  clk_butons/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  clk_butons/clk_reg/Q
                         net (fo=2, routed)           0.711     6.316    LEDB_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.412 r  LEDB_OBUF_BUFG_inst/O
                         net (fo=63, routed)          2.926     9.338    LEDB_OBUF_BUFG
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.859 r  LEDB_OBUF_inst/O
                         net (fo=0)                   0.000    12.859    LEDB
    L1                                                                r  LEDB (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_butons/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.412ns (58.163%)  route 1.016ns (41.837%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_butons/clk_in1
    SLICE_X38Y46         FDRE                                         r  clk_butons/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_butons/clk_reg/Q
                         net (fo=2, routed)           0.270     1.881    LEDB_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.907 r  LEDB_OBUF_BUFG_inst/O
                         net (fo=63, routed)          0.745     2.652    LEDB_OBUF_BUFG
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.874 r  LEDB_OBUF_inst/O
                         net (fo=0)                   0.000     3.874    LEDB
    L1                                                                r  LEDB (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.028ns  (logic 2.864ns (40.754%)  route 4.164ns (59.246%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          1.248     6.875    vga_red[3]_i_6_n_0
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.153     7.028 r  vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.028    vga_red[1]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517     4.858    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_red_reg[1]/C

Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.005ns  (logic 2.861ns (40.842%)  route 4.144ns (59.158%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          1.229     6.855    vga_red[3]_i_6_n_0
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.150     7.005 r  vga_red[3]_i_2/O
                         net (fo=1, routed)           0.000     7.005    vga_red[3]_i_2_n_0
    SLICE_X2Y38          FDRE                                         r  vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.516     4.857    clk_out1
    SLICE_X2Y38          FDRE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 2.835ns (40.508%)  route 4.164ns (59.492%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          1.248     6.875    vga_red[3]_i_6_n_0
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.124     6.999 r  vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000     6.999    vga_red[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517     4.858    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_red_reg[0]/C

Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.979ns  (logic 2.835ns (40.622%)  route 4.144ns (59.378%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          1.229     6.855    vga_red[3]_i_6_n_0
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.124     6.979 r  vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     6.979    vga_red[2]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.516     4.857    clk_out1
    SLICE_X2Y38          FDRE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.874ns  (logic 2.861ns (41.623%)  route 4.013ns (58.377%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          1.097     6.724    vga_red[3]_i_6_n_0
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.150     6.874 r  vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000     6.874    vga_green[3]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517     4.858    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[3]/C

Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.848ns  (logic 2.835ns (41.401%)  route 4.013ns (58.599%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          1.097     6.724    vga_red[3]_i_6_n_0
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.124     6.848 r  vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     6.848    vga_green[2]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517     4.858    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[2]/C

Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.604ns  (logic 2.835ns (42.931%)  route 3.769ns (57.069%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          0.853     6.480    vga_red[3]_i_6_n_0
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.124     6.604 r  vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     6.604    vga_green[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517     4.858    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 2.827ns (42.862%)  route 3.769ns (57.138%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          0.853     6.480    vga_red[3]_i_6_n_0
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.116     6.596 r  vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     6.596    vga_green[1]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.517     4.858    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[1]/C

Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.194ns  (logic 2.835ns (45.771%)  route 3.359ns (54.229%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          0.443     6.070    vga_red[3]_i_6_n_0
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.124     6.194 r  vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.194    vga_blue[2]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.507     4.848    clk_out1
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[2]/C

Slack:                    inf
  Source:                 xPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.190ns  (logic 2.835ns (45.801%)  route 3.355ns (54.199%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  xPos_reg[7]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  xPos_reg[7]/Q
                         net (fo=7, routed)           0.898     1.416    xPos_reg[7]
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.540 r  vga_red[3]_i_165/O
                         net (fo=1, routed)           0.000     1.540    vga_red[3]_i_165_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.072 r  vga_red_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_red_reg[3]_i_136_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.186 r  vga_red_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga_red_reg[3]_i_135_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.300 r  vga_red_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     2.300    vga_red_reg[3]_i_97_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.522 r  vga_red_reg[3]_i_96/O[0]
                         net (fo=2, routed)           1.112     3.634    vga_red5[19]
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.299     3.933 r  vga_red[3]_i_54/O
                         net (fo=1, routed)           0.000     3.933    vga_red[3]_i_54_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.483 r  vga_red_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.483    vga_red_reg[3]_i_11_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  vga_red_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.906     5.502    vga_red4
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     5.626 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          0.439     6.066    vga_red[3]_i_6_n_0
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.124     6.190 r  vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     6.190    vga_blue[0]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     4.798    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.669 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.250    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          1.507     4.848    clk_out1
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debd/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.221ns (37.425%)  route 0.369ns (62.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.369     0.589    debd/B1/BTND_IBUF
    SLICE_X1Y17          FDRE                                         r  debd/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.858     1.985    debd/B1/clk_out1
    SLICE_X1Y17          FDRE                                         r  debd/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            ebu/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.222ns (35.433%)  route 0.404ns (64.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.404     0.626    ebu/B1/BTNU_IBUF
    SLICE_X0Y17          FDRE                                         r  ebu/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.858     1.985    ebu/B1/clk_out1
    SLICE_X0Y17          FDRE                                         r  ebu/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            debl/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.219ns (29.907%)  route 0.514ns (70.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.514     0.734    debl/B1/BTNL_IBUF
    SLICE_X9Y22          FDRE                                         r  debl/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.823     1.950    debl/B1/clk_out1
    SLICE_X9Y22          FDRE                                         r  debl/B1/Q_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debr/B1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.219ns (26.387%)  route 0.612ns (73.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.612     0.831    debr/B1/BTNR_IBUF
    SLICE_X9Y22          FDRE                                         r  debr/B1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.823     1.950    debr/B1/clk_out1
    SLICE_X9Y22          FDRE                                         r  debr/B1/Q_reg/C

Slack:                    inf
  Source:                 VGA_BLUE_I[2]
                            (input port)
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.279ns (27.585%)  route 0.733ns (72.415%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  VGA_BLUE_I[2] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  VGA_BLUE_I_IBUF[2]_inst/O
                         net (fo=1, routed)           0.733     0.967    VGA_BLUE_I_IBUF[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.045     1.012 r  vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.012    vga_blue[2]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.854     1.981    clk_out1
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[2]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[1]
                            (input port)
  Destination:            vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.260ns (25.421%)  route 0.762ns (74.579%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  VGA_BLUE_I[1] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  VGA_BLUE_I_IBUF[1]_inst/O
                         net (fo=1, routed)           0.762     0.980    VGA_BLUE_I_IBUF[1]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.042     1.022 r  vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.022    vga_blue[1]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.854     1.981    clk_out1
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[1]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[3]
                            (input port)
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.262ns (24.302%)  route 0.816ns (75.698%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  VGA_BLUE_I[3] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  VGA_BLUE_I_IBUF[3]_inst/O
                         net (fo=1, routed)           0.816     1.035    VGA_BLUE_I_IBUF[3]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.043     1.078 r  vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.078    vga_blue[3]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.854     1.981    clk_out1
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[3]/C

Slack:                    inf
  Source:                 VGA_BLUE_I[0]
                            (input port)
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.272ns (23.441%)  route 0.888ns (76.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  VGA_BLUE_I[0] (IN)
                         net (fo=0)                   0.000     0.000    VGA_BLUE_I[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  VGA_BLUE_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.888     1.115    VGA_BLUE_I_IBUF[0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.045     1.160 r  vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.160    vga_blue[0]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.854     1.981    clk_out1
    SLICE_X0Y28          FDRE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.516ns (38.094%)  route 0.839ns (61.906%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  yPos_reg[2]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[2]/Q
                         net (fo=6, routed)           0.221     0.362    yPos_reg[2]
    SLICE_X3Y23          LUT4 (Prop_lut4_I3_O)        0.049     0.411 r  vga_red[3]_i_155/O
                         net (fo=1, routed)           0.000     0.411    vga_red[3]_i_155_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.530 r  vga_red_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     0.530    vga_red_reg[3]_i_116_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.569 r  vga_red_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.009     0.578    vga_red_reg[3]_i_76_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.617 r  vga_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.617    vga_red_reg[3]_i_38_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.656 r  vga_red_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.271     0.926    vga_red2
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.971 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          0.338     1.310    vga_red[3]_i_6_n_0
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.045     1.355 r  vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.355    vga_green[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.865     1.992    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[0]/C

Slack:                    inf
  Source:                 yPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.519ns (38.231%)  route 0.839ns (61.769%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  yPos_reg[2]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  yPos_reg[2]/Q
                         net (fo=6, routed)           0.221     0.362    yPos_reg[2]
    SLICE_X3Y23          LUT4 (Prop_lut4_I3_O)        0.049     0.411 r  vga_red[3]_i_155/O
                         net (fo=1, routed)           0.000     0.411    vga_red[3]_i_155_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.530 r  vga_red_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     0.530    vga_red_reg[3]_i_116_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.569 r  vga_red_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.009     0.578    vga_red_reg[3]_i_76_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.617 r  vga_red_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.617    vga_red_reg[3]_i_38_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.656 r  vga_red_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.271     0.926    vga_red2
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.971 f  vga_red[3]_i_6/O
                         net (fo=12, routed)          0.338     1.310    vga_red[3]_i_6_n_0
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.048     1.358 r  vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.358    vga_green[1]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     1.944    clk_modifier/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  clk_modifier/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    clk_modifier/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_modifier/clkout1_buf/O
                         net (fo=88, routed)          0.865     1.992    clk_out1
    SLICE_X2Y40          FDRE                                         r  vga_green_reg[1]/C





