{
  "module_name": "hdmi.h",
  "hash_id": "fb593007aacd07b8fddd2fedbaefd18287048afef33308bf257b98d4391103c2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/tegra/hdmi.h",
  "human_readable_source": " \n \n\n#ifndef TEGRA_HDMI_H\n#define TEGRA_HDMI_H 1\n\n \n#define HDMI_CTXSW\t\t\t\t\t\t0x00\n\n#define HDMI_NV_PDISP_SOR_STATE0\t\t\t\t0x01\n#define SOR_STATE_UPDATE (1 << 0)\n\n#define HDMI_NV_PDISP_SOR_STATE1\t\t\t\t0x02\n#define SOR_STATE_ASY_HEAD_OPMODE_AWAKE (2 << 0)\n#define SOR_STATE_ASY_ORMODE_NORMAL     (1 << 2)\n#define SOR_STATE_ATTACHED              (1 << 3)\n\n#define HDMI_NV_PDISP_SOR_STATE2\t\t\t\t0x03\n#define SOR_STATE_ASY_OWNER_NONE         (0 <<  0)\n#define SOR_STATE_ASY_OWNER_HEAD0        (1 <<  0)\n#define SOR_STATE_ASY_SUBOWNER_NONE      (0 <<  4)\n#define SOR_STATE_ASY_SUBOWNER_SUBHEAD0  (1 <<  4)\n#define SOR_STATE_ASY_SUBOWNER_SUBHEAD1  (2 <<  4)\n#define SOR_STATE_ASY_SUBOWNER_BOTH      (3 <<  4)\n#define SOR_STATE_ASY_CRCMODE_ACTIVE     (0 <<  6)\n#define SOR_STATE_ASY_CRCMODE_COMPLETE   (1 <<  6)\n#define SOR_STATE_ASY_CRCMODE_NON_ACTIVE (2 <<  6)\n#define SOR_STATE_ASY_PROTOCOL_SINGLE_TMDS_A (1 << 8)\n#define SOR_STATE_ASY_PROTOCOL_CUSTOM        (15 << 8)\n#define SOR_STATE_ASY_HSYNCPOL_POS       (0 << 12)\n#define SOR_STATE_ASY_HSYNCPOL_NEG       (1 << 12)\n#define SOR_STATE_ASY_VSYNCPOL_POS       (0 << 13)\n#define SOR_STATE_ASY_VSYNCPOL_NEG       (1 << 13)\n#define SOR_STATE_ASY_DEPOL_POS          (0 << 14)\n#define SOR_STATE_ASY_DEPOL_NEG          (1 << 14)\n\n#define HDMI_NV_PDISP_RG_HDCP_AN_MSB\t\t\t\t0x04\n#define HDMI_NV_PDISP_RG_HDCP_AN_LSB\t\t\t\t0x05\n#define HDMI_NV_PDISP_RG_HDCP_CN_MSB\t\t\t\t0x06\n#define HDMI_NV_PDISP_RG_HDCP_CN_LSB\t\t\t\t0x07\n#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB\t\t\t\t0x08\n#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB\t\t\t\t0x09\n#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB\t\t\t\t0x0a\n#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB\t\t\t\t0x0b\n#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB\t\t\t\t0x0c\n#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB\t\t\t\t0x0d\n#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB\t\t\t\t0x0e\n#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB\t\t\t\t0x0f\n#define HDMI_NV_PDISP_RG_HDCP_CTRL\t\t\t\t0x10\n#define HDMI_NV_PDISP_RG_HDCP_CMODE\t\t\t\t0x11\n#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB\t\t\t0x12\n#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB\t\t\t0x13\n#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB\t\t\t0x14\n#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2\t\t\t0x15\n#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1\t\t\t0x16\n#define HDMI_NV_PDISP_RG_HDCP_RI\t\t\t\t0x17\n#define HDMI_NV_PDISP_RG_HDCP_CS_MSB\t\t\t\t0x18\n#define HDMI_NV_PDISP_RG_HDCP_CS_LSB\t\t\t\t0x19\n#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0\t\t\t\t0x1a\n#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0\t\t\t0x1b\n#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1\t\t\t\t0x1c\n#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2\t\t\t\t0x1d\n\n#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL\t\t\t0x1e\n#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS\t\t0x1f\n#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER\t\t0x20\n#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW\t\t0x21\n#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH\t0x22\n#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL\t\t\t0x23\n#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS\t\t\t0x24\n#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER\t\t\t0x25\n#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW\t\t0x26\n#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH\t\t0x27\n#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW\t\t0x28\n#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH\t\t0x29\n\n#define INFOFRAME_CTRL_ENABLE (1 << 0)\n\n#define INFOFRAME_HEADER_TYPE(x)    (((x) & 0xff) <<  0)\n#define INFOFRAME_HEADER_VERSION(x) (((x) & 0xff) <<  8)\n#define INFOFRAME_HEADER_LEN(x)     (((x) & 0x0f) << 16)\n\n#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL\t\t\t\t0x2a\n#define GENERIC_CTRL_ENABLE (1 <<  0)\n#define GENERIC_CTRL_OTHER  (1 <<  4)\n#define GENERIC_CTRL_SINGLE (1 <<  8)\n#define GENERIC_CTRL_HBLANK (1 << 12)\n#define GENERIC_CTRL_AUDIO  (1 << 16)\n\n#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS\t\t\t0x2b\n#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER\t\t\t0x2c\n#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW\t\t\t0x2d\n#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH\t\t0x2e\n#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW\t\t\t0x2f\n#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH\t\t0x30\n#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW\t\t\t0x31\n#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH\t\t0x32\n#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW\t\t\t0x33\n#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH\t\t0x34\n\n#define HDMI_NV_PDISP_HDMI_ACR_CTRL\t\t\t\t0x35\n#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW\t\t\t0x36\n#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH\t\t0x37\n#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW\t\t\t0x38\n#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH\t\t0x39\n#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW\t\t\t0x3a\n#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH\t\t0x3b\n#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW\t\t\t0x3c\n#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH\t\t0x3d\n#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW\t\t\t0x3e\n#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH\t\t0x3f\n#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW\t\t\t0x40\n#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH\t\t0x41\n#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW\t\t\t0x42\n#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH\t\t0x43\n\n#define ACR_SUBPACK_CTS(x) (((x) & 0xffffff) << 8)\n#define ACR_SUBPACK_N(x)   (((x) & 0xffffff) << 0)\n#define ACR_ENABLE         (1 << 31)\n\n#define HDMI_NV_PDISP_HDMI_CTRL\t\t\t\t\t0x44\n#define HDMI_CTRL_REKEY(x)         (((x) & 0x7f) <<  0)\n#define HDMI_CTRL_MAX_AC_PACKET(x) (((x) & 0x1f) << 16)\n#define HDMI_CTRL_ENABLE           (1 << 30)\n\n#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT\t\t\t0x45\n#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW\t\t\t\t0x46\n#define VSYNC_WINDOW_END(x)   (((x) & 0x3ff) <<  0)\n#define VSYNC_WINDOW_START(x) (((x) & 0x3ff) << 16)\n#define VSYNC_WINDOW_ENABLE   (1 << 31)\n\n#define HDMI_NV_PDISP_HDMI_GCP_CTRL\t\t\t\t0x47\n#define HDMI_NV_PDISP_HDMI_GCP_STATUS\t\t\t\t0x48\n#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK\t\t\t\t0x49\n#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1\t\t\t0x4a\n#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2\t\t\t0x4b\n#define HDMI_NV_PDISP_HDMI_EMU0\t\t\t\t\t0x4c\n#define HDMI_NV_PDISP_HDMI_EMU1\t\t\t\t\t0x4d\n#define HDMI_NV_PDISP_HDMI_EMU1_RDATA\t\t\t\t0x4e\n\n#define HDMI_NV_PDISP_HDMI_SPARE\t\t\t\t0x4f\n#define SPARE_HW_CTS           (1 << 0)\n#define SPARE_FORCE_SW_CTS     (1 << 1)\n#define SPARE_CTS_RESET_VAL(x) (((x) & 0x7) << 16)\n\n#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1\t\t\t0x50\n#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2\t\t\t0x51\n#define HDMI_NV_PDISP_HDMI_HDCPRIF_ROM_CTRL\t\t\t0x53\n#define HDMI_NV_PDISP_SOR_CAP\t\t\t\t\t0x54\n#define HDMI_NV_PDISP_SOR_PWR\t\t\t\t\t0x55\n#define SOR_PWR_NORMAL_STATE_PD     (0 <<  0)\n#define SOR_PWR_NORMAL_STATE_PU     (1 <<  0)\n#define SOR_PWR_NORMAL_START_NORMAL (0 <<  1)\n#define SOR_PWR_NORMAL_START_ALT    (1 <<  1)\n#define SOR_PWR_SAFE_STATE_PD       (0 << 16)\n#define SOR_PWR_SAFE_STATE_PU       (1 << 16)\n#define SOR_PWR_SETTING_NEW_DONE    (0 << 31)\n#define SOR_PWR_SETTING_NEW_PENDING (1 << 31)\n#define SOR_PWR_SETTING_NEW_TRIGGER (1 << 31)\n\n#define HDMI_NV_PDISP_SOR_TEST\t\t\t\t\t0x56\n#define HDMI_NV_PDISP_SOR_PLL0\t\t\t\t\t0x57\n#define SOR_PLL_PWR            (1 << 0)\n#define SOR_PLL_PDBG           (1 << 1)\n#define SOR_PLL_VCAPD          (1 << 2)\n#define SOR_PLL_PDPORT         (1 << 3)\n#define SOR_PLL_RESISTORSEL    (1 << 4)\n#define SOR_PLL_PULLDOWN       (1 << 5)\n#define SOR_PLL_VCOCAP(x)      (((x) & 0xf) <<  8)\n#define SOR_PLL_BG_V17_S(x)    (((x) & 0xf) << 12)\n#define SOR_PLL_FILTER(x)      (((x) & 0xf) << 16)\n#define SOR_PLL_ICHPMP(x)      (((x) & 0xf) << 24)\n#define SOR_PLL_TX_REG_LOAD(x) (((x) & 0xf) << 28)\n\n#define HDMI_NV_PDISP_SOR_PLL1\t\t\t\t\t0x58\n#define SOR_PLL_TMDS_TERM_ENABLE (1 << 8)\n#define SOR_PLL_TMDS_TERMADJ(x)  (((x) & 0xf) <<  9)\n#define SOR_PLL_LOADADJ(x)       (((x) & 0xf) << 20)\n#define SOR_PLL_PE_EN            (1 << 28)\n#define SOR_PLL_HALF_FULL_PE     (1 << 29)\n#define SOR_PLL_S_D_PIN_PE       (1 << 30)\n\n#define HDMI_NV_PDISP_SOR_PLL2\t\t\t\t\t0x59\n\n#define HDMI_NV_PDISP_SOR_CSTM\t\t\t\t\t0x5a\n#define SOR_CSTM_ROTCLK(x) (((x) & 0xf) << 24)\n#define SOR_CSTM_PLLDIV (1 << 21)\n#define SOR_CSTM_LVDS_ENABLE (1 << 16)\n#define SOR_CSTM_MODE_LVDS (0 << 12)\n#define SOR_CSTM_MODE_TMDS (1 << 12)\n#define SOR_CSTM_MODE_MASK (3 << 12)\n\n#define HDMI_NV_PDISP_SOR_LVDS\t\t\t\t\t0x5b\n#define HDMI_NV_PDISP_SOR_CRCA\t\t\t\t\t0x5c\n#define HDMI_NV_PDISP_SOR_CRCB\t\t\t\t\t0x5d\n#define HDMI_NV_PDISP_SOR_BLANK\t\t\t\t\t0x5e\n#define HDMI_NV_PDISP_SOR_SEQ_CTL\t\t\t\t0x5f\n#define SOR_SEQ_PU_PC(x)     (((x) & 0xf) <<  0)\n#define SOR_SEQ_PU_PC_ALT(x) (((x) & 0xf) <<  4)\n#define SOR_SEQ_PD_PC(x)     (((x) & 0xf) <<  8)\n#define SOR_SEQ_PD_PC_ALT(x) (((x) & 0xf) << 12)\n#define SOR_SEQ_PC(x)        (((x) & 0xf) << 16)\n#define SOR_SEQ_STATUS       (1 << 28)\n#define SOR_SEQ_SWITCH       (1 << 30)\n\n#define HDMI_NV_PDISP_SOR_SEQ_INST(x)\t\t\t\t(0x60 + (x))\n\n#define SOR_SEQ_INST_WAIT_TIME(x)     (((x) & 0x3ff) << 0)\n#define SOR_SEQ_INST_WAIT_UNITS_VSYNC (2 << 12)\n#define SOR_SEQ_INST_HALT             (1 << 15)\n#define SOR_SEQ_INST_PIN_A_LOW        (0 << 21)\n#define SOR_SEQ_INST_PIN_A_HIGH       (1 << 21)\n#define SOR_SEQ_INST_PIN_B_LOW        (0 << 22)\n#define SOR_SEQ_INST_PIN_B_HIGH       (1 << 22)\n#define SOR_SEQ_INST_DRIVE_PWM_OUT_LO (1 << 23)\n\n#define HDMI_NV_PDISP_SOR_VCRCA0\t\t\t\t0x72\n#define HDMI_NV_PDISP_SOR_VCRCA1\t\t\t\t0x73\n#define HDMI_NV_PDISP_SOR_CCRCA0\t\t\t\t0x74\n#define HDMI_NV_PDISP_SOR_CCRCA1\t\t\t\t0x75\n#define HDMI_NV_PDISP_SOR_EDATAA0\t\t\t\t0x76\n#define HDMI_NV_PDISP_SOR_EDATAA1\t\t\t\t0x77\n#define HDMI_NV_PDISP_SOR_COUNTA0\t\t\t\t0x78\n#define HDMI_NV_PDISP_SOR_COUNTA1\t\t\t\t0x79\n#define HDMI_NV_PDISP_SOR_DEBUGA0\t\t\t\t0x7a\n#define HDMI_NV_PDISP_SOR_DEBUGA1\t\t\t\t0x7b\n#define HDMI_NV_PDISP_SOR_TRIG\t\t\t\t\t0x7c\n#define HDMI_NV_PDISP_SOR_MSCHECK\t\t\t\t0x7d\n\n#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT\t\t\t0x7e\n#define DRIVE_CURRENT_LANE0(x)      (((x) & 0x3f) <<  0)\n#define DRIVE_CURRENT_LANE1(x)      (((x) & 0x3f) <<  8)\n#define DRIVE_CURRENT_LANE2(x)      (((x) & 0x3f) << 16)\n#define DRIVE_CURRENT_LANE3(x)      (((x) & 0x3f) << 24)\n#define DRIVE_CURRENT_LANE0_T114(x) (((x) & 0x7f) <<  0)\n#define DRIVE_CURRENT_LANE1_T114(x) (((x) & 0x7f) <<  8)\n#define DRIVE_CURRENT_LANE2_T114(x) (((x) & 0x7f) << 16)\n#define DRIVE_CURRENT_LANE3_T114(x) (((x) & 0x7f) << 24)\n\n#define DRIVE_CURRENT_1_500_mA  0x00\n#define DRIVE_CURRENT_1_875_mA  0x01\n#define DRIVE_CURRENT_2_250_mA  0x02\n#define DRIVE_CURRENT_2_625_mA  0x03\n#define DRIVE_CURRENT_3_000_mA  0x04\n#define DRIVE_CURRENT_3_375_mA  0x05\n#define DRIVE_CURRENT_3_750_mA  0x06\n#define DRIVE_CURRENT_4_125_mA  0x07\n#define DRIVE_CURRENT_4_500_mA  0x08\n#define DRIVE_CURRENT_4_875_mA  0x09\n#define DRIVE_CURRENT_5_250_mA  0x0a\n#define DRIVE_CURRENT_5_625_mA  0x0b\n#define DRIVE_CURRENT_6_000_mA  0x0c\n#define DRIVE_CURRENT_6_375_mA  0x0d\n#define DRIVE_CURRENT_6_750_mA  0x0e\n#define DRIVE_CURRENT_7_125_mA  0x0f\n#define DRIVE_CURRENT_7_500_mA  0x10\n#define DRIVE_CURRENT_7_875_mA  0x11\n#define DRIVE_CURRENT_8_250_mA  0x12\n#define DRIVE_CURRENT_8_625_mA  0x13\n#define DRIVE_CURRENT_9_000_mA  0x14\n#define DRIVE_CURRENT_9_375_mA  0x15\n#define DRIVE_CURRENT_9_750_mA  0x16\n#define DRIVE_CURRENT_10_125_mA 0x17\n#define DRIVE_CURRENT_10_500_mA 0x18\n#define DRIVE_CURRENT_10_875_mA 0x19\n#define DRIVE_CURRENT_11_250_mA 0x1a\n#define DRIVE_CURRENT_11_625_mA 0x1b\n#define DRIVE_CURRENT_12_000_mA 0x1c\n#define DRIVE_CURRENT_12_375_mA 0x1d\n#define DRIVE_CURRENT_12_750_mA 0x1e\n#define DRIVE_CURRENT_13_125_mA 0x1f\n#define DRIVE_CURRENT_13_500_mA 0x20\n#define DRIVE_CURRENT_13_875_mA 0x21\n#define DRIVE_CURRENT_14_250_mA 0x22\n#define DRIVE_CURRENT_14_625_mA 0x23\n#define DRIVE_CURRENT_15_000_mA 0x24\n#define DRIVE_CURRENT_15_375_mA 0x25\n#define DRIVE_CURRENT_15_750_mA 0x26\n#define DRIVE_CURRENT_16_125_mA 0x27\n#define DRIVE_CURRENT_16_500_mA 0x28\n#define DRIVE_CURRENT_16_875_mA 0x29\n#define DRIVE_CURRENT_17_250_mA 0x2a\n#define DRIVE_CURRENT_17_625_mA 0x2b\n#define DRIVE_CURRENT_18_000_mA 0x2c\n#define DRIVE_CURRENT_18_375_mA 0x2d\n#define DRIVE_CURRENT_18_750_mA 0x2e\n#define DRIVE_CURRENT_19_125_mA 0x2f\n#define DRIVE_CURRENT_19_500_mA 0x30\n#define DRIVE_CURRENT_19_875_mA 0x31\n#define DRIVE_CURRENT_20_250_mA 0x32\n#define DRIVE_CURRENT_20_625_mA 0x33\n#define DRIVE_CURRENT_21_000_mA 0x34\n#define DRIVE_CURRENT_21_375_mA 0x35\n#define DRIVE_CURRENT_21_750_mA 0x36\n#define DRIVE_CURRENT_22_125_mA 0x37\n#define DRIVE_CURRENT_22_500_mA 0x38\n#define DRIVE_CURRENT_22_875_mA 0x39\n#define DRIVE_CURRENT_23_250_mA 0x3a\n#define DRIVE_CURRENT_23_625_mA 0x3b\n#define DRIVE_CURRENT_24_000_mA 0x3c\n#define DRIVE_CURRENT_24_375_mA 0x3d\n#define DRIVE_CURRENT_24_750_mA 0x3e\n\n#define DRIVE_CURRENT_0_000_mA_T114 0x00\n#define DRIVE_CURRENT_0_400_mA_T114 0x01\n#define DRIVE_CURRENT_0_800_mA_T114 0x02\n#define DRIVE_CURRENT_1_200_mA_T114 0x03\n#define DRIVE_CURRENT_1_600_mA_T114 0x04\n#define DRIVE_CURRENT_2_000_mA_T114 0x05\n#define DRIVE_CURRENT_2_400_mA_T114 0x06\n#define DRIVE_CURRENT_2_800_mA_T114 0x07\n#define DRIVE_CURRENT_3_200_mA_T114 0x08\n#define DRIVE_CURRENT_3_600_mA_T114 0x09\n#define DRIVE_CURRENT_4_000_mA_T114 0x0a\n#define DRIVE_CURRENT_4_400_mA_T114 0x0b\n#define DRIVE_CURRENT_4_800_mA_T114 0x0c\n#define DRIVE_CURRENT_5_200_mA_T114 0x0d\n#define DRIVE_CURRENT_5_600_mA_T114 0x0e\n#define DRIVE_CURRENT_6_000_mA_T114 0x0f\n#define DRIVE_CURRENT_6_400_mA_T114 0x10\n#define DRIVE_CURRENT_6_800_mA_T114 0x11\n#define DRIVE_CURRENT_7_200_mA_T114 0x12\n#define DRIVE_CURRENT_7_600_mA_T114 0x13\n#define DRIVE_CURRENT_8_000_mA_T114 0x14\n#define DRIVE_CURRENT_8_400_mA_T114 0x15\n#define DRIVE_CURRENT_8_800_mA_T114 0x16\n#define DRIVE_CURRENT_9_200_mA_T114 0x17\n#define DRIVE_CURRENT_9_600_mA_T114 0x18\n#define DRIVE_CURRENT_10_000_mA_T114 0x19\n#define DRIVE_CURRENT_10_400_mA_T114 0x1a\n#define DRIVE_CURRENT_10_800_mA_T114 0x1b\n#define DRIVE_CURRENT_11_200_mA_T114 0x1c\n#define DRIVE_CURRENT_11_600_mA_T114 0x1d\n#define DRIVE_CURRENT_12_000_mA_T114 0x1e\n#define DRIVE_CURRENT_12_400_mA_T114 0x1f\n#define DRIVE_CURRENT_12_800_mA_T114 0x20\n#define DRIVE_CURRENT_13_200_mA_T114 0x21\n#define DRIVE_CURRENT_13_600_mA_T114 0x22\n#define DRIVE_CURRENT_14_000_mA_T114 0x23\n#define DRIVE_CURRENT_14_400_mA_T114 0x24\n#define DRIVE_CURRENT_14_800_mA_T114 0x25\n#define DRIVE_CURRENT_15_200_mA_T114 0x26\n#define DRIVE_CURRENT_15_600_mA_T114 0x27\n#define DRIVE_CURRENT_16_000_mA_T114 0x28\n#define DRIVE_CURRENT_16_400_mA_T114 0x29\n#define DRIVE_CURRENT_16_800_mA_T114 0x2a\n#define DRIVE_CURRENT_17_200_mA_T114 0x2b\n#define DRIVE_CURRENT_17_600_mA_T114 0x2c\n#define DRIVE_CURRENT_18_000_mA_T114 0x2d\n#define DRIVE_CURRENT_18_400_mA_T114 0x2e\n#define DRIVE_CURRENT_18_800_mA_T114 0x2f\n#define DRIVE_CURRENT_19_200_mA_T114 0x30\n#define DRIVE_CURRENT_19_600_mA_T114 0x31\n#define DRIVE_CURRENT_20_000_mA_T114 0x32\n#define DRIVE_CURRENT_20_400_mA_T114 0x33\n#define DRIVE_CURRENT_20_800_mA_T114 0x34\n#define DRIVE_CURRENT_21_200_mA_T114 0x35\n#define DRIVE_CURRENT_21_600_mA_T114 0x36\n#define DRIVE_CURRENT_22_000_mA_T114 0x37\n#define DRIVE_CURRENT_22_400_mA_T114 0x38\n#define DRIVE_CURRENT_22_800_mA_T114 0x39\n#define DRIVE_CURRENT_23_200_mA_T114 0x3a\n#define DRIVE_CURRENT_23_600_mA_T114 0x3b\n#define DRIVE_CURRENT_24_000_mA_T114 0x3c\n#define DRIVE_CURRENT_24_400_mA_T114 0x3d\n#define DRIVE_CURRENT_24_800_mA_T114 0x3e\n#define DRIVE_CURRENT_25_200_mA_T114 0x3f\n#define DRIVE_CURRENT_25_400_mA_T114 0x40\n#define DRIVE_CURRENT_25_800_mA_T114 0x41\n#define DRIVE_CURRENT_26_200_mA_T114 0x42\n#define DRIVE_CURRENT_26_600_mA_T114 0x43\n#define DRIVE_CURRENT_27_000_mA_T114 0x44\n#define DRIVE_CURRENT_27_400_mA_T114 0x45\n#define DRIVE_CURRENT_27_800_mA_T114 0x46\n#define DRIVE_CURRENT_28_200_mA_T114 0x47\n\n#define HDMI_NV_PDISP_AUDIO_DEBUG0\t\t\t\t0x7f\n#define HDMI_NV_PDISP_AUDIO_DEBUG1\t\t\t\t0x80\n#define HDMI_NV_PDISP_AUDIO_DEBUG2\t\t\t\t0x81\n\n#define HDMI_NV_PDISP_AUDIO_FS(x)\t\t\t\t(0x82 + (x))\n#define AUDIO_FS_LOW(x)  (((x) & 0xfff) <<  0)\n#define AUDIO_FS_HIGH(x) (((x) & 0xfff) << 16)\n\n#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH\t\t\t\t0x89\n#define HDMI_NV_PDISP_AUDIO_THRESHOLD\t\t\t\t0x8a\n#define HDMI_NV_PDISP_AUDIO_CNTRL0\t\t\t\t0x8b\n#define AUDIO_CNTRL0_ERROR_TOLERANCE(x)  (((x) & 0xff) << 0)\n#define AUDIO_CNTRL0_SOURCE_SELECT_AUTO  (0 << 20)\n#define AUDIO_CNTRL0_SOURCE_SELECT_SPDIF (1 << 20)\n#define AUDIO_CNTRL0_SOURCE_SELECT_HDAL  (2 << 20)\n#define AUDIO_CNTRL0_FRAMES_PER_BLOCK(x) (((x) & 0xff) << 24)\n\n#define HDMI_NV_PDISP_AUDIO_N\t\t\t\t\t0x8c\n#define AUDIO_N_VALUE(x)           (((x) & 0xfffff) << 0)\n#define AUDIO_N_RESETF             (1 << 20)\n#define AUDIO_N_GENERATE_NORMAL    (0 << 24)\n#define AUDIO_N_GENERATE_ALTERNATE (1 << 24)\n\n#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING\t\t\t0x94\n#define HDMI_NV_PDISP_SOR_REFCLK\t\t\t\t0x95\n#define SOR_REFCLK_DIV_INT(x)  (((x) & 0xff) << 8)\n#define SOR_REFCLK_DIV_FRAC(x) (((x) & 0x03) << 6)\n\n#define HDMI_NV_PDISP_CRC_CONTROL\t\t\t\t0x96\n#define HDMI_NV_PDISP_INPUT_CONTROL\t\t\t\t0x97\n#define HDMI_SRC_DISPLAYA       (0 << 0)\n#define HDMI_SRC_DISPLAYB       (1 << 0)\n#define ARM_VIDEO_RANGE_FULL    (0 << 1)\n#define ARM_VIDEO_RANGE_LIMITED (1 << 1)\n\n#define HDMI_NV_PDISP_SCRATCH\t\t\t\t\t0x98\n#define HDMI_NV_PDISP_PE_CURRENT\t\t\t\t0x99\n#define PE_CURRENT0(x) (((x) & 0xf) << 0)\n#define PE_CURRENT1(x) (((x) & 0xf) << 8)\n#define PE_CURRENT2(x) (((x) & 0xf) << 16)\n#define PE_CURRENT3(x) (((x) & 0xf) << 24)\n\n#define PE_CURRENT_0_0_mA 0x0\n#define PE_CURRENT_0_5_mA 0x1\n#define PE_CURRENT_1_0_mA 0x2\n#define PE_CURRENT_1_5_mA 0x3\n#define PE_CURRENT_2_0_mA 0x4\n#define PE_CURRENT_2_5_mA 0x5\n#define PE_CURRENT_3_0_mA 0x6\n#define PE_CURRENT_3_5_mA 0x7\n#define PE_CURRENT_4_0_mA 0x8\n#define PE_CURRENT_4_5_mA 0x9\n#define PE_CURRENT_5_0_mA 0xa\n#define PE_CURRENT_5_5_mA 0xb\n#define PE_CURRENT_6_0_mA 0xc\n#define PE_CURRENT_6_5_mA 0xd\n#define PE_CURRENT_7_0_mA 0xe\n#define PE_CURRENT_7_5_mA 0xf\n\n#define PE_CURRENT_0_mA_T114 0x0\n#define PE_CURRENT_1_mA_T114 0x1\n#define PE_CURRENT_2_mA_T114 0x2\n#define PE_CURRENT_3_mA_T114 0x3\n#define PE_CURRENT_4_mA_T114 0x4\n#define PE_CURRENT_5_mA_T114 0x5\n#define PE_CURRENT_6_mA_T114 0x6\n#define PE_CURRENT_7_mA_T114 0x7\n#define PE_CURRENT_8_mA_T114 0x8\n#define PE_CURRENT_9_mA_T114 0x9\n#define PE_CURRENT_10_mA_T114 0xa\n#define PE_CURRENT_11_mA_T114 0xb\n#define PE_CURRENT_12_mA_T114 0xc\n#define PE_CURRENT_13_mA_T114 0xd\n#define PE_CURRENT_14_mA_T114 0xe\n#define PE_CURRENT_15_mA_T114 0xf\n\n#define HDMI_NV_PDISP_KEY_CTRL\t\t\t\t\t0x9a\n#define HDMI_NV_PDISP_KEY_DEBUG0\t\t\t\t0x9b\n#define HDMI_NV_PDISP_KEY_DEBUG1\t\t\t\t0x9c\n#define HDMI_NV_PDISP_KEY_DEBUG2\t\t\t\t0x9d\n#define HDMI_NV_PDISP_KEY_HDCP_KEY_0\t\t\t\t0x9e\n#define HDMI_NV_PDISP_KEY_HDCP_KEY_1\t\t\t\t0x9f\n#define HDMI_NV_PDISP_KEY_HDCP_KEY_2\t\t\t\t0xa0\n#define HDMI_NV_PDISP_KEY_HDCP_KEY_3\t\t\t\t0xa1\n#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG\t\t\t\t0xa2\n#define HDMI_NV_PDISP_KEY_SKEY_INDEX\t\t\t\t0xa3\n\n#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0\t\t\t\t0xac\n#define  SOR_AUDIO_CNTRL0_SOURCE_SELECT_AUTO\t(0 << 20)\n#define  SOR_AUDIO_CNTRL0_SOURCE_SELECT_SPDIF\t(1 << 20)\n#define  SOR_AUDIO_CNTRL0_SOURCE_SELECT_HDAL\t(2 << 20)\n#define  SOR_AUDIO_CNTRL0_INJECT_NULLSMPL\t(1 << 29)\n#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0\t\t\t\t0xae\n#define  SOR_AUDIO_SPARE0_HBR_ENABLE\t\t(1 << 27)\n#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0\t\t0xba\n#define  SOR_AUDIO_HDA_CODEC_SCRATCH0_VALID\t(1 << 30)\n#define  SOR_AUDIO_HDA_CODEC_SCRATCH0_FMT_MASK\t0xffff\n#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1\t\t0xbb\n#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR\t\t\t0xbc\n#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE\t\t\t0xbd\n#define  SOR_AUDIO_HDA_PRESENSE_VALID\t\t(1 << 1)\n#define  SOR_AUDIO_HDA_PRESENSE_PRESENT\t\t(1 << 0)\n\n#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320    0xbf\n#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441    0xc0\n#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882    0xc1\n#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764    0xc2\n#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480    0xc3\n#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960    0xc4\n#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920    0xc5\n#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT 0xc5\n\n#define HDMI_NV_PDISP_INT_STATUS\t\t\t0xcc\n#define  INT_SCRATCH\t\t(1 << 3)\n#define  INT_CP_REQUEST\t\t(1 << 2)\n#define  INT_CODEC_SCRATCH1\t(1 << 1)\n#define  INT_CODEC_SCRATCH0\t(1 << 0)\n#define HDMI_NV_PDISP_INT_MASK\t\t\t\t0xcd\n#define HDMI_NV_PDISP_INT_ENABLE\t\t\t0xce\n\n#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT\t\t0xd1\n#define PEAK_CURRENT_LANE0(x) (((x) & 0x7f) <<  0)\n#define PEAK_CURRENT_LANE1(x) (((x) & 0x7f) <<  8)\n#define PEAK_CURRENT_LANE2(x) (((x) & 0x7f) << 16)\n#define PEAK_CURRENT_LANE3(x) (((x) & 0x7f) << 24)\n\n#define PEAK_CURRENT_0_000_mA 0x00\n#define PEAK_CURRENT_0_200_mA 0x01\n#define PEAK_CURRENT_0_400_mA 0x02\n#define PEAK_CURRENT_0_600_mA 0x03\n#define PEAK_CURRENT_0_800_mA 0x04\n#define PEAK_CURRENT_1_000_mA 0x05\n#define PEAK_CURRENT_1_200_mA 0x06\n#define PEAK_CURRENT_1_400_mA 0x07\n#define PEAK_CURRENT_1_600_mA 0x08\n#define PEAK_CURRENT_1_800_mA 0x09\n#define PEAK_CURRENT_2_000_mA 0x0a\n#define PEAK_CURRENT_2_200_mA 0x0b\n#define PEAK_CURRENT_2_400_mA 0x0c\n#define PEAK_CURRENT_2_600_mA 0x0d\n#define PEAK_CURRENT_2_800_mA 0x0e\n#define PEAK_CURRENT_3_000_mA 0x0f\n#define PEAK_CURRENT_3_200_mA 0x10\n#define PEAK_CURRENT_3_400_mA 0x11\n#define PEAK_CURRENT_3_600_mA 0x12\n#define PEAK_CURRENT_3_800_mA 0x13\n#define PEAK_CURRENT_4_000_mA 0x14\n#define PEAK_CURRENT_4_200_mA 0x15\n#define PEAK_CURRENT_4_400_mA 0x16\n#define PEAK_CURRENT_4_600_mA 0x17\n#define PEAK_CURRENT_4_800_mA 0x18\n#define PEAK_CURRENT_5_000_mA 0x19\n#define PEAK_CURRENT_5_200_mA 0x1a\n#define PEAK_CURRENT_5_400_mA 0x1b\n#define PEAK_CURRENT_5_600_mA 0x1c\n#define PEAK_CURRENT_5_800_mA 0x1d\n#define PEAK_CURRENT_6_000_mA 0x1e\n#define PEAK_CURRENT_6_200_mA 0x1f\n#define PEAK_CURRENT_6_400_mA 0x20\n#define PEAK_CURRENT_6_600_mA 0x21\n#define PEAK_CURRENT_6_800_mA 0x22\n#define PEAK_CURRENT_7_000_mA 0x23\n#define PEAK_CURRENT_7_200_mA 0x24\n#define PEAK_CURRENT_7_400_mA 0x25\n#define PEAK_CURRENT_7_600_mA 0x26\n#define PEAK_CURRENT_7_800_mA 0x27\n#define PEAK_CURRENT_8_000_mA 0x28\n#define PEAK_CURRENT_8_200_mA 0x29\n#define PEAK_CURRENT_8_400_mA 0x2a\n#define PEAK_CURRENT_8_600_mA 0x2b\n#define PEAK_CURRENT_8_800_mA 0x2c\n#define PEAK_CURRENT_9_000_mA 0x2d\n#define PEAK_CURRENT_9_200_mA 0x2e\n#define PEAK_CURRENT_9_400_mA 0x2f\n\n#define HDMI_NV_PDISP_SOR_PAD_CTLS0\t\t0xd2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}