{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650430788619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650430788619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 11:59:47 2022 " "Processing started: Wed Apr 20 11:59:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650430788619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430788619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off min_finder_1 -c min_finder_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off min_finder_1 -c min_finder_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430788619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650430788926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650430788926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hcmut/fpga/btl/min_finder/min_finder_1.v 2 2 " "Found 2 design units, including 2 entities, in source file /hcmut/fpga/btl/min_finder/min_finder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 min_finder_1 " "Found entity 1: min_finder_1" {  } { { "../../min_finder/min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430795614 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench_1 " "Found entity 2: test_bench_1" {  } { { "../../min_finder/min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650430795614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430795614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "min_finder_1 " "Elaborating entity \"min_finder_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650430795636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 min_finder_1.v(18) " "Verilog HDL assignment warning at min_finder_1.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../../min_finder/min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650430795637 "|min_finder_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_min1 min_finder_1.v(10) " "Verilog HDL Always Construct warning at min_finder_1.v(10): inferring latch(es) for variable \"index_min1\", which holds its previous value in one or more paths through the always construct" {  } { { "../../min_finder/min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650430795641 "|min_finder_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_min1\[0\] min_finder_1.v(22) " "Inferred latch for \"index_min1\[0\]\" at min_finder_1.v(22)" {  } { { "../../min_finder/min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430795658 "|min_finder_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_min1\[1\] min_finder_1.v(22) " "Inferred latch for \"index_min1\[1\]\" at min_finder_1.v(22)" {  } { { "../../min_finder/min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430795658 "|min_finder_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_min1\[2\] min_finder_1.v(22) " "Inferred latch for \"index_min1\[2\]\" at min_finder_1.v(22)" {  } { { "../../min_finder/min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430795658 "|min_finder_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_min1\[3\] min_finder_1.v(22) " "Inferred latch for \"index_min1\[3\]\" at min_finder_1.v(22)" {  } { { "../../min_finder/min_finder_1.v" "" { Text "C:/HCMUT/FPGA/btl/min_finder/min_finder_1.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430795658 "|min_finder_1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650430796228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650430796975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650430796975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650430797007 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650430797007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "254 " "Implemented 254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650430797007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650430797007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650430797018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 11:59:57 2022 " "Processing ended: Wed Apr 20 11:59:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650430797018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650430797018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650430797018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650430797018 ""}
