#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 11 19:42:29 2018
# Process ID: 2092
# Current directory: C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3660 C:\Users\theal\Documents\SCHOOL\CMPE 125 Lab\GitLabs\lab5\Lab5.xpr
# Log file: C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/vivado.log
# Journal file: C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 802.730 ; gain = 113.305
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:21]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <PP> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <PP> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <PP> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <PP> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:12]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:17]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:22]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:27]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:14]
ERROR: [VRFC 10-2063] Module <half_adder_4> not found while processing module instance <HA4> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v:16]
ERROR: [VRFC 10-2063] Module <cla_gen> not found while processing module instance <CLA> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v:23]
ERROR: [VRFC 10-2063] Module <xor_gate_4> not found while processing module instance <XOR4> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v:30]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port carry [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:17]
ERROR: [VRFC 10-529] concurrent assignment to a non-net P is not permitted [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port carry [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:17]
ERROR: [VRFC 10-529] concurrent assignment to a non-net PP0 is not permitted [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net PP0 is not permitted [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net P is not permitted [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:18]
ERROR: [VRFC 10-529] concurrent assignment to a non-net P is not permitted [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  {{C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v}}]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v}}]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.PP_4
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_adder_8bit
Compiling module xil_defaultlib.top_level_multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/theal/Documents/SCHOOL/CMPE -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/theal/Documents/SCHOOL/CMPE" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 11 19:48:54 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 848.574 ; gain = 12.094
update_compile_order -fileset sources_1
run all
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net P is not permitted [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:18]
ERROR: [VRFC 10-529] concurrent assignment to a non-net P is not permitted [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:11]
WARNING: [VRFC 10-2369] data object Ppart1 is already declared [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:14]
ERROR: [VRFC 10-1350] second declaration of Ppart1 ignored [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:14]
INFO: [VRFC 10-2458] undeclared symbol Ppart2, assumed default net type wire [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:27]
ERROR: [VRFC 10-1040] module cla_adder_8bit ignored due to previous errors [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net cout is not permitted [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:20]
ERROR: [VRFC 10-529] concurrent assignment to a non-net cout is not permitted [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.PP_4
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_adder_8bit
Compiling module xil_defaultlib.top_level_multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 861.746 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.PP_4
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_adder_8bit
Compiling module xil_defaultlib.top_level_multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
OHHHHH SHNAP YOU GOT BUGS
OHHHHH SHNAP YOU GOT BUGS
OHHHHH SHNAP YOU GOT BUGS
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 863.539 ; gain = 1.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.PP_4
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_adder_8bit
Compiling module xil_defaultlib.top_level_multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error! Out_4bm:   X, Out_inferred:  81
Error! Out_4bm:   X, Out_inferred:  50
Error! Out_4bm:   X, Out_inferred:  99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 867.395 ; gain = 1.133
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.PP_4
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_adder_8bit
Compiling module xil_defaultlib.top_level_multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 870.480 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.PP_4
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_adder_8bit
Compiling module xil_defaultlib.top_level_multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.055 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.PP_4
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_adder_8bit
Compiling module xil_defaultlib.top_level_multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 887.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP3 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:28]
ERROR: [VRFC 10-426] cannot find port PP2 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:27]
ERROR: [VRFC 10-426] cannot find port PP1 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:26]
ERROR: [VRFC 10-426] cannot find port PP0 on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:25]
ERROR: [VRFC 10-2063] Module <PP> not found while processing module instance <PLYR1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:9]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:12]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:17]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:22]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v:27]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:28]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:33]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:38]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:43]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:28]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:33]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:38]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:43]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:28]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:33]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:38]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:43]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:28]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:33]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:38]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:43]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:28]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:33]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:38]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:43]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:28]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:33]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:38]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:43]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP_4.v}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:28]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:33]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:38]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:43]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:28]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:33]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:38]
ERROR: [VRFC 10-426] cannot find port PP on this module [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:43]
ERROR: [VRFC 10-2063] Module <cla_adder_8bit> not found while processing module instance <CLA1> [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 053966e2748b400d8987b6a6eecf5010 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_4bit
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_adder_8bit
Compiling module xil_defaultlib.top_level_multiplier
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 887.055 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 11 21:26:36 2018...
