//  Asynchronous sr ff with active high reset
module srff(s,r,clk,rst,q);
input s,r;
input clk,rst;
output reg q;
always @(posedge clk, posedge rst)
begin
if (rst)
q <= 1'b0;
else begin
case({s,r})
2'b00: q<=q;
2'b01: q<=1'b0;
2'b10: q<=1'b1;
2'b11: q<=1'bx;
endcase
end
end
endmodule
