<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_mzapo__regs_8h" xml:lang="en-US">
<title>mzapo_regs.h File Reference</title>
<indexterm><primary>mzapo_regs.h</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1afcfd8685e0ac231c4a5930526e9b311f">SPILED_REG_BASE_PHYS</link>   0x43c40000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a7bdc4010481bbecbb542c2df9a61a17b">SPILED_REG_SIZE</link>   0x00004000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1aa421b3b6aad9fdc70be0f2f75ef0383e">SPILED_REG_LED_LINE_o</link>   0x004</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a471398ab797101dfd7a1a2d96e9a518a">SPILED_REG_LED_RGB1_o</link>   0x010</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a7b24a79dbfff0cab06021c259e967d6e">SPILED_REG_LED_RGB2_o</link>   0x014</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a61459fb4918e393901b563480ed3e488">SPILED_REG_LED_KBDWR_DIRECT_o</link>   0x018</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1af6d1d4ce0d517dc471395671faae19c1">SPILED_REG_KBDRD_KNOBS_DIRECT_o</link>   0x020</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a9659b6d0a4356a769b9e8f025ab4f361">SPILED_REG_KNOBS_8BIT_o</link>   0x024</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1ae34ff3f28093ee8dce3048aeecddeb37">PARLCD_REG_BASE_PHYS</link>   0x43c00000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a86f33c44ef575912f459a11807e0e06d">PARLCD_REG_SIZE</link>   0x00004000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a8347b977e4f5a5a6b22327e398e09df8">PARLCD_REG_CR_o</link>   0x0000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1aefc26fdda7c66aac73e6fcb7610cdc5d">PARLCD_REG_CR_RESET_m</link>   0x00000002</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1aaec731d1269f911eebe67a27d4fd2e70">PARLCD_REG_CMD_o</link>   0x0008</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1ad110747a1220ac55aadc403efc501b8f">PARLCD_REG_DATA_o</link>   0x000C</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1ae67577b74c64969ccc7fa22d53e8cb39">SERVOPS2_REG_BASE_PHYS</link>   0x43c50000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a853db0a52f5fd5670afa705751609413">SERVOPS2_REG_SIZE</link>   0x4000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1afb8c1282ebc34ccbe316b1119f07581a">SERVOPS2_REG_CR_o</link>   0x0000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a16737347121cb524ae6ca45225c094c9">SERVOPS2_REG_PWMPER_o</link>   0x000C</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a4b6eb6d360055d5f91e1cef44ebb3942">SERVOPS2_REG_PWM1_o</link>   0x0010</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a26656019c3471913ac49cb87e71c75f8">SERVOPS2_REG_PWM2_o</link>   0x0014</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1aa077e6d381f95ca143b52dc71df86eac">SERVOPS2_REG_PWM3_o</link>   0x0018</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1aaba7c02dcc7939f280bb24d39d5264a5">SERVOPS2_REG_PWM4_o</link>   0x001C</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a462edfe9365bcbd8b6f710c97fdd0c7d">AUDIOPWM_REG_BASE_PHYS</link>   0x43c60000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a67d99aee0dc41d9958883536a1e66616">AUDIOPWM_REG_SIZE</link>   0x4000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a357ae4e6cec3b00dfa3a22b6ccce2193">AUDIOPWM_REG_CR_o</link>   0x0000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a3288e58da4ac16e1a0190ec4c58ec603">AUDIOPWM_REG_PWMPER_o</link>   0x0008</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a55aaf317fda71b895301468cc3fdcabc">AUDIOPWM_REG_PWM_o</link>   0x000C</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a30b5b32f5a164ef983824258f6ff54a5">DCSPDRV_REG_BASE_PHYS_0</link>   0x43c20000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1afb2df136a613961d32d49dbc12395e97">DCSPDRV_REG_BASE_PHYS_1</link>   0x43c30000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a16a62057779c8749bece38f452e2736a">DCSPDRV_REG_SIZE</link>   0x4000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a0c9c4a643f93b7bc0c19f767bc780825">DCSPDRV_REG_CR_o</link>   0x0000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a76789821005536c1ca5115be12b9760e">DCSPDRV_REG_CR_PWM_A_DIRECT_m</link>   0x00000010</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a6a6d4765c9d620fb373fef5fab3ba1a6">DCSPDRV_REG_CR_PWM_B_DIRECT_m</link>   0x00000020</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a413a886ce2f83c7e4137345d097d6ae9">DCSPDRV_REG_CR_PWM_ENABLE_m</link>   0x00000040</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a44bbb9f429f37184c64f305424b919f6">DCSPDRV_REG_CR_IRC_RESET_m</link>   0x00000100</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a74757ed70861fe51393171de904687c4">DCSPDRV_REG_SR_o</link>   0x0004</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a38a2e2f853f31c4a5e7cd39c7448731b">DCSPDRV_REG_SR_IRC_A_MON_m</link>   0x00000100</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1ad601d95955ed66ca7f7b61afe6a05828">DCSPDRV_REG_SR_IRC_B_MON_m</link>   0x00000200</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1aa5d2fff4f0b2c19acb565c69306fc886">DCSPDRV_REG_SR_IRC_IRQ_MON_m</link>   0x00000400</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a5e7a4fe1c996372e6ea017d0293d22ae">DCSPDRV_REG_PERIOD_o</link>   0x0008</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a5e961bf7ba8f50a9d5442e2cb60ac653">DCSPDRV_REG_PERIOD_MASK_m</link>   0x3fffffff</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1acad773e0cf379b9059574a6486ffb1d8">DCSPDRV_REG_DUTY_o</link>   0x000C</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a257f7fec84bad958452d0368610fec9a">DCSPDRV_REG_DUTY_MASK_m</link>   0x3fffffff</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a41fd95d8c5e78b61f91bd8083037e978">DCSPDRV_REG_DUTY_DIR_A_m</link>   0x40000000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a1305e3c3f49c00485ace889f0961b3b2">DCSPDRV_REG_DUTY_DIR_B_m</link>   0x80000000</para>
</listitem>
            <listitem><para>#define <link linkend="_mzapo__regs_8h_1a0639b06e1fb1de7f9ee5755b1d01939c">DCSPDRV_REG_IRC_o</link>   0x0010</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_mzapo__regs_8h_1a462edfe9365bcbd8b6f710c97fdd0c7d"/>    <section>
    <title>AUDIOPWM_REG_BASE_PHYS</title>
<indexterm><primary>AUDIOPWM_REG_BASE_PHYS</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>AUDIOPWM_REG_BASE_PHYS</secondary></indexterm>
<para><computeroutput>#define AUDIOPWM_REG_BASE_PHYS   0x43c60000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a357ae4e6cec3b00dfa3a22b6ccce2193"/>    <section>
    <title>AUDIOPWM_REG_CR_o</title>
<indexterm><primary>AUDIOPWM_REG_CR_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>AUDIOPWM_REG_CR_o</secondary></indexterm>
<para><computeroutput>#define AUDIOPWM_REG_CR_o   0x0000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a55aaf317fda71b895301468cc3fdcabc"/>    <section>
    <title>AUDIOPWM_REG_PWM_o</title>
<indexterm><primary>AUDIOPWM_REG_PWM_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>AUDIOPWM_REG_PWM_o</secondary></indexterm>
<para><computeroutput>#define AUDIOPWM_REG_PWM_o   0x000C</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a3288e58da4ac16e1a0190ec4c58ec603"/>    <section>
    <title>AUDIOPWM_REG_PWMPER_o</title>
<indexterm><primary>AUDIOPWM_REG_PWMPER_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>AUDIOPWM_REG_PWMPER_o</secondary></indexterm>
<para><computeroutput>#define AUDIOPWM_REG_PWMPER_o   0x0008</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a67d99aee0dc41d9958883536a1e66616"/>    <section>
    <title>AUDIOPWM_REG_SIZE</title>
<indexterm><primary>AUDIOPWM_REG_SIZE</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>AUDIOPWM_REG_SIZE</secondary></indexterm>
<para><computeroutput>#define AUDIOPWM_REG_SIZE   0x4000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a30b5b32f5a164ef983824258f6ff54a5"/>    <section>
    <title>DCSPDRV_REG_BASE_PHYS_0</title>
<indexterm><primary>DCSPDRV_REG_BASE_PHYS_0</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_BASE_PHYS_0</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_BASE_PHYS_0   0x43c20000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1afb2df136a613961d32d49dbc12395e97"/>    <section>
    <title>DCSPDRV_REG_BASE_PHYS_1</title>
<indexterm><primary>DCSPDRV_REG_BASE_PHYS_1</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_BASE_PHYS_1</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_BASE_PHYS_1   0x43c30000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a44bbb9f429f37184c64f305424b919f6"/>    <section>
    <title>DCSPDRV_REG_CR_IRC_RESET_m</title>
<indexterm><primary>DCSPDRV_REG_CR_IRC_RESET_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_CR_IRC_RESET_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_CR_IRC_RESET_m   0x00000100</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a0c9c4a643f93b7bc0c19f767bc780825"/>    <section>
    <title>DCSPDRV_REG_CR_o</title>
<indexterm><primary>DCSPDRV_REG_CR_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_CR_o</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_CR_o   0x0000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a76789821005536c1ca5115be12b9760e"/>    <section>
    <title>DCSPDRV_REG_CR_PWM_A_DIRECT_m</title>
<indexterm><primary>DCSPDRV_REG_CR_PWM_A_DIRECT_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_CR_PWM_A_DIRECT_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_CR_PWM_A_DIRECT_m   0x00000010</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a6a6d4765c9d620fb373fef5fab3ba1a6"/>    <section>
    <title>DCSPDRV_REG_CR_PWM_B_DIRECT_m</title>
<indexterm><primary>DCSPDRV_REG_CR_PWM_B_DIRECT_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_CR_PWM_B_DIRECT_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_CR_PWM_B_DIRECT_m   0x00000020</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a413a886ce2f83c7e4137345d097d6ae9"/>    <section>
    <title>DCSPDRV_REG_CR_PWM_ENABLE_m</title>
<indexterm><primary>DCSPDRV_REG_CR_PWM_ENABLE_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_CR_PWM_ENABLE_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_CR_PWM_ENABLE_m   0x00000040</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a41fd95d8c5e78b61f91bd8083037e978"/>    <section>
    <title>DCSPDRV_REG_DUTY_DIR_A_m</title>
<indexterm><primary>DCSPDRV_REG_DUTY_DIR_A_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_DUTY_DIR_A_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_DUTY_DIR_A_m   0x40000000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a1305e3c3f49c00485ace889f0961b3b2"/>    <section>
    <title>DCSPDRV_REG_DUTY_DIR_B_m</title>
<indexterm><primary>DCSPDRV_REG_DUTY_DIR_B_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_DUTY_DIR_B_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_DUTY_DIR_B_m   0x80000000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a257f7fec84bad958452d0368610fec9a"/>    <section>
    <title>DCSPDRV_REG_DUTY_MASK_m</title>
<indexterm><primary>DCSPDRV_REG_DUTY_MASK_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_DUTY_MASK_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_DUTY_MASK_m   0x3fffffff</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1acad773e0cf379b9059574a6486ffb1d8"/>    <section>
    <title>DCSPDRV_REG_DUTY_o</title>
<indexterm><primary>DCSPDRV_REG_DUTY_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_DUTY_o</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_DUTY_o   0x000C</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a0639b06e1fb1de7f9ee5755b1d01939c"/>    <section>
    <title>DCSPDRV_REG_IRC_o</title>
<indexterm><primary>DCSPDRV_REG_IRC_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_IRC_o</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_IRC_o   0x0010</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a5e961bf7ba8f50a9d5442e2cb60ac653"/>    <section>
    <title>DCSPDRV_REG_PERIOD_MASK_m</title>
<indexterm><primary>DCSPDRV_REG_PERIOD_MASK_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_PERIOD_MASK_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_PERIOD_MASK_m   0x3fffffff</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a5e7a4fe1c996372e6ea017d0293d22ae"/>    <section>
    <title>DCSPDRV_REG_PERIOD_o</title>
<indexterm><primary>DCSPDRV_REG_PERIOD_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_PERIOD_o</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_PERIOD_o   0x0008</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a16a62057779c8749bece38f452e2736a"/>    <section>
    <title>DCSPDRV_REG_SIZE</title>
<indexterm><primary>DCSPDRV_REG_SIZE</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_SIZE</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_SIZE   0x4000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a38a2e2f853f31c4a5e7cd39c7448731b"/>    <section>
    <title>DCSPDRV_REG_SR_IRC_A_MON_m</title>
<indexterm><primary>DCSPDRV_REG_SR_IRC_A_MON_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_SR_IRC_A_MON_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_SR_IRC_A_MON_m   0x00000100</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1ad601d95955ed66ca7f7b61afe6a05828"/>    <section>
    <title>DCSPDRV_REG_SR_IRC_B_MON_m</title>
<indexterm><primary>DCSPDRV_REG_SR_IRC_B_MON_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_SR_IRC_B_MON_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_SR_IRC_B_MON_m   0x00000200</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1aa5d2fff4f0b2c19acb565c69306fc886"/>    <section>
    <title>DCSPDRV_REG_SR_IRC_IRQ_MON_m</title>
<indexterm><primary>DCSPDRV_REG_SR_IRC_IRQ_MON_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_SR_IRC_IRQ_MON_m</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_SR_IRC_IRQ_MON_m   0x00000400</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a74757ed70861fe51393171de904687c4"/>    <section>
    <title>DCSPDRV_REG_SR_o</title>
<indexterm><primary>DCSPDRV_REG_SR_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>DCSPDRV_REG_SR_o</secondary></indexterm>
<para><computeroutput>#define DCSPDRV_REG_SR_o   0x0004</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1ae34ff3f28093ee8dce3048aeecddeb37"/>    <section>
    <title>PARLCD_REG_BASE_PHYS</title>
<indexterm><primary>PARLCD_REG_BASE_PHYS</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>PARLCD_REG_BASE_PHYS</secondary></indexterm>
<para><computeroutput>#define PARLCD_REG_BASE_PHYS   0x43c00000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1aaec731d1269f911eebe67a27d4fd2e70"/>    <section>
    <title>PARLCD_REG_CMD_o</title>
<indexterm><primary>PARLCD_REG_CMD_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>PARLCD_REG_CMD_o</secondary></indexterm>
<para><computeroutput>#define PARLCD_REG_CMD_o   0x0008</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a8347b977e4f5a5a6b22327e398e09df8"/>    <section>
    <title>PARLCD_REG_CR_o</title>
<indexterm><primary>PARLCD_REG_CR_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>PARLCD_REG_CR_o</secondary></indexterm>
<para><computeroutput>#define PARLCD_REG_CR_o   0x0000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1aefc26fdda7c66aac73e6fcb7610cdc5d"/>    <section>
    <title>PARLCD_REG_CR_RESET_m</title>
<indexterm><primary>PARLCD_REG_CR_RESET_m</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>PARLCD_REG_CR_RESET_m</secondary></indexterm>
<para><computeroutput>#define PARLCD_REG_CR_RESET_m   0x00000002</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1ad110747a1220ac55aadc403efc501b8f"/>    <section>
    <title>PARLCD_REG_DATA_o</title>
<indexterm><primary>PARLCD_REG_DATA_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>PARLCD_REG_DATA_o</secondary></indexterm>
<para><computeroutput>#define PARLCD_REG_DATA_o   0x000C</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a86f33c44ef575912f459a11807e0e06d"/>    <section>
    <title>PARLCD_REG_SIZE</title>
<indexterm><primary>PARLCD_REG_SIZE</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>PARLCD_REG_SIZE</secondary></indexterm>
<para><computeroutput>#define PARLCD_REG_SIZE   0x00004000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1ae67577b74c64969ccc7fa22d53e8cb39"/>    <section>
    <title>SERVOPS2_REG_BASE_PHYS</title>
<indexterm><primary>SERVOPS2_REG_BASE_PHYS</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SERVOPS2_REG_BASE_PHYS</secondary></indexterm>
<para><computeroutput>#define SERVOPS2_REG_BASE_PHYS   0x43c50000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1afb8c1282ebc34ccbe316b1119f07581a"/>    <section>
    <title>SERVOPS2_REG_CR_o</title>
<indexterm><primary>SERVOPS2_REG_CR_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SERVOPS2_REG_CR_o</secondary></indexterm>
<para><computeroutput>#define SERVOPS2_REG_CR_o   0x0000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a4b6eb6d360055d5f91e1cef44ebb3942"/>    <section>
    <title>SERVOPS2_REG_PWM1_o</title>
<indexterm><primary>SERVOPS2_REG_PWM1_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SERVOPS2_REG_PWM1_o</secondary></indexterm>
<para><computeroutput>#define SERVOPS2_REG_PWM1_o   0x0010</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a26656019c3471913ac49cb87e71c75f8"/>    <section>
    <title>SERVOPS2_REG_PWM2_o</title>
<indexterm><primary>SERVOPS2_REG_PWM2_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SERVOPS2_REG_PWM2_o</secondary></indexterm>
<para><computeroutput>#define SERVOPS2_REG_PWM2_o   0x0014</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1aa077e6d381f95ca143b52dc71df86eac"/>    <section>
    <title>SERVOPS2_REG_PWM3_o</title>
<indexterm><primary>SERVOPS2_REG_PWM3_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SERVOPS2_REG_PWM3_o</secondary></indexterm>
<para><computeroutput>#define SERVOPS2_REG_PWM3_o   0x0018</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1aaba7c02dcc7939f280bb24d39d5264a5"/>    <section>
    <title>SERVOPS2_REG_PWM4_o</title>
<indexterm><primary>SERVOPS2_REG_PWM4_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SERVOPS2_REG_PWM4_o</secondary></indexterm>
<para><computeroutput>#define SERVOPS2_REG_PWM4_o   0x001C</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a16737347121cb524ae6ca45225c094c9"/>    <section>
    <title>SERVOPS2_REG_PWMPER_o</title>
<indexterm><primary>SERVOPS2_REG_PWMPER_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SERVOPS2_REG_PWMPER_o</secondary></indexterm>
<para><computeroutput>#define SERVOPS2_REG_PWMPER_o   0x000C</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a853db0a52f5fd5670afa705751609413"/>    <section>
    <title>SERVOPS2_REG_SIZE</title>
<indexterm><primary>SERVOPS2_REG_SIZE</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SERVOPS2_REG_SIZE</secondary></indexterm>
<para><computeroutput>#define SERVOPS2_REG_SIZE   0x4000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1afcfd8685e0ac231c4a5930526e9b311f"/>    <section>
    <title>SPILED_REG_BASE_PHYS</title>
<indexterm><primary>SPILED_REG_BASE_PHYS</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SPILED_REG_BASE_PHYS</secondary></indexterm>
<para><computeroutput>#define SPILED_REG_BASE_PHYS   0x43c40000</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1af6d1d4ce0d517dc471395671faae19c1"/>    <section>
    <title>SPILED_REG_KBDRD_KNOBS_DIRECT_o</title>
<indexterm><primary>SPILED_REG_KBDRD_KNOBS_DIRECT_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SPILED_REG_KBDRD_KNOBS_DIRECT_o</secondary></indexterm>
<para><computeroutput>#define SPILED_REG_KBDRD_KNOBS_DIRECT_o   0x020</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a9659b6d0a4356a769b9e8f025ab4f361"/>    <section>
    <title>SPILED_REG_KNOBS_8BIT_o</title>
<indexterm><primary>SPILED_REG_KNOBS_8BIT_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SPILED_REG_KNOBS_8BIT_o</secondary></indexterm>
<para><computeroutput>#define SPILED_REG_KNOBS_8BIT_o   0x024</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a61459fb4918e393901b563480ed3e488"/>    <section>
    <title>SPILED_REG_LED_KBDWR_DIRECT_o</title>
<indexterm><primary>SPILED_REG_LED_KBDWR_DIRECT_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SPILED_REG_LED_KBDWR_DIRECT_o</secondary></indexterm>
<para><computeroutput>#define SPILED_REG_LED_KBDWR_DIRECT_o   0x018</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1aa421b3b6aad9fdc70be0f2f75ef0383e"/>    <section>
    <title>SPILED_REG_LED_LINE_o</title>
<indexterm><primary>SPILED_REG_LED_LINE_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SPILED_REG_LED_LINE_o</secondary></indexterm>
<para><computeroutput>#define SPILED_REG_LED_LINE_o   0x004</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a471398ab797101dfd7a1a2d96e9a518a"/>    <section>
    <title>SPILED_REG_LED_RGB1_o</title>
<indexterm><primary>SPILED_REG_LED_RGB1_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SPILED_REG_LED_RGB1_o</secondary></indexterm>
<para><computeroutput>#define SPILED_REG_LED_RGB1_o   0x010</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a7b24a79dbfff0cab06021c259e967d6e"/>    <section>
    <title>SPILED_REG_LED_RGB2_o</title>
<indexterm><primary>SPILED_REG_LED_RGB2_o</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SPILED_REG_LED_RGB2_o</secondary></indexterm>
<para><computeroutput>#define SPILED_REG_LED_RGB2_o   0x014</computeroutput></para>    </section><anchor xml:id="_mzapo__regs_8h_1a7bdc4010481bbecbb542c2df9a61a17b"/>    <section>
    <title>SPILED_REG_SIZE</title>
<indexterm><primary>SPILED_REG_SIZE</primary><secondary>mzapo_regs.h</secondary></indexterm>
<indexterm><primary>mzapo_regs.h</primary><secondary>SPILED_REG_SIZE</secondary></indexterm>
<para><computeroutput>#define SPILED_REG_SIZE   0x00004000</computeroutput></para></section>
</section>
</section>
