

================================================================
== Vitis HLS Report for 'mp_mul_14785'
================================================================
* Date:           Tue May 20 14:35:33 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      227|      325|  2.270 us|  3.250 us|  227|  325|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134  |mp_mul_14785_Pipeline_VITIS_LOOP_144_2  |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151  |mp_mul_14785_Pipeline_VITIS_LOOP_157_4  |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      120|      176|   15 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |      105|      147|   15 ~ 21|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    3034|   3038|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    389|    -|
|Register         |        -|    -|     311|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3345|   3505|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134  |mp_mul_14785_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1187|  1416|    0|
    |grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151  |mp_mul_14785_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1187|  1422|    0|
    |mul_32ns_32ns_64_2_1_U775                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U776                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U777                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U778                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        0|  16|  3034|  3038|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln143_13_fu_262_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_223_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln156_13_fu_313_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_290_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_217_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_284_p2    |      icmp|   0|  0|  13|           4|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  78|          24|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_address0          |  14|          3|    4|         12|
    |a_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  53|         10|    1|         10|
    |b_address0          |  14|          3|    4|         12|
    |b_ce0               |  14|          3|    1|          3|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |grp_fu_480_ce       |  14|          3|    1|          3|
    |grp_fu_480_p0       |  14|          3|   32|         96|
    |grp_fu_480_p1       |  14|          3|   32|         96|
    |grp_fu_484_ce       |  14|          3|    1|          3|
    |grp_fu_484_p0       |  14|          3|   32|         96|
    |grp_fu_484_p1       |  14|          3|   32|         96|
    |grp_fu_488_ce       |  14|          3|    1|          3|
    |grp_fu_488_p0       |  14|          3|   32|         96|
    |grp_fu_488_p1       |  14|          3|   32|         96|
    |grp_fu_492_ce       |  14|          3|    1|          3|
    |grp_fu_492_p0       |  14|          3|   32|         96|
    |grp_fu_492_p1       |  14|          3|   32|         96|
    |i_25_fu_88          |   9|          2|    4|          8|
    |i_fu_52             |   9|          2|    4|          8|
    |indvars_iv31_fu_48  |   9|          2|    4|          8|
    |indvars_iv_fu_84    |   9|          2|    4|          8|
    |u_016_fu_56         |   9|          2|    4|          8|
    |u_29_fu_76          |   9|          2|    4|          8|
    |v_017_fu_60         |   9|          2|   64|        128|
    |v_fu_80             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 389|         82|  491|       1396|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   9|   0|    9|          0|
    |grp_mp_mul_14785_Pipeline_VITIS_LOOP_144_2_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_14785_Pipeline_VITIS_LOOP_157_4_fu_151_ap_start_reg  |   1|   0|    1|          0|
    |i_25_fu_88                                                      |   4|   0|    4|          0|
    |i_66_reg_458                                                    |   4|   0|    4|          0|
    |i_fu_52                                                         |   4|   0|    4|          0|
    |indvars_iv31_fu_48                                              |   4|   0|    4|          0|
    |indvars_iv31_load_reg_453                                       |   4|   0|    4|          0|
    |indvars_iv_fu_84                                                |   4|   0|    4|          0|
    |tmp_387_reg_401                                                 |   1|   0|    4|          3|
    |tmp_s_reg_395                                                   |   1|   0|    4|          3|
    |trunc_ln143_reg_419                                             |   3|   0|    3|          0|
    |trunc_ln156_reg_475                                             |   3|   0|    3|          0|
    |u_016_fu_56                                                     |   4|   0|    4|          0|
    |u_29_fu_76                                                      |   4|   0|    4|          0|
    |u_reg_406                                                       |   4|   0|    4|          0|
    |v_017_fu_60                                                     |  64|   0|   64|          0|
    |v_177_reg_411                                                   |  64|   0|   64|          0|
    |v_fu_80                                                         |  64|   0|   64|          0|
    |v_load_reg_467                                                  |  64|   0|   64|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 311|   0|  317|          6|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  mp_mul.14785|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  mp_mul.14785|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  mp_mul.14785|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  mp_mul.14785|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  mp_mul.14785|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  mp_mul.14785|  return value|
|a_address0  |  out|    4|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   64|   ap_memory|             a|         array|
|a_offset1   |   in|    1|     ap_none|     a_offset1|        scalar|
|b_address0  |  out|    4|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   64|   ap_memory|             b|         array|
|b_offset    |   in|    1|     ap_none|      b_offset|        scalar|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   64|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

