EDA Netlist Writer report for practica3
<<<<<<< HEAD
<<<<<<< HEAD
Wed Nov 30 23:28:46 2022
=======
Thu Dec  1 00:04:56 2022
>>>>>>> CambiosBeta
=======
Wed Nov 30 22:14:53 2022
>>>>>>> parent of 41da183 (Ya sirve, gracias a mi :v)
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
<<<<<<< HEAD
<<<<<<< HEAD
; EDA Netlist Writer Status ; Successful - Wed Nov 30 23:28:46 2022 ;
=======
; EDA Netlist Writer Status ; Successful - Thu Dec  1 00:04:56 2022 ;
>>>>>>> CambiosBeta
=======
; EDA Netlist Writer Status ; Successful - Wed Nov 30 22:14:53 2022 ;
>>>>>>> parent of 41da183 (Ya sirve, gracias a mi :v)
; Revision Name             ; practica3                             ;
; Top-level Entity Name     ; practica3                             ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                   ;
+---------------------------------------------------------------------------------------------------+-------------------+
; Option                                                                                            ; Setting           ;
+---------------------------------------------------------------------------------------------------+-------------------+
; Tool Name                                                                                         ; Active-HDL (VHDL) ;
; Generate functional simulation netlist                                                            ; On                ;
; Truncate long hierarchy paths                                                                     ; Off               ;
; Map illegal HDL characters                                                                        ; Off               ;
; Flatten buses into individual nodes                                                               ; Off               ;
; Maintain hierarchy                                                                                ; Off               ;
; Bring out device-wide set/reset signals as ports                                                  ; Off               ;
; Enable glitch filtering                                                                           ; Off               ;
; Do not write top level VHDL entity                                                                ; Off               ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off               ;
; Architecture name in VHDL output netlist                                                          ; structure         ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off               ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off               ;
+---------------------------------------------------------------------------------------------------+-------------------+


<<<<<<< HEAD
+------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                               ;
+------------------------------------------------------------------------------------------+
; Generated Files                                                                          ;
+------------------------------------------------------------------------------------------+
; /home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/p3/simulation/activehdl/practica3.vho ;
+------------------------------------------------------------------------------------------+
=======
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/pruebas/ArquitecturaComputadoras/p3/simulation/activehdl/practica3.vho ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
>>>>>>> CambiosBeta
=======
+------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                          ;
+---------------------------------------------------------------------------------------------------+--------------------------+
; Option                                                                                            ; Setting                  ;
+---------------------------------------------------------------------------------------------------+--------------------------+
; Tool Name                                                                                         ; Questa Intel FPGA (VHDL) ;
; Generate functional simulation netlist                                                            ; On                       ;
; Truncate long hierarchy paths                                                                     ; Off                      ;
; Map illegal HDL characters                                                                        ; Off                      ;
; Flatten buses into individual nodes                                                               ; Off                      ;
; Maintain hierarchy                                                                                ; Off                      ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                      ;
; Enable glitch filtering                                                                           ; Off                      ;
; Do not write top level VHDL entity                                                                ; Off                      ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                      ;
; Architecture name in VHDL output netlist                                                          ; structure                ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                      ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                      ;
+---------------------------------------------------------------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------+
; Simulation Generated Files                                                           ;
+--------------------------------------------------------------------------------------+
; Generated Files                                                                      ;
+--------------------------------------------------------------------------------------+
; /home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/p3/simulation/qsim//practica3.vho ;
+--------------------------------------------------------------------------------------+
>>>>>>> parent of 41da183 (Ya sirve, gracias a mi :v)


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
<<<<<<< HEAD
<<<<<<< HEAD
    Info: Processing started: Wed Nov 30 23:28:45 2022
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off practica3 -c practica3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file practica3.vho in folder "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/p3/simulation/activehdl/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 615 megabytes
    Info: Processing ended: Wed Nov 30 23:28:46 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
=======
    Info: Processing started: Thu Dec  1 00:04:55 2022
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off practica3 -c practica3
=======
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Nov 30 22:14:53 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/p3/simulation/qsim/ practica3 -c practica3
>>>>>>> parent of 41da183 (Ya sirve, gracias a mi :v)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file practica3.vho in folder "/home/vehelmir/Vault/VHDL/ArquitecturaComputadoras/p3/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
<<<<<<< HEAD
    Info: Peak virtual memory: 4650 megabytes
    Info: Processing ended: Thu Dec  1 00:04:56 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
>>>>>>> CambiosBeta
=======
    Info: Peak virtual memory: 616 megabytes
    Info: Processing ended: Wed Nov 30 22:14:53 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01
>>>>>>> parent of 41da183 (Ya sirve, gracias a mi :v)


