
../compcert-repos/prog2/MT1E1-2.2:     file format elf32-littlearm


Disassembly of section .init:

00010724 <.init>:
   10724:	push	{r3, lr}
   10728:	bl	10828 <_start@@Base+0x3c>
   1072c:	pop	{r3, pc}

Disassembly of section .plt:

00010730 <strcmp@plt-0x14>:
   10730:	push	{lr}		; (str lr, [sp, #-4]!)
   10734:	ldr	lr, [pc, #4]	; 10740 <strcmp@plt-0x4>
   10738:	add	lr, pc, lr
   1073c:	ldr	pc, [lr, #8]!
   10740:	andeq	r0, r1, r0, asr #17

00010744 <strcmp@plt>:
   10744:	add	ip, pc, #0, 12
   10748:	add	ip, ip, #16, 20	; 0x10000
   1074c:	ldr	pc, [ip, #2240]!	; 0x8c0

00010750 <__isoc99_fscanf@plt>:
   10750:	add	ip, pc, #0, 12
   10754:	add	ip, ip, #16, 20	; 0x10000
   10758:	ldr	pc, [ip, #2232]!	; 0x8b8

0001075c <fopen@plt>:
   1075c:	add	ip, pc, #0, 12
   10760:	add	ip, ip, #16, 20	; 0x10000
   10764:	ldr	pc, [ip, #2224]!	; 0x8b0

00010768 <free@plt>:
   10768:	add	ip, pc, #0, 12
   1076c:	add	ip, ip, #16, 20	; 0x10000
   10770:	ldr	pc, [ip, #2216]!	; 0x8a8

00010774 <realloc@plt>:
   10774:	add	ip, pc, #0, 12
   10778:	add	ip, ip, #16, 20	; 0x10000
   1077c:	ldr	pc, [ip, #2208]!	; 0x8a0

00010780 <fwrite@plt>:
   10780:	add	ip, pc, #0, 12
   10784:	add	ip, ip, #16, 20	; 0x10000
   10788:	ldr	pc, [ip, #2200]!	; 0x898

0001078c <strcpy@plt>:
   1078c:	add	ip, pc, #0, 12
   10790:	add	ip, ip, #16, 20	; 0x10000
   10794:	ldr	pc, [ip, #2192]!	; 0x890

00010798 <malloc@plt>:
   10798:	add	ip, pc, #0, 12
   1079c:	add	ip, ip, #16, 20	; 0x10000
   107a0:	ldr	pc, [ip, #2184]!	; 0x888

000107a4 <__libc_start_main@plt>:
   107a4:	add	ip, pc, #0, 12
   107a8:	add	ip, ip, #16, 20	; 0x10000
   107ac:	ldr	pc, [ip, #2176]!	; 0x880

000107b0 <__gmon_start__@plt>:
   107b0:	add	ip, pc, #0, 12
   107b4:	add	ip, ip, #16, 20	; 0x10000
   107b8:	ldr	pc, [ip, #2168]!	; 0x878

000107bc <strlen@plt>:
   107bc:	add	ip, pc, #0, 12
   107c0:	add	ip, ip, #16, 20	; 0x10000
   107c4:	ldr	pc, [ip, #2160]!	; 0x870

000107c8 <fprintf@plt>:
   107c8:	add	ip, pc, #0, 12
   107cc:	add	ip, ip, #16, 20	; 0x10000
   107d0:	ldr	pc, [ip, #2152]!	; 0x868

000107d4 <fclose@plt>:
   107d4:	add	ip, pc, #0, 12
   107d8:	add	ip, ip, #16, 20	; 0x10000
   107dc:	ldr	pc, [ip, #2144]!	; 0x860

000107e0 <abort@plt>:
   107e0:	add	ip, pc, #0, 12
   107e4:	add	ip, ip, #16, 20	; 0x10000
   107e8:	ldr	pc, [ip, #2136]!	; 0x858

Disassembly of section .text:

000107ec <_start@@Base>:
   107ec:	mov	fp, #0
   107f0:	mov	lr, #0
   107f4:	pop	{r1}		; (ldr r1, [sp], #4)
   107f8:	mov	r2, sp
   107fc:	push	{r2}		; (str r2, [sp, #-4]!)
   10800:	push	{r0}		; (str r0, [sp, #-4]!)
   10804:	ldr	ip, [pc, #16]	; 1081c <_start@@Base+0x30>
   10808:	push	{ip}		; (str ip, [sp, #-4]!)
   1080c:	ldr	r0, [pc, #12]	; 10820 <_start@@Base+0x34>
   10810:	ldr	r3, [pc, #12]	; 10824 <_start@@Base+0x38>
   10814:	bl	107a4 <__libc_start_main@plt>
   10818:	bl	107e0 <abort@plt>
   1081c:	ldrdeq	r0, [r1], -r8
   10820:	andeq	r0, r1, r4, ror #24
   10824:	andeq	r0, r1, r8, ror sp
   10828:	ldr	r3, [pc, #20]	; 10844 <_start@@Base+0x58>
   1082c:	ldr	r2, [pc, #20]	; 10848 <_start@@Base+0x5c>
   10830:	add	r3, pc, r3
   10834:	ldr	r2, [r3, r2]
   10838:	cmp	r2, #0
   1083c:	bxeq	lr
   10840:	b	107b0 <__gmon_start__@plt>
   10844:	andeq	r0, r1, r8, asr #15
   10848:	andeq	r0, r0, r4, asr #32
   1084c:	ldr	r3, [pc, #28]	; 10870 <_start@@Base+0x84>
   10850:	ldr	r0, [pc, #28]	; 10874 <_start@@Base+0x88>
   10854:	sub	r3, r3, r0
   10858:	cmp	r3, #6
   1085c:	bxls	lr
   10860:	ldr	r3, [pc, #16]	; 10878 <_start@@Base+0x8c>
   10864:	cmp	r3, #0
   10868:	bxeq	lr
   1086c:	bx	r3
   10870:	andeq	r1, r2, r3, asr r0
   10874:	andeq	r1, r2, r0, asr r0
   10878:	andeq	r0, r0, r0
   1087c:	ldr	r1, [pc, #36]	; 108a8 <_start@@Base+0xbc>
   10880:	ldr	r0, [pc, #36]	; 108ac <_start@@Base+0xc0>
   10884:	sub	r1, r1, r0
   10888:	asr	r1, r1, #2
   1088c:	add	r1, r1, r1, lsr #31
   10890:	asrs	r1, r1, #1
   10894:	bxeq	lr
   10898:	ldr	r3, [pc, #16]	; 108b0 <_start@@Base+0xc4>
   1089c:	cmp	r3, #0
   108a0:	bxeq	lr
   108a4:	bx	r3
   108a8:	andeq	r1, r2, r0, asr r0
   108ac:	andeq	r1, r2, r0, asr r0
   108b0:	andeq	r0, r0, r0
   108b4:	push	{r4, lr}
   108b8:	ldr	r4, [pc, #24]	; 108d8 <_start@@Base+0xec>
   108bc:	ldrb	r3, [r4]
   108c0:	cmp	r3, #0
   108c4:	popne	{r4, pc}
   108c8:	bl	1084c <_start@@Base+0x60>
   108cc:	mov	r3, #1
   108d0:	strb	r3, [r4]
   108d4:	pop	{r4, pc}
   108d8:	andeq	r1, r2, r4, asr r0
   108dc:	ldr	r0, [pc, #40]	; 1090c <_start@@Base+0x120>
   108e0:	ldr	r3, [r0]
   108e4:	cmp	r3, #0
   108e8:	bne	108f0 <_start@@Base+0x104>
   108ec:	b	1087c <_start@@Base+0x90>
   108f0:	ldr	r3, [pc, #24]	; 10910 <_start@@Base+0x124>
   108f4:	cmp	r3, #0
   108f8:	beq	108ec <_start@@Base+0x100>
   108fc:	push	{r4, lr}
   10900:	blx	r3
   10904:	pop	{r4, lr}
   10908:	b	1087c <_start@@Base+0x90>
   1090c:	andeq	r0, r2, r4, lsl pc
   10910:	andeq	r0, r0, r0

00010914 <conta_vitorias@@Base>:
   10914:	push	{fp, lr}
   10918:	add	fp, sp, #4
   1091c:	sub	sp, sp, #64	; 0x40
   10920:	str	r0, [fp, #-64]	; 0xffffffc0
   10924:	str	r1, [fp, #-68]	; 0xffffffbc
   10928:	mov	r0, #20
   1092c:	bl	10798 <malloc@plt>
   10930:	mov	r3, r0
   10934:	str	r3, [fp, #-8]
   10938:	ldr	r3, [fp, #-8]
   1093c:	cmp	r3, #0
   10940:	bne	1094c <conta_vitorias@@Base+0x38>
   10944:	mov	r3, #0
   10948:	b	10c54 <conta_vitorias@@Base+0x340>
   1094c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   10950:	mov	r2, #0
   10954:	str	r2, [r3]
   10958:	b	10ae8 <conta_vitorias@@Base+0x1d4>
   1095c:	sub	r3, fp, #36	; 0x24
   10960:	mov	r0, r3
   10964:	bl	107bc <strlen@plt>
   10968:	mov	r3, r0
   1096c:	sub	r2, fp, #4
   10970:	add	r3, r2, r3
   10974:	mov	r2, #0
   10978:	strb	r2, [r3, #-32]	; 0xffffffe0
   1097c:	mov	r3, #0
   10980:	str	r3, [fp, #-20]	; 0xffffffec
   10984:	mov	r3, #0
   10988:	str	r3, [fp, #-12]
   1098c:	b	10a14 <conta_vitorias@@Base+0x100>
   10990:	ldr	r2, [fp, #-12]
   10994:	mov	r3, r2
   10998:	lsl	r3, r3, #2
   1099c:	add	r3, r3, r2
   109a0:	lsl	r3, r3, #2
   109a4:	mov	r2, r3
   109a8:	ldr	r3, [fp, #-8]
   109ac:	add	r3, r3, r2
   109b0:	mov	r2, r3
   109b4:	sub	r3, fp, #36	; 0x24
   109b8:	mov	r1, r2
   109bc:	mov	r0, r3
   109c0:	bl	10744 <strcmp@plt>
   109c4:	mov	r3, r0
   109c8:	cmp	r3, #0
   109cc:	bne	10a08 <conta_vitorias@@Base+0xf4>
   109d0:	ldr	r2, [fp, #-12]
   109d4:	mov	r3, r2
   109d8:	lsl	r3, r3, #2
   109dc:	add	r3, r3, r2
   109e0:	lsl	r3, r3, #2
   109e4:	mov	r2, r3
   109e8:	ldr	r3, [fp, #-8]
   109ec:	add	r3, r3, r2
   109f0:	ldr	r2, [r3, #16]
   109f4:	add	r2, r2, #1
   109f8:	str	r2, [r3, #16]
   109fc:	mov	r3, #1
   10a00:	str	r3, [fp, #-20]	; 0xffffffec
   10a04:	b	10a28 <conta_vitorias@@Base+0x114>
   10a08:	ldr	r3, [fp, #-12]
   10a0c:	add	r3, r3, #1
   10a10:	str	r3, [fp, #-12]
   10a14:	ldr	r3, [fp, #-68]	; 0xffffffbc
   10a18:	ldr	r2, [r3]
   10a1c:	ldr	r3, [fp, #-12]
   10a20:	cmp	r2, r3
   10a24:	bgt	10990 <conta_vitorias@@Base+0x7c>
   10a28:	ldr	r3, [fp, #-20]	; 0xffffffec
   10a2c:	cmp	r3, #0
   10a30:	bne	10ae8 <conta_vitorias@@Base+0x1d4>
   10a34:	ldr	r3, [fp, #-68]	; 0xffffffbc
   10a38:	ldr	r3, [r3]
   10a3c:	add	r3, r3, #1
   10a40:	mov	r2, r3
   10a44:	mov	r3, r2
   10a48:	lsl	r3, r3, #2
   10a4c:	add	r3, r3, r2
   10a50:	lsl	r3, r3, #2
   10a54:	mov	r1, r3
   10a58:	ldr	r0, [fp, #-8]
   10a5c:	bl	10774 <realloc@plt>
   10a60:	str	r0, [fp, #-8]
   10a64:	ldr	r3, [fp, #-8]
   10a68:	cmp	r3, #0
   10a6c:	bne	10a78 <conta_vitorias@@Base+0x164>
   10a70:	mov	r3, #0
   10a74:	b	10c54 <conta_vitorias@@Base+0x340>
   10a78:	ldr	r2, [fp, #-12]
   10a7c:	mov	r3, r2
   10a80:	lsl	r3, r3, #2
   10a84:	add	r3, r3, r2
   10a88:	lsl	r3, r3, #2
   10a8c:	mov	r2, r3
   10a90:	ldr	r3, [fp, #-8]
   10a94:	add	r3, r3, r2
   10a98:	mov	r2, r3
   10a9c:	sub	r3, fp, #36	; 0x24
   10aa0:	mov	r1, r3
   10aa4:	mov	r0, r2
   10aa8:	bl	1078c <strcpy@plt>
   10aac:	ldr	r2, [fp, #-12]
   10ab0:	mov	r3, r2
   10ab4:	lsl	r3, r3, #2
   10ab8:	add	r3, r3, r2
   10abc:	lsl	r3, r3, #2
   10ac0:	mov	r2, r3
   10ac4:	ldr	r3, [fp, #-8]
   10ac8:	add	r3, r3, r2
   10acc:	mov	r2, #1
   10ad0:	str	r2, [r3, #16]
   10ad4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   10ad8:	ldr	r3, [r3]
   10adc:	add	r2, r3, #1
   10ae0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   10ae4:	str	r2, [r3]
   10ae8:	sub	r3, fp, #36	; 0x24
   10aec:	mov	r2, r3
   10af0:	ldr	r1, [pc, #360]	; 10c60 <conta_vitorias@@Base+0x34c>
   10af4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   10af8:	bl	10750 <__isoc99_fscanf@plt>
   10afc:	mov	r3, r0
   10b00:	cmp	r3, #1
   10b04:	beq	1095c <conta_vitorias@@Base+0x48>
   10b08:	mov	r3, #1
   10b0c:	str	r3, [fp, #-12]
   10b10:	b	10c3c <conta_vitorias@@Base+0x328>
   10b14:	ldr	r2, [fp, #-12]
   10b18:	mov	r3, r2
   10b1c:	lsl	r3, r3, #2
   10b20:	add	r3, r3, r2
   10b24:	lsl	r3, r3, #2
   10b28:	mov	r2, r3
   10b2c:	ldr	r3, [fp, #-8]
   10b30:	add	r3, r3, r2
   10b34:	sub	ip, fp, #56	; 0x38
   10b38:	mov	lr, r3
   10b3c:	ldm	lr!, {r0, r1, r2, r3}
   10b40:	stmia	ip!, {r0, r1, r2, r3}
   10b44:	ldr	r3, [lr]
   10b48:	str	r3, [ip]
   10b4c:	ldr	r3, [fp, #-12]
   10b50:	str	r3, [fp, #-16]
   10b54:	b	10bbc <conta_vitorias@@Base+0x2a8>
   10b58:	ldr	r2, [fp, #-16]
   10b5c:	mov	r3, r2
   10b60:	lsl	r3, r3, #2
   10b64:	add	r3, r3, r2
   10b68:	lsl	r3, r3, #2
   10b6c:	mov	r2, r3
   10b70:	ldr	r3, [fp, #-8]
   10b74:	add	r1, r3, r2
   10b78:	ldr	r2, [fp, #-16]
   10b7c:	mov	r3, r2
   10b80:	lsl	r3, r3, #2
   10b84:	add	r3, r3, r2
   10b88:	lsl	r3, r3, #2
   10b8c:	sub	r3, r3, #20
   10b90:	ldr	r2, [fp, #-8]
   10b94:	add	r3, r2, r3
   10b98:	mov	ip, r1
   10b9c:	mov	lr, r3
   10ba0:	ldm	lr!, {r0, r1, r2, r3}
   10ba4:	stmia	ip!, {r0, r1, r2, r3}
   10ba8:	ldr	r3, [lr]
   10bac:	str	r3, [ip]
   10bb0:	ldr	r3, [fp, #-16]
   10bb4:	sub	r3, r3, #1
   10bb8:	str	r3, [fp, #-16]
   10bbc:	ldr	r3, [fp, #-16]
   10bc0:	cmp	r3, #0
   10bc4:	ble	10bf8 <conta_vitorias@@Base+0x2e4>
   10bc8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   10bcc:	ldr	r2, [fp, #-16]
   10bd0:	mov	r3, r2
   10bd4:	lsl	r3, r3, #2
   10bd8:	add	r3, r3, r2
   10bdc:	lsl	r3, r3, #2
   10be0:	sub	r3, r3, #20
   10be4:	ldr	r2, [fp, #-8]
   10be8:	add	r3, r2, r3
   10bec:	ldr	r3, [r3, #16]
   10bf0:	cmp	r1, r3
   10bf4:	bgt	10b58 <conta_vitorias@@Base+0x244>
   10bf8:	ldr	r2, [fp, #-16]
   10bfc:	mov	r3, r2
   10c00:	lsl	r3, r3, #2
   10c04:	add	r3, r3, r2
   10c08:	lsl	r3, r3, #2
   10c0c:	mov	r2, r3
   10c10:	ldr	r3, [fp, #-8]
   10c14:	add	r3, r3, r2
   10c18:	mov	lr, r3
   10c1c:	sub	ip, fp, #56	; 0x38
   10c20:	ldm	ip!, {r0, r1, r2, r3}
   10c24:	stmia	lr!, {r0, r1, r2, r3}
   10c28:	ldr	r3, [ip]
   10c2c:	str	r3, [lr]
   10c30:	ldr	r3, [fp, #-12]
   10c34:	add	r3, r3, #1
   10c38:	str	r3, [fp, #-12]
   10c3c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   10c40:	ldr	r2, [r3]
   10c44:	ldr	r3, [fp, #-12]
   10c48:	cmp	r2, r3
   10c4c:	bgt	10b14 <conta_vitorias@@Base+0x200>
   10c50:	ldr	r3, [fp, #-8]
   10c54:	mov	r0, r3
   10c58:	sub	sp, fp, #4
   10c5c:	pop	{fp, pc}
   10c60:	andeq	r0, r1, r8, ror #27

00010c64 <main@@Base>:
   10c64:	push	{fp, lr}
   10c68:	add	fp, sp, #4
   10c6c:	sub	sp, sp, #16
   10c70:	ldr	r1, [pc, #236]	; 10d64 <main@@Base+0x100>
   10c74:	ldr	r0, [pc, #236]	; 10d68 <main@@Base+0x104>
   10c78:	bl	1075c <fopen@plt>
   10c7c:	str	r0, [fp, #-12]
   10c80:	mov	r3, #0
   10c84:	str	r3, [fp, #-20]	; 0xffffffec
   10c88:	sub	r3, fp, #20
   10c8c:	mov	r1, r3
   10c90:	ldr	r0, [fp, #-12]
   10c94:	bl	10914 <conta_vitorias@@Base>
   10c98:	str	r0, [fp, #-16]
   10c9c:	ldr	r3, [pc, #200]	; 10d6c <main@@Base+0x108>
   10ca0:	ldr	r3, [r3]
   10ca4:	mov	r2, #12
   10ca8:	mov	r1, #1
   10cac:	ldr	r0, [pc, #188]	; 10d70 <main@@Base+0x10c>
   10cb0:	bl	10780 <fwrite@plt>
   10cb4:	ldr	r3, [fp, #-16]
   10cb8:	cmp	r3, #0
   10cbc:	beq	10d44 <main@@Base+0xe0>
   10cc0:	mov	r3, #0
   10cc4:	str	r3, [fp, #-8]
   10cc8:	b	10d34 <main@@Base+0xd0>
   10ccc:	ldr	r3, [pc, #152]	; 10d6c <main@@Base+0x108>
   10cd0:	ldr	r0, [r3]
   10cd4:	ldr	r2, [fp, #-8]
   10cd8:	mov	r3, r2
   10cdc:	lsl	r3, r3, #2
   10ce0:	add	r3, r3, r2
   10ce4:	lsl	r3, r3, #2
   10ce8:	mov	r2, r3
   10cec:	ldr	r3, [fp, #-16]
   10cf0:	add	r3, r3, r2
   10cf4:	mov	r1, r3
   10cf8:	ldr	r2, [fp, #-8]
   10cfc:	mov	r3, r2
   10d00:	lsl	r3, r3, #2
   10d04:	add	r3, r3, r2
   10d08:	lsl	r3, r3, #2
   10d0c:	mov	r2, r3
   10d10:	ldr	r3, [fp, #-16]
   10d14:	add	r3, r3, r2
   10d18:	ldr	r3, [r3, #16]
   10d1c:	mov	r2, r1
   10d20:	ldr	r1, [pc, #76]	; 10d74 <main@@Base+0x110>
   10d24:	bl	107c8 <fprintf@plt>
   10d28:	ldr	r3, [fp, #-8]
   10d2c:	add	r3, r3, #1
   10d30:	str	r3, [fp, #-8]
   10d34:	ldr	r3, [fp, #-20]	; 0xffffffec
   10d38:	ldr	r2, [fp, #-8]
   10d3c:	cmp	r2, r3
   10d40:	blt	10ccc <main@@Base+0x68>
   10d44:	ldr	r0, [fp, #-16]
   10d48:	bl	10768 <free@plt>
   10d4c:	ldr	r0, [fp, #-12]
   10d50:	bl	107d4 <fclose@plt>
   10d54:	mov	r3, #0
   10d58:	mov	r0, r3
   10d5c:	sub	sp, fp, #4
   10d60:	pop	{fp, pc}
   10d64:	andeq	r0, r1, ip, ror #27
   10d68:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10d6c:	andeq	r1, r2, r0, asr r0
   10d70:	strdeq	r0, [r1], -r8
   10d74:	andeq	r0, r1, r8, lsl #28

00010d78 <__libc_csu_init@@Base>:
   10d78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10d7c:	mov	r7, r0
   10d80:	ldr	r6, [pc, #72]	; 10dd0 <__libc_csu_init@@Base+0x58>
   10d84:	ldr	r5, [pc, #72]	; 10dd4 <__libc_csu_init@@Base+0x5c>
   10d88:	add	r6, pc, r6
   10d8c:	add	r5, pc, r5
   10d90:	sub	r6, r6, r5
   10d94:	mov	r8, r1
   10d98:	mov	r9, r2
   10d9c:	bl	10724 <strcmp@plt-0x20>
   10da0:	asrs	r6, r6, #2
   10da4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10da8:	mov	r4, #0
   10dac:	add	r4, r4, #1
   10db0:	ldr	r3, [r5], #4
   10db4:	mov	r2, r9
   10db8:	mov	r1, r8
   10dbc:	mov	r0, r7
   10dc0:	blx	r3
   10dc4:	cmp	r6, r4
   10dc8:	bne	10dac <__libc_csu_init@@Base+0x34>
   10dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10dd0:	andeq	r0, r1, r0, lsl #3
   10dd4:	andeq	r0, r1, r8, ror r1

00010dd8 <__libc_csu_fini@@Base>:
   10dd8:	bx	lr

Disassembly of section .fini:

00010ddc <.fini>:
   10ddc:	push	{r3, lr}
   10de0:	pop	{r3, pc}
