

================================================================
== Vivado HLS Report for 'backward'
================================================================
* Date:           Thu Jan  7 00:22:56 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution_final
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.429 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   622861|   622861| 2.074 ms | 2.074 ms |  622861|  622861|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1   |     1280|     1280|         5|          4|          1|     320|    yes   |
        |- one      |      447|      447|       129|          1|          1|     320|    yes   |
        |- two      |   211520|   211520|       661|          -|          -|     320|    no    |
        | + two.1   |      645|      645|         8|          2|          1|     320|    yes   |
        |- three_L  |   409607|   409607|        12|          4|          1|  102400|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 129
  * Pipeline-2: initiation interval (II) = 2, depth = 8
  * Pipeline-3: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 173
* Pipeline : 4
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 129, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 }
  Pipeline-2 : II = 2, D = 8, States = { 140 141 142 143 144 145 146 147 }
  Pipeline-3 : II = 4, D = 12, States = { 161 162 163 164 165 166 167 168 169 170 171 172 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 137 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 8 
137 --> 138 
138 --> 139 161 
139 --> 140 
140 --> 148 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 140 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 138 
161 --> 173 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 161 
173 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%t_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %t)" [src/kernel/cnn.h:186]   --->   Operation 174 'read' 't_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%flag_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %flag)" [src/kernel/cnn.h:186]   --->   Operation 175 'read' 'flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%LSTM_cache_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_cache_V_offset)" [src/kernel/cnn.h:186]   --->   Operation 176 'read' 'LSTM_cache_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%LSTM_o_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_o_V_offset)" [src/kernel/cnn.h:186]   --->   Operation 177 'read' 'LSTM_o_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%LSTM_i_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_i_V_offset)" [src/kernel/cnn.h:186]   --->   Operation 178 'read' 'LSTM_i_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%LSTM_g_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_g_V_offset)" [src/kernel/cnn.h:186]   --->   Operation 179 'read' 'LSTM_g_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%LSTM_f_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_f_V_offset)" [src/kernel/cnn.h:186]   --->   Operation 180 'read' 'LSTM_f_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_79 = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %LSTM_cache_V_offset_read, i11 0)" [src/kernel/cnn.h:186]   --->   Operation 181 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i18 %tmp_79 to i19" [src/kernel/cnn.h:186]   --->   Operation 182 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_80 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %LSTM_cache_V_offset_read, i9 0)" [src/kernel/cnn.h:186]   --->   Operation 183 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln203_271 = zext i16 %tmp_80 to i19" [src/kernel/cnn.h:186]   --->   Operation 184 'zext' 'zext_ln203_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.58ns)   --->   "%add_ln203 = add i19 %zext_ln203, %zext_ln203_271" [src/kernel/cnn.h:186]   --->   Operation 185 'add' 'add_ln203' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_81 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_o_V_offset_read, i8 0)" [src/kernel/cnn.h:192]   --->   Operation 186 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln203_272 = zext i15 %tmp_81 to i16" [src/kernel/cnn.h:192]   --->   Operation 187 'zext' 'zext_ln203_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_82 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_o_V_offset_read, i6 0)" [src/kernel/cnn.h:192]   --->   Operation 188 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln203_273 = zext i13 %tmp_82 to i16" [src/kernel/cnn.h:192]   --->   Operation 189 'zext' 'zext_ln203_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.58ns)   --->   "%add_ln203_111 = add i16 %zext_ln203_272, %zext_ln203_273" [src/kernel/cnn.h:192]   --->   Operation 190 'add' 'add_ln203_111' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_83 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_i_V_offset_read, i8 0)" [src/kernel/cnn.h:189]   --->   Operation 191 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln203_274 = zext i15 %tmp_83 to i16" [src/kernel/cnn.h:189]   --->   Operation 192 'zext' 'zext_ln203_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_84 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_i_V_offset_read, i6 0)" [src/kernel/cnn.h:189]   --->   Operation 193 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln203_275 = zext i13 %tmp_84 to i16" [src/kernel/cnn.h:189]   --->   Operation 194 'zext' 'zext_ln203_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.58ns)   --->   "%add_ln203_112 = add i16 %zext_ln203_274, %zext_ln203_275" [src/kernel/cnn.h:189]   --->   Operation 195 'add' 'add_ln203_112' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_85 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_g_V_offset_read, i8 0)" [src/kernel/cnn.h:191]   --->   Operation 196 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln203_276 = zext i15 %tmp_85 to i16" [src/kernel/cnn.h:191]   --->   Operation 197 'zext' 'zext_ln203_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_86 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_g_V_offset_read, i6 0)" [src/kernel/cnn.h:191]   --->   Operation 198 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln203_277 = zext i13 %tmp_86 to i16" [src/kernel/cnn.h:191]   --->   Operation 199 'zext' 'zext_ln203_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.58ns)   --->   "%add_ln203_113 = add i16 %zext_ln203_276, %zext_ln203_277" [src/kernel/cnn.h:191]   --->   Operation 200 'add' 'add_ln203_113' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_87 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_f_V_offset_read, i8 0)" [src/kernel/cnn.h:190]   --->   Operation 201 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln203_278 = zext i15 %tmp_87 to i16" [src/kernel/cnn.h:190]   --->   Operation 202 'zext' 'zext_ln203_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_88 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_f_V_offset_read, i6 0)" [src/kernel/cnn.h:190]   --->   Operation 203 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln203_279 = zext i13 %tmp_88 to i16" [src/kernel/cnn.h:190]   --->   Operation 204 'zext' 'zext_ln203_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.58ns)   --->   "%add_ln203_114 = add i16 %zext_ln203_278, %zext_ln203_279" [src/kernel/cnn.h:190]   --->   Operation 205 'add' 'add_ln203_114' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 206 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 207 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 208 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxo_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 209 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 210 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 211 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 212 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %who_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 213 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %gradswho_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 214 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %gradswhi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 215 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %gradswhg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 216 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %gradswhf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 217 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %gradswxo_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 218 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %gradswxi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 219 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %gradswxg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 220 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %gradswxf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 221 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%di_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:171]   --->   Operation 222 'alloca' 'di_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%df_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:172]   --->   Operation 223 'alloca' 'df_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%dg_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:173]   --->   Operation 224 'alloca' 'dg_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%do_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:174]   --->   Operation 225 'alloca' 'do_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%x_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:176]   --->   Operation 226 'alloca' 'x_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%h_prev_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:178]   --->   Operation 227 'alloca' 'h_prev_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%c_prev_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:179]   --->   Operation 228 'alloca' 'c_prev_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%c_next_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:180]   --->   Operation 229 'alloca' 'c_next_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%dh_next_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:181]   --->   Operation 230 'alloca' 'dh_next_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i8 %flag_read to i7" [src/kernel/cnn.h:195]   --->   Operation 231 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.59ns)   --->   "%icmp_ln195 = icmp eq i7 %trunc_ln195, -17" [src/kernel/cnn.h:195]   --->   Operation 232 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %t_read, i9 0)" [src/kernel/cnn.h:197]   --->   Operation 233 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln197_1 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %t_read, i7 0)" [src/kernel/cnn.h:197]   --->   Operation 234 'bitconcatenate' 'shl_ln197_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.40ns)   --->   "%sub_ln199 = sub i7 -54, %t_read" [src/kernel/cnn.h:199]   --->   Operation 235 'sub' 'sub_ln199' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln5 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %sub_ln199, i1 false)" [src/kernel/cnn.h:199]   --->   Operation 236 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln199 = or i8 %shl_ln5, 1" [src/kernel/cnn.h:199]   --->   Operation 237 'or' 'or_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln199_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %or_ln199, i8 0)" [src/kernel/cnn.h:199]   --->   Operation 238 'bitconcatenate' 'shl_ln199_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i16 %shl_ln199_1 to i17" [src/kernel/cnn.h:199]   --->   Operation 239 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln199_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %or_ln199, i6 0)" [src/kernel/cnn.h:199]   --->   Operation 240 'bitconcatenate' 'shl_ln199_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i14 %shl_ln199_2 to i15" [src/kernel/cnn.h:199]   --->   Operation 241 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.60ns)   --->   "br label %.preheader5712" [src/kernel/cnn.h:184]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%k_0 = phi i9 [ %k_3, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i1392 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 243 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110)"   --->   Operation 244 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.59ns)   --->   "%icmp_ln184 = icmp eq i9 %k_0, -192" [src/kernel/cnn.h:184]   --->   Operation 245 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 246 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.51ns)   --->   "%k_3 = add i9 %k_0, 1" [src/kernel/cnn.h:184]   --->   Operation 247 'add' 'k_3' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln184, label %.preheader5711.preheader, label %0" [src/kernel/cnn.h:184]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%k_0_cast175 = zext i9 %k_0 to i15" [src/kernel/cnn.h:184]   --->   Operation 249 'zext' 'k_0_cast175' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%k_0_cast174 = zext i9 %k_0 to i14" [src/kernel/cnn.h:184]   --->   Operation 250 'zext' 'k_0_cast174' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%k_0_cast172_cast = zext i9 %k_0 to i10" [src/kernel/cnn.h:184]   --->   Operation 251 'zext' 'k_0_cast172_cast' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i9 %k_0 to i64" [src/kernel/cnn.h:186]   --->   Operation 252 'zext' 'zext_ln186' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i19 %add_ln203 to i9" [src/kernel/cnn.h:186]   --->   Operation 253 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.21ns)   --->   "%or_ln203 = or i9 %trunc_ln203, %k_0" [src/kernel/cnn.h:186]   --->   Operation 254 'or' 'or_ln203' <Predicate = (!icmp_ln184)> <Delay = 0.21> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_439 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %add_ln203, i32 9, i32 18)" [src/kernel/cnn.h:186]   --->   Operation 255 'partselect' 'tmp_439' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_440 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_439, i9 %or_ln203)" [src/kernel/cnn.h:186]   --->   Operation 256 'bitconcatenate' 'tmp_440' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln203_285 = zext i19 %tmp_440 to i64" [src/kernel/cnn.h:186]   --->   Operation 257 'zext' 'zext_ln203_285' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr21 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_285" [src/kernel/cnn.h:186]   --->   Operation 258 'getelementptr' 'LSTM_cache_V_addr21' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 259 [2/2] (1.15ns)   --->   "%LSTM_cache_V_load = load i16* %LSTM_cache_V_addr21, align 2" [src/kernel/cnn.h:186]   --->   Operation 259 'load' 'LSTM_cache_V_load' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 260 [1/1] (0.54ns)   --->   "%add_ln187 = add i10 320, %k_0_cast172_cast" [src/kernel/cnn.h:187]   --->   Operation 260 'add' 'add_ln187' <Predicate = (!icmp_ln184)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln203_286 = zext i10 %add_ln187 to i19" [src/kernel/cnn.h:187]   --->   Operation 261 'zext' 'zext_ln203_286' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.56ns)   --->   "%add_ln203_119 = add i19 %zext_ln203_286, %add_ln203" [src/kernel/cnn.h:187]   --->   Operation 262 'add' 'add_ln203_119' <Predicate = (!icmp_ln184)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln203_287 = zext i19 %add_ln203_119 to i64" [src/kernel/cnn.h:187]   --->   Operation 263 'zext' 'zext_ln203_287' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_287" [src/kernel/cnn.h:187]   --->   Operation 264 'getelementptr' 'LSTM_cache_V_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 265 [2/2] (1.15ns)   --->   "%LSTM_cache_V_load_1 = load i16* %LSTM_cache_V_addr, align 2" [src/kernel/cnn.h:187]   --->   Operation 265 'load' 'LSTM_cache_V_load_1' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %icmp_ln195, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i1481_ifconv, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [src/kernel/cnn.h:195]   --->   Operation 266 'br' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.55ns)   --->   "%add_ln199_1 = add i15 %zext_ln199_1, %k_0_cast175" [src/kernel/cnn.h:199]   --->   Operation 267 'add' 'add_ln199_1' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln199_2 = zext i15 %add_ln199_1 to i17" [src/kernel/cnn.h:199]   --->   Operation 268 'zext' 'zext_ln199_2' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.60ns)   --->   "%add_ln199 = add i17 %zext_ln199_2, %zext_ln199" [src/kernel/cnn.h:199]   --->   Operation 269 'add' 'add_ln199' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln199_3 = zext i17 %add_ln199 to i64" [src/kernel/cnn.h:199]   --->   Operation 270 'zext' 'zext_ln199_3' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%hs_V_addr_1 = getelementptr [48000 x i16]* %hs_V, i64 0, i64 %zext_ln199_3" [src/kernel/cnn.h:199]   --->   Operation 271 'getelementptr' 'hs_V_addr_1' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 272 [2/2] (1.15ns)   --->   "%p_Val2_273 = load i16* %hs_V_addr_1, align 2" [src/kernel/cnn.h:199]   --->   Operation 272 'load' 'p_Val2_273' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%dh_V_addr_2 = getelementptr [320 x i16]* %dh_V, i64 0, i64 %zext_ln186" [src/kernel/cnn.h:199]   --->   Operation 273 'getelementptr' 'dh_V_addr_2' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 274 [2/2] (1.15ns)   --->   "%p_Val2_274 = load i16* %dh_V_addr_2, align 2" [src/kernel/cnn.h:199]   --->   Operation 274 'load' 'p_Val2_274' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 275 [1/1] (0.55ns)   --->   "%add_ln197_1 = add i14 %shl_ln197_1, %k_0_cast174" [src/kernel/cnn.h:197]   --->   Operation 275 'add' 'add_ln197_1' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i14 %add_ln197_1 to i16" [src/kernel/cnn.h:197]   --->   Operation 276 'zext' 'zext_ln197' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.60ns)   --->   "%add_ln197 = add i16 %zext_ln197, %shl_ln" [src/kernel/cnn.h:197]   --->   Operation 277 'add' 'add_ln197' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i16 %add_ln197 to i64" [src/kernel/cnn.h:197]   --->   Operation 278 'zext' 'zext_ln197_1' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%hs_V_addr = getelementptr [48000 x i16]* %hs_V, i64 0, i64 %zext_ln197_1" [src/kernel/cnn.h:197]   --->   Operation 279 'getelementptr' 'hs_V_addr' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 280 [2/2] (1.15ns)   --->   "%p_Val2_s = load i16* %hs_V_addr, align 2" [src/kernel/cnn.h:197]   --->   Operation 280 'load' 'p_Val2_s' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%dh_V_addr = getelementptr [320 x i16]* %dh_V, i64 0, i64 %zext_ln186" [src/kernel/cnn.h:197]   --->   Operation 281 'getelementptr' 'dh_V_addr' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 282 [2/2] (1.15ns)   --->   "%p_Val2_270 = load i16* %dh_V_addr, align 2" [src/kernel/cnn.h:197]   --->   Operation 282 'load' 'p_Val2_270' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%dh_V_addr_3 = getelementptr [320 x i16]* %dh_V, i64 0, i64 %zext_ln186" [src/kernel/cnn.h:202]   --->   Operation 283 'getelementptr' 'dh_V_addr_3' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (1.15ns)   --->   "store i16 0, i16* %dh_V_addr_3, align 2" [src/kernel/cnn.h:202]   --->   Operation 284 'store' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "br label %.preheader5712" [src/kernel/cnn.h:184]   --->   Operation 285 'br' <Predicate = (!icmp_ln184)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%k_0_cast172 = zext i9 %k_0 to i11" [src/kernel/cnn.h:184]   --->   Operation 286 'zext' 'k_0_cast172' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 287 [1/2] (1.15ns)   --->   "%LSTM_cache_V_load = load i16* %LSTM_cache_V_addr21, align 2" [src/kernel/cnn.h:186]   --->   Operation 287 'load' 'LSTM_cache_V_load' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [320 x i16]* %x_V, i64 0, i64 %zext_ln186" [src/kernel/cnn.h:186]   --->   Operation 288 'getelementptr' 'x_V_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (1.15ns)   --->   "store i16 %LSTM_cache_V_load, i16* %x_V_addr, align 2" [src/kernel/cnn.h:186]   --->   Operation 289 'store' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 290 [1/2] (1.15ns)   --->   "%LSTM_cache_V_load_1 = load i16* %LSTM_cache_V_addr, align 2" [src/kernel/cnn.h:187]   --->   Operation 290 'load' 'LSTM_cache_V_load_1' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%h_prev_V_addr = getelementptr [320 x i16]* %h_prev_V, i64 0, i64 %zext_ln186" [src/kernel/cnn.h:187]   --->   Operation 291 'getelementptr' 'h_prev_V_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (1.15ns)   --->   "store i16 %LSTM_cache_V_load_1, i16* %h_prev_V_addr, align 2" [src/kernel/cnn.h:187]   --->   Operation 292 'store' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 293 [1/1] (0.54ns)   --->   "%add_ln188 = add i10 -384, %k_0_cast172_cast" [src/kernel/cnn.h:188]   --->   Operation 293 'add' 'add_ln188' <Predicate = (!icmp_ln184)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln203_288 = zext i10 %add_ln188 to i19" [src/kernel/cnn.h:188]   --->   Operation 294 'zext' 'zext_ln203_288' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.56ns)   --->   "%add_ln203_120 = add i19 %zext_ln203_288, %add_ln203" [src/kernel/cnn.h:188]   --->   Operation 295 'add' 'add_ln203_120' <Predicate = (!icmp_ln184)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln203_289 = zext i19 %add_ln203_120 to i64" [src/kernel/cnn.h:188]   --->   Operation 296 'zext' 'zext_ln203_289' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_8 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_289" [src/kernel/cnn.h:188]   --->   Operation 297 'getelementptr' 'LSTM_cache_V_addr_8' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 298 [2/2] (1.15ns)   --->   "%LSTM_cache_V_load_2 = load i16* %LSTM_cache_V_addr_8, align 2" [src/kernel/cnn.h:188]   --->   Operation 298 'load' 'LSTM_cache_V_load_2' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 299 [1/1] (0.53ns)   --->   "%add_ln189 = add i11 960, %k_0_cast172" [src/kernel/cnn.h:189]   --->   Operation 299 'add' 'add_ln189' <Predicate = (!icmp_ln184)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln203_290 = zext i11 %add_ln189 to i19" [src/kernel/cnn.h:189]   --->   Operation 300 'zext' 'zext_ln203_290' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.56ns)   --->   "%add_ln203_121 = add i19 %zext_ln203_290, %add_ln203" [src/kernel/cnn.h:189]   --->   Operation 301 'add' 'add_ln203_121' <Predicate = (!icmp_ln184)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln203_291 = zext i19 %add_ln203_121 to i64" [src/kernel/cnn.h:189]   --->   Operation 302 'zext' 'zext_ln203_291' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_9 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_291" [src/kernel/cnn.h:189]   --->   Operation 303 'getelementptr' 'LSTM_cache_V_addr_9' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 304 [2/2] (1.15ns)   --->   "%LSTM_cache_V_load_3 = load i16* %LSTM_cache_V_addr_9, align 2" [src/kernel/cnn.h:189]   --->   Operation 304 'load' 'LSTM_cache_V_load_3' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 305 [1/2] (1.15ns)   --->   "%p_Val2_273 = load i16* %hs_V_addr_1, align 2" [src/kernel/cnn.h:199]   --->   Operation 305 'load' 'p_Val2_273' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%lhs_V_17 = sext i16 %p_Val2_273 to i17" [src/kernel/cnn.h:199]   --->   Operation 306 'sext' 'lhs_V_17' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_3 : Operation 307 [1/2] (1.15ns)   --->   "%p_Val2_274 = load i16* %dh_V_addr_2, align 2" [src/kernel/cnn.h:199]   --->   Operation 307 'load' 'p_Val2_274' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i16 %p_Val2_274 to i17" [src/kernel/cnn.h:199]   --->   Operation 308 'sext' 'rhs_V_6' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.60ns)   --->   "%ret_V_52 = add nsw i17 %lhs_V_17, %rhs_V_6" [src/kernel/cnn.h:199]   --->   Operation 309 'add' 'ret_V_52' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_356 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_52, i32 16)" [src/kernel/cnn.h:199]   --->   Operation 310 'bitselect' 'p_Result_356' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.60ns)   --->   "%p_Val2_277 = add i16 %p_Val2_274, %p_Val2_273" [src/kernel/cnn.h:199]   --->   Operation 311 'add' 'p_Val2_277' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_357 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_277, i32 15)" [src/kernel/cnn.h:199]   --->   Operation 312 'bitselect' 'p_Result_357' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_17 = xor i1 %p_Result_357, true" [src/kernel/cnn.h:199]   --->   Operation 313 'xor' 'xor_ln786_17' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%underflow_25 = and i1 %p_Result_356, %xor_ln786_17" [src/kernel/cnn.h:199]   --->   Operation 314 'and' 'underflow_25' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%xor_ln340_11 = xor i1 %p_Result_356, %p_Result_357" [src/kernel/cnn.h:199]   --->   Operation 315 'xor' 'xor_ln340_11' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%xor_ln340_5 = xor i1 %p_Result_356, true" [src/kernel/cnn.h:199]   --->   Operation 316 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%or_ln340_43 = or i1 %p_Result_357, %xor_ln340_5" [src/kernel/cnn.h:199]   --->   Operation 317 'or' 'or_ln340_43' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%select_ln340_5 = select i1 %xor_ln340_11, i16 32767, i16 %p_Val2_277" [src/kernel/cnn.h:199]   --->   Operation 318 'select' 'select_ln340_5' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %underflow_25, i16 -32768, i16 %p_Val2_277" [src/kernel/cnn.h:199]   --->   Operation 319 'select' 'select_ln388_5' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_21 = select i1 %or_ln340_43, i16 %select_ln340_5, i16 %select_ln388_5" [src/kernel/cnn.h:199]   --->   Operation 320 'select' 'select_ln340_21' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 321 [1/2] (1.15ns)   --->   "%p_Val2_s = load i16* %hs_V_addr, align 2" [src/kernel/cnn.h:197]   --->   Operation 321 'load' 'p_Val2_s' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [src/kernel/cnn.h:197]   --->   Operation 322 'sext' 'lhs_V' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>
ST_3 : Operation 323 [1/2] (1.15ns)   --->   "%p_Val2_270 = load i16* %dh_V_addr, align 2" [src/kernel/cnn.h:197]   --->   Operation 323 'load' 'p_Val2_270' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_270 to i17" [src/kernel/cnn.h:197]   --->   Operation 324 'sext' 'rhs_V' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.60ns)   --->   "%ret_V_51 = add nsw i17 %lhs_V, %rhs_V" [src/kernel/cnn.h:197]   --->   Operation 325 'add' 'ret_V_51' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%p_Result_354 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_51, i32 16)" [src/kernel/cnn.h:197]   --->   Operation 326 'bitselect' 'p_Result_354' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.60ns)   --->   "%p_Val2_272 = add i16 %p_Val2_270, %p_Val2_s" [src/kernel/cnn.h:197]   --->   Operation 327 'add' 'p_Val2_272' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_272, i32 15)" [src/kernel/cnn.h:197]   --->   Operation 328 'bitselect' 'p_Result_355' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_355, true" [src/kernel/cnn.h:197]   --->   Operation 329 'xor' 'xor_ln786' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_354, %xor_ln786" [src/kernel/cnn.h:197]   --->   Operation 330 'and' 'underflow' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_20)   --->   "%xor_ln340_10 = xor i1 %p_Result_354, %p_Result_355" [src/kernel/cnn.h:197]   --->   Operation 331 'xor' 'xor_ln340_10' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_20)   --->   "%xor_ln340 = xor i1 %p_Result_354, true" [src/kernel/cnn.h:197]   --->   Operation 332 'xor' 'xor_ln340' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_20)   --->   "%or_ln340_40 = or i1 %p_Result_355, %xor_ln340" [src/kernel/cnn.h:197]   --->   Operation 333 'or' 'or_ln340_40' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_20)   --->   "%select_ln340 = select i1 %xor_ln340_10, i16 32767, i16 %p_Val2_272" [src/kernel/cnn.h:197]   --->   Operation 334 'select' 'select_ln340' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_272" [src/kernel/cnn.h:197]   --->   Operation 335 'select' 'select_ln388' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_20 = select i1 %or_ln340_40, i16 %select_ln340, i16 %select_ln388" [src/kernel/cnn.h:197]   --->   Operation 336 'select' 'select_ln340_20' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln203_280 = zext i9 %k_0 to i16" [src/kernel/cnn.h:190]   --->   Operation 337 'zext' 'zext_ln203_280' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.60ns)   --->   "%add_ln203_117 = add i16 %zext_ln203_280, %add_ln203_112" [src/kernel/cnn.h:189]   --->   Operation 338 'add' 'add_ln203_117' <Predicate = (!icmp_ln184)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln203_283 = zext i16 %add_ln203_117 to i64" [src/kernel/cnn.h:189]   --->   Operation 339 'zext' 'zext_ln203_283' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%LSTM_i_V_addr11 = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln203_283" [src/kernel/cnn.h:189]   --->   Operation 340 'getelementptr' 'LSTM_i_V_addr11' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 341 [1/2] (1.15ns)   --->   "%LSTM_cache_V_load_2 = load i16* %LSTM_cache_V_addr_8, align 2" [src/kernel/cnn.h:188]   --->   Operation 341 'load' 'LSTM_cache_V_load_2' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%c_prev_V_addr = getelementptr [320 x i16]* %c_prev_V, i64 0, i64 %zext_ln186" [src/kernel/cnn.h:188]   --->   Operation 342 'getelementptr' 'c_prev_V_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (1.15ns)   --->   "store i16 %LSTM_cache_V_load_2, i16* %c_prev_V_addr, align 2" [src/kernel/cnn.h:188]   --->   Operation 343 'store' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_4 : Operation 344 [1/2] (1.15ns)   --->   "%LSTM_cache_V_load_3 = load i16* %LSTM_cache_V_addr_9, align 2" [src/kernel/cnn.h:189]   --->   Operation 344 'load' 'LSTM_cache_V_load_3' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_4 : Operation 345 [1/1] (1.15ns)   --->   "store i16 %LSTM_cache_V_load_3, i16* %LSTM_i_V_addr11, align 2" [src/kernel/cnn.h:189]   --->   Operation 345 'store' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_4 : Operation 346 [1/1] (0.53ns)   --->   "%add_ln190 = add i11 -768, %k_0_cast172" [src/kernel/cnn.h:190]   --->   Operation 346 'add' 'add_ln190' <Predicate = (!icmp_ln184)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln203_292 = zext i11 %add_ln190 to i19" [src/kernel/cnn.h:190]   --->   Operation 347 'zext' 'zext_ln203_292' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.56ns)   --->   "%add_ln203_122 = add i19 %zext_ln203_292, %add_ln203" [src/kernel/cnn.h:190]   --->   Operation 348 'add' 'add_ln203_122' <Predicate = (!icmp_ln184)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln203_293 = zext i19 %add_ln203_122 to i64" [src/kernel/cnn.h:190]   --->   Operation 349 'zext' 'zext_ln203_293' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_10 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_293" [src/kernel/cnn.h:190]   --->   Operation 350 'getelementptr' 'LSTM_cache_V_addr_10' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 351 [2/2] (1.15ns)   --->   "%LSTM_cache_V_load_4 = load i16* %LSTM_cache_V_addr_10, align 2" [src/kernel/cnn.h:190]   --->   Operation 351 'load' 'LSTM_cache_V_load_4' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_4 : Operation 352 [1/1] (0.54ns)   --->   "%add_ln191 = add i10 -448, %k_0_cast172_cast" [src/kernel/cnn.h:191]   --->   Operation 352 'add' 'add_ln191' <Predicate = (!icmp_ln184)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i10 %add_ln191 to i11" [src/kernel/cnn.h:191]   --->   Operation 353 'sext' 'sext_ln191' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln203_294 = zext i11 %sext_ln191 to i19" [src/kernel/cnn.h:191]   --->   Operation 354 'zext' 'zext_ln203_294' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.56ns)   --->   "%add_ln203_123 = add i19 %zext_ln203_294, %add_ln203" [src/kernel/cnn.h:191]   --->   Operation 355 'add' 'add_ln203_123' <Predicate = (!icmp_ln184)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln203_295 = zext i19 %add_ln203_123 to i64" [src/kernel/cnn.h:191]   --->   Operation 356 'zext' 'zext_ln203_295' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_11 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_295" [src/kernel/cnn.h:191]   --->   Operation 357 'getelementptr' 'LSTM_cache_V_addr_11' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 358 [2/2] (1.15ns)   --->   "%LSTM_cache_V_load_5 = load i16* %LSTM_cache_V_addr_11, align 2" [src/kernel/cnn.h:191]   --->   Operation 358 'load' 'LSTM_cache_V_load_5' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%dh_next_V_addr_1 = getelementptr [320 x i16]* %dh_next_V, i64 0, i64 %zext_ln186" [src/kernel/cnn.h:199]   --->   Operation 359 'getelementptr' 'dh_next_V_addr_1' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (1.15ns)   --->   "store i16 %select_ln340_21, i16* %dh_next_V_addr_1, align 2" [src/kernel/cnn.h:199]   --->   Operation 360 'store' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i1392"   --->   Operation 361 'br' <Predicate = (!icmp_ln184 & !icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%dh_next_V_addr = getelementptr [320 x i16]* %dh_next_V, i64 0, i64 %zext_ln186" [src/kernel/cnn.h:197]   --->   Operation 362 'getelementptr' 'dh_next_V_addr' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (1.15ns)   --->   "store i16 %select_ln340_20, i16* %dh_next_V_addr, align 2" [src/kernel/cnn.h:197]   --->   Operation 363 'store' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i1392" [src/kernel/cnn.h:198]   --->   Operation 364 'br' <Predicate = (!icmp_ln184 & icmp_ln195)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.31>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%k_0_cast173 = zext i9 %k_0 to i12" [src/kernel/cnn.h:184]   --->   Operation 365 'zext' 'k_0_cast173' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.60ns)   --->   "%add_ln203_115 = add i16 %zext_ln203_280, %add_ln203_114" [src/kernel/cnn.h:190]   --->   Operation 366 'add' 'add_ln203_115' <Predicate = (!icmp_ln184)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln203_281 = zext i16 %add_ln203_115 to i64" [src/kernel/cnn.h:190]   --->   Operation 367 'zext' 'zext_ln203_281' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%LSTM_f_V_addr = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln203_281" [src/kernel/cnn.h:190]   --->   Operation 368 'getelementptr' 'LSTM_f_V_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.60ns)   --->   "%add_ln203_116 = add i16 %zext_ln203_280, %add_ln203_113" [src/kernel/cnn.h:191]   --->   Operation 369 'add' 'add_ln203_116' <Predicate = (!icmp_ln184)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln203_282 = zext i16 %add_ln203_116 to i64" [src/kernel/cnn.h:191]   --->   Operation 370 'zext' 'zext_ln203_282' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%LSTM_g_V_addr = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln203_282" [src/kernel/cnn.h:191]   --->   Operation 371 'getelementptr' 'LSTM_g_V_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 372 [1/2] (1.15ns)   --->   "%LSTM_cache_V_load_4 = load i16* %LSTM_cache_V_addr_10, align 2" [src/kernel/cnn.h:190]   --->   Operation 372 'load' 'LSTM_cache_V_load_4' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_5 : Operation 373 [1/1] (1.15ns)   --->   "store i16 %LSTM_cache_V_load_4, i16* %LSTM_f_V_addr, align 2" [src/kernel/cnn.h:190]   --->   Operation 373 'store' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_5 : Operation 374 [1/2] (1.15ns)   --->   "%LSTM_cache_V_load_5 = load i16* %LSTM_cache_V_addr_11, align 2" [src/kernel/cnn.h:191]   --->   Operation 374 'load' 'LSTM_cache_V_load_5' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_5 : Operation 375 [1/1] (1.15ns)   --->   "store i16 %LSTM_cache_V_load_5, i16* %LSTM_g_V_addr, align 2" [src/kernel/cnn.h:191]   --->   Operation 375 'store' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_5 : Operation 376 [1/1] (0.52ns)   --->   "%add_ln192 = add i12 1920, %k_0_cast173" [src/kernel/cnn.h:192]   --->   Operation 376 'add' 'add_ln192' <Predicate = (!icmp_ln184)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln203_296 = zext i12 %add_ln192 to i19" [src/kernel/cnn.h:192]   --->   Operation 377 'zext' 'zext_ln203_296' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.56ns)   --->   "%add_ln203_124 = add i19 %zext_ln203_296, %add_ln203" [src/kernel/cnn.h:192]   --->   Operation 378 'add' 'add_ln203_124' <Predicate = (!icmp_ln184)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln203_297 = zext i19 %add_ln203_124 to i64" [src/kernel/cnn.h:192]   --->   Operation 379 'zext' 'zext_ln203_297' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_12 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_297" [src/kernel/cnn.h:192]   --->   Operation 380 'getelementptr' 'LSTM_cache_V_addr_12' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 381 [2/2] (1.15ns)   --->   "%LSTM_cache_V_load_6 = load i16* %LSTM_cache_V_addr_12, align 2" [src/kernel/cnn.h:192]   --->   Operation 381 'load' 'LSTM_cache_V_load_6' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_5 : Operation 382 [1/1] (0.52ns)   --->   "%add_ln193 = add i12 -1856, %k_0_cast173" [src/kernel/cnn.h:193]   --->   Operation 382 'add' 'add_ln193' <Predicate = (!icmp_ln184)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln203_298 = zext i12 %add_ln193 to i19" [src/kernel/cnn.h:193]   --->   Operation 383 'zext' 'zext_ln203_298' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.56ns)   --->   "%add_ln203_125 = add i19 %zext_ln203_298, %add_ln203" [src/kernel/cnn.h:193]   --->   Operation 384 'add' 'add_ln203_125' <Predicate = (!icmp_ln184)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln203_299 = zext i19 %add_ln203_125 to i64" [src/kernel/cnn.h:193]   --->   Operation 385 'zext' 'zext_ln203_299' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_13 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_299" [src/kernel/cnn.h:193]   --->   Operation 386 'getelementptr' 'LSTM_cache_V_addr_13' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_5 : Operation 387 [2/2] (1.15ns)   --->   "%LSTM_cache_V_load_7 = load i16* %LSTM_cache_V_addr_13, align 2" [src/kernel/cnn.h:193]   --->   Operation 387 'load' 'LSTM_cache_V_load_7' <Predicate = (!icmp_ln184)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 6 <SV = 5> <Delay = 2.31>
ST_6 : Operation 388 [1/1] (0.60ns)   --->   "%add_ln203_118 = add i16 %zext_ln203_280, %add_ln203_111" [src/kernel/cnn.h:192]   --->   Operation 388 'add' 'add_ln203_118' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln203_284 = zext i16 %add_ln203_118 to i64" [src/kernel/cnn.h:192]   --->   Operation 389 'zext' 'zext_ln203_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%LSTM_o_V_addr = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln203_284" [src/kernel/cnn.h:192]   --->   Operation 390 'getelementptr' 'LSTM_o_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 391 [1/2] (1.15ns)   --->   "%LSTM_cache_V_load_6 = load i16* %LSTM_cache_V_addr_12, align 2" [src/kernel/cnn.h:192]   --->   Operation 391 'load' 'LSTM_cache_V_load_6' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_6 : Operation 392 [1/1] (1.15ns)   --->   "store i16 %LSTM_cache_V_load_6, i16* %LSTM_o_V_addr, align 2" [src/kernel/cnn.h:192]   --->   Operation 392 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_6 : Operation 393 [1/2] (1.15ns)   --->   "%LSTM_cache_V_load_7 = load i16* %LSTM_cache_V_addr_13, align 2" [src/kernel/cnn.h:193]   --->   Operation 393 'load' 'LSTM_cache_V_load_7' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%c_next_V_addr = getelementptr [320 x i16]* %c_next_V, i64 0, i64 %zext_ln186" [src/kernel/cnn.h:193]   --->   Operation 394 'getelementptr' 'c_next_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (1.15ns)   --->   "store i16 %LSTM_cache_V_load_7, i16* %c_next_V_addr, align 2" [src/kernel/cnn.h:193]   --->   Operation 395 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 7 <SV = 2> <Delay = 0.60>
ST_7 : Operation 396 [1/1] (0.60ns)   --->   "br label %.preheader5711" [src/kernel/cnn.h:207]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.60>

State 8 <SV = 3> <Delay = 1.15>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%k11_0 = phi i9 [ %k, %one ], [ 0, %.preheader5711.preheader ]"   --->   Operation 397 'phi' 'k11_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.59ns)   --->   "%icmp_ln207 = icmp eq i9 %k11_0, -192" [src/kernel/cnn.h:207]   --->   Operation 398 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%empty_305 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 399 'speclooptripcount' 'empty_305' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.51ns)   --->   "%k = add i9 %k11_0, 1" [src/kernel/cnn.h:207]   --->   Operation 400 'add' 'k' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %.preheader5710.preheader, label %one" [src/kernel/cnn.h:207]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i9 %k11_0 to i64" [src/kernel/cnn.h:217]   --->   Operation 402 'zext' 'zext_ln217' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%c_next_V_addr_3 = getelementptr [320 x i16]* %c_next_V, i64 0, i64 %zext_ln217" [src/kernel/cnn.h:217]   --->   Operation 403 'getelementptr' 'c_next_V_addr_3' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_8 : Operation 404 [2/2] (1.15ns)   --->   "%tmp_V_53 = load i16* %c_next_V_addr_3, align 2" [src/kernel/cnn.h:217]   --->   Operation 404 'load' 'tmp_V_53' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 9 <SV = 4> <Delay = 1.76>
ST_9 : Operation 405 [1/2] (1.15ns)   --->   "%tmp_V_53 = load i16* %c_next_V_addr_3, align 2" [src/kernel/cnn.h:217]   --->   Operation 405 'load' 'tmp_V_53' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%p_Result_358 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_53, i32 15)" [src/kernel/cnn.h:217]   --->   Operation 406 'bitselect' 'p_Result_358' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.60ns)   --->   "%tmp_V = sub i16 0, %tmp_V_53" [src/kernel/cnn.h:217]   --->   Operation 407 'sub' 'tmp_V' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 2.42>
ST_10 : Operation 408 [1/1] (0.67ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_53, 0" [src/kernel/cnn.h:217]   --->   Operation 408 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln207)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 409 [1/1] (0.24ns)   --->   "%tmp_V_54 = select i1 %p_Result_358, i16 %tmp_V, i16 %tmp_V_53" [src/kernel/cnn.h:217]   --->   Operation 409 'select' 'tmp_V_54' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_54, i32 15, i32 0) nounwind" [src/kernel/cnn.h:217]   --->   Operation 410 'partselect' 'p_Result_s' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%p_Result_359 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [src/kernel/cnn.h:217]   --->   Operation 411 'bitconcatenate' 'p_Result_359' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_359, i1 true) nounwind" [src/kernel/cnn.h:217]   --->   Operation 412 'cttz' 'l' <Predicate = (!icmp_ln207)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 413 [1/1] (0.66ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [src/kernel/cnn.h:217]   --->   Operation 413 'sub' 'sub_ln944' <Predicate = (!icmp_ln207)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [src/kernel/cnn.h:217]   --->   Operation 414 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.66ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [src/kernel/cnn.h:217]   --->   Operation 415 'add' 'lsb_index' <Predicate = (!icmp_ln207)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_446 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [src/kernel/cnn.h:217]   --->   Operation 416 'partselect' 'tmp_446' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [src/kernel/cnn.h:217]   --->   Operation 417 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.34ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [src/kernel/cnn.h:217]   --->   Operation 418 'sub' 'sub_ln947' <Predicate = (!icmp_ln207)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [src/kernel/cnn.h:217]   --->   Operation 419 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 420 [1/1] (0.84ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_446, 0" [src/kernel/cnn.h:217]   --->   Operation 420 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_17)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [src/kernel/cnn.h:217]   --->   Operation 421 'zext' 'zext_ln947' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_17)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [src/kernel/cnn.h:217]   --->   Operation 422 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_17)   --->   "%p_Result_286 = and i16 %tmp_V_54, %lshr_ln947" [src/kernel/cnn.h:217]   --->   Operation 423 'and' 'p_Result_286' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 424 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_17 = icmp ne i16 %p_Result_286, 0" [src/kernel/cnn.h:217]   --->   Operation 424 'icmp' 'icmp_ln947_17' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_17" [src/kernel/cnn.h:217]   --->   Operation 425 'and' 'a' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [src/kernel/cnn.h:217]   --->   Operation 426 'bitselect' 'tmp_447' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_447, true" [src/kernel/cnn.h:217]   --->   Operation 427 'xor' 'xor_ln949' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 428 [1/1] (0.60ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [src/kernel/cnn.h:217]   --->   Operation 428 'add' 'add_ln949' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_287 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_54, i16 %add_ln949)" [src/kernel/cnn.h:217]   --->   Operation 429 'bitselect' 'p_Result_287' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_287, %xor_ln949" [src/kernel/cnn.h:217]   --->   Operation 430 'and' 'and_ln949' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [src/kernel/cnn.h:217]   --->   Operation 431 'or' 'or_ln949' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [src/kernel/cnn.h:217]   --->   Operation 432 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.12>
ST_11 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%m = zext i16 %tmp_V_54 to i64" [src/kernel/cnn.h:217]   --->   Operation 433 'zext' 'm' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln957_11 = zext i16 %tmp_V_54 to i32" [src/kernel/cnn.h:217]   --->   Operation 434 'zext' 'zext_ln957_11' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.85ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [src/kernel/cnn.h:217]   --->   Operation 435 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (0.66ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [src/kernel/cnn.h:217]   --->   Operation 436 'add' 'add_ln958' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_11, %add_ln958" [src/kernel/cnn.h:217]   --->   Operation 437 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [src/kernel/cnn.h:217]   --->   Operation 438 'zext' 'zext_ln958' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 439 [1/1] (0.66ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [src/kernel/cnn.h:217]   --->   Operation 439 'sub' 'sub_ln958' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln958_17 = zext i32 %sub_ln958 to i64" [src/kernel/cnn.h:217]   --->   Operation 440 'zext' 'zext_ln958_17' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_17" [src/kernel/cnn.h:217]   --->   Operation 441 'shl' 'shl_ln958' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%m_58 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [src/kernel/cnn.h:217]   --->   Operation 442 'select' 'm_58' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [src/kernel/cnn.h:217]   --->   Operation 443 'zext' 'zext_ln961' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 444 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_59 = add i64 %zext_ln961, %m_58" [src/kernel/cnn.h:217]   --->   Operation 444 'add' 'm_59' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_59, i32 1, i32 63)" [src/kernel/cnn.h:217]   --->   Operation 445 'partselect' 'm_s' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_59, i32 25)" [src/kernel/cnn.h:217]   --->   Operation 446 'bitselect' 'tmp_448' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 447 [1/1] (0.30ns)   --->   "%select_ln964 = select i1 %tmp_448, i8 127, i8 126" [src/kernel/cnn.h:217]   --->   Operation 447 'select' 'select_ln964' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 7> <Delay = 2.37>
ST_12 : Operation 448 [1/1] (0.00ns)   --->   "%m_62 = zext i63 %m_s to i64" [src/kernel/cnn.h:217]   --->   Operation 448 'zext' 'm_62' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 4, %trunc_ln943" [src/kernel/cnn.h:217]   --->   Operation 449 'sub' 'sub_ln964' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 450 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [src/kernel/cnn.h:217]   --->   Operation 450 'add' 'add_ln964' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_66 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_358, i8 %add_ln964)" [src/kernel/cnn.h:217]   --->   Operation 451 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%p_Result_360 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_62, i9 %tmp_66, i32 23, i32 31)" [src/kernel/cnn.h:217]   --->   Operation 452 'partset' 'p_Result_360' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_360 to i32" [src/kernel/cnn.h:217]   --->   Operation 453 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [src/kernel/cnn.h:217]   --->   Operation 454 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 0.00>
ST_12 : Operation 455 [2/2] (1.54ns)   --->   "%tmp = fpext float %bitcast_ln739 to double" [src/kernel/cnn.h:218]   --->   Operation 455 'fpext' 'tmp' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 8> <Delay = 1.95>
ST_13 : Operation 456 [1/2] (1.54ns)   --->   "%tmp = fpext float %bitcast_ln739 to double" [src/kernel/cnn.h:218]   --->   Operation 456 'fpext' 'tmp' <Predicate = (!icmp_ln207 & !icmp_ln935)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 457 [1/1] (0.41ns)   --->   "%select_ln218 = select i1 %icmp_ln935, double 0.000000e+00, double %tmp" [src/kernel/cnn.h:218]   --->   Operation 457 'select' 'select_ln218' <Predicate = (!icmp_ln207)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 9> <Delay = 2.01>
ST_14 : Operation 458 [97/97] (2.01ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 458 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 2.42>
ST_15 : Operation 459 [96/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 459 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 2.42>
ST_16 : Operation 460 [95/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 460 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 2.42>
ST_17 : Operation 461 [94/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 461 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 2.42>
ST_18 : Operation 462 [93/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 462 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 2.42>
ST_19 : Operation 463 [92/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 463 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 2.42>
ST_20 : Operation 464 [91/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 464 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 16> <Delay = 2.42>
ST_21 : Operation 465 [90/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 465 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 2.42>
ST_22 : Operation 466 [89/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 466 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 18> <Delay = 2.42>
ST_23 : Operation 467 [88/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 467 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 19> <Delay = 2.42>
ST_24 : Operation 468 [87/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 468 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 20> <Delay = 2.42>
ST_25 : Operation 469 [86/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 469 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 21> <Delay = 2.42>
ST_26 : Operation 470 [85/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 470 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 22> <Delay = 2.42>
ST_27 : Operation 471 [84/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 471 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 23> <Delay = 2.42>
ST_28 : Operation 472 [83/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 472 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 24> <Delay = 2.42>
ST_29 : Operation 473 [82/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 473 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 25> <Delay = 2.42>
ST_30 : Operation 474 [81/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 474 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 26> <Delay = 2.42>
ST_31 : Operation 475 [80/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 475 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 27> <Delay = 2.42>
ST_32 : Operation 476 [79/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 476 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 2.42>
ST_33 : Operation 477 [78/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 477 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 29> <Delay = 2.42>
ST_34 : Operation 478 [77/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 478 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 30> <Delay = 2.42>
ST_35 : Operation 479 [76/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 479 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 2.42>
ST_36 : Operation 480 [75/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 480 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 2.42>
ST_37 : Operation 481 [74/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 481 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 33> <Delay = 2.42>
ST_38 : Operation 482 [73/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 482 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 34> <Delay = 2.42>
ST_39 : Operation 483 [72/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 483 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 35> <Delay = 2.42>
ST_40 : Operation 484 [71/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 484 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 36> <Delay = 2.42>
ST_41 : Operation 485 [70/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 485 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 37> <Delay = 2.42>
ST_42 : Operation 486 [69/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 486 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 38> <Delay = 2.42>
ST_43 : Operation 487 [68/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 487 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 39> <Delay = 2.42>
ST_44 : Operation 488 [67/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 488 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 40> <Delay = 2.42>
ST_45 : Operation 489 [66/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 489 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 41> <Delay = 2.42>
ST_46 : Operation 490 [65/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 490 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 42> <Delay = 2.42>
ST_47 : Operation 491 [64/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 491 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 43> <Delay = 2.42>
ST_48 : Operation 492 [63/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 492 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 44> <Delay = 2.42>
ST_49 : Operation 493 [62/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 493 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 45> <Delay = 2.42>
ST_50 : Operation 494 [61/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 494 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 46> <Delay = 2.42>
ST_51 : Operation 495 [60/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 495 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 47> <Delay = 2.42>
ST_52 : Operation 496 [59/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 496 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 48> <Delay = 2.42>
ST_53 : Operation 497 [58/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 497 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 49> <Delay = 2.42>
ST_54 : Operation 498 [57/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 498 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 50> <Delay = 2.42>
ST_55 : Operation 499 [56/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 499 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 51> <Delay = 2.42>
ST_56 : Operation 500 [55/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 500 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 52> <Delay = 2.42>
ST_57 : Operation 501 [54/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 501 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 53> <Delay = 2.42>
ST_58 : Operation 502 [53/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 502 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 54> <Delay = 2.42>
ST_59 : Operation 503 [52/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 503 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 55> <Delay = 2.42>
ST_60 : Operation 504 [51/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 504 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 56> <Delay = 2.42>
ST_61 : Operation 505 [50/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 505 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 57> <Delay = 2.42>
ST_62 : Operation 506 [49/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 506 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 58> <Delay = 2.42>
ST_63 : Operation 507 [48/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 507 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 59> <Delay = 2.42>
ST_64 : Operation 508 [47/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 508 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 60> <Delay = 2.42>
ST_65 : Operation 509 [46/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 509 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 61> <Delay = 2.42>
ST_66 : Operation 510 [45/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 510 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 62> <Delay = 2.42>
ST_67 : Operation 511 [44/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 511 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 63> <Delay = 2.42>
ST_68 : Operation 512 [43/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 512 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 64> <Delay = 2.42>
ST_69 : Operation 513 [42/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 513 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 65> <Delay = 2.42>
ST_70 : Operation 514 [41/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 514 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 66> <Delay = 2.42>
ST_71 : Operation 515 [40/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 515 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 67> <Delay = 2.42>
ST_72 : Operation 516 [39/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 516 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 68> <Delay = 2.42>
ST_73 : Operation 517 [38/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 517 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 69> <Delay = 2.42>
ST_74 : Operation 518 [37/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 518 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 70> <Delay = 2.42>
ST_75 : Operation 519 [36/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 519 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 71> <Delay = 2.42>
ST_76 : Operation 520 [35/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 520 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 72> <Delay = 2.42>
ST_77 : Operation 521 [34/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 521 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 73> <Delay = 2.42>
ST_78 : Operation 522 [33/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 522 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 74> <Delay = 2.42>
ST_79 : Operation 523 [32/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 523 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 75> <Delay = 2.42>
ST_80 : Operation 524 [31/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 524 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 76> <Delay = 2.42>
ST_81 : Operation 525 [30/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 525 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 77> <Delay = 2.42>
ST_82 : Operation 526 [29/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 526 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 78> <Delay = 2.42>
ST_83 : Operation 527 [28/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 527 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 79> <Delay = 2.42>
ST_84 : Operation 528 [27/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 528 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 80> <Delay = 2.42>
ST_85 : Operation 529 [26/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 529 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 81> <Delay = 2.42>
ST_86 : Operation 530 [25/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 530 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 82> <Delay = 2.42>
ST_87 : Operation 531 [24/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 531 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 83> <Delay = 2.42>
ST_88 : Operation 532 [23/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 532 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 84> <Delay = 2.42>
ST_89 : Operation 533 [22/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 533 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 85> <Delay = 2.42>
ST_90 : Operation 534 [21/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 534 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 86> <Delay = 2.42>
ST_91 : Operation 535 [20/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 535 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 87> <Delay = 2.42>
ST_92 : Operation 536 [19/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 536 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 88> <Delay = 2.42>
ST_93 : Operation 537 [18/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 537 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 89> <Delay = 2.42>
ST_94 : Operation 538 [17/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 538 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 90> <Delay = 2.42>
ST_95 : Operation 539 [16/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 539 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 91> <Delay = 2.42>
ST_96 : Operation 540 [15/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 540 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 92> <Delay = 2.42>
ST_97 : Operation 541 [14/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 541 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 93> <Delay = 2.42>
ST_98 : Operation 542 [13/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 542 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 94> <Delay = 2.42>
ST_99 : Operation 543 [12/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 543 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 95> <Delay = 2.42>
ST_100 : Operation 544 [11/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 544 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 96> <Delay = 2.42>
ST_101 : Operation 545 [10/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 545 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 97> <Delay = 2.42>
ST_102 : Operation 546 [9/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 546 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 98> <Delay = 2.42>
ST_103 : Operation 547 [8/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 547 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 99> <Delay = 2.42>
ST_104 : Operation 548 [7/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 548 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 100> <Delay = 2.42>
ST_105 : Operation 549 [6/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 549 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 101> <Delay = 2.42>
ST_106 : Operation 550 [5/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 550 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 102> <Delay = 2.42>
ST_107 : Operation 551 [4/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 551 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 103> <Delay = 2.42>
ST_108 : Operation 552 [3/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 552 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 104> <Delay = 2.42>
ST_109 : Operation 553 [2/97] (2.42ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 553 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 105> <Delay = 2.21>
ST_110 : Operation 554 [1/97] (1.05ns)   --->   "%v_assign = call fastcc double @"generic_tanh<double>"(double %select_ln218) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218]   --->   Operation 554 'call' 'v_assign' <Predicate = (!icmp_ln207)> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 555 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [src/kernel/cnn.h:218]   --->   Operation 555 'bitcast' 'ireg_V' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_110 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [src/kernel/cnn.h:218]   --->   Operation 556 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_110 : Operation 557 [1/1] (0.00ns)   --->   "%p_Result_361 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [src/kernel/cnn.h:218]   --->   Operation 557 'bitselect' 'p_Result_361' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_110 : Operation 558 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [src/kernel/cnn.h:218]   --->   Operation 558 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_110 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [src/kernel/cnn.h:218]   --->   Operation 559 'zext' 'zext_ln461' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_110 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [src/kernel/cnn.h:218]   --->   Operation 560 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_110 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_67 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [src/kernel/cnn.h:218]   --->   Operation 561 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_110 : Operation 562 [1/1] (0.00ns)   --->   "%p_Result_362 = zext i53 %tmp_67 to i54" [src/kernel/cnn.h:218]   --->   Operation 562 'zext' 'p_Result_362' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_110 : Operation 563 [1/1] (0.74ns)   --->   "%man_V_24 = sub i54 0, %p_Result_362" [src/kernel/cnn.h:218]   --->   Operation 563 'sub' 'man_V_24' <Predicate = (!icmp_ln207)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 564 [1/1] (0.26ns)   --->   "%p_Val2_422 = select i1 %p_Result_361, i54 %man_V_24, i54 %p_Result_362" [src/kernel/cnn.h:218]   --->   Operation 564 'select' 'p_Val2_422' <Predicate = (!icmp_ln207)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 565 [1/1] (1.05ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [src/kernel/cnn.h:218]   --->   Operation 565 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln207)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 566 [1/1] (0.52ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [src/kernel/cnn.h:218]   --->   Operation 566 'sub' 'F2' <Predicate = (!icmp_ln207)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 567 [1/1] (0.62ns)   --->   "%QUAN_INC = icmp sgt i12 %F2, 12" [src/kernel/cnn.h:218]   --->   Operation 567 'icmp' 'QUAN_INC' <Predicate = (!icmp_ln207)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 568 [1/1] (0.52ns)   --->   "%add_ln581 = add i12 -12, %F2" [src/kernel/cnn.h:218]   --->   Operation 568 'add' 'add_ln581' <Predicate = (!icmp_ln207)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 569 [1/1] (0.52ns)   --->   "%sub_ln581 = sub i12 12, %F2" [src/kernel/cnn.h:218]   --->   Operation 569 'sub' 'sub_ln581' <Predicate = (!icmp_ln207)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %p_Val2_422 to i16" [src/kernel/cnn.h:218]   --->   Operation 570 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_110 : Operation 571 [1/1] (0.52ns)   --->   "%pos2 = add i12 5, %F2" [src/kernel/cnn.h:218]   --->   Operation 571 'add' 'pos2' <Predicate = (!icmp_ln207)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [src/kernel/cnn.h:218]   --->   Operation 572 'bitselect' 'tmp_457' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 111 <SV = 106> <Delay = 2.17>
ST_111 : Operation 573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V = add i12 -1023, %zext_ln461" [src/kernel/cnn.h:218]   --->   Operation 573 'add' 'exp_V' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 574 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %QUAN_INC, i12 %add_ln581, i12 %sub_ln581" [src/kernel/cnn.h:218]   --->   Operation 574 'select' 'sh_amt' <Predicate = (!icmp_ln207)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [src/kernel/cnn.h:218]   --->   Operation 575 'sext' 'sext_ln581' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 576 [1/1] (0.62ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 12" [src/kernel/cnn.h:218]   --->   Operation 576 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln207)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 577 [1/1] (0.62ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [src/kernel/cnn.h:218]   --->   Operation 577 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln207)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_450 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [src/kernel/cnn.h:218]   --->   Operation 578 'partselect' 'tmp_450' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 579 [1/1] (0.58ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_450, 0" [src/kernel/cnn.h:218]   --->   Operation 579 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln207)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_296)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [src/kernel/cnn.h:218]   --->   Operation 580 'zext' 'zext_ln586' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_296)   --->   "%ashr_ln586 = ashr i54 %p_Val2_422, %zext_ln586" [src/kernel/cnn.h:218]   --->   Operation 581 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_296)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [src/kernel/cnn.h:218]   --->   Operation 582 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_296)   --->   "%tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [src/kernel/cnn.h:218]   --->   Operation 583 'bitselect' 'tmp_451' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_296)   --->   "%select_ln588 = select i1 %tmp_451, i16 -1, i16 0" [src/kernel/cnn.h:218]   --->   Operation 584 'select' 'select_ln588' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 585 [1/1] (1.12ns) (out node of the LUT)   --->   "%p_Val2_296 = select i1 %icmp_ln585, i16 %trunc_ln586, i16 %select_ln588" [src/kernel/cnn.h:218]   --->   Operation 585 'select' 'p_Val2_296' <Predicate = (!icmp_ln207)> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 586 [1/1] (0.62ns)   --->   "%icmp_ln591 = icmp sgt i12 %add_ln581, 54" [src/kernel/cnn.h:218]   --->   Operation 586 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln207)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 587 [1/1] (0.52ns)   --->   "%add_ln591 = add i12 -13, %F2" [src/kernel/cnn.h:218]   --->   Operation 587 'add' 'add_ln591' <Predicate = (!icmp_ln207)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 588 [1/1] (0.00ns)   --->   "%p_Result_363 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_296, i32 15)" [src/kernel/cnn.h:218]   --->   Operation 588 'bitselect' 'p_Result_363' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 589 [1/1] (0.62ns)   --->   "%icmp_ln578 = icmp slt i12 %F2, 12" [src/kernel/cnn.h:218]   --->   Operation 589 'icmp' 'icmp_ln578' <Predicate = (!icmp_ln207)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 590 [1/1] (0.27ns)   --->   "%tmp106_cast_cast = select i1 %QUAN_INC, i12 2, i12 1" [src/kernel/cnn.h:218]   --->   Operation 590 'select' 'tmp106_cast_cast' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 591 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%empty_306 = add i12 %exp_V, %tmp106_cast_cast" [src/kernel/cnn.h:218]   --->   Operation 591 'add' 'empty_306' <Predicate = (!icmp_ln207)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_454 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_306, i32 2, i32 11)" [src/kernel/cnn.h:218]   --->   Operation 592 'partselect' 'tmp_454' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 593 [1/1] (0.60ns)   --->   "%icmp46 = icmp sgt i10 %tmp_454, 0" [src/kernel/cnn.h:218]   --->   Operation 593 'icmp' 'icmp46' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 594 [1/1] (0.52ns)   --->   "%pos1 = add i12 4, %F2" [src/kernel/cnn.h:218]   --->   Operation 594 'add' 'pos1' <Predicate = (!icmp_ln207)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln619 = sext i12 %pos2 to i32" [src/kernel/cnn.h:218]   --->   Operation 595 'sext' 'sext_ln619' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 596 [1/1] (0.62ns)   --->   "%icmp_ln621 = icmp slt i12 %pos1, 54" [src/kernel/cnn.h:218]   --->   Operation 596 'icmp' 'icmp_ln621' <Predicate = (!icmp_ln207)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [src/kernel/cnn.h:218]   --->   Operation 597 'bitselect' 'tmp_456' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 598 [1/1] (0.62ns)   --->   "%icmp_ln631 = icmp slt i12 %pos2, 54" [src/kernel/cnn.h:218]   --->   Operation 598 'icmp' 'icmp_ln631' <Predicate = (!icmp_ln207)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln635 = zext i32 %sext_ln619 to i54" [src/kernel/cnn.h:218]   --->   Operation 599 'zext' 'zext_ln635' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 600 [1/1] (1.12ns)   --->   "%Range2_V_15 = lshr i54 %p_Val2_422, %zext_ln635" [src/kernel/cnn.h:218]   --->   Operation 600 'lshr' 'Range2_V_15' <Predicate = (!icmp_ln207)> <Delay = 1.12> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_37)   --->   "%r_V_56 = lshr i54 -1, %zext_ln635" [src/kernel/cnn.h:218]   --->   Operation 601 'lshr' 'r_V_56' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 602 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_37 = icmp eq i54 %Range2_V_15, %r_V_56" [src/kernel/cnn.h:218]   --->   Operation 602 'icmp' 'Range2_all_ones_37' <Predicate = (!icmp_ln207)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 603 [1/1] (0.99ns)   --->   "%icmp_ln641 = icmp eq i54 %Range2_V_15, 0" [src/kernel/cnn.h:218]   --->   Operation 603 'icmp' 'icmp_ln641' <Predicate = (!icmp_ln207)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 604 [1/1] (0.62ns)   --->   "%icmp_ln642 = icmp eq i12 %pos2, 54" [src/kernel/cnn.h:218]   --->   Operation 604 'icmp' 'icmp_ln642' <Predicate = (!icmp_ln207)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 107> <Delay = 2.33>
ST_112 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %k11_0 to i16" [src/kernel/cnn.h:226]   --->   Operation 605 'zext' 'zext_ln1117' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 606 [1/1] (0.60ns)   --->   "%add_ln203_126 = add i16 %zext_ln1117, %add_ln203_111" [src/kernel/cnn.h:219]   --->   Operation 606 'add' 'add_ln203_126' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln203_300 = zext i16 %add_ln203_126 to i64" [src/kernel/cnn.h:219]   --->   Operation 607 'zext' 'zext_ln203_300' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 608 [1/1] (0.00ns)   --->   "%LSTM_o_V_addr_4 = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln203_300" [src/kernel/cnn.h:219]   --->   Operation 608 'getelementptr' 'LSTM_o_V_addr_4' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_304)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i16" [src/kernel/cnn.h:218]   --->   Operation 609 'trunc' 'sext_ln581cast' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_304)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast" [src/kernel/cnn.h:218]   --->   Operation 610 'shl' 'shl_ln604' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_301)   --->   "%sext_ln591 = sext i12 %add_ln591 to i32" [src/kernel/cnn.h:218]   --->   Operation 611 'sext' 'sext_ln591' <Predicate = (!icmp_ln207 & !icmp_ln591)> <Delay = 0.00>
ST_112 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_301)   --->   "%p_Result_291 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_422, i32 %sext_ln591) nounwind" [src/kernel/cnn.h:218]   --->   Operation 612 'bitselect' 'p_Result_291' <Predicate = (!icmp_ln207 & !icmp_ln591)> <Delay = 0.00>
ST_112 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_301)   --->   "%qb = select i1 %icmp_ln591, i1 %p_Result_361, i1 %p_Result_291" [src/kernel/cnn.h:218]   --->   Operation 613 'select' 'qb' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_301)   --->   "%zext_ln415 = zext i1 %qb to i16" [src/kernel/cnn.h:218]   --->   Operation 614 'zext' 'zext_ln415' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 615 [1/1] (0.60ns) (out node of the LUT)   --->   "%p_Val2_301 = add i16 %zext_ln415, %p_Val2_296" [src/kernel/cnn.h:218]   --->   Operation 615 'add' 'p_Val2_301' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_301, i32 15)" [src/kernel/cnn.h:218]   --->   Operation 616 'bitselect' 'tmp_453' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_25)   --->   "%xor_ln416 = xor i1 %tmp_453, true" [src/kernel/cnn.h:218]   --->   Operation 617 'xor' 'xor_ln416' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln403)   --->   "%select_ln582 = select i1 %icmp_ln582, i16 %trunc_ln583, i16 0" [src/kernel/cnn.h:218]   --->   Operation 618 'select' 'select_ln582' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln578)   --->   "%xor_ln582 = xor i1 %icmp_ln582, true" [src/kernel/cnn.h:218]   --->   Operation 619 'xor' 'xor_ln582' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 620 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln578 = and i1 %QUAN_INC, %xor_ln582" [src/kernel/cnn.h:218]   --->   Operation 620 'and' 'and_ln578' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 621 [1/1] (0.12ns)   --->   "%and_ln403 = and i1 %and_ln578, %p_Result_363" [src/kernel/cnn.h:218]   --->   Operation 621 'and' 'and_ln403' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 622 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403 = select i1 %and_ln403, i16 %p_Val2_301, i16 %select_ln582" [src/kernel/cnn.h:218]   --->   Operation 622 'select' 'select_ln403' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_15)   --->   "%xor_ln403 = xor i1 %p_Result_363, true" [src/kernel/cnn.h:218]   --->   Operation 623 'xor' 'xor_ln403' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_15)   --->   "%and_ln403_24 = and i1 %and_ln578, %xor_ln403" [src/kernel/cnn.h:218]   --->   Operation 624 'and' 'and_ln403_24' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 625 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_15 = select i1 %and_ln403_24, i16 %p_Val2_301, i16 %select_ln403" [src/kernel/cnn.h:218]   --->   Operation 625 'select' 'select_ln403_15' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 626 [1/1] (0.12ns)   --->   "%and_ln603 = and i1 %icmp_ln578, %icmp_ln603" [src/kernel/cnn.h:218]   --->   Operation 626 'and' 'and_ln603' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 627 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_Val2_304 = select i1 %and_ln603, i16 %shl_ln604, i16 %select_ln403_15" [src/kernel/cnn.h:218]   --->   Operation 627 'select' 'p_Val2_304' <Predicate = (!icmp_ln207)> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_25)   --->   "%and_ln403_25 = and i1 %and_ln403, %xor_ln416" [src/kernel/cnn.h:218]   --->   Operation 628 'and' 'and_ln403_25' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_25)   --->   "%and_ln603_24 = and i1 %icmp_ln578, %icmp_ln603" [src/kernel/cnn.h:218]   --->   Operation 629 'and' 'and_ln603_24' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_25)   --->   "%xor_ln603 = xor i1 %and_ln603_24, true" [src/kernel/cnn.h:218]   --->   Operation 630 'xor' 'xor_ln603' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 631 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln603_25 = and i1 %and_ln403_25, %xor_ln603" [src/kernel/cnn.h:218]   --->   Operation 631 'and' 'and_ln603_25' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_37)   --->   "%sext_ln618 = sext i12 %pos1 to i32" [src/kernel/cnn.h:218]   --->   Operation 632 'sext' 'sext_ln618' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 633 [1/1] (0.00ns)   --->   "%p_Result_364 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_304, i32 15)" [src/kernel/cnn.h:218]   --->   Operation 633 'bitselect' 'p_Result_364' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 634 [1/1] (0.12ns)   --->   "%xor_ln621_11 = xor i1 %tmp_456, true" [src/kernel/cnn.h:218]   --->   Operation 634 'xor' 'xor_ln621_11' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_37)   --->   "%zext_ln623 = zext i32 %sext_ln618 to i54" [src/kernel/cnn.h:218]   --->   Operation 635 'zext' 'zext_ln623' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_37)   --->   "%ashr_ln623 = ashr i54 %p_Val2_422, %zext_ln623" [src/kernel/cnn.h:218]   --->   Operation 636 'ashr' 'ashr_ln623' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_37)   --->   "%lD = trunc i54 %ashr_ln623 to i1" [src/kernel/cnn.h:218]   --->   Operation 637 'trunc' 'lD' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_37)   --->   "%and_ln621 = and i1 %lD, %xor_ln621_11" [src/kernel/cnn.h:218]   --->   Operation 638 'and' 'and_ln621' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 639 [1/1] (1.12ns) (out node of the LUT)   --->   "%Range1_all_ones_37 = and i1 %and_ln621, %icmp_ln621" [src/kernel/cnn.h:218]   --->   Operation 639 'and' 'Range1_all_ones_37' <Predicate = (!icmp_ln207)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 640 [1/1] (0.12ns)   --->   "%xor_ln631 = xor i1 %tmp_457, true" [src/kernel/cnn.h:218]   --->   Operation 640 'xor' 'xor_ln631' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln631)   --->   "%and_ln631 = and i1 %icmp_ln631, %xor_ln631" [src/kernel/cnn.h:218]   --->   Operation 641 'and' 'and_ln631' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 642 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones_37, i1 %xor_ln631" [src/kernel/cnn.h:218]   --->   Operation 642 'select' 'select_ln631' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 643 [1/1] (0.12ns)   --->   "%and_ln639 = and i1 %icmp_ln631, %xor_ln621_11" [src/kernel/cnn.h:218]   --->   Operation 643 'and' 'and_ln639' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%Range1_all_ones_36 = and i1 %select_ln631, %Range1_all_ones_37" [src/kernel/cnn.h:218]   --->   Operation 644 'and' 'Range1_all_ones_36' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 645 [1/1] (0.12ns)   --->   "%Range1_all_zeros_26 = xor i1 %Range1_all_ones_37, true" [src/kernel/cnn.h:218]   --->   Operation 645 'xor' 'Range1_all_zeros_26' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros_26" [src/kernel/cnn.h:218]   --->   Operation 646 'and' 'and_ln641' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 647 [1/1] (0.99ns)   --->   "%Range1_all_zeros_27 = icmp eq i54 %p_Val2_422, 0" [src/kernel/cnn.h:218]   --->   Operation 647 'icmp' 'Range1_all_zeros_27' <Predicate = (!icmp_ln207)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_15)   --->   "%or_ln645 = or i1 %Range1_all_zeros_27, %xor_ln621_11" [src/kernel/cnn.h:218]   --->   Operation 648 'or' 'or_ln645' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%xor_ln639_10 = xor i1 %icmp_ln631, true" [src/kernel/cnn.h:218]   --->   Operation 649 'xor' 'xor_ln639_10' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%or_ln639 = or i1 %tmp_456, %xor_ln639_10" [src/kernel/cnn.h:218]   --->   Operation 650 'or' 'or_ln639' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 651 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln642 = and i1 %icmp_ln642, %or_ln639" [src/kernel/cnn.h:218]   --->   Operation 651 'and' 'and_ln642' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_37, i1 %xor_ln621_11" [src/kernel/cnn.h:218]   --->   Operation 652 'select' 'select_ln642' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 653 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones_36, i1 %select_ln642" [src/kernel/cnn.h:218]   --->   Operation 653 'select' 'select_ln639' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 654 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln642_15 = select i1 %and_ln642, i1 %Range1_all_zeros_26, i1 %or_ln645" [src/kernel/cnn.h:218]   --->   Operation 654 'select' 'select_ln642_15' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%select_ln639_15 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_15" [src/kernel/cnn.h:218]   --->   Operation 655 'select' 'select_ln639_15' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%deleted_zeros_17 = select i1 %and_ln603_25, i1 %select_ln639, i1 %select_ln639_15" [src/kernel/cnn.h:218]   --->   Operation 656 'select' 'deleted_zeros_17' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_20)   --->   "%xor_ln652_20 = xor i1 %and_ln403, true" [src/kernel/cnn.h:218]   --->   Operation 657 'xor' 'xor_ln652_20' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_20)   --->   "%or_ln652_25 = or i1 %tmp_453, %xor_ln652_20" [src/kernel/cnn.h:218]   --->   Operation 658 'or' 'or_ln652_25' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 659 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln652_20 = or i1 %and_ln603, %or_ln652_25" [src/kernel/cnn.h:218]   --->   Operation 659 'or' 'or_ln652_20' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_27)   --->   "%xor_ln652 = xor i1 %select_ln631, true" [src/kernel/cnn.h:218]   --->   Operation 660 'xor' 'xor_ln652' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_27)   --->   "%or_ln652 = or i1 %or_ln652_20, %xor_ln652" [src/kernel/cnn.h:218]   --->   Operation 661 'or' 'or_ln652' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_27)   --->   "%and_ln652 = and i1 %select_ln639, %or_ln652_20" [src/kernel/cnn.h:218]   --->   Operation 662 'and' 'and_ln652' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_27)   --->   "%tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [src/kernel/cnn.h:218]   --->   Operation 663 'bitselect' 'tmp_458' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_27)   --->   "%or_ln652_15 = or i1 %tmp_458, %Range1_all_zeros_26" [src/kernel/cnn.h:218]   --->   Operation 664 'or' 'or_ln652_15' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 665 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_27 = select i1 %or_ln652, i1 %and_ln652, i1 %or_ln652_15" [src/kernel/cnn.h:218]   --->   Operation 665 'select' 'deleted_ones_27' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln654 = and i1 %and_ln603_25, %select_ln639" [src/kernel/cnn.h:218]   --->   Operation 666 'and' 'and_ln654' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%empty_307 = xor i1 %and_ln654, true" [src/kernel/cnn.h:218]   --->   Operation 667 'xor' 'empty_307' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 668 [1/1] (0.12ns)   --->   "%xor_ln621 = xor i1 %icmp_ln621, true" [src/kernel/cnn.h:218]   --->   Operation 668 'xor' 'xor_ln621' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln659)   --->   "%or_ln557 = or i1 %deleted_ones_27, %xor_ln621" [src/kernel/cnn.h:218]   --->   Operation 669 'or' 'or_ln557' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_35)   --->   "%and_ln621_34 = and i1 %p_Result_364, %xor_ln621" [src/kernel/cnn.h:218]   --->   Operation 670 'and' 'and_ln621_34' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 671 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln621_35 = and i1 %and_ln621_34, %p_Result_361" [src/kernel/cnn.h:218]   --->   Operation 671 'and' 'and_ln621_35' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln557 = and i1 %icmp_ln621, %p_Result_361" [src/kernel/cnn.h:218]   --->   Operation 672 'and' 'and_ln557' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 673 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln557 = select i1 %and_ln557, i1 %empty_307, i1 %and_ln621_35" [src/kernel/cnn.h:218]   --->   Operation 673 'select' 'select_ln557' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 674 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln658 = xor i1 %deleted_zeros_17, true" [src/kernel/cnn.h:218]   --->   Operation 674 'xor' 'xor_ln658' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%and_ln658 = and i1 %icmp_ln621, %xor_ln658" [src/kernel/cnn.h:218]   --->   Operation 675 'and' 'and_ln658' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln658 = or i1 %p_Result_364, %and_ln658" [src/kernel/cnn.h:218]   --->   Operation 676 'or' 'or_ln658' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln658_15 = xor i1 %p_Result_361, true" [src/kernel/cnn.h:218]   --->   Operation 677 'xor' 'xor_ln658_15' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 678 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln658, %xor_ln658_15" [src/kernel/cnn.h:218]   --->   Operation 678 'and' 'overflow' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 679 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln659 = and i1 %p_Result_364, %or_ln557" [src/kernel/cnn.h:218]   --->   Operation 679 'and' 'and_ln659' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 680 [2/2] (1.15ns)   --->   "%temp2_V = load i16* %LSTM_o_V_addr_4, align 2" [src/kernel/cnn.h:219]   --->   Operation 680 'load' 'temp2_V' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_112 : Operation 681 [1/1] (0.00ns)   --->   "%dh_next_V_addr_2 = getelementptr [320 x i16]* %dh_next_V, i64 0, i64 %zext_ln217" [src/kernel/cnn.h:221]   --->   Operation 681 'getelementptr' 'dh_next_V_addr_2' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_112 : Operation 682 [2/2] (1.15ns)   --->   "%temp4_V = load i16* %dh_next_V_addr_2, align 2" [src/kernel/cnn.h:221]   --->   Operation 682 'load' 'temp4_V' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 113 <SV = 108> <Delay = 1.84>
ST_113 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node underflow_26)   --->   "%xor_ln659 = xor i1 %and_ln659, true" [src/kernel/cnn.h:218]   --->   Operation 683 'xor' 'xor_ln659' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 684 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_26 = and i1 %select_ln557, %xor_ln659" [src/kernel/cnn.h:218]   --->   Operation 684 'and' 'underflow_26' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node temp_V)   --->   "%or_ln340 = or i1 %underflow_26, %overflow" [src/kernel/cnn.h:218]   --->   Operation 685 'or' 'or_ln340' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_15)   --->   "%xor_ln340_12 = xor i1 %select_ln557, true" [src/kernel/cnn.h:218]   --->   Operation 686 'xor' 'xor_ln340_12' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_15)   --->   "%or_ln340_49 = or i1 %overflow, %xor_ln340_12" [src/kernel/cnn.h:218]   --->   Operation 687 'or' 'or_ln340_49' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_15)   --->   "%or_ln340_51 = or i1 %or_ln340_49, %and_ln659" [src/kernel/cnn.h:218]   --->   Operation 688 'or' 'or_ln340_51' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node temp_V)   --->   "%select_ln340_12 = select i1 %or_ln340, i16 32767, i16 %p_Val2_304" [src/kernel/cnn.h:218]   --->   Operation 689 'select' 'select_ln340_12' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_15)   --->   "%select_ln571 = select i1 %icmp_ln571, i16 0, i16 -32768" [src/kernel/cnn.h:218]   --->   Operation 690 'select' 'select_ln571' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_15)   --->   "%or_ln571 = or i1 %icmp_ln571, %underflow_26" [src/kernel/cnn.h:218]   --->   Operation 691 'or' 'or_ln571' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 692 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln571_15 = select i1 %or_ln571, i16 %select_ln571, i16 %p_Val2_304" [src/kernel/cnn.h:218]   --->   Operation 692 'select' 'select_ln571_15' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp58)   --->   "%sel_tmp57_demorgan = or i1 %icmp_ln571, %icmp46" [src/kernel/cnn.h:218]   --->   Operation 693 'or' 'sel_tmp57_demorgan' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 694 [1/1] (0.24ns) (out node of the LUT)   --->   "%sel_tmp58 = select i1 %sel_tmp57_demorgan, i16 %select_ln571_15, i16 %p_Val2_304" [src/kernel/cnn.h:218]   --->   Operation 694 'select' 'sel_tmp58' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_15)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [src/kernel/cnn.h:218]   --->   Operation 695 'xor' 'xor_ln571' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_15)   --->   "%and_ln340 = and i1 %or_ln340_51, %xor_ln571" [src/kernel/cnn.h:218]   --->   Operation 696 'and' 'and_ln340' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 697 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln340_15 = and i1 %and_ln340, %icmp46" [src/kernel/cnn.h:218]   --->   Operation 697 'and' 'and_ln340_15' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 698 [1/1] (0.24ns) (out node of the LUT)   --->   "%temp_V = select i1 %and_ln340_15, i16 %select_ln340_12, i16 %sel_tmp58" [src/kernel/cnn.h:218]   --->   Operation 698 'select' 'temp_V' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 699 [1/2] (1.15ns)   --->   "%temp2_V = load i16* %LSTM_o_V_addr_4, align 2" [src/kernel/cnn.h:219]   --->   Operation 699 'load' 'temp2_V' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_113 : Operation 700 [1/2] (1.15ns)   --->   "%temp4_V = load i16* %dh_next_V_addr_2, align 2" [src/kernel/cnn.h:221]   --->   Operation 700 'load' 'temp4_V' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_113 : Operation 701 [1/1] (0.00ns)   --->   "%r_V_57 = sext i16 %temp4_V to i32" [src/kernel/cnn.h:223]   --->   Operation 701 'sext' 'r_V_57' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_113 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i16 %temp2_V to i32" [src/kernel/cnn.h:223]   --->   Operation 702 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_113 : Operation 703 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_58 = mul nsw i32 %r_V_57, %sext_ln1118_14" [src/kernel/cnn.h:223]   --->   Operation 703 'mul' 'r_V_58' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 704 [1/1] (0.00ns)   --->   "%r_V_59 = sext i16 %temp_V to i32" [src/kernel/cnn.h:223]   --->   Operation 704 'sext' 'r_V_59' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_113 : Operation 705 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V_101 = mul nsw i32 %r_V_59, %r_V_59" [src/kernel/cnn.h:223]   --->   Operation 705 'mul' 'r_V_101' <Predicate = (!icmp_ln207)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 706 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_72 = mul nsw i32 %r_V_57, %r_V_59" [src/kernel/cnn.h:235]   --->   Operation 706 'mul' 'r_V_72' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 109> <Delay = 0.99>
ST_114 : Operation 707 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_58 = mul nsw i32 %r_V_57, %sext_ln1118_14" [src/kernel/cnn.h:223]   --->   Operation 707 'mul' 'r_V_58' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 708 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V_101 = mul nsw i32 %r_V_59, %r_V_59" [src/kernel/cnn.h:223]   --->   Operation 708 'mul' 'r_V_101' <Predicate = (!icmp_ln207)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 709 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_72 = mul nsw i32 %r_V_57, %r_V_59" [src/kernel/cnn.h:235]   --->   Operation 709 'mul' 'r_V_72' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 115 <SV = 110> <Delay = 0.64>
ST_115 : Operation 710 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_58 = mul nsw i32 %r_V_57, %sext_ln1118_14" [src/kernel/cnn.h:223]   --->   Operation 710 'mul' 'r_V_58' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 711 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_101 = mul nsw i32 %r_V_59, %r_V_59" [src/kernel/cnn.h:223]   --->   Operation 711 'mul' 'r_V_101' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 712 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = sub i32 16777216, %r_V_101" [src/kernel/cnn.h:223]   --->   Operation 712 'sub' 'ret_V' <Predicate = (!icmp_ln207)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 713 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_72 = mul nsw i32 %r_V_57, %r_V_59" [src/kernel/cnn.h:235]   --->   Operation 713 'mul' 'r_V_72' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 116 <SV = 111> <Delay = 0.64>
ST_116 : Operation 714 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_58 = mul nsw i32 %r_V_57, %sext_ln1118_14" [src/kernel/cnn.h:223]   --->   Operation 714 'mul' 'r_V_58' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 715 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = sub i32 16777216, %r_V_101" [src/kernel/cnn.h:223]   --->   Operation 715 'sub' 'ret_V' <Predicate = (!icmp_ln207)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 716 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_72 = mul nsw i32 %r_V_57, %r_V_59" [src/kernel/cnn.h:235]   --->   Operation 716 'mul' 'r_V_72' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 117 <SV = 112> <Delay = 2.10>
ST_117 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %r_V_58 to i62" [src/kernel/cnn.h:223]   --->   Operation 717 'sext' 'sext_ln1116' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_117 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i32 %ret_V to i62" [src/kernel/cnn.h:223]   --->   Operation 718 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_117 : Operation 719 [4/4] (2.10ns)   --->   "%r_V_102 = mul i62 %sext_ln1116, %sext_ln1118_15" [src/kernel/cnn.h:223]   --->   Operation 719 'mul' 'r_V_102' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 720 [1/1] (0.00ns)   --->   "%r_V_73 = sext i32 %r_V_72 to i48" [src/kernel/cnn.h:235]   --->   Operation 720 'sext' 'r_V_73' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_117 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i16 %temp2_V to i48" [src/kernel/cnn.h:235]   --->   Operation 721 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_117 : Operation 722 [4/4] (2.10ns)   --->   "%r_V_74 = mul nsw i48 %sext_ln1118_34, %r_V_73" [src/kernel/cnn.h:235]   --->   Operation 722 'mul' 'r_V_74' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 113> <Delay = 2.10>
ST_118 : Operation 723 [3/4] (2.10ns)   --->   "%r_V_102 = mul i62 %sext_ln1116, %sext_ln1118_15" [src/kernel/cnn.h:223]   --->   Operation 723 'mul' 'r_V_102' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 724 [3/4] (2.10ns)   --->   "%r_V_74 = mul nsw i48 %sext_ln1118_34, %r_V_73" [src/kernel/cnn.h:235]   --->   Operation 724 'mul' 'r_V_74' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 114> <Delay = 2.10>
ST_119 : Operation 725 [2/4] (2.10ns)   --->   "%r_V_102 = mul i62 %sext_ln1116, %sext_ln1118_15" [src/kernel/cnn.h:223]   --->   Operation 725 'mul' 'r_V_102' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 726 [2/4] (2.10ns)   --->   "%r_V_74 = mul nsw i48 %sext_ln1118_34, %r_V_73" [src/kernel/cnn.h:235]   --->   Operation 726 'mul' 'r_V_74' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 115> <Delay = 2.10>
ST_120 : Operation 727 [1/1] (0.00ns)   --->   "%dc_next_V_addr = getelementptr [320 x i16]* %dc_next_V, i64 0, i64 %zext_ln217" [src/kernel/cnn.h:220]   --->   Operation 727 'getelementptr' 'dc_next_V_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_120 : Operation 728 [2/2] (1.15ns)   --->   "%temp3_V = load i16* %dc_next_V_addr, align 2" [src/kernel/cnn.h:220]   --->   Operation 728 'load' 'temp3_V' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_120 : Operation 729 [1/4] (2.10ns)   --->   "%r_V_102 = mul i62 %sext_ln1116, %sext_ln1118_15" [src/kernel/cnn.h:223]   --->   Operation 729 'mul' 'r_V_102' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 730 [1/4] (2.10ns)   --->   "%r_V_74 = mul nsw i48 %sext_ln1118_34, %r_V_73" [src/kernel/cnn.h:235]   --->   Operation 730 'mul' 'r_V_74' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %temp2_V to i17" [src/kernel/cnn.h:235]   --->   Operation 731 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_120 : Operation 732 [1/1] (0.60ns)   --->   "%ret_V_29 = sub i17 4096, %sext_ln703_4" [src/kernel/cnn.h:235]   --->   Operation 732 'sub' 'ret_V_29' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 116> <Delay = 2.15>
ST_121 : Operation 733 [1/1] (0.60ns)   --->   "%add_ln1117 = add i16 %zext_ln1117, %add_ln203_114" [src/kernel/cnn.h:226]   --->   Operation 733 'add' 'add_ln1117' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i16 %add_ln1117 to i64" [src/kernel/cnn.h:226]   --->   Operation 734 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 735 [1/1] (0.00ns)   --->   "%LSTM_f_V_addr_4 = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln1117_1" [src/kernel/cnn.h:226]   --->   Operation 735 'getelementptr' 'LSTM_f_V_addr_4' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 736 [1/1] (0.60ns)   --->   "%add_ln1117_1 = add i16 %zext_ln1117, %add_ln203_113" [src/kernel/cnn.h:229]   --->   Operation 736 'add' 'add_ln1117_1' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i16 %add_ln1117_1 to i64" [src/kernel/cnn.h:229]   --->   Operation 737 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 738 [1/1] (0.00ns)   --->   "%LSTM_g_V_addr_4 = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln1117_2" [src/kernel/cnn.h:229]   --->   Operation 738 'getelementptr' 'LSTM_g_V_addr_4' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 739 [1/1] (0.60ns)   --->   "%add_ln1117_2 = add i16 %zext_ln1117, %add_ln203_112" [src/kernel/cnn.h:229]   --->   Operation 739 'add' 'add_ln1117_2' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i16 %add_ln1117_2 to i64" [src/kernel/cnn.h:229]   --->   Operation 740 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 741 [1/1] (0.00ns)   --->   "%LSTM_i_V_addr = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln1117_3" [src/kernel/cnn.h:229]   --->   Operation 741 'getelementptr' 'LSTM_i_V_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 742 [1/2] (1.15ns)   --->   "%temp3_V = load i16* %dc_next_V_addr, align 2" [src/kernel/cnn.h:220]   --->   Operation 742 'load' 'temp3_V' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_121 : Operation 743 [1/1] (0.00ns)   --->   "%lhs_V_18 = call i52 @_ssdm_op_BitConcatenate.i52.i16.i36(i16 %temp3_V, i36 0)" [src/kernel/cnn.h:223]   --->   Operation 743 'bitconcatenate' 'lhs_V_18' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i52 %lhs_V_18 to i62" [src/kernel/cnn.h:223]   --->   Operation 744 'sext' 'sext_ln728' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 745 [1/1] (0.82ns)   --->   "%ret_V_53 = add i62 %r_V_102, %sext_ln728" [src/kernel/cnn.h:223]   --->   Operation 745 'add' 'ret_V_53' <Predicate = (!icmp_ln207)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 746 [1/1] (0.00ns)   --->   "%p_Result_365 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %ret_V_53, i32 61)" [src/kernel/cnn.h:223]   --->   Operation 746 'bitselect' 'p_Result_365' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 747 [1/1] (0.00ns)   --->   "%p_Val2_315 = call i16 @_ssdm_op_PartSelect.i16.i62.i32.i32(i62 %ret_V_53, i32 36, i32 51)" [src/kernel/cnn.h:223]   --->   Operation 747 'partselect' 'p_Val2_315' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %ret_V_53, i32 35)" [src/kernel/cnn.h:223]   --->   Operation 748 'bitselect' 'tmp_461' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_39 = call i9 @_ssdm_op_PartSelect.i9.i62.i32.i32(i62 %ret_V_53, i32 53, i32 61)" [src/kernel/cnn.h:223]   --->   Operation 749 'partselect' 'tmp_39' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_40 = call i10 @_ssdm_op_PartSelect.i10.i62.i32.i32(i62 %ret_V_53, i32 52, i32 61)" [src/kernel/cnn.h:223]   --->   Operation 750 'partselect' 'tmp_40' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 751 [2/2] (1.15ns)   --->   "%p_Val2_332 = load i16* %LSTM_f_V_addr_4, align 2" [src/kernel/cnn.h:226]   --->   Operation 751 'load' 'p_Val2_332' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_121 : Operation 752 [2/2] (1.15ns)   --->   "%LSTM_g_V_load = load i16* %LSTM_g_V_addr_4, align 2" [src/kernel/cnn.h:229]   --->   Operation 752 'load' 'LSTM_g_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_121 : Operation 753 [2/2] (1.15ns)   --->   "%p_Val2_328 = load i16* %LSTM_i_V_addr, align 2" [src/kernel/cnn.h:229]   --->   Operation 753 'load' 'p_Val2_328' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_121 : Operation 754 [1/1] (0.00ns)   --->   "%c_prev_V_addr_2 = getelementptr [320 x i16]* %c_prev_V, i64 0, i64 %zext_ln217" [src/kernel/cnn.h:231]   --->   Operation 754 'getelementptr' 'c_prev_V_addr_2' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 755 [2/2] (1.15ns)   --->   "%c_prev_V_load = load i16* %c_prev_V_addr_2, align 2" [src/kernel/cnn.h:231]   --->   Operation 755 'load' 'c_prev_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_121 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i48 %r_V_74 to i62" [src/kernel/cnn.h:235]   --->   Operation 756 'sext' 'sext_ln1116_10' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i17 %ret_V_29 to i62" [src/kernel/cnn.h:235]   --->   Operation 757 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_121 : Operation 758 [5/5] (2.15ns)   --->   "%r_V_106 = mul i62 %sext_ln1118_35, %sext_ln1116_10" [src/kernel/cnn.h:235]   --->   Operation 758 'mul' 'r_V_106' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 117> <Delay = 2.42>
ST_122 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node carry_37)   --->   "%p_Result_366 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %ret_V_53, i32 51)" [src/kernel/cnn.h:223]   --->   Operation 759 'bitselect' 'p_Result_366' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln415_16 = zext i1 %tmp_461 to i16" [src/kernel/cnn.h:223]   --->   Operation 760 'zext' 'zext_ln415_16' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 761 [1/1] (0.60ns)   --->   "%p_Val2_319 = add i16 %zext_ln415_16, %p_Val2_315" [src/kernel/cnn.h:223]   --->   Operation 761 'add' 'p_Val2_319' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node carry_37)   --->   "%tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_319, i32 15)" [src/kernel/cnn.h:223]   --->   Operation 762 'bitselect' 'tmp_462' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node carry_37)   --->   "%xor_ln416_26 = xor i1 %tmp_462, true" [src/kernel/cnn.h:223]   --->   Operation 763 'xor' 'xor_ln416_26' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 764 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_37 = and i1 %p_Result_366, %xor_ln416_26" [src/kernel/cnn.h:223]   --->   Operation 764 'and' 'carry_37' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 765 [1/1] (0.00ns)   --->   "%p_Result_367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_319, i32 15)" [src/kernel/cnn.h:223]   --->   Operation 765 'bitselect' 'p_Result_367' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 766 [1/1] (0.59ns)   --->   "%Range2_all_ones_38 = icmp eq i9 %tmp_39, -1" [src/kernel/cnn.h:223]   --->   Operation 766 'icmp' 'Range2_all_ones_38' <Predicate = (!icmp_ln207)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 767 [1/1] (0.60ns)   --->   "%Range1_all_ones_38 = icmp eq i10 %tmp_40, -1" [src/kernel/cnn.h:223]   --->   Operation 767 'icmp' 'Range1_all_ones_38' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 768 [1/1] (0.60ns)   --->   "%Range1_all_zeros_28 = icmp eq i10 %tmp_40, 0" [src/kernel/cnn.h:223]   --->   Operation 768 'icmp' 'Range1_all_zeros_28' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_53)   --->   "%deleted_zeros_18 = select i1 %carry_37, i1 %Range1_all_ones_38, i1 %Range1_all_zeros_28" [src/kernel/cnn.h:223]   --->   Operation 769 'select' 'deleted_zeros_18' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %ret_V_53, i32 52)" [src/kernel/cnn.h:223]   --->   Operation 770 'bitselect' 'tmp_464' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%xor_ln779 = xor i1 %tmp_464, true" [src/kernel/cnn.h:223]   --->   Operation 771 'xor' 'xor_ln779' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%and_ln779_9 = and i1 %Range2_all_ones_38, %xor_ln779" [src/kernel/cnn.h:223]   --->   Operation 772 'and' 'and_ln779_9' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%deleted_ones_28 = select i1 %carry_37, i1 %and_ln779_9, i1 %Range1_all_ones_38" [src/kernel/cnn.h:223]   --->   Operation 773 'select' 'deleted_ones_28' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 774 [1/1] (0.12ns)   --->   "%and_ln781_18 = and i1 %carry_37, %Range1_all_ones_38" [src/kernel/cnn.h:223]   --->   Operation 774 'and' 'and_ln781_18' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_53)   --->   "%xor_ln785 = xor i1 %deleted_zeros_18, true" [src/kernel/cnn.h:223]   --->   Operation 775 'xor' 'xor_ln785' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_53)   --->   "%or_ln785 = or i1 %p_Result_367, %xor_ln785" [src/kernel/cnn.h:223]   --->   Operation 776 'or' 'or_ln785' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 777 [1/1] (0.12ns)   --->   "%xor_ln785_32 = xor i1 %p_Result_365, true" [src/kernel/cnn.h:223]   --->   Operation 777 'xor' 'xor_ln785_32' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_53)   --->   "%overflow_25 = and i1 %or_ln785, %xor_ln785_32" [src/kernel/cnn.h:223]   --->   Operation 778 'and' 'overflow_25' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 779 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_36 = and i1 %p_Result_367, %deleted_ones_28" [src/kernel/cnn.h:223]   --->   Operation 779 'and' 'and_ln786_36' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node underflow_27)   --->   "%or_ln786 = or i1 %and_ln781_18, %and_ln786_36" [src/kernel/cnn.h:223]   --->   Operation 780 'or' 'or_ln786' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node underflow_27)   --->   "%xor_ln786_19 = xor i1 %or_ln786, true" [src/kernel/cnn.h:223]   --->   Operation 781 'xor' 'xor_ln786_19' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 782 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_27 = and i1 %p_Result_365, %xor_ln786_19" [src/kernel/cnn.h:223]   --->   Operation 782 'and' 'underflow_27' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 783 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_53 = or i1 %underflow_27, %overflow_25" [src/kernel/cnn.h:223]   --->   Operation 783 'or' 'or_ln340_53' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%or_ln340_55 = or i1 %and_ln786_36, %xor_ln785_32" [src/kernel/cnn.h:223]   --->   Operation 784 'or' 'or_ln340_55' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%or_ln340_56 = or i1 %or_ln340_55, %and_ln781_18" [src/kernel/cnn.h:223]   --->   Operation 785 'or' 'or_ln340_56' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 786 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_53, i16 32767, i16 %p_Val2_319" [src/kernel/cnn.h:223]   --->   Operation 786 'select' 'select_ln340_6' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%select_ln388_6 = select i1 %underflow_27, i16 -32768, i16 %p_Val2_319" [src/kernel/cnn.h:223]   --->   Operation 787 'select' 'select_ln388_6' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 788 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_23 = select i1 %or_ln340_56, i16 %select_ln340_6, i16 %select_ln388_6" [src/kernel/cnn.h:223]   --->   Operation 788 'select' 'select_ln340_23' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 789 [1/1] (0.00ns)   --->   "%r_V_62 = sext i16 %select_ln340_23 to i32" [src/kernel/cnn.h:226]   --->   Operation 789 'sext' 'r_V_62' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 790 [1/2] (1.15ns)   --->   "%p_Val2_332 = load i16* %LSTM_f_V_addr_4, align 2" [src/kernel/cnn.h:226]   --->   Operation 790 'load' 'p_Val2_332' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_122 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i16 %p_Val2_332 to i32" [src/kernel/cnn.h:226]   --->   Operation 791 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 792 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_103 = mul nsw i32 %sext_ln1118_27, %r_V_62" [src/kernel/cnn.h:226]   --->   Operation 792 'mul' 'r_V_103' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 793 [1/2] (1.15ns)   --->   "%LSTM_g_V_load = load i16* %LSTM_g_V_addr_4, align 2" [src/kernel/cnn.h:229]   --->   Operation 793 'load' 'LSTM_g_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_122 : Operation 794 [1/1] (0.00ns)   --->   "%r_V_77 = sext i16 %LSTM_g_V_load to i32" [src/kernel/cnn.h:229]   --->   Operation 794 'sext' 'r_V_77' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 795 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_64 = mul nsw i32 %r_V_77, %r_V_62" [src/kernel/cnn.h:229]   --->   Operation 795 'mul' 'r_V_64' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 796 [1/2] (1.15ns)   --->   "%p_Val2_328 = load i16* %LSTM_i_V_addr, align 2" [src/kernel/cnn.h:229]   --->   Operation 796 'load' 'p_Val2_328' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_122 : Operation 797 [1/2] (1.15ns)   --->   "%c_prev_V_load = load i16* %c_prev_V_addr_2, align 2" [src/kernel/cnn.h:231]   --->   Operation 797 'load' 'c_prev_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_122 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i16 %c_prev_V_load to i32" [src/kernel/cnn.h:231]   --->   Operation 798 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 799 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_68 = mul nsw i32 %sext_ln1118_31, %r_V_62" [src/kernel/cnn.h:231]   --->   Operation 799 'mul' 'r_V_68' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 800 [4/5] (2.15ns)   --->   "%r_V_106 = mul i62 %sext_ln1118_35, %sext_ln1116_10" [src/kernel/cnn.h:235]   --->   Operation 800 'mul' 'r_V_106' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i16 %p_Val2_328 to i32" [src/kernel/cnn.h:238]   --->   Operation 801 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_122 : Operation 802 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_76 = mul nsw i32 %sext_ln1118_36, %r_V_62" [src/kernel/cnn.h:238]   --->   Operation 802 'mul' 'r_V_76' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 803 [3/3] (0.99ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_107 = mul nsw i32 %r_V_77, %r_V_77" [src/kernel/cnn.h:238]   --->   Operation 803 'mul' 'r_V_107' <Predicate = (!icmp_ln207)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 123 <SV = 118> <Delay = 2.15>
ST_123 : Operation 804 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_103 = mul nsw i32 %sext_ln1118_27, %r_V_62" [src/kernel/cnn.h:226]   --->   Operation 804 'mul' 'r_V_103' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 805 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_64 = mul nsw i32 %r_V_77, %r_V_62" [src/kernel/cnn.h:229]   --->   Operation 805 'mul' 'r_V_64' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 806 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_68 = mul nsw i32 %sext_ln1118_31, %r_V_62" [src/kernel/cnn.h:231]   --->   Operation 806 'mul' 'r_V_68' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 807 [3/5] (2.15ns)   --->   "%r_V_106 = mul i62 %sext_ln1118_35, %sext_ln1116_10" [src/kernel/cnn.h:235]   --->   Operation 807 'mul' 'r_V_106' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 808 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_76 = mul nsw i32 %sext_ln1118_36, %r_V_62" [src/kernel/cnn.h:238]   --->   Operation 808 'mul' 'r_V_76' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 809 [2/3] (0.99ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_107 = mul nsw i32 %r_V_77, %r_V_77" [src/kernel/cnn.h:238]   --->   Operation 809 'mul' 'r_V_107' <Predicate = (!icmp_ln207)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 124 <SV = 119> <Delay = 2.15>
ST_124 : Operation 810 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_103 = mul nsw i32 %sext_ln1118_27, %r_V_62" [src/kernel/cnn.h:226]   --->   Operation 810 'mul' 'r_V_103' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 811 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_64 = mul nsw i32 %r_V_77, %r_V_62" [src/kernel/cnn.h:229]   --->   Operation 811 'mul' 'r_V_64' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 812 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_68 = mul nsw i32 %sext_ln1118_31, %r_V_62" [src/kernel/cnn.h:231]   --->   Operation 812 'mul' 'r_V_68' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 813 [2/5] (2.15ns)   --->   "%r_V_106 = mul i62 %sext_ln1118_35, %sext_ln1116_10" [src/kernel/cnn.h:235]   --->   Operation 813 'mul' 'r_V_106' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 814 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_76 = mul nsw i32 %sext_ln1118_36, %r_V_62" [src/kernel/cnn.h:238]   --->   Operation 814 'mul' 'r_V_76' <Predicate = (!icmp_ln207)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 815 [1/3] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_107 = mul nsw i32 %r_V_77, %r_V_77" [src/kernel/cnn.h:238]   --->   Operation 815 'mul' 'r_V_107' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 816 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_30 = sub i32 16777216, %r_V_107" [src/kernel/cnn.h:238]   --->   Operation 816 'sub' 'ret_V_30' <Predicate = (!icmp_ln207)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 125 <SV = 120> <Delay = 2.15>
ST_125 : Operation 817 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_103 = mul nsw i32 %sext_ln1118_27, %r_V_62" [src/kernel/cnn.h:226]   --->   Operation 817 'mul' 'r_V_103' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 818 [1/1] (0.00ns)   --->   "%p_Result_368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_103, i32 31)" [src/kernel/cnn.h:226]   --->   Operation 818 'bitselect' 'p_Result_368' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 819 [1/1] (0.00ns)   --->   "%p_Val2_324 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %r_V_103, i32 12, i32 27)" [src/kernel/cnn.h:226]   --->   Operation 819 'partselect' 'p_Val2_324' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node carry_39)   --->   "%p_Result_369 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_103, i32 27)" [src/kernel/cnn.h:226]   --->   Operation 820 'bitselect' 'p_Result_369' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_103, i32 11)" [src/kernel/cnn.h:226]   --->   Operation 821 'bitselect' 'tmp_467' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln415_17 = zext i1 %tmp_467 to i16" [src/kernel/cnn.h:226]   --->   Operation 822 'zext' 'zext_ln415_17' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 823 [1/1] (0.60ns)   --->   "%p_Val2_325 = add i16 %zext_ln415_17, %p_Val2_324" [src/kernel/cnn.h:226]   --->   Operation 823 'add' 'p_Val2_325' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node carry_39)   --->   "%tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_325, i32 15)" [src/kernel/cnn.h:226]   --->   Operation 824 'bitselect' 'tmp_468' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node carry_39)   --->   "%xor_ln416_27 = xor i1 %tmp_468, true" [src/kernel/cnn.h:226]   --->   Operation 825 'xor' 'xor_ln416_27' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 826 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_39 = and i1 %p_Result_369, %xor_ln416_27" [src/kernel/cnn.h:226]   --->   Operation 826 'and' 'carry_39' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 827 [1/1] (0.00ns)   --->   "%p_Result_370 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_325, i32 15)" [src/kernel/cnn.h:226]   --->   Operation 827 'bitselect' 'p_Result_370' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 828 [1/1] (0.00ns)   --->   "%p_Result_s_308 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %r_V_103, i32 29, i32 31)" [src/kernel/cnn.h:226]   --->   Operation 828 'partselect' 'p_Result_s_308' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 829 [1/1] (0.49ns)   --->   "%Range2_all_ones_39 = icmp eq i3 %p_Result_s_308, -1" [src/kernel/cnn.h:226]   --->   Operation 829 'icmp' 'Range2_all_ones_39' <Predicate = (!icmp_ln207)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 830 [1/1] (0.00ns)   --->   "%p_Result_11 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V_103, i32 28, i32 31)" [src/kernel/cnn.h:226]   --->   Operation 830 'partselect' 'p_Result_11' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 831 [1/1] (0.65ns)   --->   "%Range1_all_ones_39 = icmp eq i4 %p_Result_11, -1" [src/kernel/cnn.h:226]   --->   Operation 831 'icmp' 'Range1_all_ones_39' <Predicate = (!icmp_ln207)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 832 [1/1] (0.65ns)   --->   "%Range1_all_zeros_29 = icmp eq i4 %p_Result_11, 0" [src/kernel/cnn.h:226]   --->   Operation 832 'icmp' 'Range1_all_zeros_29' <Predicate = (!icmp_ln207)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_57)   --->   "%deleted_zeros_19 = select i1 %carry_39, i1 %Range1_all_ones_39, i1 %Range1_all_zeros_29" [src/kernel/cnn.h:226]   --->   Operation 833 'select' 'deleted_zeros_19' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_103, i32 28)" [src/kernel/cnn.h:226]   --->   Operation 834 'bitselect' 'tmp_470' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%xor_ln779_13 = xor i1 %tmp_470, true" [src/kernel/cnn.h:226]   --->   Operation 835 'xor' 'xor_ln779_13' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%and_ln779_10 = and i1 %Range2_all_ones_39, %xor_ln779_13" [src/kernel/cnn.h:226]   --->   Operation 836 'and' 'and_ln779_10' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%deleted_ones_29 = select i1 %carry_39, i1 %and_ln779_10, i1 %Range1_all_ones_39" [src/kernel/cnn.h:226]   --->   Operation 837 'select' 'deleted_ones_29' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 838 [1/1] (0.12ns)   --->   "%and_ln781_20 = and i1 %carry_39, %Range1_all_ones_39" [src/kernel/cnn.h:226]   --->   Operation 838 'and' 'and_ln781_20' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_57)   --->   "%xor_ln785_33 = xor i1 %deleted_zeros_19, true" [src/kernel/cnn.h:226]   --->   Operation 839 'xor' 'xor_ln785_33' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_57)   --->   "%or_ln785_13 = or i1 %p_Result_370, %xor_ln785_33" [src/kernel/cnn.h:226]   --->   Operation 840 'or' 'or_ln785_13' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 841 [1/1] (0.12ns)   --->   "%xor_ln785_38 = xor i1 %p_Result_368, true" [src/kernel/cnn.h:226]   --->   Operation 841 'xor' 'xor_ln785_38' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_57)   --->   "%overflow_26 = and i1 %or_ln785_13, %xor_ln785_38" [src/kernel/cnn.h:226]   --->   Operation 842 'and' 'overflow_26' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 843 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_39 = and i1 %p_Result_370, %deleted_ones_29" [src/kernel/cnn.h:226]   --->   Operation 843 'and' 'and_ln786_39' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node underflow_28)   --->   "%or_ln786_13 = or i1 %and_ln781_20, %and_ln786_39" [src/kernel/cnn.h:226]   --->   Operation 844 'or' 'or_ln786_13' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node underflow_28)   --->   "%xor_ln786_20 = xor i1 %or_ln786_13, true" [src/kernel/cnn.h:226]   --->   Operation 845 'xor' 'xor_ln786_20' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 846 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_28 = and i1 %p_Result_368, %xor_ln786_20" [src/kernel/cnn.h:226]   --->   Operation 846 'and' 'underflow_28' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 847 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_57 = or i1 %underflow_28, %overflow_26" [src/kernel/cnn.h:226]   --->   Operation 847 'or' 'or_ln340_57' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 848 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_64 = mul nsw i32 %r_V_77, %r_V_62" [src/kernel/cnn.h:229]   --->   Operation 848 'mul' 'r_V_64' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 849 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_68 = mul nsw i32 %sext_ln1118_31, %r_V_62" [src/kernel/cnn.h:231]   --->   Operation 849 'mul' 'r_V_68' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 850 [1/5] (2.15ns)   --->   "%r_V_106 = mul i62 %sext_ln1118_35, %sext_ln1116_10" [src/kernel/cnn.h:235]   --->   Operation 850 'mul' 'r_V_106' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 851 [1/1] (0.00ns)   --->   "%p_Result_377 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_106, i32 61)" [src/kernel/cnn.h:235]   --->   Operation 851 'bitselect' 'p_Result_377' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 852 [1/1] (0.00ns)   --->   "%p_Val2_338 = call i16 @_ssdm_op_PartSelect.i16.i62.i32.i32(i62 %r_V_106, i32 36, i32 51)" [src/kernel/cnn.h:235]   --->   Operation 852 'partselect' 'p_Val2_338' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_106, i32 35)" [src/kernel/cnn.h:235]   --->   Operation 853 'bitselect' 'tmp_485' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_45 = call i9 @_ssdm_op_PartSelect.i9.i62.i32.i32(i62 %r_V_106, i32 53, i32 61)" [src/kernel/cnn.h:235]   --->   Operation 854 'partselect' 'tmp_45' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_46 = call i10 @_ssdm_op_PartSelect.i10.i62.i32.i32(i62 %r_V_106, i32 52, i32 61)" [src/kernel/cnn.h:235]   --->   Operation 855 'partselect' 'tmp_46' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_125 : Operation 856 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_76 = mul nsw i32 %sext_ln1118_36, %r_V_62" [src/kernel/cnn.h:238]   --->   Operation 856 'mul' 'r_V_76' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 857 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_30 = sub i32 16777216, %r_V_107" [src/kernel/cnn.h:238]   --->   Operation 857 'sub' 'ret_V_30' <Predicate = (!icmp_ln207)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 126 <SV = 121> <Delay = 2.10>
ST_126 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%or_ln340_59 = or i1 %and_ln786_39, %xor_ln785_38" [src/kernel/cnn.h:226]   --->   Operation 858 'or' 'or_ln340_59' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%or_ln340_60 = or i1 %or_ln340_59, %and_ln781_20" [src/kernel/cnn.h:226]   --->   Operation 859 'or' 'or_ln340_60' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 860 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_57, i16 32767, i16 %p_Val2_325" [src/kernel/cnn.h:226]   --->   Operation 860 'select' 'select_ln340_7' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%select_ln388_7 = select i1 %underflow_28, i16 -32768, i16 %p_Val2_325" [src/kernel/cnn.h:226]   --->   Operation 861 'select' 'select_ln388_7' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 862 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_24 = select i1 %or_ln340_60, i16 %select_ln340_7, i16 %select_ln388_7" [src/kernel/cnn.h:226]   --->   Operation 862 'select' 'select_ln340_24' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 863 [1/1] (1.15ns)   --->   "store i16 %select_ln340_24, i16* %dc_next_V_addr, align 2" [src/kernel/cnn.h:226]   --->   Operation 863 'store' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_126 : Operation 864 [1/1] (0.00ns)   --->   "%r_V_65 = sext i32 %r_V_64 to i48" [src/kernel/cnn.h:229]   --->   Operation 864 'sext' 'r_V_65' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i16 %p_Val2_328 to i48" [src/kernel/cnn.h:229]   --->   Operation 865 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 866 [4/4] (2.10ns)   --->   "%r_V_66 = mul nsw i48 %sext_ln1118_29, %r_V_65" [src/kernel/cnn.h:229]   --->   Operation 866 'mul' 'r_V_66' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 867 [1/1] (0.00ns)   --->   "%r_V_69 = sext i32 %r_V_68 to i48" [src/kernel/cnn.h:231]   --->   Operation 867 'sext' 'r_V_69' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i16 %p_Val2_332 to i48" [src/kernel/cnn.h:231]   --->   Operation 868 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 869 [4/4] (2.10ns)   --->   "%r_V_70 = mul nsw i48 %sext_ln1118_32, %r_V_69" [src/kernel/cnn.h:231]   --->   Operation 869 'mul' 'r_V_70' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node carry_45)   --->   "%p_Result_378 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_106, i32 51)" [src/kernel/cnn.h:235]   --->   Operation 870 'bitselect' 'p_Result_378' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln415_20 = zext i1 %tmp_485 to i16" [src/kernel/cnn.h:235]   --->   Operation 871 'zext' 'zext_ln415_20' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 872 [1/1] (0.60ns)   --->   "%p_Val2_339 = add i16 %zext_ln415_20, %p_Val2_338" [src/kernel/cnn.h:235]   --->   Operation 872 'add' 'p_Val2_339' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node carry_45)   --->   "%tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_339, i32 15)" [src/kernel/cnn.h:235]   --->   Operation 873 'bitselect' 'tmp_486' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node carry_45)   --->   "%xor_ln416_30 = xor i1 %tmp_486, true" [src/kernel/cnn.h:235]   --->   Operation 874 'xor' 'xor_ln416_30' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 875 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_45 = and i1 %p_Result_378, %xor_ln416_30" [src/kernel/cnn.h:235]   --->   Operation 875 'and' 'carry_45' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 876 [1/1] (0.00ns)   --->   "%p_Result_379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_339, i32 15)" [src/kernel/cnn.h:235]   --->   Operation 876 'bitselect' 'p_Result_379' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 877 [1/1] (0.59ns)   --->   "%Range2_all_ones_42 = icmp eq i9 %tmp_45, -1" [src/kernel/cnn.h:235]   --->   Operation 877 'icmp' 'Range2_all_ones_42' <Predicate = (!icmp_ln207)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 878 [1/1] (0.60ns)   --->   "%Range1_all_ones_42 = icmp eq i10 %tmp_46, -1" [src/kernel/cnn.h:235]   --->   Operation 878 'icmp' 'Range1_all_ones_42' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 879 [1/1] (0.60ns)   --->   "%Range1_all_zeros_32 = icmp eq i10 %tmp_46, 0" [src/kernel/cnn.h:235]   --->   Operation 879 'icmp' 'Range1_all_zeros_32' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_68)   --->   "%deleted_zeros_22 = select i1 %carry_45, i1 %Range1_all_ones_42, i1 %Range1_all_zeros_32" [src/kernel/cnn.h:235]   --->   Operation 880 'select' 'deleted_zeros_22' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_106, i32 52)" [src/kernel/cnn.h:235]   --->   Operation 881 'bitselect' 'tmp_488' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%xor_ln779_16 = xor i1 %tmp_488, true" [src/kernel/cnn.h:235]   --->   Operation 882 'xor' 'xor_ln779_16' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%and_ln779_18 = and i1 %Range2_all_ones_42, %xor_ln779_16" [src/kernel/cnn.h:235]   --->   Operation 883 'and' 'and_ln779_18' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%deleted_ones_32 = select i1 %carry_45, i1 %and_ln779_18, i1 %Range1_all_ones_42" [src/kernel/cnn.h:235]   --->   Operation 884 'select' 'deleted_ones_32' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 885 [1/1] (0.12ns)   --->   "%and_ln781_25 = and i1 %carry_45, %Range1_all_ones_42" [src/kernel/cnn.h:235]   --->   Operation 885 'and' 'and_ln781_25' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_68)   --->   "%xor_ln785_53 = xor i1 %deleted_zeros_22, true" [src/kernel/cnn.h:235]   --->   Operation 886 'xor' 'xor_ln785_53' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_68)   --->   "%or_ln785_16 = or i1 %p_Result_379, %xor_ln785_53" [src/kernel/cnn.h:235]   --->   Operation 887 'or' 'or_ln785_16' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 888 [1/1] (0.12ns)   --->   "%xor_ln785_54 = xor i1 %p_Result_377, true" [src/kernel/cnn.h:235]   --->   Operation 888 'xor' 'xor_ln785_54' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_68)   --->   "%overflow_29 = and i1 %or_ln785_16, %xor_ln785_54" [src/kernel/cnn.h:235]   --->   Operation 889 'and' 'overflow_29' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 890 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_48 = and i1 %p_Result_379, %deleted_ones_32" [src/kernel/cnn.h:235]   --->   Operation 890 'and' 'and_ln786_48' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node underflow_31)   --->   "%or_ln786_16 = or i1 %and_ln781_25, %and_ln786_48" [src/kernel/cnn.h:235]   --->   Operation 891 'or' 'or_ln786_16' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node underflow_31)   --->   "%xor_ln786_26 = xor i1 %or_ln786_16, true" [src/kernel/cnn.h:235]   --->   Operation 892 'xor' 'xor_ln786_26' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 893 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_31 = and i1 %p_Result_377, %xor_ln786_26" [src/kernel/cnn.h:235]   --->   Operation 893 'and' 'underflow_31' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 894 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_68 = or i1 %underflow_31, %overflow_29" [src/kernel/cnn.h:235]   --->   Operation 894 'or' 'or_ln340_68' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%or_ln340_70 = or i1 %and_ln786_48, %xor_ln785_54" [src/kernel/cnn.h:235]   --->   Operation 895 'or' 'or_ln340_70' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%or_ln340_71 = or i1 %or_ln340_70, %and_ln781_25" [src/kernel/cnn.h:235]   --->   Operation 896 'or' 'or_ln340_71' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 897 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_68, i16 32767, i16 %p_Val2_339" [src/kernel/cnn.h:235]   --->   Operation 897 'select' 'select_ln340_10' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%select_ln388_10 = select i1 %underflow_31, i16 -32768, i16 %p_Val2_339" [src/kernel/cnn.h:235]   --->   Operation 898 'select' 'select_ln388_10' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 899 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_27 = select i1 %or_ln340_71, i16 %select_ln340_10, i16 %select_ln388_10" [src/kernel/cnn.h:235]   --->   Operation 899 'select' 'select_ln340_27' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i32 %r_V_76 to i62" [src/kernel/cnn.h:238]   --->   Operation 900 'sext' 'sext_ln1116_11' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i32 %ret_V_30 to i62" [src/kernel/cnn.h:238]   --->   Operation 901 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_126 : Operation 902 [4/4] (2.10ns)   --->   "%r_V_108 = mul i62 %sext_ln1116_11, %sext_ln1118_37" [src/kernel/cnn.h:238]   --->   Operation 902 'mul' 'r_V_108' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 122> <Delay = 2.10>
ST_127 : Operation 903 [3/4] (2.10ns)   --->   "%r_V_66 = mul nsw i48 %sext_ln1118_29, %r_V_65" [src/kernel/cnn.h:229]   --->   Operation 903 'mul' 'r_V_66' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 904 [3/4] (2.10ns)   --->   "%r_V_70 = mul nsw i48 %sext_ln1118_32, %r_V_69" [src/kernel/cnn.h:231]   --->   Operation 904 'mul' 'r_V_70' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 905 [1/1] (0.00ns)   --->   "%do_V_addr_3 = getelementptr [320 x i16]* %do_V, i64 0, i64 %zext_ln217" [src/kernel/cnn.h:235]   --->   Operation 905 'getelementptr' 'do_V_addr_3' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_127 : Operation 906 [1/1] (1.15ns)   --->   "store i16 %select_ln340_27, i16* %do_V_addr_3, align 2" [src/kernel/cnn.h:235]   --->   Operation 906 'store' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_127 : Operation 907 [3/4] (2.10ns)   --->   "%r_V_108 = mul i62 %sext_ln1116_11, %sext_ln1118_37" [src/kernel/cnn.h:238]   --->   Operation 907 'mul' 'r_V_108' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 123> <Delay = 2.10>
ST_128 : Operation 908 [2/4] (2.10ns)   --->   "%r_V_66 = mul nsw i48 %sext_ln1118_29, %r_V_65" [src/kernel/cnn.h:229]   --->   Operation 908 'mul' 'r_V_66' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 909 [2/4] (2.10ns)   --->   "%r_V_70 = mul nsw i48 %sext_ln1118_32, %r_V_69" [src/kernel/cnn.h:231]   --->   Operation 909 'mul' 'r_V_70' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 910 [2/4] (2.10ns)   --->   "%r_V_108 = mul i62 %sext_ln1116_11, %sext_ln1118_37" [src/kernel/cnn.h:238]   --->   Operation 910 'mul' 'r_V_108' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 124> <Delay = 2.10>
ST_129 : Operation 911 [1/4] (2.10ns)   --->   "%r_V_66 = mul nsw i48 %sext_ln1118_29, %r_V_65" [src/kernel/cnn.h:229]   --->   Operation 911 'mul' 'r_V_66' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %p_Val2_328 to i17" [src/kernel/cnn.h:229]   --->   Operation 912 'sext' 'sext_ln703' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_129 : Operation 913 [1/1] (0.60ns)   --->   "%ret_V_27 = sub i17 4096, %sext_ln703" [src/kernel/cnn.h:229]   --->   Operation 913 'sub' 'ret_V_27' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 914 [1/4] (2.10ns)   --->   "%r_V_70 = mul nsw i48 %sext_ln1118_32, %r_V_69" [src/kernel/cnn.h:231]   --->   Operation 914 'mul' 'r_V_70' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %p_Val2_332 to i17" [src/kernel/cnn.h:231]   --->   Operation 915 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_129 : Operation 916 [1/1] (0.60ns)   --->   "%ret_V_28 = sub i17 4096, %sext_ln703_3" [src/kernel/cnn.h:231]   --->   Operation 916 'sub' 'ret_V_28' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 917 [1/4] (2.10ns)   --->   "%r_V_108 = mul i62 %sext_ln1116_11, %sext_ln1118_37" [src/kernel/cnn.h:238]   --->   Operation 917 'mul' 'r_V_108' <Predicate = (!icmp_ln207)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 918 [1/1] (0.00ns)   --->   "%p_Result_380 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_108, i32 61)" [src/kernel/cnn.h:238]   --->   Operation 918 'bitselect' 'p_Result_380' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_129 : Operation 919 [1/1] (0.00ns)   --->   "%p_Val2_342 = call i16 @_ssdm_op_PartSelect.i16.i62.i32.i32(i62 %r_V_108, i32 36, i32 51)" [src/kernel/cnn.h:238]   --->   Operation 919 'partselect' 'p_Val2_342' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_129 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_108, i32 35)" [src/kernel/cnn.h:238]   --->   Operation 920 'bitselect' 'tmp_491' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_129 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_47 = call i9 @_ssdm_op_PartSelect.i9.i62.i32.i32(i62 %r_V_108, i32 53, i32 61)" [src/kernel/cnn.h:238]   --->   Operation 921 'partselect' 'tmp_47' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_129 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_48 = call i10 @_ssdm_op_PartSelect.i10.i62.i32.i32(i62 %r_V_108, i32 52, i32 61)" [src/kernel/cnn.h:238]   --->   Operation 922 'partselect' 'tmp_48' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 130 <SV = 125> <Delay = 2.15>
ST_130 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i48 %r_V_66 to i62" [src/kernel/cnn.h:229]   --->   Operation 923 'sext' 'sext_ln1116_6' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_130 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i17 %ret_V_27 to i62" [src/kernel/cnn.h:229]   --->   Operation 924 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_130 : Operation 925 [5/5] (2.15ns)   --->   "%r_V_104 = mul i62 %sext_ln1118_30, %sext_ln1116_6" [src/kernel/cnn.h:229]   --->   Operation 925 'mul' 'r_V_104' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i48 %r_V_70 to i62" [src/kernel/cnn.h:231]   --->   Operation 926 'sext' 'sext_ln1116_8' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_130 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i17 %ret_V_28 to i62" [src/kernel/cnn.h:231]   --->   Operation 927 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_130 : Operation 928 [5/5] (2.15ns)   --->   "%r_V_105 = mul i62 %sext_ln1118_33, %sext_ln1116_8" [src/kernel/cnn.h:231]   --->   Operation 928 'mul' 'r_V_105' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node carry_47)   --->   "%p_Result_381 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_108, i32 51)" [src/kernel/cnn.h:238]   --->   Operation 929 'bitselect' 'p_Result_381' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_130 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln415_21 = zext i1 %tmp_491 to i16" [src/kernel/cnn.h:238]   --->   Operation 930 'zext' 'zext_ln415_21' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_130 : Operation 931 [1/1] (0.60ns)   --->   "%p_Val2_343 = add i16 %zext_ln415_21, %p_Val2_342" [src/kernel/cnn.h:238]   --->   Operation 931 'add' 'p_Val2_343' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node carry_47)   --->   "%tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_343, i32 15)" [src/kernel/cnn.h:238]   --->   Operation 932 'bitselect' 'tmp_492' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_130 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node carry_47)   --->   "%xor_ln416_31 = xor i1 %tmp_492, true" [src/kernel/cnn.h:238]   --->   Operation 933 'xor' 'xor_ln416_31' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 934 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_47 = and i1 %p_Result_381, %xor_ln416_31" [src/kernel/cnn.h:238]   --->   Operation 934 'and' 'carry_47' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 935 [1/1] (0.00ns)   --->   "%p_Result_382 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_343, i32 15)" [src/kernel/cnn.h:238]   --->   Operation 935 'bitselect' 'p_Result_382' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_130 : Operation 936 [1/1] (0.59ns)   --->   "%Range2_all_ones_43 = icmp eq i9 %tmp_47, -1" [src/kernel/cnn.h:238]   --->   Operation 936 'icmp' 'Range2_all_ones_43' <Predicate = (!icmp_ln207)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 937 [1/1] (0.60ns)   --->   "%Range1_all_ones_43 = icmp eq i10 %tmp_48, -1" [src/kernel/cnn.h:238]   --->   Operation 937 'icmp' 'Range1_all_ones_43' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 938 [1/1] (0.60ns)   --->   "%Range1_all_zeros_33 = icmp eq i10 %tmp_48, 0" [src/kernel/cnn.h:238]   --->   Operation 938 'icmp' 'Range1_all_zeros_33' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_72)   --->   "%deleted_zeros_23 = select i1 %carry_47, i1 %Range1_all_ones_43, i1 %Range1_all_zeros_33" [src/kernel/cnn.h:238]   --->   Operation 939 'select' 'deleted_zeros_23' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_108, i32 52)" [src/kernel/cnn.h:238]   --->   Operation 940 'bitselect' 'tmp_494' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_130 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%xor_ln779_17 = xor i1 %tmp_494, true" [src/kernel/cnn.h:238]   --->   Operation 941 'xor' 'xor_ln779_17' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%and_ln779_20 = and i1 %Range2_all_ones_43, %xor_ln779_17" [src/kernel/cnn.h:238]   --->   Operation 942 'and' 'and_ln779_20' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%deleted_ones_33 = select i1 %carry_47, i1 %and_ln779_20, i1 %Range1_all_ones_43" [src/kernel/cnn.h:238]   --->   Operation 943 'select' 'deleted_ones_33' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 944 [1/1] (0.12ns)   --->   "%and_ln781_26 = and i1 %carry_47, %Range1_all_ones_43" [src/kernel/cnn.h:238]   --->   Operation 944 'and' 'and_ln781_26' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_72)   --->   "%xor_ln785_57 = xor i1 %deleted_zeros_23, true" [src/kernel/cnn.h:238]   --->   Operation 945 'xor' 'xor_ln785_57' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_72)   --->   "%or_ln785_17 = or i1 %p_Result_382, %xor_ln785_57" [src/kernel/cnn.h:238]   --->   Operation 946 'or' 'or_ln785_17' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 947 [1/1] (0.12ns)   --->   "%xor_ln785_58 = xor i1 %p_Result_380, true" [src/kernel/cnn.h:238]   --->   Operation 947 'xor' 'xor_ln785_58' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_72)   --->   "%overflow_30 = and i1 %or_ln785_17, %xor_ln785_58" [src/kernel/cnn.h:238]   --->   Operation 948 'and' 'overflow_30' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 949 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_50 = and i1 %p_Result_382, %deleted_ones_33" [src/kernel/cnn.h:238]   --->   Operation 949 'and' 'and_ln786_50' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node underflow_32)   --->   "%or_ln786_17 = or i1 %and_ln781_26, %and_ln786_50" [src/kernel/cnn.h:238]   --->   Operation 950 'or' 'or_ln786_17' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node underflow_32)   --->   "%xor_ln786_27 = xor i1 %or_ln786_17, true" [src/kernel/cnn.h:238]   --->   Operation 951 'xor' 'xor_ln786_27' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 952 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_32 = and i1 %p_Result_380, %xor_ln786_27" [src/kernel/cnn.h:238]   --->   Operation 952 'and' 'underflow_32' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 953 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_72 = or i1 %underflow_32, %overflow_30" [src/kernel/cnn.h:238]   --->   Operation 953 'or' 'or_ln340_72' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%or_ln340_73 = or i1 %and_ln786_50, %xor_ln785_58" [src/kernel/cnn.h:238]   --->   Operation 954 'or' 'or_ln340_73' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%or_ln340_74 = or i1 %or_ln340_73, %and_ln781_26" [src/kernel/cnn.h:238]   --->   Operation 955 'or' 'or_ln340_74' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 956 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_72, i16 32767, i16 %p_Val2_343" [src/kernel/cnn.h:238]   --->   Operation 956 'select' 'select_ln340_11' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%select_ln388_11 = select i1 %underflow_32, i16 -32768, i16 %p_Val2_343" [src/kernel/cnn.h:238]   --->   Operation 957 'select' 'select_ln388_11' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 958 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_28 = select i1 %or_ln340_74, i16 %select_ln340_11, i16 %select_ln388_11" [src/kernel/cnn.h:238]   --->   Operation 958 'select' 'select_ln340_28' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 131 <SV = 126> <Delay = 2.15>
ST_131 : Operation 959 [4/5] (2.15ns)   --->   "%r_V_104 = mul i62 %sext_ln1118_30, %sext_ln1116_6" [src/kernel/cnn.h:229]   --->   Operation 959 'mul' 'r_V_104' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 960 [4/5] (2.15ns)   --->   "%r_V_105 = mul i62 %sext_ln1118_33, %sext_ln1116_8" [src/kernel/cnn.h:231]   --->   Operation 960 'mul' 'r_V_105' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 961 [1/1] (0.00ns)   --->   "%dg_V_addr_3 = getelementptr [320 x i16]* %dg_V, i64 0, i64 %zext_ln217" [src/kernel/cnn.h:238]   --->   Operation 961 'getelementptr' 'dg_V_addr_3' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_131 : Operation 962 [1/1] (1.15ns)   --->   "store i16 %select_ln340_28, i16* %dg_V_addr_3, align 2" [src/kernel/cnn.h:238]   --->   Operation 962 'store' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 132 <SV = 127> <Delay = 2.15>
ST_132 : Operation 963 [3/5] (2.15ns)   --->   "%r_V_104 = mul i62 %sext_ln1118_30, %sext_ln1116_6" [src/kernel/cnn.h:229]   --->   Operation 963 'mul' 'r_V_104' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 964 [3/5] (2.15ns)   --->   "%r_V_105 = mul i62 %sext_ln1118_33, %sext_ln1116_8" [src/kernel/cnn.h:231]   --->   Operation 964 'mul' 'r_V_105' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 128> <Delay = 2.15>
ST_133 : Operation 965 [2/5] (2.15ns)   --->   "%r_V_104 = mul i62 %sext_ln1118_30, %sext_ln1116_6" [src/kernel/cnn.h:229]   --->   Operation 965 'mul' 'r_V_104' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 966 [2/5] (2.15ns)   --->   "%r_V_105 = mul i62 %sext_ln1118_33, %sext_ln1116_8" [src/kernel/cnn.h:231]   --->   Operation 966 'mul' 'r_V_105' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 129> <Delay = 2.15>
ST_134 : Operation 967 [1/5] (2.15ns)   --->   "%r_V_104 = mul i62 %sext_ln1118_30, %sext_ln1116_6" [src/kernel/cnn.h:229]   --->   Operation 967 'mul' 'r_V_104' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 968 [1/1] (0.00ns)   --->   "%p_Result_371 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_104, i32 61)" [src/kernel/cnn.h:229]   --->   Operation 968 'bitselect' 'p_Result_371' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_134 : Operation 969 [1/1] (0.00ns)   --->   "%p_Val2_330 = call i16 @_ssdm_op_PartSelect.i16.i62.i32.i32(i62 %r_V_104, i32 36, i32 51)" [src/kernel/cnn.h:229]   --->   Operation 969 'partselect' 'p_Val2_330' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_134 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_104, i32 35)" [src/kernel/cnn.h:229]   --->   Operation 970 'bitselect' 'tmp_473' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_134 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_41 = call i9 @_ssdm_op_PartSelect.i9.i62.i32.i32(i62 %r_V_104, i32 53, i32 61)" [src/kernel/cnn.h:229]   --->   Operation 971 'partselect' 'tmp_41' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_134 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_42 = call i10 @_ssdm_op_PartSelect.i10.i62.i32.i32(i62 %r_V_104, i32 52, i32 61)" [src/kernel/cnn.h:229]   --->   Operation 972 'partselect' 'tmp_42' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_134 : Operation 973 [1/5] (2.15ns)   --->   "%r_V_105 = mul i62 %sext_ln1118_33, %sext_ln1116_8" [src/kernel/cnn.h:231]   --->   Operation 973 'mul' 'r_V_105' <Predicate = (!icmp_ln207)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 974 [1/1] (0.00ns)   --->   "%p_Result_374 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_105, i32 61)" [src/kernel/cnn.h:231]   --->   Operation 974 'bitselect' 'p_Result_374' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_134 : Operation 975 [1/1] (0.00ns)   --->   "%p_Val2_334 = call i16 @_ssdm_op_PartSelect.i16.i62.i32.i32(i62 %r_V_105, i32 36, i32 51)" [src/kernel/cnn.h:231]   --->   Operation 975 'partselect' 'p_Val2_334' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_134 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_105, i32 35)" [src/kernel/cnn.h:231]   --->   Operation 976 'bitselect' 'tmp_479' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_134 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_43 = call i9 @_ssdm_op_PartSelect.i9.i62.i32.i32(i62 %r_V_105, i32 53, i32 61)" [src/kernel/cnn.h:231]   --->   Operation 977 'partselect' 'tmp_43' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_134 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_44 = call i10 @_ssdm_op_PartSelect.i10.i62.i32.i32(i62 %r_V_105, i32 52, i32 61)" [src/kernel/cnn.h:231]   --->   Operation 978 'partselect' 'tmp_44' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 135 <SV = 130> <Delay = 1.89>
ST_135 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node carry_41)   --->   "%p_Result_372 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_104, i32 51)" [src/kernel/cnn.h:229]   --->   Operation 979 'bitselect' 'p_Result_372' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln415_18 = zext i1 %tmp_473 to i16" [src/kernel/cnn.h:229]   --->   Operation 980 'zext' 'zext_ln415_18' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 981 [1/1] (0.60ns)   --->   "%p_Val2_331 = add i16 %zext_ln415_18, %p_Val2_330" [src/kernel/cnn.h:229]   --->   Operation 981 'add' 'p_Val2_331' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node carry_41)   --->   "%tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_331, i32 15)" [src/kernel/cnn.h:229]   --->   Operation 982 'bitselect' 'tmp_474' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node carry_41)   --->   "%xor_ln416_28 = xor i1 %tmp_474, true" [src/kernel/cnn.h:229]   --->   Operation 983 'xor' 'xor_ln416_28' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 984 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_41 = and i1 %p_Result_372, %xor_ln416_28" [src/kernel/cnn.h:229]   --->   Operation 984 'and' 'carry_41' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 985 [1/1] (0.00ns)   --->   "%p_Result_373 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_331, i32 15)" [src/kernel/cnn.h:229]   --->   Operation 985 'bitselect' 'p_Result_373' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 986 [1/1] (0.59ns)   --->   "%Range2_all_ones_40 = icmp eq i9 %tmp_41, -1" [src/kernel/cnn.h:229]   --->   Operation 986 'icmp' 'Range2_all_ones_40' <Predicate = (!icmp_ln207)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 987 [1/1] (0.60ns)   --->   "%Range1_all_ones_40 = icmp eq i10 %tmp_42, -1" [src/kernel/cnn.h:229]   --->   Operation 987 'icmp' 'Range1_all_ones_40' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 988 [1/1] (0.60ns)   --->   "%Range1_all_zeros_30 = icmp eq i10 %tmp_42, 0" [src/kernel/cnn.h:229]   --->   Operation 988 'icmp' 'Range1_all_zeros_30' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_61)   --->   "%deleted_zeros_20 = select i1 %carry_41, i1 %Range1_all_ones_40, i1 %Range1_all_zeros_30" [src/kernel/cnn.h:229]   --->   Operation 989 'select' 'deleted_zeros_20' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_104, i32 52)" [src/kernel/cnn.h:229]   --->   Operation 990 'bitselect' 'tmp_476' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%xor_ln779_14 = xor i1 %tmp_476, true" [src/kernel/cnn.h:229]   --->   Operation 991 'xor' 'xor_ln779_14' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%and_ln779_11 = and i1 %Range2_all_ones_40, %xor_ln779_14" [src/kernel/cnn.h:229]   --->   Operation 992 'and' 'and_ln779_11' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%deleted_ones_30 = select i1 %carry_41, i1 %and_ln779_11, i1 %Range1_all_ones_40" [src/kernel/cnn.h:229]   --->   Operation 993 'select' 'deleted_ones_30' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 994 [1/1] (0.12ns)   --->   "%and_ln781_22 = and i1 %carry_41, %Range1_all_ones_40" [src/kernel/cnn.h:229]   --->   Operation 994 'and' 'and_ln781_22' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_61)   --->   "%xor_ln785_41 = xor i1 %deleted_zeros_20, true" [src/kernel/cnn.h:229]   --->   Operation 995 'xor' 'xor_ln785_41' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_61)   --->   "%or_ln785_14 = or i1 %p_Result_373, %xor_ln785_41" [src/kernel/cnn.h:229]   --->   Operation 996 'or' 'or_ln785_14' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 997 [1/1] (0.12ns)   --->   "%xor_ln785_44 = xor i1 %p_Result_371, true" [src/kernel/cnn.h:229]   --->   Operation 997 'xor' 'xor_ln785_44' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_61)   --->   "%overflow_27 = and i1 %or_ln785_14, %xor_ln785_44" [src/kernel/cnn.h:229]   --->   Operation 998 'and' 'overflow_27' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 999 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_42 = and i1 %p_Result_373, %deleted_ones_30" [src/kernel/cnn.h:229]   --->   Operation 999 'and' 'and_ln786_42' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node underflow_29)   --->   "%or_ln786_14 = or i1 %and_ln781_22, %and_ln786_42" [src/kernel/cnn.h:229]   --->   Operation 1000 'or' 'or_ln786_14' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node underflow_29)   --->   "%xor_ln786_22 = xor i1 %or_ln786_14, true" [src/kernel/cnn.h:229]   --->   Operation 1001 'xor' 'xor_ln786_22' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1002 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_29 = and i1 %p_Result_371, %xor_ln786_22" [src/kernel/cnn.h:229]   --->   Operation 1002 'and' 'underflow_29' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1003 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_61 = or i1 %underflow_29, %overflow_27" [src/kernel/cnn.h:229]   --->   Operation 1003 'or' 'or_ln340_61' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%or_ln340_63 = or i1 %and_ln786_42, %xor_ln785_44" [src/kernel/cnn.h:229]   --->   Operation 1004 'or' 'or_ln340_63' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%or_ln340_64 = or i1 %or_ln340_63, %and_ln781_22" [src/kernel/cnn.h:229]   --->   Operation 1005 'or' 'or_ln340_64' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1006 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_61, i16 32767, i16 %p_Val2_331" [src/kernel/cnn.h:229]   --->   Operation 1006 'select' 'select_ln340_8' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%select_ln388_8 = select i1 %underflow_29, i16 -32768, i16 %p_Val2_331" [src/kernel/cnn.h:229]   --->   Operation 1007 'select' 'select_ln388_8' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1008 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_25 = select i1 %or_ln340_64, i16 %select_ln340_8, i16 %select_ln388_8" [src/kernel/cnn.h:229]   --->   Operation 1008 'select' 'select_ln340_25' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node carry_43)   --->   "%p_Result_375 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_105, i32 51)" [src/kernel/cnn.h:231]   --->   Operation 1009 'bitselect' 'p_Result_375' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln415_19 = zext i1 %tmp_479 to i16" [src/kernel/cnn.h:231]   --->   Operation 1010 'zext' 'zext_ln415_19' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 1011 [1/1] (0.60ns)   --->   "%p_Val2_335 = add i16 %zext_ln415_19, %p_Val2_334" [src/kernel/cnn.h:231]   --->   Operation 1011 'add' 'p_Val2_335' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node carry_43)   --->   "%tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_335, i32 15)" [src/kernel/cnn.h:231]   --->   Operation 1012 'bitselect' 'tmp_480' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node carry_43)   --->   "%xor_ln416_29 = xor i1 %tmp_480, true" [src/kernel/cnn.h:231]   --->   Operation 1013 'xor' 'xor_ln416_29' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1014 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_43 = and i1 %p_Result_375, %xor_ln416_29" [src/kernel/cnn.h:231]   --->   Operation 1014 'and' 'carry_43' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1015 [1/1] (0.00ns)   --->   "%p_Result_376 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_335, i32 15)" [src/kernel/cnn.h:231]   --->   Operation 1015 'bitselect' 'p_Result_376' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 1016 [1/1] (0.59ns)   --->   "%Range2_all_ones_41 = icmp eq i9 %tmp_43, -1" [src/kernel/cnn.h:231]   --->   Operation 1016 'icmp' 'Range2_all_ones_41' <Predicate = (!icmp_ln207)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1017 [1/1] (0.60ns)   --->   "%Range1_all_ones_41 = icmp eq i10 %tmp_44, -1" [src/kernel/cnn.h:231]   --->   Operation 1017 'icmp' 'Range1_all_ones_41' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1018 [1/1] (0.60ns)   --->   "%Range1_all_zeros_31 = icmp eq i10 %tmp_44, 0" [src/kernel/cnn.h:231]   --->   Operation 1018 'icmp' 'Range1_all_zeros_31' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_65)   --->   "%deleted_zeros_21 = select i1 %carry_43, i1 %Range1_all_ones_41, i1 %Range1_all_zeros_31" [src/kernel/cnn.h:231]   --->   Operation 1019 'select' 'deleted_zeros_21' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i62.i32(i62 %r_V_105, i32 52)" [src/kernel/cnn.h:231]   --->   Operation 1020 'bitselect' 'tmp_482' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_135 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%xor_ln779_15 = xor i1 %tmp_482, true" [src/kernel/cnn.h:231]   --->   Operation 1021 'xor' 'xor_ln779_15' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%and_ln779_12 = and i1 %Range2_all_ones_41, %xor_ln779_15" [src/kernel/cnn.h:231]   --->   Operation 1022 'and' 'and_ln779_12' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%deleted_ones_31 = select i1 %carry_43, i1 %and_ln779_12, i1 %Range1_all_ones_41" [src/kernel/cnn.h:231]   --->   Operation 1023 'select' 'deleted_ones_31' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1024 [1/1] (0.12ns)   --->   "%and_ln781_23 = and i1 %carry_43, %Range1_all_ones_41" [src/kernel/cnn.h:231]   --->   Operation 1024 'and' 'and_ln781_23' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_65)   --->   "%xor_ln785_49 = xor i1 %deleted_zeros_21, true" [src/kernel/cnn.h:231]   --->   Operation 1025 'xor' 'xor_ln785_49' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_65)   --->   "%or_ln785_15 = or i1 %p_Result_376, %xor_ln785_49" [src/kernel/cnn.h:231]   --->   Operation 1026 'or' 'or_ln785_15' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1027 [1/1] (0.12ns)   --->   "%xor_ln785_50 = xor i1 %p_Result_374, true" [src/kernel/cnn.h:231]   --->   Operation 1027 'xor' 'xor_ln785_50' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_65)   --->   "%overflow_28 = and i1 %or_ln785_15, %xor_ln785_50" [src/kernel/cnn.h:231]   --->   Operation 1028 'and' 'overflow_28' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1029 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_45 = and i1 %p_Result_376, %deleted_ones_31" [src/kernel/cnn.h:231]   --->   Operation 1029 'and' 'and_ln786_45' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node underflow_30)   --->   "%or_ln786_15 = or i1 %and_ln781_23, %and_ln786_45" [src/kernel/cnn.h:231]   --->   Operation 1030 'or' 'or_ln786_15' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node underflow_30)   --->   "%xor_ln786_24 = xor i1 %or_ln786_15, true" [src/kernel/cnn.h:231]   --->   Operation 1031 'xor' 'xor_ln786_24' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1032 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_30 = and i1 %p_Result_374, %xor_ln786_24" [src/kernel/cnn.h:231]   --->   Operation 1032 'and' 'underflow_30' <Predicate = (!icmp_ln207)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1033 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_65 = or i1 %underflow_30, %overflow_28" [src/kernel/cnn.h:231]   --->   Operation 1033 'or' 'or_ln340_65' <Predicate = (!icmp_ln207)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_26)   --->   "%or_ln340_66 = or i1 %and_ln786_45, %xor_ln785_50" [src/kernel/cnn.h:231]   --->   Operation 1034 'or' 'or_ln340_66' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_26)   --->   "%or_ln340_67 = or i1 %or_ln340_66, %and_ln781_23" [src/kernel/cnn.h:231]   --->   Operation 1035 'or' 'or_ln340_67' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1036 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_65, i16 32767, i16 %p_Val2_335" [src/kernel/cnn.h:231]   --->   Operation 1036 'select' 'select_ln340_9' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_26)   --->   "%select_ln388_9 = select i1 %underflow_30, i16 -32768, i16 %p_Val2_335" [src/kernel/cnn.h:231]   --->   Operation 1037 'select' 'select_ln388_9' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1038 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_26 = select i1 %or_ln340_67, i16 %select_ln340_9, i16 %select_ln388_9" [src/kernel/cnn.h:231]   --->   Operation 1038 'select' 'select_ln340_26' <Predicate = (!icmp_ln207)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 136 <SV = 131> <Delay = 1.15>
ST_136 : Operation 1039 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str64) nounwind" [src/kernel/cnn.h:208]   --->   Operation 1039 'specloopname' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_136 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str64)" [src/kernel/cnn.h:208]   --->   Operation 1040 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_136 : Operation 1041 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel/cnn.h:211]   --->   Operation 1041 'specpipeline' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_136 : Operation 1042 [1/1] (0.00ns)   --->   "%di_V_addr_3 = getelementptr [320 x i16]* %di_V, i64 0, i64 %zext_ln217" [src/kernel/cnn.h:229]   --->   Operation 1042 'getelementptr' 'di_V_addr_3' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_136 : Operation 1043 [1/1] (1.15ns)   --->   "store i16 %select_ln340_25, i16* %di_V_addr_3, align 2" [src/kernel/cnn.h:229]   --->   Operation 1043 'store' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_136 : Operation 1044 [1/1] (0.00ns)   --->   "%df_V_addr_3 = getelementptr [320 x i16]* %df_V, i64 0, i64 %zext_ln217" [src/kernel/cnn.h:231]   --->   Operation 1044 'getelementptr' 'df_V_addr_3' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_136 : Operation 1045 [1/1] (1.15ns)   --->   "store i16 %select_ln340_26, i16* %df_V_addr_3, align 2" [src/kernel/cnn.h:231]   --->   Operation 1045 'store' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_136 : Operation 1046 [1/1] (0.00ns)   --->   "%empty_309 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str64, i32 %tmp_s)" [src/kernel/cnn.h:240]   --->   Operation 1046 'specregionend' 'empty_309' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_136 : Operation 1047 [1/1] (0.00ns)   --->   "br label %.preheader5711" [src/kernel/cnn.h:207]   --->   Operation 1047 'br' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 137 <SV = 4> <Delay = 0.60>
ST_137 : Operation 1048 [1/1] (0.60ns)   --->   "br label %.preheader5710" [src/kernel/cnn.h:243]   --->   Operation 1048 'br' <Predicate = true> <Delay = 0.60>

State 138 <SV = 5> <Delay = 1.15>
ST_138 : Operation 1049 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ %j, %two_end ], [ 0, %.preheader5710.preheader ]"   --->   Operation 1049 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1050 [1/1] (0.59ns)   --->   "%icmp_ln243 = icmp eq i9 %j_0, -192" [src/kernel/cnn.h:243]   --->   Operation 1050 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1051 [1/1] (0.00ns)   --->   "%empty_310 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 1051 'speclooptripcount' 'empty_310' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1052 [1/1] (0.51ns)   --->   "%j = add i9 %j_0, 1" [src/kernel/cnn.h:243]   --->   Operation 1052 'add' 'j' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1053 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %.preheader.preheader, label %two_begin" [src/kernel/cnn.h:243]   --->   Operation 1053 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i9 %j_0 to i64" [src/kernel/cnn.h:249]   --->   Operation 1054 'zext' 'zext_ln249' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_138 : Operation 1055 [1/1] (0.00ns)   --->   "%h_prev_V_addr_3 = getelementptr [320 x i16]* %h_prev_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:249]   --->   Operation 1055 'getelementptr' 'h_prev_V_addr_3' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_138 : Operation 1056 [2/2] (1.15ns)   --->   "%h_prev_V_load = load i16* %h_prev_V_addr_3, align 2" [src/kernel/cnn.h:249]   --->   Operation 1056 'load' 'h_prev_V_load' <Predicate = (!icmp_ln243)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_138 : Operation 1057 [1/1] (0.00ns)   --->   "%x_V_addr_2 = getelementptr [320 x i16]* %x_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:254]   --->   Operation 1057 'getelementptr' 'x_V_addr_2' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_138 : Operation 1058 [2/2] (1.15ns)   --->   "%x_V_load = load i16* %x_V_addr_2, align 2" [src/kernel/cnn.h:254]   --->   Operation 1058 'load' 'x_V_load' <Predicate = (!icmp_ln243)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_138 : Operation 1059 [1/1] (0.00ns)   --->   "%shl_ln6 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %t_read, i8 0)" [src/kernel/cnn.h:278]   --->   Operation 1059 'bitconcatenate' 'shl_ln6' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_138 : Operation 1060 [1/1] (0.00ns)   --->   "%shl_ln278_1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %t_read, i6 0)" [src/kernel/cnn.h:278]   --->   Operation 1060 'bitconcatenate' 'shl_ln278_1' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_138 : Operation 1061 [1/1] (0.60ns)   --->   "br label %50" [src/kernel/cnn.h:273]   --->   Operation 1061 'br' <Predicate = (icmp_ln243)> <Delay = 0.60>

State 139 <SV = 6> <Delay = 1.15>
ST_139 : Operation 1062 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str65) nounwind" [src/kernel/cnn.h:244]   --->   Operation 1062 'specloopname' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str65)" [src/kernel/cnn.h:244]   --->   Operation 1063 'specregionbegin' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1064 [1/1] (0.00ns)   --->   "%shl_ln7 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %j_0, i8 0)" [src/kernel/cnn.h:249]   --->   Operation 1064 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1065 [1/1] (0.00ns)   --->   "%shl_ln249_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %j_0, i6 0)" [src/kernel/cnn.h:249]   --->   Operation 1065 'bitconcatenate' 'shl_ln249_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1066 [1/2] (1.15ns)   --->   "%h_prev_V_load = load i16* %h_prev_V_addr_3, align 2" [src/kernel/cnn.h:249]   --->   Operation 1066 'load' 'h_prev_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_139 : Operation 1067 [1/1] (0.00ns)   --->   "%r_V_87 = sext i16 %h_prev_V_load to i32" [src/kernel/cnn.h:249]   --->   Operation 1067 'sext' 'r_V_87' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1068 [1/2] (1.15ns)   --->   "%x_V_load = load i16* %x_V_addr_2, align 2" [src/kernel/cnn.h:254]   --->   Operation 1068 'load' 'x_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_139 : Operation 1069 [1/1] (0.00ns)   --->   "%r_V_96 = sext i16 %x_V_load to i32" [src/kernel/cnn.h:254]   --->   Operation 1069 'sext' 'r_V_96' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1070 [1/1] (0.60ns)   --->   "br label %1" [src/kernel/cnn.h:246]   --->   Operation 1070 'br' <Predicate = true> <Delay = 0.60>

State 140 <SV = 7> <Delay = 1.15>
ST_140 : Operation 1071 [1/1] (0.00ns)   --->   "%k12_0 = phi i9 [ 0, %two_begin ], [ %k_5, %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 1071 'phi' 'k12_0' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1072 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str111)"   --->   Operation 1072 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1073 [1/1] (0.59ns)   --->   "%icmp_ln246 = icmp eq i9 %k12_0, -192" [src/kernel/cnn.h:246]   --->   Operation 1073 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1074 [1/1] (0.00ns)   --->   "%empty_311 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 1074 'speclooptripcount' 'empty_311' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1075 [1/1] (0.51ns)   --->   "%k_5 = add i9 %k12_0, 1" [src/kernel/cnn.h:246]   --->   Operation 1075 'add' 'k_5' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1076 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i363_ifconv, label %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i937_ifconv" [src/kernel/cnn.h:246]   --->   Operation 1076 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i9 %k12_0 to i64" [src/kernel/cnn.h:249]   --->   Operation 1077 'zext' 'zext_ln249_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_140 : Operation 1078 [1/1] (0.00ns)   --->   "%df_V_addr_1 = getelementptr [320 x i16]* %df_V, i64 0, i64 %zext_ln249_2" [src/kernel/cnn.h:249]   --->   Operation 1078 'getelementptr' 'df_V_addr_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_140 : Operation 1079 [2/2] (1.15ns)   --->   "%df_V_load = load i16* %df_V_addr_1, align 2" [src/kernel/cnn.h:249]   --->   Operation 1079 'load' 'df_V_load' <Predicate = (!icmp_ln246)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_140 : Operation 1080 [1/1] (0.00ns)   --->   "%dg_V_addr_2 = getelementptr [320 x i16]* %dg_V, i64 0, i64 %zext_ln249_2" [src/kernel/cnn.h:250]   --->   Operation 1080 'getelementptr' 'dg_V_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_140 : Operation 1081 [2/2] (1.15ns)   --->   "%dg_V_load_2 = load i16* %dg_V_addr_2, align 2" [src/kernel/cnn.h:250]   --->   Operation 1081 'load' 'dg_V_load_2' <Predicate = (!icmp_ln246)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_140 : Operation 1082 [1/1] (0.00ns)   --->   "%di_V_addr_2 = getelementptr [320 x i16]* %di_V, i64 0, i64 %zext_ln249_2" [src/kernel/cnn.h:251]   --->   Operation 1082 'getelementptr' 'di_V_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_140 : Operation 1083 [2/2] (1.15ns)   --->   "%di_V_load_2 = load i16* %di_V_addr_2, align 2" [src/kernel/cnn.h:251]   --->   Operation 1083 'load' 'di_V_load_2' <Predicate = (!icmp_ln246)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_140 : Operation 1084 [1/1] (0.00ns)   --->   "%do_V_addr_2 = getelementptr [320 x i16]* %do_V, i64 0, i64 %zext_ln249_2" [src/kernel/cnn.h:252]   --->   Operation 1084 'getelementptr' 'do_V_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_140 : Operation 1085 [2/2] (1.15ns)   --->   "%do_V_load_2 = load i16* %do_V_addr_2, align 2" [src/kernel/cnn.h:252]   --->   Operation 1085 'load' 'do_V_load_2' <Predicate = (!icmp_ln246)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_140 : Operation 1086 [1/1] (0.00ns)   --->   "br label %1" [src/kernel/cnn.h:246]   --->   Operation 1086 'br' <Predicate = (!icmp_ln246)> <Delay = 0.00>

State 141 <SV = 8> <Delay = 1.69>
ST_141 : Operation 1087 [1/2] (1.15ns)   --->   "%df_V_load = load i16* %df_V_addr_1, align 2" [src/kernel/cnn.h:249]   --->   Operation 1087 'load' 'df_V_load' <Predicate = (!icmp_ln246)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_141 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %df_V_load to i32" [src/kernel/cnn.h:249]   --->   Operation 1088 'sext' 'sext_ln1118' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_141 : Operation 1089 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_109 = mul nsw i32 %r_V_87, %sext_ln1118" [src/kernel/cnn.h:249]   --->   Operation 1089 'mul' 'r_V_109' <Predicate = (!icmp_ln246)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1090 [1/2] (1.15ns)   --->   "%dg_V_load_2 = load i16* %dg_V_addr_2, align 2" [src/kernel/cnn.h:250]   --->   Operation 1090 'load' 'dg_V_load_2' <Predicate = (!icmp_ln246)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_141 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i16 %dg_V_load_2 to i32" [src/kernel/cnn.h:250]   --->   Operation 1091 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_141 : Operation 1092 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_110 = mul nsw i32 %r_V_87, %sext_ln1118_20" [src/kernel/cnn.h:250]   --->   Operation 1092 'mul' 'r_V_110' <Predicate = (!icmp_ln246)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1093 [1/2] (1.15ns)   --->   "%di_V_load_2 = load i16* %di_V_addr_2, align 2" [src/kernel/cnn.h:251]   --->   Operation 1093 'load' 'di_V_load_2' <Predicate = (!icmp_ln246)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_141 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i16 %di_V_load_2 to i32" [src/kernel/cnn.h:251]   --->   Operation 1094 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_141 : Operation 1095 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_111 = mul nsw i32 %r_V_87, %sext_ln1118_25" [src/kernel/cnn.h:251]   --->   Operation 1095 'mul' 'r_V_111' <Predicate = (!icmp_ln246)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 1096 [1/2] (1.15ns)   --->   "%do_V_load_2 = load i16* %do_V_addr_2, align 2" [src/kernel/cnn.h:252]   --->   Operation 1096 'load' 'do_V_load_2' <Predicate = (!icmp_ln246)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_141 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %do_V_load_2 to i32" [src/kernel/cnn.h:252]   --->   Operation 1097 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_141 : Operation 1098 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_112 = mul nsw i32 %r_V_87, %sext_ln1118_26" [src/kernel/cnn.h:252]   --->   Operation 1098 'mul' 'r_V_112' <Predicate = (!icmp_ln246)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 142 <SV = 9> <Delay = 2.33>
ST_142 : Operation 1099 [1/1] (0.00ns)   --->   "%k12_0_cast163 = zext i9 %k12_0 to i15" [src/kernel/cnn.h:246]   --->   Operation 1099 'zext' 'k12_0_cast163' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1100 [1/1] (0.58ns)   --->   "%add_ln249_1 = add i15 %k12_0_cast163, %shl_ln249_1" [src/kernel/cnn.h:249]   --->   Operation 1100 'add' 'add_ln249_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln249_3 = zext i15 %add_ln249_1 to i17" [src/kernel/cnn.h:249]   --->   Operation 1101 'zext' 'zext_ln249_3' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1102 [1/1] (0.59ns)   --->   "%add_ln249 = add i17 %shl_ln7, %zext_ln249_3" [src/kernel/cnn.h:249]   --->   Operation 1102 'add' 'add_ln249' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i17 %add_ln249 to i64" [src/kernel/cnn.h:249]   --->   Operation 1103 'zext' 'zext_ln249_1' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1104 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_109 = mul nsw i32 %r_V_87, %sext_ln1118" [src/kernel/cnn.h:249]   --->   Operation 1104 'mul' 'r_V_109' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1105 [1/1] (0.00ns)   --->   "%gradswxf_V_addr = getelementptr [102400 x i16]* %gradswxf_V, i64 0, i64 %zext_ln249_1" [src/kernel/cnn.h:249]   --->   Operation 1105 'getelementptr' 'gradswxf_V_addr' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1106 [3/3] (1.15ns)   --->   "%p_Val2_359 = load i16* %gradswxf_V_addr, align 2" [src/kernel/cnn.h:249]   --->   Operation 1106 'load' 'p_Val2_359' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_142 : Operation 1107 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_110 = mul nsw i32 %r_V_87, %sext_ln1118_20" [src/kernel/cnn.h:250]   --->   Operation 1107 'mul' 'r_V_110' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1108 [1/1] (0.00ns)   --->   "%gradswxg_V_addr = getelementptr [102400 x i16]* %gradswxg_V, i64 0, i64 %zext_ln249_1" [src/kernel/cnn.h:250]   --->   Operation 1108 'getelementptr' 'gradswxg_V_addr' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1109 [3/3] (1.15ns)   --->   "%p_Val2_379 = load i16* %gradswxg_V_addr, align 2" [src/kernel/cnn.h:250]   --->   Operation 1109 'load' 'p_Val2_379' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_142 : Operation 1110 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_111 = mul nsw i32 %r_V_87, %sext_ln1118_25" [src/kernel/cnn.h:251]   --->   Operation 1110 'mul' 'r_V_111' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1111 [1/1] (0.00ns)   --->   "%gradswxi_V_addr = getelementptr [102400 x i16]* %gradswxi_V, i64 0, i64 %zext_ln249_1" [src/kernel/cnn.h:251]   --->   Operation 1111 'getelementptr' 'gradswxi_V_addr' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1112 [3/3] (1.15ns)   --->   "%p_Val2_388 = load i16* %gradswxi_V_addr, align 2" [src/kernel/cnn.h:251]   --->   Operation 1112 'load' 'p_Val2_388' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_142 : Operation 1113 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_112 = mul nsw i32 %r_V_87, %sext_ln1118_26" [src/kernel/cnn.h:252]   --->   Operation 1113 'mul' 'r_V_112' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1114 [1/1] (0.00ns)   --->   "%gradswxo_V_addr = getelementptr [102400 x i16]* %gradswxo_V, i64 0, i64 %zext_ln249_1" [src/kernel/cnn.h:252]   --->   Operation 1114 'getelementptr' 'gradswxo_V_addr' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1115 [3/3] (1.15ns)   --->   "%p_Val2_397 = load i16* %gradswxo_V_addr, align 2" [src/kernel/cnn.h:252]   --->   Operation 1115 'load' 'p_Val2_397' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_142 : Operation 1116 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_113 = mul nsw i32 %r_V_96, %sext_ln1118" [src/kernel/cnn.h:254]   --->   Operation 1116 'mul' 'r_V_113' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1117 [1/1] (0.00ns)   --->   "%gradswhf_V_addr = getelementptr [102400 x i16]* %gradswhf_V, i64 0, i64 %zext_ln249_1" [src/kernel/cnn.h:254]   --->   Operation 1117 'getelementptr' 'gradswhf_V_addr' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1118 [3/3] (1.15ns)   --->   "%p_Val2_402 = load i16* %gradswhf_V_addr, align 2" [src/kernel/cnn.h:254]   --->   Operation 1118 'load' 'p_Val2_402' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_142 : Operation 1119 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_114 = mul nsw i32 %r_V_96, %sext_ln1118_20" [src/kernel/cnn.h:255]   --->   Operation 1119 'mul' 'r_V_114' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1120 [1/1] (0.00ns)   --->   "%gradswhg_V_addr = getelementptr [102400 x i16]* %gradswhg_V, i64 0, i64 %zext_ln249_1" [src/kernel/cnn.h:255]   --->   Operation 1120 'getelementptr' 'gradswhg_V_addr' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1121 [3/3] (1.15ns)   --->   "%p_Val2_407 = load i16* %gradswhg_V_addr, align 2" [src/kernel/cnn.h:255]   --->   Operation 1121 'load' 'p_Val2_407' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_142 : Operation 1122 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_115 = mul nsw i32 %r_V_96, %sext_ln1118_25" [src/kernel/cnn.h:256]   --->   Operation 1122 'mul' 'r_V_115' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1123 [1/1] (0.00ns)   --->   "%gradswhi_V_addr = getelementptr [102400 x i16]* %gradswhi_V, i64 0, i64 %zext_ln249_1" [src/kernel/cnn.h:256]   --->   Operation 1123 'getelementptr' 'gradswhi_V_addr' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1124 [3/3] (1.15ns)   --->   "%p_Val2_412 = load i16* %gradswhi_V_addr, align 2" [src/kernel/cnn.h:256]   --->   Operation 1124 'load' 'p_Val2_412' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_142 : Operation 1125 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_116 = mul nsw i32 %r_V_96, %sext_ln1118_26" [src/kernel/cnn.h:257]   --->   Operation 1125 'mul' 'r_V_116' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 1126 [1/1] (0.00ns)   --->   "%gradswho_V_addr = getelementptr [102400 x i16]* %gradswho_V, i64 0, i64 %zext_ln249_1" [src/kernel/cnn.h:257]   --->   Operation 1126 'getelementptr' 'gradswho_V_addr' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1127 [3/3] (1.15ns)   --->   "%p_Val2_417 = load i16* %gradswho_V_addr, align 2" [src/kernel/cnn.h:257]   --->   Operation 1127 'load' 'p_Val2_417' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 143 <SV = 10> <Delay = 1.15>
ST_143 : Operation 1128 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_109 = mul nsw i32 %r_V_87, %sext_ln1118" [src/kernel/cnn.h:249]   --->   Operation 1128 'mul' 'r_V_109' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1129 [2/3] (1.15ns)   --->   "%p_Val2_359 = load i16* %gradswxf_V_addr, align 2" [src/kernel/cnn.h:249]   --->   Operation 1129 'load' 'p_Val2_359' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_143 : Operation 1130 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_110 = mul nsw i32 %r_V_87, %sext_ln1118_20" [src/kernel/cnn.h:250]   --->   Operation 1130 'mul' 'r_V_110' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1131 [2/3] (1.15ns)   --->   "%p_Val2_379 = load i16* %gradswxg_V_addr, align 2" [src/kernel/cnn.h:250]   --->   Operation 1131 'load' 'p_Val2_379' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_143 : Operation 1132 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_111 = mul nsw i32 %r_V_87, %sext_ln1118_25" [src/kernel/cnn.h:251]   --->   Operation 1132 'mul' 'r_V_111' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1133 [2/3] (1.15ns)   --->   "%p_Val2_388 = load i16* %gradswxi_V_addr, align 2" [src/kernel/cnn.h:251]   --->   Operation 1133 'load' 'p_Val2_388' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_143 : Operation 1134 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_112 = mul nsw i32 %r_V_87, %sext_ln1118_26" [src/kernel/cnn.h:252]   --->   Operation 1134 'mul' 'r_V_112' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1135 [2/3] (1.15ns)   --->   "%p_Val2_397 = load i16* %gradswxo_V_addr, align 2" [src/kernel/cnn.h:252]   --->   Operation 1135 'load' 'p_Val2_397' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_143 : Operation 1136 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_113 = mul nsw i32 %r_V_96, %sext_ln1118" [src/kernel/cnn.h:254]   --->   Operation 1136 'mul' 'r_V_113' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1137 [2/3] (1.15ns)   --->   "%p_Val2_402 = load i16* %gradswhf_V_addr, align 2" [src/kernel/cnn.h:254]   --->   Operation 1137 'load' 'p_Val2_402' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_143 : Operation 1138 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_114 = mul nsw i32 %r_V_96, %sext_ln1118_20" [src/kernel/cnn.h:255]   --->   Operation 1138 'mul' 'r_V_114' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1139 [2/3] (1.15ns)   --->   "%p_Val2_407 = load i16* %gradswhg_V_addr, align 2" [src/kernel/cnn.h:255]   --->   Operation 1139 'load' 'p_Val2_407' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_143 : Operation 1140 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_115 = mul nsw i32 %r_V_96, %sext_ln1118_25" [src/kernel/cnn.h:256]   --->   Operation 1140 'mul' 'r_V_115' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1141 [2/3] (1.15ns)   --->   "%p_Val2_412 = load i16* %gradswhi_V_addr, align 2" [src/kernel/cnn.h:256]   --->   Operation 1141 'load' 'p_Val2_412' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_143 : Operation 1142 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_116 = mul nsw i32 %r_V_96, %sext_ln1118_26" [src/kernel/cnn.h:257]   --->   Operation 1142 'mul' 'r_V_116' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 1143 [2/3] (1.15ns)   --->   "%p_Val2_417 = load i16* %gradswho_V_addr, align 2" [src/kernel/cnn.h:257]   --->   Operation 1143 'load' 'p_Val2_417' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 144 <SV = 11> <Delay = 2.32>
ST_144 : Operation 1144 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_109 = mul nsw i32 %r_V_87, %sext_ln1118" [src/kernel/cnn.h:249]   --->   Operation 1144 'mul' 'r_V_109' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1145 [1/3] (1.15ns)   --->   "%p_Val2_359 = load i16* %gradswxf_V_addr, align 2" [src/kernel/cnn.h:249]   --->   Operation 1145 'load' 'p_Val2_359' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_144 : Operation 1146 [1/1] (0.00ns)   --->   "%lhs_V_22 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_359, i12 0)" [src/kernel/cnn.h:249]   --->   Operation 1146 'bitconcatenate' 'lhs_V_22' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i28 %lhs_V_22 to i32" [src/kernel/cnn.h:249]   --->   Operation 1147 'sext' 'sext_ln728_10' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1148 [1/1] (0.66ns)   --->   "%ret_V_54 = add i32 %r_V_109, %sext_ln728_10" [src/kernel/cnn.h:249]   --->   Operation 1148 'add' 'ret_V_54' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1149 [1/1] (0.00ns)   --->   "%p_Result_383 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_54, i32 31)" [src/kernel/cnn.h:249]   --->   Operation 1149 'bitselect' 'p_Result_383' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1150 [1/1] (0.00ns)   --->   "%p_Val2_362 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_54, i32 12, i32 27)" [src/kernel/cnn.h:249]   --->   Operation 1150 'partselect' 'p_Val2_362' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_109, i32 11)" [src/kernel/cnn.h:249]   --->   Operation 1151 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_49 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_54, i32 29, i32 31)" [src/kernel/cnn.h:249]   --->   Operation 1152 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1153 [1/1] (0.49ns)   --->   "%Range2_all_ones = icmp eq i3 %tmp_49, -1" [src/kernel/cnn.h:249]   --->   Operation 1153 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_50 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_54, i32 28, i32 31)" [src/kernel/cnn.h:249]   --->   Operation 1154 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1155 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_110 = mul nsw i32 %r_V_87, %sext_ln1118_20" [src/kernel/cnn.h:250]   --->   Operation 1155 'mul' 'r_V_110' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1156 [1/3] (1.15ns)   --->   "%p_Val2_379 = load i16* %gradswxg_V_addr, align 2" [src/kernel/cnn.h:250]   --->   Operation 1156 'load' 'p_Val2_379' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_144 : Operation 1157 [1/1] (0.00ns)   --->   "%lhs_V_26 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_379, i12 0)" [src/kernel/cnn.h:250]   --->   Operation 1157 'bitconcatenate' 'lhs_V_26' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i28 %lhs_V_26 to i32" [src/kernel/cnn.h:250]   --->   Operation 1158 'sext' 'sext_ln728_12' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1159 [1/1] (0.66ns)   --->   "%ret_V_55 = add i32 %r_V_110, %sext_ln728_12" [src/kernel/cnn.h:250]   --->   Operation 1159 'add' 'ret_V_55' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1160 [1/1] (0.00ns)   --->   "%p_Result_386 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_55, i32 31)" [src/kernel/cnn.h:250]   --->   Operation 1160 'bitselect' 'p_Result_386' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1161 [1/1] (0.00ns)   --->   "%p_Val2_382 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_55, i32 12, i32 27)" [src/kernel/cnn.h:250]   --->   Operation 1161 'partselect' 'p_Val2_382' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_110, i32 11)" [src/kernel/cnn.h:250]   --->   Operation 1162 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_53 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_55, i32 29, i32 31)" [src/kernel/cnn.h:250]   --->   Operation 1163 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1164 [1/1] (0.49ns)   --->   "%Range2_all_ones_46 = icmp eq i3 %tmp_53, -1" [src/kernel/cnn.h:250]   --->   Operation 1164 'icmp' 'Range2_all_ones_46' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_54 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_55, i32 28, i32 31)" [src/kernel/cnn.h:250]   --->   Operation 1165 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1166 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_111 = mul nsw i32 %r_V_87, %sext_ln1118_25" [src/kernel/cnn.h:251]   --->   Operation 1166 'mul' 'r_V_111' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1167 [1/3] (1.15ns)   --->   "%p_Val2_388 = load i16* %gradswxi_V_addr, align 2" [src/kernel/cnn.h:251]   --->   Operation 1167 'load' 'p_Val2_388' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_144 : Operation 1168 [1/1] (0.00ns)   --->   "%lhs_V_28 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_388, i12 0)" [src/kernel/cnn.h:251]   --->   Operation 1168 'bitconcatenate' 'lhs_V_28' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i28 %lhs_V_28 to i32" [src/kernel/cnn.h:251]   --->   Operation 1169 'sext' 'sext_ln728_14' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1170 [1/1] (0.66ns)   --->   "%ret_V_56 = add i32 %r_V_111, %sext_ln728_14" [src/kernel/cnn.h:251]   --->   Operation 1170 'add' 'ret_V_56' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1171 [1/1] (0.00ns)   --->   "%p_Result_389 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_56, i32 31)" [src/kernel/cnn.h:251]   --->   Operation 1171 'bitselect' 'p_Result_389' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1172 [1/1] (0.00ns)   --->   "%p_Val2_391 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_56, i32 12, i32 27)" [src/kernel/cnn.h:251]   --->   Operation 1172 'partselect' 'p_Val2_391' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_111, i32 11)" [src/kernel/cnn.h:251]   --->   Operation 1173 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_57 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_56, i32 29, i32 31)" [src/kernel/cnn.h:251]   --->   Operation 1174 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1175 [1/1] (0.49ns)   --->   "%Range2_all_ones_47 = icmp eq i3 %tmp_57, -1" [src/kernel/cnn.h:251]   --->   Operation 1175 'icmp' 'Range2_all_ones_47' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_58 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_56, i32 28, i32 31)" [src/kernel/cnn.h:251]   --->   Operation 1176 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1177 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_112 = mul nsw i32 %r_V_87, %sext_ln1118_26" [src/kernel/cnn.h:252]   --->   Operation 1177 'mul' 'r_V_112' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1178 [1/3] (1.15ns)   --->   "%p_Val2_397 = load i16* %gradswxo_V_addr, align 2" [src/kernel/cnn.h:252]   --->   Operation 1178 'load' 'p_Val2_397' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_144 : Operation 1179 [1/1] (0.00ns)   --->   "%lhs_V_30 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_397, i12 0)" [src/kernel/cnn.h:252]   --->   Operation 1179 'bitconcatenate' 'lhs_V_30' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i28 %lhs_V_30 to i32" [src/kernel/cnn.h:252]   --->   Operation 1180 'sext' 'sext_ln728_15' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1181 [1/1] (0.66ns)   --->   "%ret_V_57 = add i32 %r_V_112, %sext_ln728_15" [src/kernel/cnn.h:252]   --->   Operation 1181 'add' 'ret_V_57' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1182 [1/1] (0.00ns)   --->   "%p_Result_392 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_57, i32 31)" [src/kernel/cnn.h:252]   --->   Operation 1182 'bitselect' 'p_Result_392' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1183 [1/1] (0.00ns)   --->   "%p_Val2_400 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_57, i32 12, i32 27)" [src/kernel/cnn.h:252]   --->   Operation 1183 'partselect' 'p_Val2_400' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_112, i32 11)" [src/kernel/cnn.h:252]   --->   Operation 1184 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_59 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_57, i32 29, i32 31)" [src/kernel/cnn.h:252]   --->   Operation 1185 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1186 [1/1] (0.49ns)   --->   "%Range2_all_ones_48 = icmp eq i3 %tmp_59, -1" [src/kernel/cnn.h:252]   --->   Operation 1186 'icmp' 'Range2_all_ones_48' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_60 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_57, i32 28, i32 31)" [src/kernel/cnn.h:252]   --->   Operation 1187 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1188 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_113 = mul nsw i32 %r_V_96, %sext_ln1118" [src/kernel/cnn.h:254]   --->   Operation 1188 'mul' 'r_V_113' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1189 [1/3] (1.15ns)   --->   "%p_Val2_402 = load i16* %gradswhf_V_addr, align 2" [src/kernel/cnn.h:254]   --->   Operation 1189 'load' 'p_Val2_402' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_144 : Operation 1190 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_114 = mul nsw i32 %r_V_96, %sext_ln1118_20" [src/kernel/cnn.h:255]   --->   Operation 1190 'mul' 'r_V_114' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1191 [1/3] (1.15ns)   --->   "%p_Val2_407 = load i16* %gradswhg_V_addr, align 2" [src/kernel/cnn.h:255]   --->   Operation 1191 'load' 'p_Val2_407' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_144 : Operation 1192 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_115 = mul nsw i32 %r_V_96, %sext_ln1118_25" [src/kernel/cnn.h:256]   --->   Operation 1192 'mul' 'r_V_115' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1193 [1/3] (1.15ns)   --->   "%p_Val2_412 = load i16* %gradswhi_V_addr, align 2" [src/kernel/cnn.h:256]   --->   Operation 1193 'load' 'p_Val2_412' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_144 : Operation 1194 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_116 = mul nsw i32 %r_V_96, %sext_ln1118_26" [src/kernel/cnn.h:257]   --->   Operation 1194 'mul' 'r_V_116' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 1195 [1/3] (1.15ns)   --->   "%p_Val2_417 = load i16* %gradswho_V_addr, align 2" [src/kernel/cnn.h:257]   --->   Operation 1195 'load' 'p_Val2_417' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 145 <SV = 12> <Delay = 1.76>
ST_145 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node carry_51)   --->   "%p_Result_384 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_54, i32 27)" [src/kernel/cnn.h:249]   --->   Operation 1196 'bitselect' 'p_Result_384' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln415_22 = zext i1 %tmp_505 to i16" [src/kernel/cnn.h:249]   --->   Operation 1197 'zext' 'zext_ln415_22' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1198 [1/1] (0.60ns)   --->   "%p_Val2_363 = add i16 %p_Val2_362, %zext_ln415_22" [src/kernel/cnn.h:249]   --->   Operation 1198 'add' 'p_Val2_363' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1199 [1/1] (1.15ns)   --->   "store i16 %p_Val2_363, i16* %gradswxf_V_addr, align 2" [src/kernel/cnn.h:249]   --->   Operation 1199 'store' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_145 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node carry_51)   --->   "%tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_363, i32 15)" [src/kernel/cnn.h:249]   --->   Operation 1200 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node carry_51)   --->   "%xor_ln416_33 = xor i1 %tmp_506, true" [src/kernel/cnn.h:249]   --->   Operation 1201 'xor' 'xor_ln416_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1202 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_51 = and i1 %p_Result_384, %xor_ln416_33" [src/kernel/cnn.h:249]   --->   Operation 1202 'and' 'carry_51' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1203 [1/1] (0.00ns)   --->   "%p_Result_385 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_363, i32 15)" [src/kernel/cnn.h:249]   --->   Operation 1203 'bitselect' 'p_Result_385' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1204 [1/1] (0.65ns)   --->   "%Range1_all_ones = icmp eq i4 %tmp_50, -1" [src/kernel/cnn.h:249]   --->   Operation 1204 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1205 [1/1] (0.65ns)   --->   "%Range1_all_zeros = icmp eq i4 %tmp_50, 0" [src/kernel/cnn.h:249]   --->   Operation 1205 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%deleted_zeros = select i1 %carry_51, i1 %Range1_all_ones, i1 %Range1_all_zeros" [src/kernel/cnn.h:249]   --->   Operation 1206 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_54, i32 28)" [src/kernel/cnn.h:249]   --->   Operation 1207 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779_19 = xor i1 %tmp_508, true" [src/kernel/cnn.h:249]   --->   Operation 1208 'xor' 'xor_ln779_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779_19" [src/kernel/cnn.h:249]   --->   Operation 1209 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_51, i1 %and_ln779, i1 %Range1_all_ones" [src/kernel/cnn.h:249]   --->   Operation 1210 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node underflow_35)   --->   "%and_ln781 = and i1 %carry_51, %Range1_all_ones" [src/kernel/cnn.h:249]   --->   Operation 1211 'and' 'and_ln781' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%xor_ln785_34 = xor i1 %deleted_zeros, true" [src/kernel/cnn.h:249]   --->   Operation 1212 'xor' 'xor_ln785_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%or_ln785_18 = or i1 %p_Result_385, %xor_ln785_34" [src/kernel/cnn.h:249]   --->   Operation 1213 'or' 'or_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node overflow_33)   --->   "%xor_ln785_35 = xor i1 %p_Result_383, true" [src/kernel/cnn.h:249]   --->   Operation 1214 'xor' 'xor_ln785_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1215 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_33 = and i1 %or_ln785_18, %xor_ln785_35" [src/kernel/cnn.h:249]   --->   Operation 1215 'and' 'overflow_33' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1216 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_385, %deleted_ones" [src/kernel/cnn.h:249]   --->   Operation 1216 'and' 'and_ln786' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node underflow_35)   --->   "%or_ln786_18 = or i1 %and_ln781, %and_ln786" [src/kernel/cnn.h:249]   --->   Operation 1217 'or' 'or_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node underflow_35)   --->   "%xor_ln786_28 = xor i1 %or_ln786_18, true" [src/kernel/cnn.h:249]   --->   Operation 1218 'xor' 'xor_ln786_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1219 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_35 = and i1 %p_Result_383, %xor_ln786_28" [src/kernel/cnn.h:249]   --->   Operation 1219 'and' 'underflow_35' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1220 [1/1] (0.12ns)   --->   "%or_ln340_45 = or i1 %underflow_35, %overflow_33" [src/kernel/cnn.h:249]   --->   Operation 1220 'or' 'or_ln340_45' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1221 [1/1] (0.00ns)   --->   "br i1 %or_ln340_45, label %2, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit942_ifconv" [src/kernel/cnn.h:249]   --->   Operation 1221 'br' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1222 [1/1] (0.00ns)   --->   "br i1 %overflow_33, label %3, label %4" [src/kernel/cnn.h:249]   --->   Operation 1222 'br' <Predicate = (or_ln340_45)> <Delay = 0.00>
ST_145 : Operation 1223 [1/1] (0.00ns)   --->   "br i1 %underflow_35, label %5, label %._crit_edge5742" [src/kernel/cnn.h:249]   --->   Operation 1223 'br' <Predicate = (or_ln340_45 & !overflow_33)> <Delay = 0.00>
ST_145 : Operation 1224 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit942_ifconv"   --->   Operation 1224 'br' <Predicate = (or_ln340_45 & !overflow_33)> <Delay = 0.00>
ST_145 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node carry_55)   --->   "%p_Result_387 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_55, i32 27)" [src/kernel/cnn.h:250]   --->   Operation 1225 'bitselect' 'p_Result_387' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln415_24 = zext i1 %tmp_519 to i16" [src/kernel/cnn.h:250]   --->   Operation 1226 'zext' 'zext_ln415_24' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1227 [1/1] (0.60ns)   --->   "%p_Val2_383 = add i16 %p_Val2_382, %zext_ln415_24" [src/kernel/cnn.h:250]   --->   Operation 1227 'add' 'p_Val2_383' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1228 [1/1] (1.15ns)   --->   "store i16 %p_Val2_383, i16* %gradswxg_V_addr, align 2" [src/kernel/cnn.h:250]   --->   Operation 1228 'store' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_145 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node carry_55)   --->   "%tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_383, i32 15)" [src/kernel/cnn.h:250]   --->   Operation 1229 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node carry_55)   --->   "%xor_ln416_35 = xor i1 %tmp_520, true" [src/kernel/cnn.h:250]   --->   Operation 1230 'xor' 'xor_ln416_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1231 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_55 = and i1 %p_Result_387, %xor_ln416_35" [src/kernel/cnn.h:250]   --->   Operation 1231 'and' 'carry_55' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1232 [1/1] (0.00ns)   --->   "%p_Result_388 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_383, i32 15)" [src/kernel/cnn.h:250]   --->   Operation 1232 'bitselect' 'p_Result_388' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1233 [1/1] (0.65ns)   --->   "%Range1_all_ones_48 = icmp eq i4 %tmp_54, -1" [src/kernel/cnn.h:250]   --->   Operation 1233 'icmp' 'Range1_all_ones_48' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1234 [1/1] (0.65ns)   --->   "%Range1_all_zeros_36 = icmp eq i4 %tmp_54, 0" [src/kernel/cnn.h:250]   --->   Operation 1234 'icmp' 'Range1_all_zeros_36' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node overflow_36)   --->   "%deleted_zeros_26 = select i1 %carry_55, i1 %Range1_all_ones_48, i1 %Range1_all_zeros_36" [src/kernel/cnn.h:250]   --->   Operation 1235 'select' 'deleted_zeros_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_55, i32 28)" [src/kernel/cnn.h:250]   --->   Operation 1236 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%xor_ln779_21 = xor i1 %tmp_522, true" [src/kernel/cnn.h:250]   --->   Operation 1237 'xor' 'xor_ln779_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%and_ln779_14 = and i1 %Range2_all_ones_46, %xor_ln779_21" [src/kernel/cnn.h:250]   --->   Operation 1238 'and' 'and_ln779_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%deleted_ones_38 = select i1 %carry_55, i1 %and_ln779_14, i1 %Range1_all_ones_48" [src/kernel/cnn.h:250]   --->   Operation 1239 'select' 'deleted_ones_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node underflow_38)   --->   "%and_ln781_14 = and i1 %carry_55, %Range1_all_ones_48" [src/kernel/cnn.h:250]   --->   Operation 1240 'and' 'and_ln781_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node overflow_36)   --->   "%xor_ln785_39 = xor i1 %deleted_zeros_26, true" [src/kernel/cnn.h:250]   --->   Operation 1241 'xor' 'xor_ln785_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node overflow_36)   --->   "%or_ln785_20 = or i1 %p_Result_388, %xor_ln785_39" [src/kernel/cnn.h:250]   --->   Operation 1242 'or' 'or_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node overflow_36)   --->   "%xor_ln785_40 = xor i1 %p_Result_386, true" [src/kernel/cnn.h:250]   --->   Operation 1243 'xor' 'xor_ln785_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1244 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_36 = and i1 %or_ln785_20, %xor_ln785_40" [src/kernel/cnn.h:250]   --->   Operation 1244 'and' 'overflow_36' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1245 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_35 = and i1 %p_Result_388, %deleted_ones_38" [src/kernel/cnn.h:250]   --->   Operation 1245 'and' 'and_ln786_35' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node underflow_38)   --->   "%or_ln786_20 = or i1 %and_ln781_14, %and_ln786_35" [src/kernel/cnn.h:250]   --->   Operation 1246 'or' 'or_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node underflow_38)   --->   "%xor_ln786_30 = xor i1 %or_ln786_20, true" [src/kernel/cnn.h:250]   --->   Operation 1247 'xor' 'xor_ln786_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1248 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_38 = and i1 %p_Result_386, %xor_ln786_30" [src/kernel/cnn.h:250]   --->   Operation 1248 'and' 'underflow_38' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1249 [1/1] (0.12ns)   --->   "%or_ln340_48 = or i1 %underflow_38, %overflow_36" [src/kernel/cnn.h:250]   --->   Operation 1249 'or' 'or_ln340_48' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1250 [1/1] (0.00ns)   --->   "br i1 %or_ln340_48, label %6, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit869_ifconv" [src/kernel/cnn.h:250]   --->   Operation 1250 'br' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1251 [1/1] (0.00ns)   --->   "br i1 %overflow_36, label %7, label %8" [src/kernel/cnn.h:250]   --->   Operation 1251 'br' <Predicate = (or_ln340_48)> <Delay = 0.00>
ST_145 : Operation 1252 [1/1] (0.00ns)   --->   "br i1 %underflow_38, label %9, label %._crit_edge5744" [src/kernel/cnn.h:250]   --->   Operation 1252 'br' <Predicate = (or_ln340_48 & !overflow_36)> <Delay = 0.00>
ST_145 : Operation 1253 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit869_ifconv"   --->   Operation 1253 'br' <Predicate = (or_ln340_48 & !overflow_36)> <Delay = 0.00>
ST_145 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node carry_57)   --->   "%p_Result_390 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_56, i32 27)" [src/kernel/cnn.h:251]   --->   Operation 1254 'bitselect' 'p_Result_390' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln415_26 = zext i1 %tmp_527 to i16" [src/kernel/cnn.h:251]   --->   Operation 1255 'zext' 'zext_ln415_26' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1256 [1/1] (0.60ns)   --->   "%p_Val2_392 = add i16 %p_Val2_391, %zext_ln415_26" [src/kernel/cnn.h:251]   --->   Operation 1256 'add' 'p_Val2_392' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1257 [1/1] (1.15ns)   --->   "store i16 %p_Val2_392, i16* %gradswxi_V_addr, align 2" [src/kernel/cnn.h:251]   --->   Operation 1257 'store' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_145 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node carry_57)   --->   "%tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_392, i32 15)" [src/kernel/cnn.h:251]   --->   Operation 1258 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node carry_57)   --->   "%xor_ln416_36 = xor i1 %tmp_528, true" [src/kernel/cnn.h:251]   --->   Operation 1259 'xor' 'xor_ln416_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1260 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_57 = and i1 %p_Result_390, %xor_ln416_36" [src/kernel/cnn.h:251]   --->   Operation 1260 'and' 'carry_57' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1261 [1/1] (0.00ns)   --->   "%p_Result_391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_392, i32 15)" [src/kernel/cnn.h:251]   --->   Operation 1261 'bitselect' 'p_Result_391' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1262 [1/1] (0.65ns)   --->   "%Range1_all_ones_50 = icmp eq i4 %tmp_58, -1" [src/kernel/cnn.h:251]   --->   Operation 1262 'icmp' 'Range1_all_ones_50' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1263 [1/1] (0.65ns)   --->   "%Range1_all_zeros_37 = icmp eq i4 %tmp_58, 0" [src/kernel/cnn.h:251]   --->   Operation 1263 'icmp' 'Range1_all_zeros_37' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node overflow_38)   --->   "%deleted_zeros_27 = select i1 %carry_57, i1 %Range1_all_ones_50, i1 %Range1_all_zeros_37" [src/kernel/cnn.h:251]   --->   Operation 1264 'select' 'deleted_zeros_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_56, i32 28)" [src/kernel/cnn.h:251]   --->   Operation 1265 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%xor_ln779_22 = xor i1 %tmp_530, true" [src/kernel/cnn.h:251]   --->   Operation 1266 'xor' 'xor_ln779_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%and_ln779_16 = and i1 %Range2_all_ones_47, %xor_ln779_22" [src/kernel/cnn.h:251]   --->   Operation 1267 'and' 'and_ln779_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%deleted_ones_40 = select i1 %carry_57, i1 %and_ln779_16, i1 %Range1_all_ones_50" [src/kernel/cnn.h:251]   --->   Operation 1268 'select' 'deleted_ones_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node underflow_40)   --->   "%and_ln781_16 = and i1 %carry_57, %Range1_all_ones_50" [src/kernel/cnn.h:251]   --->   Operation 1269 'and' 'and_ln781_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node overflow_38)   --->   "%xor_ln785_45 = xor i1 %deleted_zeros_27, true" [src/kernel/cnn.h:251]   --->   Operation 1270 'xor' 'xor_ln785_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node overflow_38)   --->   "%or_ln785_22 = or i1 %p_Result_391, %xor_ln785_45" [src/kernel/cnn.h:251]   --->   Operation 1271 'or' 'or_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node overflow_38)   --->   "%xor_ln785_46 = xor i1 %p_Result_389, true" [src/kernel/cnn.h:251]   --->   Operation 1272 'xor' 'xor_ln785_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1273 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_38 = and i1 %or_ln785_22, %xor_ln785_46" [src/kernel/cnn.h:251]   --->   Operation 1273 'and' 'overflow_38' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1274 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_41 = and i1 %p_Result_391, %deleted_ones_40" [src/kernel/cnn.h:251]   --->   Operation 1274 'and' 'and_ln786_41' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node underflow_40)   --->   "%or_ln786_22 = or i1 %and_ln781_16, %and_ln786_41" [src/kernel/cnn.h:251]   --->   Operation 1275 'or' 'or_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node underflow_40)   --->   "%xor_ln786_32 = xor i1 %or_ln786_22, true" [src/kernel/cnn.h:251]   --->   Operation 1276 'xor' 'xor_ln786_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1277 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_40 = and i1 %p_Result_389, %xor_ln786_32" [src/kernel/cnn.h:251]   --->   Operation 1277 'and' 'underflow_40' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1278 [1/1] (0.12ns)   --->   "%or_ln340_52 = or i1 %underflow_40, %overflow_38" [src/kernel/cnn.h:251]   --->   Operation 1278 'or' 'or_ln340_52' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1279 [1/1] (0.00ns)   --->   "br i1 %or_ln340_52, label %10, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit796_ifconv" [src/kernel/cnn.h:251]   --->   Operation 1279 'br' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1280 [1/1] (0.00ns)   --->   "br i1 %overflow_38, label %11, label %12" [src/kernel/cnn.h:251]   --->   Operation 1280 'br' <Predicate = (or_ln340_52)> <Delay = 0.00>
ST_145 : Operation 1281 [1/1] (0.00ns)   --->   "br i1 %underflow_40, label %13, label %._crit_edge5746" [src/kernel/cnn.h:251]   --->   Operation 1281 'br' <Predicate = (or_ln340_52 & !overflow_38)> <Delay = 0.00>
ST_145 : Operation 1282 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit796_ifconv"   --->   Operation 1282 'br' <Predicate = (or_ln340_52 & !overflow_38)> <Delay = 0.00>
ST_145 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node carry_59)   --->   "%p_Result_393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_57, i32 27)" [src/kernel/cnn.h:252]   --->   Operation 1283 'bitselect' 'p_Result_393' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln415_27 = zext i1 %tmp_535 to i16" [src/kernel/cnn.h:252]   --->   Operation 1284 'zext' 'zext_ln415_27' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1285 [1/1] (0.60ns)   --->   "%p_Val2_401 = add i16 %p_Val2_400, %zext_ln415_27" [src/kernel/cnn.h:252]   --->   Operation 1285 'add' 'p_Val2_401' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1286 [1/1] (1.15ns)   --->   "store i16 %p_Val2_401, i16* %gradswxo_V_addr, align 2" [src/kernel/cnn.h:252]   --->   Operation 1286 'store' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_145 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node carry_59)   --->   "%tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_401, i32 15)" [src/kernel/cnn.h:252]   --->   Operation 1287 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node carry_59)   --->   "%xor_ln416_37 = xor i1 %tmp_536, true" [src/kernel/cnn.h:252]   --->   Operation 1288 'xor' 'xor_ln416_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1289 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_59 = and i1 %p_Result_393, %xor_ln416_37" [src/kernel/cnn.h:252]   --->   Operation 1289 'and' 'carry_59' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1290 [1/1] (0.00ns)   --->   "%p_Result_394 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_401, i32 15)" [src/kernel/cnn.h:252]   --->   Operation 1290 'bitselect' 'p_Result_394' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1291 [1/1] (0.65ns)   --->   "%Range1_all_ones_52 = icmp eq i4 %tmp_60, -1" [src/kernel/cnn.h:252]   --->   Operation 1291 'icmp' 'Range1_all_ones_52' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1292 [1/1] (0.65ns)   --->   "%Range1_all_zeros_38 = icmp eq i4 %tmp_60, 0" [src/kernel/cnn.h:252]   --->   Operation 1292 'icmp' 'Range1_all_zeros_38' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%deleted_zeros_28 = select i1 %carry_59, i1 %Range1_all_ones_52, i1 %Range1_all_zeros_38" [src/kernel/cnn.h:252]   --->   Operation 1293 'select' 'deleted_zeros_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_57, i32 28)" [src/kernel/cnn.h:252]   --->   Operation 1294 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%xor_ln779_23 = xor i1 %tmp_538, true" [src/kernel/cnn.h:252]   --->   Operation 1295 'xor' 'xor_ln779_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%and_ln779_17 = and i1 %Range2_all_ones_48, %xor_ln779_23" [src/kernel/cnn.h:252]   --->   Operation 1296 'and' 'and_ln779_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%deleted_ones_42 = select i1 %carry_59, i1 %and_ln779_17, i1 %Range1_all_ones_52" [src/kernel/cnn.h:252]   --->   Operation 1297 'select' 'deleted_ones_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node underflow_42)   --->   "%and_ln781_17 = and i1 %carry_59, %Range1_all_ones_52" [src/kernel/cnn.h:252]   --->   Operation 1298 'and' 'and_ln781_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%xor_ln785_47 = xor i1 %deleted_zeros_28, true" [src/kernel/cnn.h:252]   --->   Operation 1299 'xor' 'xor_ln785_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%or_ln785_23 = or i1 %p_Result_394, %xor_ln785_47" [src/kernel/cnn.h:252]   --->   Operation 1300 'or' 'or_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node overflow_40)   --->   "%xor_ln785_48 = xor i1 %p_Result_392, true" [src/kernel/cnn.h:252]   --->   Operation 1301 'xor' 'xor_ln785_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1302 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_40 = and i1 %or_ln785_23, %xor_ln785_48" [src/kernel/cnn.h:252]   --->   Operation 1302 'and' 'overflow_40' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_43 = and i1 %p_Result_394, %deleted_ones_42" [src/kernel/cnn.h:252]   --->   Operation 1303 'and' 'and_ln786_43' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node underflow_42)   --->   "%or_ln786_23 = or i1 %and_ln781_17, %and_ln786_43" [src/kernel/cnn.h:252]   --->   Operation 1304 'or' 'or_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node underflow_42)   --->   "%xor_ln786_33 = xor i1 %or_ln786_23, true" [src/kernel/cnn.h:252]   --->   Operation 1305 'xor' 'xor_ln786_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1306 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_42 = and i1 %p_Result_392, %xor_ln786_33" [src/kernel/cnn.h:252]   --->   Operation 1306 'and' 'underflow_42' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1307 [1/1] (0.12ns)   --->   "%or_ln340_54 = or i1 %underflow_42, %overflow_40" [src/kernel/cnn.h:252]   --->   Operation 1307 'or' 'or_ln340_54' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1308 [1/1] (0.00ns)   --->   "br i1 %or_ln340_54, label %14, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit723_ifconv" [src/kernel/cnn.h:252]   --->   Operation 1308 'br' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1309 [1/1] (0.00ns)   --->   "br i1 %overflow_40, label %15, label %16" [src/kernel/cnn.h:252]   --->   Operation 1309 'br' <Predicate = (or_ln340_54)> <Delay = 0.00>
ST_145 : Operation 1310 [1/1] (0.00ns)   --->   "br i1 %underflow_42, label %17, label %._crit_edge5748" [src/kernel/cnn.h:252]   --->   Operation 1310 'br' <Predicate = (or_ln340_54 & !overflow_40)> <Delay = 0.00>
ST_145 : Operation 1311 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit723_ifconv"   --->   Operation 1311 'br' <Predicate = (or_ln340_54 & !overflow_40)> <Delay = 0.00>
ST_145 : Operation 1312 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_113 = mul nsw i32 %r_V_96, %sext_ln1118" [src/kernel/cnn.h:254]   --->   Operation 1312 'mul' 'r_V_113' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1313 [1/1] (0.00ns)   --->   "%lhs_V_31 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_402, i12 0)" [src/kernel/cnn.h:254]   --->   Operation 1313 'bitconcatenate' 'lhs_V_31' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i28 %lhs_V_31 to i32" [src/kernel/cnn.h:254]   --->   Operation 1314 'sext' 'sext_ln728_16' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1315 [1/1] (0.66ns)   --->   "%ret_V_58 = add i32 %r_V_113, %sext_ln728_16" [src/kernel/cnn.h:254]   --->   Operation 1315 'add' 'ret_V_58' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1316 [1/1] (0.00ns)   --->   "%p_Result_395 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_58, i32 31)" [src/kernel/cnn.h:254]   --->   Operation 1316 'bitselect' 'p_Result_395' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1317 [1/1] (0.00ns)   --->   "%p_Val2_405 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_58, i32 12, i32 27)" [src/kernel/cnn.h:254]   --->   Operation 1317 'partselect' 'p_Val2_405' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node carry_61)   --->   "%p_Result_396 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_58, i32 27)" [src/kernel/cnn.h:254]   --->   Operation 1318 'bitselect' 'p_Result_396' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_113, i32 11)" [src/kernel/cnn.h:254]   --->   Operation 1319 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln415_28 = zext i1 %tmp_541 to i16" [src/kernel/cnn.h:254]   --->   Operation 1320 'zext' 'zext_ln415_28' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1321 [1/1] (0.60ns)   --->   "%p_Val2_406 = add i16 %p_Val2_405, %zext_ln415_28" [src/kernel/cnn.h:254]   --->   Operation 1321 'add' 'p_Val2_406' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node carry_61)   --->   "%tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_406, i32 15)" [src/kernel/cnn.h:254]   --->   Operation 1322 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node carry_61)   --->   "%xor_ln416_38 = xor i1 %tmp_542, true" [src/kernel/cnn.h:254]   --->   Operation 1323 'xor' 'xor_ln416_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1324 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_61 = and i1 %p_Result_396, %xor_ln416_38" [src/kernel/cnn.h:254]   --->   Operation 1324 'and' 'carry_61' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1325 [1/1] (0.00ns)   --->   "%p_Result_397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_406, i32 15)" [src/kernel/cnn.h:254]   --->   Operation 1325 'bitselect' 'p_Result_397' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_61 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_58, i32 29, i32 31)" [src/kernel/cnn.h:254]   --->   Operation 1326 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1327 [1/1] (0.49ns)   --->   "%Range2_all_ones_49 = icmp eq i3 %tmp_61, -1" [src/kernel/cnn.h:254]   --->   Operation 1327 'icmp' 'Range2_all_ones_49' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_62 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_58, i32 28, i32 31)" [src/kernel/cnn.h:254]   --->   Operation 1328 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1329 [1/1] (0.65ns)   --->   "%Range1_all_ones_53 = icmp eq i4 %tmp_62, -1" [src/kernel/cnn.h:254]   --->   Operation 1329 'icmp' 'Range1_all_ones_53' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1330 [1/1] (0.65ns)   --->   "%Range1_all_zeros_39 = icmp eq i4 %tmp_62, 0" [src/kernel/cnn.h:254]   --->   Operation 1330 'icmp' 'Range1_all_zeros_39' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%deleted_zeros_29 = select i1 %carry_61, i1 %Range1_all_ones_53, i1 %Range1_all_zeros_39" [src/kernel/cnn.h:254]   --->   Operation 1331 'select' 'deleted_zeros_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_47)   --->   "%tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_58, i32 28)" [src/kernel/cnn.h:254]   --->   Operation 1332 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_47)   --->   "%xor_ln779_24 = xor i1 %tmp_544, true" [src/kernel/cnn.h:254]   --->   Operation 1333 'xor' 'xor_ln779_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_47)   --->   "%and_ln779_19 = and i1 %Range2_all_ones_49, %xor_ln779_24" [src/kernel/cnn.h:254]   --->   Operation 1334 'and' 'and_ln779_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_47)   --->   "%deleted_ones_43 = select i1 %carry_61, i1 %and_ln779_19, i1 %Range1_all_ones_53" [src/kernel/cnn.h:254]   --->   Operation 1335 'select' 'deleted_ones_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%xor_ln785_51 = xor i1 %deleted_zeros_29, true" [src/kernel/cnn.h:254]   --->   Operation 1336 'xor' 'xor_ln785_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%or_ln785_24 = or i1 %p_Result_397, %xor_ln785_51" [src/kernel/cnn.h:254]   --->   Operation 1337 'or' 'or_ln785_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node overflow_41)   --->   "%xor_ln785_52 = xor i1 %p_Result_395, true" [src/kernel/cnn.h:254]   --->   Operation 1338 'xor' 'xor_ln785_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1339 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_41 = and i1 %or_ln785_24, %xor_ln785_52" [src/kernel/cnn.h:254]   --->   Operation 1339 'and' 'overflow_41' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_47 = and i1 %p_Result_397, %deleted_ones_43" [src/kernel/cnn.h:254]   --->   Operation 1340 'and' 'and_ln786_47' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1341 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_114 = mul nsw i32 %r_V_96, %sext_ln1118_20" [src/kernel/cnn.h:255]   --->   Operation 1341 'mul' 'r_V_114' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1342 [1/1] (0.00ns)   --->   "%lhs_V_32 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_407, i12 0)" [src/kernel/cnn.h:255]   --->   Operation 1342 'bitconcatenate' 'lhs_V_32' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln728_17 = sext i28 %lhs_V_32 to i32" [src/kernel/cnn.h:255]   --->   Operation 1343 'sext' 'sext_ln728_17' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1344 [1/1] (0.66ns)   --->   "%ret_V_59 = add i32 %r_V_114, %sext_ln728_17" [src/kernel/cnn.h:255]   --->   Operation 1344 'add' 'ret_V_59' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1345 [1/1] (0.00ns)   --->   "%p_Result_398 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_59, i32 31)" [src/kernel/cnn.h:255]   --->   Operation 1345 'bitselect' 'p_Result_398' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1346 [1/1] (0.00ns)   --->   "%p_Val2_410 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_59, i32 12, i32 27)" [src/kernel/cnn.h:255]   --->   Operation 1346 'partselect' 'p_Val2_410' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node carry_63)   --->   "%p_Result_399 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_59, i32 27)" [src/kernel/cnn.h:255]   --->   Operation 1347 'bitselect' 'p_Result_399' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_114, i32 11)" [src/kernel/cnn.h:255]   --->   Operation 1348 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln415_29 = zext i1 %tmp_547 to i16" [src/kernel/cnn.h:255]   --->   Operation 1349 'zext' 'zext_ln415_29' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1350 [1/1] (0.60ns)   --->   "%p_Val2_411 = add i16 %p_Val2_410, %zext_ln415_29" [src/kernel/cnn.h:255]   --->   Operation 1350 'add' 'p_Val2_411' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node carry_63)   --->   "%tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_411, i32 15)" [src/kernel/cnn.h:255]   --->   Operation 1351 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node carry_63)   --->   "%xor_ln416_39 = xor i1 %tmp_548, true" [src/kernel/cnn.h:255]   --->   Operation 1352 'xor' 'xor_ln416_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1353 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_63 = and i1 %p_Result_399, %xor_ln416_39" [src/kernel/cnn.h:255]   --->   Operation 1353 'and' 'carry_63' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1354 [1/1] (0.00ns)   --->   "%p_Result_400 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_411, i32 15)" [src/kernel/cnn.h:255]   --->   Operation 1354 'bitselect' 'p_Result_400' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_63 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_59, i32 29, i32 31)" [src/kernel/cnn.h:255]   --->   Operation 1355 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1356 [1/1] (0.49ns)   --->   "%Range2_all_ones_50 = icmp eq i3 %tmp_63, -1" [src/kernel/cnn.h:255]   --->   Operation 1356 'icmp' 'Range2_all_ones_50' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_64 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_59, i32 28, i32 31)" [src/kernel/cnn.h:255]   --->   Operation 1357 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1358 [1/1] (0.65ns)   --->   "%Range1_all_ones_54 = icmp eq i4 %tmp_64, -1" [src/kernel/cnn.h:255]   --->   Operation 1358 'icmp' 'Range1_all_ones_54' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1359 [1/1] (0.65ns)   --->   "%Range1_all_zeros_40 = icmp eq i4 %tmp_64, 0" [src/kernel/cnn.h:255]   --->   Operation 1359 'icmp' 'Range1_all_zeros_40' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node overflow_42)   --->   "%deleted_zeros_30 = select i1 %carry_63, i1 %Range1_all_ones_54, i1 %Range1_all_zeros_40" [src/kernel/cnn.h:255]   --->   Operation 1360 'select' 'deleted_zeros_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_59, i32 28)" [src/kernel/cnn.h:255]   --->   Operation 1361 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%xor_ln779_25 = xor i1 %tmp_550, true" [src/kernel/cnn.h:255]   --->   Operation 1362 'xor' 'xor_ln779_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%and_ln779_21 = and i1 %Range2_all_ones_50, %xor_ln779_25" [src/kernel/cnn.h:255]   --->   Operation 1363 'and' 'and_ln779_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%deleted_ones_44 = select i1 %carry_63, i1 %and_ln779_21, i1 %Range1_all_ones_54" [src/kernel/cnn.h:255]   --->   Operation 1364 'select' 'deleted_ones_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node overflow_42)   --->   "%xor_ln785_55 = xor i1 %deleted_zeros_30, true" [src/kernel/cnn.h:255]   --->   Operation 1365 'xor' 'xor_ln785_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node overflow_42)   --->   "%or_ln785_25 = or i1 %p_Result_400, %xor_ln785_55" [src/kernel/cnn.h:255]   --->   Operation 1366 'or' 'or_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node overflow_42)   --->   "%xor_ln785_56 = xor i1 %p_Result_398, true" [src/kernel/cnn.h:255]   --->   Operation 1367 'xor' 'xor_ln785_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1368 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_42 = and i1 %or_ln785_25, %xor_ln785_56" [src/kernel/cnn.h:255]   --->   Operation 1368 'and' 'overflow_42' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1369 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_51 = and i1 %p_Result_400, %deleted_ones_44" [src/kernel/cnn.h:255]   --->   Operation 1369 'and' 'and_ln786_51' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1370 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_115 = mul nsw i32 %r_V_96, %sext_ln1118_25" [src/kernel/cnn.h:256]   --->   Operation 1370 'mul' 'r_V_115' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1371 [1/1] (0.00ns)   --->   "%lhs_V_33 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_412, i12 0)" [src/kernel/cnn.h:256]   --->   Operation 1371 'bitconcatenate' 'lhs_V_33' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln728_18 = sext i28 %lhs_V_33 to i32" [src/kernel/cnn.h:256]   --->   Operation 1372 'sext' 'sext_ln728_18' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1373 [1/1] (0.66ns)   --->   "%ret_V_60 = add i32 %r_V_115, %sext_ln728_18" [src/kernel/cnn.h:256]   --->   Operation 1373 'add' 'ret_V_60' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1374 [1/1] (0.00ns)   --->   "%p_Result_401 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_60, i32 31)" [src/kernel/cnn.h:256]   --->   Operation 1374 'bitselect' 'p_Result_401' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1375 [1/1] (0.00ns)   --->   "%p_Val2_415 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_60, i32 12, i32 27)" [src/kernel/cnn.h:256]   --->   Operation 1375 'partselect' 'p_Val2_415' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node carry_65)   --->   "%p_Result_402 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_60, i32 27)" [src/kernel/cnn.h:256]   --->   Operation 1376 'bitselect' 'p_Result_402' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1377 [1/1] (0.00ns)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_115, i32 11)" [src/kernel/cnn.h:256]   --->   Operation 1377 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln415_30 = zext i1 %tmp_553 to i16" [src/kernel/cnn.h:256]   --->   Operation 1378 'zext' 'zext_ln415_30' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1379 [1/1] (0.60ns)   --->   "%p_Val2_416 = add i16 %p_Val2_415, %zext_ln415_30" [src/kernel/cnn.h:256]   --->   Operation 1379 'add' 'p_Val2_416' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node carry_65)   --->   "%tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_416, i32 15)" [src/kernel/cnn.h:256]   --->   Operation 1380 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node carry_65)   --->   "%xor_ln416_40 = xor i1 %tmp_554, true" [src/kernel/cnn.h:256]   --->   Operation 1381 'xor' 'xor_ln416_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1382 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_65 = and i1 %p_Result_402, %xor_ln416_40" [src/kernel/cnn.h:256]   --->   Operation 1382 'and' 'carry_65' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1383 [1/1] (0.00ns)   --->   "%p_Result_403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_416, i32 15)" [src/kernel/cnn.h:256]   --->   Operation 1383 'bitselect' 'p_Result_403' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_65 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_60, i32 29, i32 31)" [src/kernel/cnn.h:256]   --->   Operation 1384 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1385 [1/1] (0.49ns)   --->   "%Range2_all_ones_51 = icmp eq i3 %tmp_65, -1" [src/kernel/cnn.h:256]   --->   Operation 1385 'icmp' 'Range2_all_ones_51' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_69 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_60, i32 28, i32 31)" [src/kernel/cnn.h:256]   --->   Operation 1386 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1387 [1/1] (0.65ns)   --->   "%Range1_all_ones_55 = icmp eq i4 %tmp_69, -1" [src/kernel/cnn.h:256]   --->   Operation 1387 'icmp' 'Range1_all_ones_55' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1388 [1/1] (0.65ns)   --->   "%Range1_all_zeros_41 = icmp eq i4 %tmp_69, 0" [src/kernel/cnn.h:256]   --->   Operation 1388 'icmp' 'Range1_all_zeros_41' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%deleted_zeros_31 = select i1 %carry_65, i1 %Range1_all_ones_55, i1 %Range1_all_zeros_41" [src/kernel/cnn.h:256]   --->   Operation 1389 'select' 'deleted_zeros_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_60, i32 28)" [src/kernel/cnn.h:256]   --->   Operation 1390 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%xor_ln779_26 = xor i1 %tmp_556, true" [src/kernel/cnn.h:256]   --->   Operation 1391 'xor' 'xor_ln779_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%and_ln779_22 = and i1 %Range2_all_ones_51, %xor_ln779_26" [src/kernel/cnn.h:256]   --->   Operation 1392 'and' 'and_ln779_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%deleted_ones_45 = select i1 %carry_65, i1 %and_ln779_22, i1 %Range1_all_ones_55" [src/kernel/cnn.h:256]   --->   Operation 1393 'select' 'deleted_ones_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%xor_ln785_61 = xor i1 %deleted_zeros_31, true" [src/kernel/cnn.h:256]   --->   Operation 1394 'xor' 'xor_ln785_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%or_ln785_26 = or i1 %p_Result_403, %xor_ln785_61" [src/kernel/cnn.h:256]   --->   Operation 1395 'or' 'or_ln785_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node overflow_43)   --->   "%xor_ln785_62 = xor i1 %p_Result_401, true" [src/kernel/cnn.h:256]   --->   Operation 1396 'xor' 'xor_ln785_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1397 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_43 = and i1 %or_ln785_26, %xor_ln785_62" [src/kernel/cnn.h:256]   --->   Operation 1397 'and' 'overflow_43' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1398 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_57 = and i1 %p_Result_403, %deleted_ones_45" [src/kernel/cnn.h:256]   --->   Operation 1398 'and' 'and_ln786_57' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1399 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_116 = mul nsw i32 %r_V_96, %sext_ln1118_26" [src/kernel/cnn.h:257]   --->   Operation 1399 'mul' 'r_V_116' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 1400 [1/1] (0.00ns)   --->   "%lhs_V_34 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_417, i12 0)" [src/kernel/cnn.h:257]   --->   Operation 1400 'bitconcatenate' 'lhs_V_34' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln728_19 = sext i28 %lhs_V_34 to i32" [src/kernel/cnn.h:257]   --->   Operation 1401 'sext' 'sext_ln728_19' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1402 [1/1] (0.66ns)   --->   "%ret_V_61 = add i32 %r_V_116, %sext_ln728_19" [src/kernel/cnn.h:257]   --->   Operation 1402 'add' 'ret_V_61' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1403 [1/1] (0.00ns)   --->   "%p_Result_404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_61, i32 31)" [src/kernel/cnn.h:257]   --->   Operation 1403 'bitselect' 'p_Result_404' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1404 [1/1] (0.00ns)   --->   "%p_Val2_420 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_61, i32 12, i32 27)" [src/kernel/cnn.h:257]   --->   Operation 1404 'partselect' 'p_Val2_420' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node carry_67)   --->   "%p_Result_405 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_61, i32 27)" [src/kernel/cnn.h:257]   --->   Operation 1405 'bitselect' 'p_Result_405' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_116, i32 11)" [src/kernel/cnn.h:257]   --->   Operation 1406 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln415_31 = zext i1 %tmp_559 to i16" [src/kernel/cnn.h:257]   --->   Operation 1407 'zext' 'zext_ln415_31' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1408 [1/1] (0.60ns)   --->   "%p_Val2_421 = add i16 %p_Val2_420, %zext_ln415_31" [src/kernel/cnn.h:257]   --->   Operation 1408 'add' 'p_Val2_421' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node carry_67)   --->   "%tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_421, i32 15)" [src/kernel/cnn.h:257]   --->   Operation 1409 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node carry_67)   --->   "%xor_ln416_41 = xor i1 %tmp_560, true" [src/kernel/cnn.h:257]   --->   Operation 1410 'xor' 'xor_ln416_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1411 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_67 = and i1 %p_Result_405, %xor_ln416_41" [src/kernel/cnn.h:257]   --->   Operation 1411 'and' 'carry_67' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1412 [1/1] (0.00ns)   --->   "%p_Result_406 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_421, i32 15)" [src/kernel/cnn.h:257]   --->   Operation 1412 'bitselect' 'p_Result_406' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_70 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_61, i32 29, i32 31)" [src/kernel/cnn.h:257]   --->   Operation 1413 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1414 [1/1] (0.49ns)   --->   "%Range2_all_ones_52 = icmp eq i3 %tmp_70, -1" [src/kernel/cnn.h:257]   --->   Operation 1414 'icmp' 'Range2_all_ones_52' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_71 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_61, i32 28, i32 31)" [src/kernel/cnn.h:257]   --->   Operation 1415 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1416 [1/1] (0.65ns)   --->   "%Range1_all_ones_56 = icmp eq i4 %tmp_71, -1" [src/kernel/cnn.h:257]   --->   Operation 1416 'icmp' 'Range1_all_ones_56' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1417 [1/1] (0.65ns)   --->   "%Range1_all_zeros_42 = icmp eq i4 %tmp_71, 0" [src/kernel/cnn.h:257]   --->   Operation 1417 'icmp' 'Range1_all_zeros_42' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node overflow_44)   --->   "%deleted_zeros_32 = select i1 %carry_67, i1 %Range1_all_ones_56, i1 %Range1_all_zeros_42" [src/kernel/cnn.h:257]   --->   Operation 1418 'select' 'deleted_zeros_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_61, i32 28)" [src/kernel/cnn.h:257]   --->   Operation 1419 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%xor_ln779_27 = xor i1 %tmp_562, true" [src/kernel/cnn.h:257]   --->   Operation 1420 'xor' 'xor_ln779_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%and_ln779_23 = and i1 %Range2_all_ones_52, %xor_ln779_27" [src/kernel/cnn.h:257]   --->   Operation 1421 'and' 'and_ln779_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%deleted_ones_46 = select i1 %carry_67, i1 %and_ln779_23, i1 %Range1_all_ones_56" [src/kernel/cnn.h:257]   --->   Operation 1422 'select' 'deleted_ones_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node overflow_44)   --->   "%xor_ln785_65 = xor i1 %deleted_zeros_32, true" [src/kernel/cnn.h:257]   --->   Operation 1423 'xor' 'xor_ln785_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node overflow_44)   --->   "%or_ln785_27 = or i1 %p_Result_406, %xor_ln785_65" [src/kernel/cnn.h:257]   --->   Operation 1424 'or' 'or_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node overflow_44)   --->   "%xor_ln785_66 = xor i1 %p_Result_404, true" [src/kernel/cnn.h:257]   --->   Operation 1425 'xor' 'xor_ln785_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1426 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_44 = and i1 %or_ln785_27, %xor_ln785_66" [src/kernel/cnn.h:257]   --->   Operation 1426 'and' 'overflow_44' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_63 = and i1 %p_Result_406, %deleted_ones_46" [src/kernel/cnn.h:257]   --->   Operation 1427 'and' 'and_ln786_63' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 13> <Delay = 1.15>
ST_146 : Operation 1428 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradswxf_V_addr, align 2" [src/kernel/cnn.h:249]   --->   Operation 1428 'store' <Predicate = (or_ln340_45 & !overflow_33 & underflow_35)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1429 [1/1] (0.00ns)   --->   "br label %._crit_edge5742" [src/kernel/cnn.h:249]   --->   Operation 1429 'br' <Predicate = (or_ln340_45 & !overflow_33 & underflow_35)> <Delay = 0.00>
ST_146 : Operation 1430 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradswxf_V_addr, align 2" [src/kernel/cnn.h:249]   --->   Operation 1430 'store' <Predicate = (or_ln340_45 & overflow_33)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1431 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit942_ifconv" [src/kernel/cnn.h:249]   --->   Operation 1431 'br' <Predicate = (or_ln340_45 & overflow_33)> <Delay = 0.00>
ST_146 : Operation 1432 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradswxg_V_addr, align 2" [src/kernel/cnn.h:250]   --->   Operation 1432 'store' <Predicate = (or_ln340_48 & !overflow_36 & underflow_38)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1433 [1/1] (0.00ns)   --->   "br label %._crit_edge5744" [src/kernel/cnn.h:250]   --->   Operation 1433 'br' <Predicate = (or_ln340_48 & !overflow_36 & underflow_38)> <Delay = 0.00>
ST_146 : Operation 1434 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradswxg_V_addr, align 2" [src/kernel/cnn.h:250]   --->   Operation 1434 'store' <Predicate = (or_ln340_48 & overflow_36)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1435 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit869_ifconv" [src/kernel/cnn.h:250]   --->   Operation 1435 'br' <Predicate = (or_ln340_48 & overflow_36)> <Delay = 0.00>
ST_146 : Operation 1436 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradswxi_V_addr, align 2" [src/kernel/cnn.h:251]   --->   Operation 1436 'store' <Predicate = (or_ln340_52 & !overflow_38 & underflow_40)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1437 [1/1] (0.00ns)   --->   "br label %._crit_edge5746" [src/kernel/cnn.h:251]   --->   Operation 1437 'br' <Predicate = (or_ln340_52 & !overflow_38 & underflow_40)> <Delay = 0.00>
ST_146 : Operation 1438 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradswxi_V_addr, align 2" [src/kernel/cnn.h:251]   --->   Operation 1438 'store' <Predicate = (or_ln340_52 & overflow_38)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1439 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit796_ifconv" [src/kernel/cnn.h:251]   --->   Operation 1439 'br' <Predicate = (or_ln340_52 & overflow_38)> <Delay = 0.00>
ST_146 : Operation 1440 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradswxo_V_addr, align 2" [src/kernel/cnn.h:252]   --->   Operation 1440 'store' <Predicate = (or_ln340_54 & !overflow_40 & underflow_42)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1441 [1/1] (0.00ns)   --->   "br label %._crit_edge5748" [src/kernel/cnn.h:252]   --->   Operation 1441 'br' <Predicate = (or_ln340_54 & !overflow_40 & underflow_42)> <Delay = 0.00>
ST_146 : Operation 1442 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradswxo_V_addr, align 2" [src/kernel/cnn.h:252]   --->   Operation 1442 'store' <Predicate = (or_ln340_54 & overflow_40)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1443 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit723_ifconv" [src/kernel/cnn.h:252]   --->   Operation 1443 'br' <Predicate = (or_ln340_54 & overflow_40)> <Delay = 0.00>
ST_146 : Operation 1444 [1/1] (1.15ns)   --->   "store i16 %p_Val2_406, i16* %gradswhf_V_addr, align 2" [src/kernel/cnn.h:254]   --->   Operation 1444 'store' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node underflow_43)   --->   "%and_ln781_19 = and i1 %carry_61, %Range1_all_ones_53" [src/kernel/cnn.h:254]   --->   Operation 1445 'and' 'and_ln781_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node underflow_43)   --->   "%or_ln786_24 = or i1 %and_ln781_19, %and_ln786_47" [src/kernel/cnn.h:254]   --->   Operation 1446 'or' 'or_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node underflow_43)   --->   "%xor_ln786_34 = xor i1 %or_ln786_24, true" [src/kernel/cnn.h:254]   --->   Operation 1447 'xor' 'xor_ln786_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1448 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_43 = and i1 %p_Result_395, %xor_ln786_34" [src/kernel/cnn.h:254]   --->   Operation 1448 'and' 'underflow_43' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1449 [1/1] (0.12ns)   --->   "%or_ln340_58 = or i1 %underflow_43, %overflow_41" [src/kernel/cnn.h:254]   --->   Operation 1449 'or' 'or_ln340_58' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1450 [1/1] (0.00ns)   --->   "br i1 %or_ln340_58, label %18, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit650_ifconv" [src/kernel/cnn.h:254]   --->   Operation 1450 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1451 [1/1] (0.00ns)   --->   "br i1 %overflow_41, label %19, label %20" [src/kernel/cnn.h:254]   --->   Operation 1451 'br' <Predicate = (or_ln340_58)> <Delay = 0.00>
ST_146 : Operation 1452 [1/1] (0.00ns)   --->   "br i1 %underflow_43, label %21, label %._crit_edge5750" [src/kernel/cnn.h:254]   --->   Operation 1452 'br' <Predicate = (or_ln340_58 & !overflow_41)> <Delay = 0.00>
ST_146 : Operation 1453 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit650_ifconv"   --->   Operation 1453 'br' <Predicate = (or_ln340_58 & !overflow_41)> <Delay = 0.00>
ST_146 : Operation 1454 [1/1] (1.15ns)   --->   "store i16 %p_Val2_411, i16* %gradswhg_V_addr, align 2" [src/kernel/cnn.h:255]   --->   Operation 1454 'store' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node underflow_44)   --->   "%and_ln781_21 = and i1 %carry_63, %Range1_all_ones_54" [src/kernel/cnn.h:255]   --->   Operation 1455 'and' 'and_ln781_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node underflow_44)   --->   "%or_ln786_25 = or i1 %and_ln781_21, %and_ln786_51" [src/kernel/cnn.h:255]   --->   Operation 1456 'or' 'or_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node underflow_44)   --->   "%xor_ln786_35 = xor i1 %or_ln786_25, true" [src/kernel/cnn.h:255]   --->   Operation 1457 'xor' 'xor_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1458 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_44 = and i1 %p_Result_398, %xor_ln786_35" [src/kernel/cnn.h:255]   --->   Operation 1458 'and' 'underflow_44' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1459 [1/1] (0.12ns)   --->   "%or_ln340_62 = or i1 %underflow_44, %overflow_42" [src/kernel/cnn.h:255]   --->   Operation 1459 'or' 'or_ln340_62' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1460 [1/1] (0.00ns)   --->   "br i1 %or_ln340_62, label %22, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit577_ifconv" [src/kernel/cnn.h:255]   --->   Operation 1460 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1461 [1/1] (0.00ns)   --->   "br i1 %overflow_42, label %23, label %24" [src/kernel/cnn.h:255]   --->   Operation 1461 'br' <Predicate = (or_ln340_62)> <Delay = 0.00>
ST_146 : Operation 1462 [1/1] (0.00ns)   --->   "br i1 %underflow_44, label %25, label %._crit_edge5752" [src/kernel/cnn.h:255]   --->   Operation 1462 'br' <Predicate = (or_ln340_62 & !overflow_42)> <Delay = 0.00>
ST_146 : Operation 1463 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit577_ifconv"   --->   Operation 1463 'br' <Predicate = (or_ln340_62 & !overflow_42)> <Delay = 0.00>
ST_146 : Operation 1464 [1/1] (1.15ns)   --->   "store i16 %p_Val2_416, i16* %gradswhi_V_addr, align 2" [src/kernel/cnn.h:256]   --->   Operation 1464 'store' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node underflow_45)   --->   "%and_ln781_24 = and i1 %carry_65, %Range1_all_ones_55" [src/kernel/cnn.h:256]   --->   Operation 1465 'and' 'and_ln781_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node underflow_45)   --->   "%or_ln786_26 = or i1 %and_ln781_24, %and_ln786_57" [src/kernel/cnn.h:256]   --->   Operation 1466 'or' 'or_ln786_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node underflow_45)   --->   "%xor_ln786_36 = xor i1 %or_ln786_26, true" [src/kernel/cnn.h:256]   --->   Operation 1467 'xor' 'xor_ln786_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1468 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_45 = and i1 %p_Result_401, %xor_ln786_36" [src/kernel/cnn.h:256]   --->   Operation 1468 'and' 'underflow_45' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1469 [1/1] (0.12ns)   --->   "%or_ln340_69 = or i1 %underflow_45, %overflow_43" [src/kernel/cnn.h:256]   --->   Operation 1469 'or' 'or_ln340_69' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1470 [1/1] (0.00ns)   --->   "br i1 %or_ln340_69, label %26, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit504_ifconv" [src/kernel/cnn.h:256]   --->   Operation 1470 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1471 [1/1] (0.00ns)   --->   "br i1 %overflow_43, label %27, label %28" [src/kernel/cnn.h:256]   --->   Operation 1471 'br' <Predicate = (or_ln340_69)> <Delay = 0.00>
ST_146 : Operation 1472 [1/1] (0.00ns)   --->   "br i1 %underflow_45, label %29, label %._crit_edge5754" [src/kernel/cnn.h:256]   --->   Operation 1472 'br' <Predicate = (or_ln340_69 & !overflow_43)> <Delay = 0.00>
ST_146 : Operation 1473 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit504_ifconv"   --->   Operation 1473 'br' <Predicate = (or_ln340_69 & !overflow_43)> <Delay = 0.00>
ST_146 : Operation 1474 [1/1] (1.15ns)   --->   "store i16 %p_Val2_421, i16* %gradswho_V_addr, align 2" [src/kernel/cnn.h:257]   --->   Operation 1474 'store' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_146 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node underflow_46)   --->   "%and_ln781_27 = and i1 %carry_67, %Range1_all_ones_56" [src/kernel/cnn.h:257]   --->   Operation 1475 'and' 'and_ln781_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node underflow_46)   --->   "%or_ln786_27 = or i1 %and_ln781_27, %and_ln786_63" [src/kernel/cnn.h:257]   --->   Operation 1476 'or' 'or_ln786_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node underflow_46)   --->   "%xor_ln786_37 = xor i1 %or_ln786_27, true" [src/kernel/cnn.h:257]   --->   Operation 1477 'xor' 'xor_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1478 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_46 = and i1 %p_Result_404, %xor_ln786_37" [src/kernel/cnn.h:257]   --->   Operation 1478 'and' 'underflow_46' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1479 [1/1] (0.12ns)   --->   "%or_ln340_75 = or i1 %underflow_46, %overflow_44" [src/kernel/cnn.h:257]   --->   Operation 1479 'or' 'or_ln340_75' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1480 [1/1] (0.00ns)   --->   "br i1 %or_ln340_75, label %30, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/kernel/cnn.h:257]   --->   Operation 1480 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1481 [1/1] (0.00ns)   --->   "br i1 %overflow_44, label %31, label %32" [src/kernel/cnn.h:257]   --->   Operation 1481 'br' <Predicate = (or_ln340_75)> <Delay = 0.00>
ST_146 : Operation 1482 [1/1] (0.00ns)   --->   "br i1 %underflow_46, label %33, label %._crit_edge5756" [src/kernel/cnn.h:257]   --->   Operation 1482 'br' <Predicate = (or_ln340_75 & !overflow_44)> <Delay = 0.00>
ST_146 : Operation 1483 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 1483 'br' <Predicate = (or_ln340_75 & !overflow_44)> <Delay = 0.00>

State 147 <SV = 14> <Delay = 1.15>
ST_147 : Operation 1484 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradswhf_V_addr, align 2" [src/kernel/cnn.h:254]   --->   Operation 1484 'store' <Predicate = (or_ln340_58 & !overflow_41 & underflow_43)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_147 : Operation 1485 [1/1] (0.00ns)   --->   "br label %._crit_edge5750" [src/kernel/cnn.h:254]   --->   Operation 1485 'br' <Predicate = (or_ln340_58 & !overflow_41 & underflow_43)> <Delay = 0.00>
ST_147 : Operation 1486 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradswhf_V_addr, align 2" [src/kernel/cnn.h:254]   --->   Operation 1486 'store' <Predicate = (or_ln340_58 & overflow_41)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_147 : Operation 1487 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit650_ifconv" [src/kernel/cnn.h:254]   --->   Operation 1487 'br' <Predicate = (or_ln340_58 & overflow_41)> <Delay = 0.00>
ST_147 : Operation 1488 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradswhg_V_addr, align 2" [src/kernel/cnn.h:255]   --->   Operation 1488 'store' <Predicate = (or_ln340_62 & !overflow_42 & underflow_44)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_147 : Operation 1489 [1/1] (0.00ns)   --->   "br label %._crit_edge5752" [src/kernel/cnn.h:255]   --->   Operation 1489 'br' <Predicate = (or_ln340_62 & !overflow_42 & underflow_44)> <Delay = 0.00>
ST_147 : Operation 1490 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradswhg_V_addr, align 2" [src/kernel/cnn.h:255]   --->   Operation 1490 'store' <Predicate = (or_ln340_62 & overflow_42)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_147 : Operation 1491 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit577_ifconv" [src/kernel/cnn.h:255]   --->   Operation 1491 'br' <Predicate = (or_ln340_62 & overflow_42)> <Delay = 0.00>
ST_147 : Operation 1492 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradswhi_V_addr, align 2" [src/kernel/cnn.h:256]   --->   Operation 1492 'store' <Predicate = (or_ln340_69 & !overflow_43 & underflow_45)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_147 : Operation 1493 [1/1] (0.00ns)   --->   "br label %._crit_edge5754" [src/kernel/cnn.h:256]   --->   Operation 1493 'br' <Predicate = (or_ln340_69 & !overflow_43 & underflow_45)> <Delay = 0.00>
ST_147 : Operation 1494 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradswhi_V_addr, align 2" [src/kernel/cnn.h:256]   --->   Operation 1494 'store' <Predicate = (or_ln340_69 & overflow_43)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_147 : Operation 1495 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit504_ifconv" [src/kernel/cnn.h:256]   --->   Operation 1495 'br' <Predicate = (or_ln340_69 & overflow_43)> <Delay = 0.00>
ST_147 : Operation 1496 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradswho_V_addr, align 2" [src/kernel/cnn.h:257]   --->   Operation 1496 'store' <Predicate = (or_ln340_75 & !overflow_44 & underflow_46)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_147 : Operation 1497 [1/1] (0.00ns)   --->   "br label %._crit_edge5756" [src/kernel/cnn.h:257]   --->   Operation 1497 'br' <Predicate = (or_ln340_75 & !overflow_44 & underflow_46)> <Delay = 0.00>
ST_147 : Operation 1498 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradswho_V_addr, align 2" [src/kernel/cnn.h:257]   --->   Operation 1498 'store' <Predicate = (or_ln340_75 & overflow_44)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_147 : Operation 1499 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/kernel/cnn.h:257]   --->   Operation 1499 'br' <Predicate = (or_ln340_75 & overflow_44)> <Delay = 0.00>

State 148 <SV = 8> <Delay = 1.15>
ST_148 : Operation 1500 [1/1] (0.00ns)   --->   "%gradsbf_V_addr = getelementptr [320 x i16]* %gradsbf_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:261]   --->   Operation 1500 'getelementptr' 'gradsbf_V_addr' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1501 [2/2] (1.15ns)   --->   "%p_Val2_355 = load i16* %gradsbf_V_addr, align 2" [src/kernel/cnn.h:261]   --->   Operation 1501 'load' 'p_Val2_355' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_148 : Operation 1502 [1/1] (0.00ns)   --->   "%df_V_addr = getelementptr [320 x i16]* %df_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:261]   --->   Operation 1502 'getelementptr' 'df_V_addr' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1503 [2/2] (1.15ns)   --->   "%p_Val2_356 = load i16* %df_V_addr, align 2" [src/kernel/cnn.h:261]   --->   Operation 1503 'load' 'p_Val2_356' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 149 <SV = 9> <Delay = 1.76>
ST_149 : Operation 1504 [1/2] (1.15ns)   --->   "%p_Val2_355 = load i16* %gradsbf_V_addr, align 2" [src/kernel/cnn.h:261]   --->   Operation 1504 'load' 'p_Val2_355' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_149 : Operation 1505 [1/1] (0.00ns)   --->   "%lhs_V_21 = sext i16 %p_Val2_355 to i17" [src/kernel/cnn.h:261]   --->   Operation 1505 'sext' 'lhs_V_21' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1506 [1/2] (1.15ns)   --->   "%p_Val2_356 = load i16* %df_V_addr, align 2" [src/kernel/cnn.h:261]   --->   Operation 1506 'load' 'p_Val2_356' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_149 : Operation 1507 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i16 %p_Val2_356 to i17" [src/kernel/cnn.h:261]   --->   Operation 1507 'sext' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1508 [1/1] (0.60ns)   --->   "%ret_V_62 = add nsw i17 %rhs_V_8, %lhs_V_21" [src/kernel/cnn.h:261]   --->   Operation 1508 'add' 'ret_V_62' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1509 [1/1] (0.00ns)   --->   "%p_Result_407 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_62, i32 16)" [src/kernel/cnn.h:261]   --->   Operation 1509 'bitselect' 'p_Result_407' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1510 [1/1] (0.60ns)   --->   "%p_Val2_358 = add i16 %p_Val2_355, %p_Val2_356" [src/kernel/cnn.h:261]   --->   Operation 1510 'add' 'p_Val2_358' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1511 [1/1] (0.00ns)   --->   "%p_Result_408 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_358, i32 15)" [src/kernel/cnn.h:261]   --->   Operation 1511 'bitselect' 'p_Result_408' <Predicate = true> <Delay = 0.00>

State 150 <SV = 10> <Delay = 1.15>
ST_150 : Operation 1512 [1/1] (1.15ns)   --->   "store i16 %p_Val2_358, i16* %gradsbf_V_addr, align 2" [src/kernel/cnn.h:261]   --->   Operation 1512 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_150 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node overflow_32)   --->   "%xor_ln785_59 = xor i1 %p_Result_407, true" [src/kernel/cnn.h:261]   --->   Operation 1513 'xor' 'xor_ln785_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1514 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_32 = and i1 %p_Result_408, %xor_ln785_59" [src/kernel/cnn.h:261]   --->   Operation 1514 'and' 'overflow_32' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node underflow_34)   --->   "%xor_ln786_18 = xor i1 %p_Result_408, true" [src/kernel/cnn.h:261]   --->   Operation 1515 'xor' 'xor_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1516 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_34 = and i1 %p_Result_407, %xor_ln786_18" [src/kernel/cnn.h:261]   --->   Operation 1516 'and' 'underflow_34' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1517 [1/1] (0.12ns)   --->   "%xor_ln340_13 = xor i1 %p_Result_407, %p_Result_408" [src/kernel/cnn.h:261]   --->   Operation 1517 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1518 [1/1] (0.00ns)   --->   "br i1 %xor_ln340_13, label %34, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit365_ifconv" [src/kernel/cnn.h:261]   --->   Operation 1518 'br' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1519 [1/1] (0.00ns)   --->   "br i1 %overflow_32, label %35, label %36" [src/kernel/cnn.h:261]   --->   Operation 1519 'br' <Predicate = (xor_ln340_13)> <Delay = 0.00>
ST_150 : Operation 1520 [1/1] (0.00ns)   --->   "br i1 %underflow_34, label %37, label %._crit_edge5758" [src/kernel/cnn.h:261]   --->   Operation 1520 'br' <Predicate = (xor_ln340_13 & !overflow_32)> <Delay = 0.00>

State 151 <SV = 11> <Delay = 1.15>
ST_151 : Operation 1521 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradsbf_V_addr, align 2" [src/kernel/cnn.h:261]   --->   Operation 1521 'store' <Predicate = (xor_ln340_13 & !overflow_32 & underflow_34)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_151 : Operation 1522 [1/1] (0.00ns)   --->   "br label %._crit_edge5758" [src/kernel/cnn.h:261]   --->   Operation 1522 'br' <Predicate = (xor_ln340_13 & !overflow_32 & underflow_34)> <Delay = 0.00>
ST_151 : Operation 1523 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit365_ifconv"   --->   Operation 1523 'br' <Predicate = (xor_ln340_13 & !overflow_32)> <Delay = 0.00>
ST_151 : Operation 1524 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradsbf_V_addr, align 2" [src/kernel/cnn.h:261]   --->   Operation 1524 'store' <Predicate = (xor_ln340_13 & overflow_32)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_151 : Operation 1525 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit365_ifconv" [src/kernel/cnn.h:261]   --->   Operation 1525 'br' <Predicate = (xor_ln340_13 & overflow_32)> <Delay = 0.00>
ST_151 : Operation 1526 [1/1] (0.00ns)   --->   "%gradsbg_V_addr = getelementptr [320 x i16]* %gradsbg_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:262]   --->   Operation 1526 'getelementptr' 'gradsbg_V_addr' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1527 [2/2] (1.15ns)   --->   "%p_Val2_375 = load i16* %gradsbg_V_addr, align 2" [src/kernel/cnn.h:262]   --->   Operation 1527 'load' 'p_Val2_375' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_151 : Operation 1528 [1/1] (0.00ns)   --->   "%dg_V_addr_1 = getelementptr [320 x i16]* %dg_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:262]   --->   Operation 1528 'getelementptr' 'dg_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1529 [2/2] (1.15ns)   --->   "%p_Val2_376 = load i16* %dg_V_addr_1, align 2" [src/kernel/cnn.h:262]   --->   Operation 1529 'load' 'p_Val2_376' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 152 <SV = 12> <Delay = 1.76>
ST_152 : Operation 1530 [1/2] (1.15ns)   --->   "%p_Val2_375 = load i16* %gradsbg_V_addr, align 2" [src/kernel/cnn.h:262]   --->   Operation 1530 'load' 'p_Val2_375' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_152 : Operation 1531 [1/1] (0.00ns)   --->   "%lhs_V_25 = sext i16 %p_Val2_375 to i17" [src/kernel/cnn.h:262]   --->   Operation 1531 'sext' 'lhs_V_25' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1532 [1/2] (1.15ns)   --->   "%p_Val2_376 = load i16* %dg_V_addr_1, align 2" [src/kernel/cnn.h:262]   --->   Operation 1532 'load' 'p_Val2_376' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_152 : Operation 1533 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i16 %p_Val2_376 to i17" [src/kernel/cnn.h:262]   --->   Operation 1533 'sext' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1534 [1/1] (0.60ns)   --->   "%ret_V_63 = add nsw i17 %rhs_V_10, %lhs_V_25" [src/kernel/cnn.h:262]   --->   Operation 1534 'add' 'ret_V_63' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1535 [1/1] (0.00ns)   --->   "%p_Result_409 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_63, i32 16)" [src/kernel/cnn.h:262]   --->   Operation 1535 'bitselect' 'p_Result_409' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1536 [1/1] (0.60ns)   --->   "%p_Val2_378 = add i16 %p_Val2_375, %p_Val2_376" [src/kernel/cnn.h:262]   --->   Operation 1536 'add' 'p_Val2_378' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1537 [1/1] (0.00ns)   --->   "%p_Result_410 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_378, i32 15)" [src/kernel/cnn.h:262]   --->   Operation 1537 'bitselect' 'p_Result_410' <Predicate = true> <Delay = 0.00>

State 153 <SV = 13> <Delay = 1.15>
ST_153 : Operation 1538 [1/1] (1.15ns)   --->   "store i16 %p_Val2_378, i16* %gradsbg_V_addr, align 2" [src/kernel/cnn.h:262]   --->   Operation 1538 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_153 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node overflow_35)   --->   "%xor_ln785_60 = xor i1 %p_Result_409, true" [src/kernel/cnn.h:262]   --->   Operation 1539 'xor' 'xor_ln785_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1540 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_35 = and i1 %p_Result_410, %xor_ln785_60" [src/kernel/cnn.h:262]   --->   Operation 1540 'and' 'overflow_35' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node underflow_37)   --->   "%xor_ln786_21 = xor i1 %p_Result_410, true" [src/kernel/cnn.h:262]   --->   Operation 1541 'xor' 'xor_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1542 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_37 = and i1 %p_Result_409, %xor_ln786_21" [src/kernel/cnn.h:262]   --->   Operation 1542 'and' 'underflow_37' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1543 [1/1] (0.12ns)   --->   "%xor_ln340_14 = xor i1 %p_Result_409, %p_Result_410" [src/kernel/cnn.h:262]   --->   Operation 1543 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1544 [1/1] (0.00ns)   --->   "br i1 %xor_ln340_14, label %38, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit319_ifconv" [src/kernel/cnn.h:262]   --->   Operation 1544 'br' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1545 [1/1] (0.00ns)   --->   "br i1 %overflow_35, label %39, label %40" [src/kernel/cnn.h:262]   --->   Operation 1545 'br' <Predicate = (xor_ln340_14)> <Delay = 0.00>
ST_153 : Operation 1546 [1/1] (0.00ns)   --->   "br i1 %underflow_37, label %41, label %._crit_edge5760" [src/kernel/cnn.h:262]   --->   Operation 1546 'br' <Predicate = (xor_ln340_14 & !overflow_35)> <Delay = 0.00>

State 154 <SV = 14> <Delay = 1.15>
ST_154 : Operation 1547 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradsbg_V_addr, align 2" [src/kernel/cnn.h:262]   --->   Operation 1547 'store' <Predicate = (xor_ln340_14 & !overflow_35 & underflow_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_154 : Operation 1548 [1/1] (0.00ns)   --->   "br label %._crit_edge5760" [src/kernel/cnn.h:262]   --->   Operation 1548 'br' <Predicate = (xor_ln340_14 & !overflow_35 & underflow_37)> <Delay = 0.00>
ST_154 : Operation 1549 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit319_ifconv"   --->   Operation 1549 'br' <Predicate = (xor_ln340_14 & !overflow_35)> <Delay = 0.00>
ST_154 : Operation 1550 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradsbg_V_addr, align 2" [src/kernel/cnn.h:262]   --->   Operation 1550 'store' <Predicate = (xor_ln340_14 & overflow_35)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_154 : Operation 1551 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit319_ifconv" [src/kernel/cnn.h:262]   --->   Operation 1551 'br' <Predicate = (xor_ln340_14 & overflow_35)> <Delay = 0.00>
ST_154 : Operation 1552 [1/1] (0.00ns)   --->   "%gradsbi_V_addr = getelementptr [320 x i16]* %gradsbi_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:263]   --->   Operation 1552 'getelementptr' 'gradsbi_V_addr' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1553 [2/2] (1.15ns)   --->   "%p_Val2_384 = load i16* %gradsbi_V_addr, align 2" [src/kernel/cnn.h:263]   --->   Operation 1553 'load' 'p_Val2_384' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_154 : Operation 1554 [1/1] (0.00ns)   --->   "%di_V_addr_1 = getelementptr [320 x i16]* %di_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:263]   --->   Operation 1554 'getelementptr' 'di_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1555 [2/2] (1.15ns)   --->   "%p_Val2_385 = load i16* %di_V_addr_1, align 2" [src/kernel/cnn.h:263]   --->   Operation 1555 'load' 'p_Val2_385' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 155 <SV = 15> <Delay = 1.76>
ST_155 : Operation 1556 [1/2] (1.15ns)   --->   "%p_Val2_384 = load i16* %gradsbi_V_addr, align 2" [src/kernel/cnn.h:263]   --->   Operation 1556 'load' 'p_Val2_384' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_155 : Operation 1557 [1/1] (0.00ns)   --->   "%lhs_V_27 = sext i16 %p_Val2_384 to i17" [src/kernel/cnn.h:263]   --->   Operation 1557 'sext' 'lhs_V_27' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1558 [1/2] (1.15ns)   --->   "%p_Val2_385 = load i16* %di_V_addr_1, align 2" [src/kernel/cnn.h:263]   --->   Operation 1558 'load' 'p_Val2_385' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_155 : Operation 1559 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i16 %p_Val2_385 to i17" [src/kernel/cnn.h:263]   --->   Operation 1559 'sext' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1560 [1/1] (0.60ns)   --->   "%ret_V_64 = add nsw i17 %rhs_V_11, %lhs_V_27" [src/kernel/cnn.h:263]   --->   Operation 1560 'add' 'ret_V_64' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1561 [1/1] (0.00ns)   --->   "%p_Result_411 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_64, i32 16)" [src/kernel/cnn.h:263]   --->   Operation 1561 'bitselect' 'p_Result_411' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1562 [1/1] (0.60ns)   --->   "%p_Val2_387 = add i16 %p_Val2_384, %p_Val2_385" [src/kernel/cnn.h:263]   --->   Operation 1562 'add' 'p_Val2_387' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1563 [1/1] (0.00ns)   --->   "%p_Result_412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_387, i32 15)" [src/kernel/cnn.h:263]   --->   Operation 1563 'bitselect' 'p_Result_412' <Predicate = true> <Delay = 0.00>

State 156 <SV = 16> <Delay = 1.15>
ST_156 : Operation 1564 [1/1] (1.15ns)   --->   "store i16 %p_Val2_387, i16* %gradsbi_V_addr, align 2" [src/kernel/cnn.h:263]   --->   Operation 1564 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_156 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node overflow_37)   --->   "%xor_ln785_63 = xor i1 %p_Result_411, true" [src/kernel/cnn.h:263]   --->   Operation 1565 'xor' 'xor_ln785_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1566 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_37 = and i1 %p_Result_412, %xor_ln785_63" [src/kernel/cnn.h:263]   --->   Operation 1566 'and' 'overflow_37' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node underflow_39)   --->   "%xor_ln786_23 = xor i1 %p_Result_412, true" [src/kernel/cnn.h:263]   --->   Operation 1567 'xor' 'xor_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1568 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_39 = and i1 %p_Result_411, %xor_ln786_23" [src/kernel/cnn.h:263]   --->   Operation 1568 'and' 'underflow_39' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1569 [1/1] (0.12ns)   --->   "%xor_ln340_15 = xor i1 %p_Result_411, %p_Result_412" [src/kernel/cnn.h:263]   --->   Operation 1569 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1570 [1/1] (0.00ns)   --->   "br i1 %xor_ln340_15, label %42, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit273_ifconv" [src/kernel/cnn.h:263]   --->   Operation 1570 'br' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1571 [1/1] (0.00ns)   --->   "br i1 %overflow_37, label %43, label %44" [src/kernel/cnn.h:263]   --->   Operation 1571 'br' <Predicate = (xor_ln340_15)> <Delay = 0.00>
ST_156 : Operation 1572 [1/1] (0.00ns)   --->   "br i1 %underflow_39, label %45, label %._crit_edge5762" [src/kernel/cnn.h:263]   --->   Operation 1572 'br' <Predicate = (xor_ln340_15 & !overflow_37)> <Delay = 0.00>

State 157 <SV = 17> <Delay = 1.15>
ST_157 : Operation 1573 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradsbi_V_addr, align 2" [src/kernel/cnn.h:263]   --->   Operation 1573 'store' <Predicate = (xor_ln340_15 & !overflow_37 & underflow_39)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_157 : Operation 1574 [1/1] (0.00ns)   --->   "br label %._crit_edge5762" [src/kernel/cnn.h:263]   --->   Operation 1574 'br' <Predicate = (xor_ln340_15 & !overflow_37 & underflow_39)> <Delay = 0.00>
ST_157 : Operation 1575 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit273_ifconv"   --->   Operation 1575 'br' <Predicate = (xor_ln340_15 & !overflow_37)> <Delay = 0.00>
ST_157 : Operation 1576 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradsbi_V_addr, align 2" [src/kernel/cnn.h:263]   --->   Operation 1576 'store' <Predicate = (xor_ln340_15 & overflow_37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_157 : Operation 1577 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit273_ifconv" [src/kernel/cnn.h:263]   --->   Operation 1577 'br' <Predicate = (xor_ln340_15 & overflow_37)> <Delay = 0.00>
ST_157 : Operation 1578 [1/1] (0.00ns)   --->   "%gradsbo_V_addr = getelementptr [320 x i16]* %gradsbo_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:264]   --->   Operation 1578 'getelementptr' 'gradsbo_V_addr' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1579 [2/2] (1.15ns)   --->   "%p_Val2_393 = load i16* %gradsbo_V_addr, align 2" [src/kernel/cnn.h:264]   --->   Operation 1579 'load' 'p_Val2_393' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_157 : Operation 1580 [1/1] (0.00ns)   --->   "%do_V_addr_1 = getelementptr [320 x i16]* %do_V, i64 0, i64 %zext_ln249" [src/kernel/cnn.h:264]   --->   Operation 1580 'getelementptr' 'do_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1581 [2/2] (1.15ns)   --->   "%p_Val2_394 = load i16* %do_V_addr_1, align 2" [src/kernel/cnn.h:264]   --->   Operation 1581 'load' 'p_Val2_394' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 158 <SV = 18> <Delay = 1.76>
ST_158 : Operation 1582 [1/2] (1.15ns)   --->   "%p_Val2_393 = load i16* %gradsbo_V_addr, align 2" [src/kernel/cnn.h:264]   --->   Operation 1582 'load' 'p_Val2_393' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_158 : Operation 1583 [1/1] (0.00ns)   --->   "%lhs_V_29 = sext i16 %p_Val2_393 to i17" [src/kernel/cnn.h:264]   --->   Operation 1583 'sext' 'lhs_V_29' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1584 [1/2] (1.15ns)   --->   "%p_Val2_394 = load i16* %do_V_addr_1, align 2" [src/kernel/cnn.h:264]   --->   Operation 1584 'load' 'p_Val2_394' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_158 : Operation 1585 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i16 %p_Val2_394 to i17" [src/kernel/cnn.h:264]   --->   Operation 1585 'sext' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1586 [1/1] (0.60ns)   --->   "%ret_V_65 = add nsw i17 %rhs_V_12, %lhs_V_29" [src/kernel/cnn.h:264]   --->   Operation 1586 'add' 'ret_V_65' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1587 [1/1] (0.00ns)   --->   "%p_Result_413 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_65, i32 16)" [src/kernel/cnn.h:264]   --->   Operation 1587 'bitselect' 'p_Result_413' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1588 [1/1] (0.60ns)   --->   "%p_Val2_396 = add i16 %p_Val2_393, %p_Val2_394" [src/kernel/cnn.h:264]   --->   Operation 1588 'add' 'p_Val2_396' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1589 [1/1] (0.00ns)   --->   "%p_Result_414 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_396, i32 15)" [src/kernel/cnn.h:264]   --->   Operation 1589 'bitselect' 'p_Result_414' <Predicate = true> <Delay = 0.00>

State 159 <SV = 19> <Delay = 1.15>
ST_159 : Operation 1590 [1/1] (1.15ns)   --->   "store i16 %p_Val2_396, i16* %gradsbo_V_addr, align 2" [src/kernel/cnn.h:264]   --->   Operation 1590 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_159 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node overflow_39)   --->   "%xor_ln785_64 = xor i1 %p_Result_413, true" [src/kernel/cnn.h:264]   --->   Operation 1591 'xor' 'xor_ln785_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1592 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_39 = and i1 %p_Result_414, %xor_ln785_64" [src/kernel/cnn.h:264]   --->   Operation 1592 'and' 'overflow_39' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node underflow_41)   --->   "%xor_ln786_25 = xor i1 %p_Result_414, true" [src/kernel/cnn.h:264]   --->   Operation 1593 'xor' 'xor_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1594 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_41 = and i1 %p_Result_413, %xor_ln786_25" [src/kernel/cnn.h:264]   --->   Operation 1594 'and' 'underflow_41' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1595 [1/1] (0.12ns)   --->   "%xor_ln340_16 = xor i1 %p_Result_413, %p_Result_414" [src/kernel/cnn.h:264]   --->   Operation 1595 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1596 [1/1] (0.00ns)   --->   "br i1 %xor_ln340_16, label %46, label %two_end" [src/kernel/cnn.h:264]   --->   Operation 1596 'br' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1597 [1/1] (0.00ns)   --->   "br i1 %overflow_39, label %47, label %48" [src/kernel/cnn.h:264]   --->   Operation 1597 'br' <Predicate = (xor_ln340_16)> <Delay = 0.00>
ST_159 : Operation 1598 [1/1] (0.00ns)   --->   "br i1 %underflow_41, label %49, label %._crit_edge5764" [src/kernel/cnn.h:264]   --->   Operation 1598 'br' <Predicate = (xor_ln340_16 & !overflow_39)> <Delay = 0.00>

State 160 <SV = 20> <Delay = 1.15>
ST_160 : Operation 1599 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %gradsbo_V_addr, align 2" [src/kernel/cnn.h:264]   --->   Operation 1599 'store' <Predicate = (xor_ln340_16 & !overflow_39 & underflow_41)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_160 : Operation 1600 [1/1] (0.00ns)   --->   "br label %._crit_edge5764" [src/kernel/cnn.h:264]   --->   Operation 1600 'br' <Predicate = (xor_ln340_16 & !overflow_39 & underflow_41)> <Delay = 0.00>
ST_160 : Operation 1601 [1/1] (0.00ns)   --->   "br label %two_end"   --->   Operation 1601 'br' <Predicate = (xor_ln340_16 & !overflow_39)> <Delay = 0.00>
ST_160 : Operation 1602 [1/1] (1.15ns)   --->   "store i16 32767, i16* %gradsbo_V_addr, align 2" [src/kernel/cnn.h:264]   --->   Operation 1602 'store' <Predicate = (xor_ln340_16 & overflow_39)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_160 : Operation 1603 [1/1] (0.00ns)   --->   "br label %two_end" [src/kernel/cnn.h:264]   --->   Operation 1603 'br' <Predicate = (xor_ln340_16 & overflow_39)> <Delay = 0.00>
ST_160 : Operation 1604 [1/1] (0.00ns)   --->   "%empty_312 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str65, i32 %tmp_68)" [src/kernel/cnn.h:266]   --->   Operation 1604 'specregionend' 'empty_312' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1605 [1/1] (0.00ns)   --->   "br label %.preheader5710" [src/kernel/cnn.h:243]   --->   Operation 1605 'br' <Predicate = true> <Delay = 0.00>

State 161 <SV = 6> <Delay = 2.05>
ST_161 : Operation 1606 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %.preheader.preheader ], [ %add_ln273, %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi35ELi11ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]" [src/kernel/cnn.h:273]   --->   Operation 1606 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1607 [1/1] (0.00ns)   --->   "%k13_0 = phi i9 [ 0, %.preheader.preheader ], [ %select_ln273_1, %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi35ELi11ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]" [src/kernel/cnn.h:273]   --->   Operation 1607 'phi' 'k13_0' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1608 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %.preheader.preheader ], [ %i, %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi35ELi11ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 1608 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112)"   --->   Operation 1609 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1610 [1/1] (0.68ns)   --->   "%icmp_ln273 = icmp eq i17 %indvar_flatten, -28672" [src/kernel/cnn.h:273]   --->   Operation 1610 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1611 [1/1] (0.59ns)   --->   "%add_ln273 = add i17 %indvar_flatten, 1" [src/kernel/cnn.h:273]   --->   Operation 1611 'add' 'add_ln273' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1612 [1/1] (0.00ns)   --->   "br i1 %icmp_ln273, label %59, label %.preheader" [src/kernel/cnn.h:273]   --->   Operation 1612 'br' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1613 [1/1] (0.51ns)   --->   "%k_4 = add i9 1, %k13_0" [src/kernel/cnn.h:273]   --->   Operation 1613 'add' 'k_4' <Predicate = (!icmp_ln273)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1614 [1/1] (0.59ns)   --->   "%icmp_ln275 = icmp eq i9 %i_0, -192" [src/kernel/cnn.h:275]   --->   Operation 1614 'icmp' 'icmp_ln275' <Predicate = (!icmp_ln273)> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1615 [1/1] (0.30ns)   --->   "%select_ln273 = select i1 %icmp_ln275, i9 0, i9 %i_0" [src/kernel/cnn.h:273]   --->   Operation 1615 'select' 'select_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1616 [1/1] (0.30ns)   --->   "%select_ln273_1 = select i1 %icmp_ln275, i9 %k_4, i9 %k13_0" [src/kernel/cnn.h:273]   --->   Operation 1616 'select' 'select_ln273_1' <Predicate = (!icmp_ln273)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i9 %select_ln273 to i64" [src/kernel/cnn.h:278]   --->   Operation 1617 'zext' 'zext_ln278' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_161 : Operation 1618 [1/1] (0.00ns)   --->   "%di_V_addr = getelementptr [320 x i16]* %di_V, i64 0, i64 %zext_ln278" [src/kernel/cnn.h:278]   --->   Operation 1618 'getelementptr' 'di_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_161 : Operation 1619 [2/2] (1.15ns)   --->   "%di_V_load = load i16* %di_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1619 'load' 'di_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_161 : Operation 1620 [1/1] (0.00ns)   --->   "%df_V_addr_2 = getelementptr [320 x i16]* %df_V, i64 0, i64 %zext_ln278" [src/kernel/cnn.h:278]   --->   Operation 1620 'getelementptr' 'df_V_addr_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_161 : Operation 1621 [2/2] (1.15ns)   --->   "%df_V_load_1 = load i16* %df_V_addr_2, align 2" [src/kernel/cnn.h:278]   --->   Operation 1621 'load' 'df_V_load_1' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_161 : Operation 1622 [1/1] (0.00ns)   --->   "%do_V_addr = getelementptr [320 x i16]* %do_V, i64 0, i64 %zext_ln278" [src/kernel/cnn.h:278]   --->   Operation 1622 'getelementptr' 'do_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_161 : Operation 1623 [2/2] (1.15ns)   --->   "%do_V_load = load i16* %do_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1623 'load' 'do_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_161 : Operation 1624 [1/1] (0.00ns)   --->   "%dg_V_addr = getelementptr [320 x i16]* %dg_V, i64 0, i64 %zext_ln278" [src/kernel/cnn.h:278]   --->   Operation 1624 'getelementptr' 'dg_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_161 : Operation 1625 [2/2] (1.15ns)   --->   "%dg_V_load = load i16* %dg_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1625 'load' 'dg_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_161 : Operation 1626 [1/1] (0.00ns)   --->   "%dh_V_addr_4 = getelementptr [320 x i16]* %dh_V, i64 0, i64 %zext_ln278" [src/kernel/cnn.h:283]   --->   Operation 1626 'getelementptr' 'dh_V_addr_4' <Predicate = (!icmp_ln273)> <Delay = 0.00>

State 162 <SV = 7> <Delay = 2.33>
ST_162 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i9 %select_ln273_1 to i15" [src/kernel/cnn.h:273]   --->   Operation 1627 'zext' 'zext_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1628 [1/1] (0.00ns)   --->   "%shl_ln278_2 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %select_ln273, i8 0)" [src/kernel/cnn.h:278]   --->   Operation 1628 'bitconcatenate' 'shl_ln278_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1629 [1/1] (0.00ns)   --->   "%shl_ln278_3 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %select_ln273, i6 0)" [src/kernel/cnn.h:278]   --->   Operation 1629 'bitconcatenate' 'shl_ln278_3' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1630 [1/1] (0.58ns)   --->   "%add_ln278_3 = add i15 %shl_ln278_3, %zext_ln273" [src/kernel/cnn.h:278]   --->   Operation 1630 'add' 'add_ln278_3' <Predicate = (!icmp_ln273)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln278_4 = zext i15 %add_ln278_3 to i17" [src/kernel/cnn.h:278]   --->   Operation 1631 'zext' 'zext_ln278_4' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1632 [1/1] (0.59ns)   --->   "%add_ln278_1 = add i17 %zext_ln278_4, %shl_ln278_2" [src/kernel/cnn.h:278]   --->   Operation 1632 'add' 'add_ln278_1' <Predicate = (!icmp_ln273)> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln278_1 = zext i17 %add_ln278_1 to i64" [src/kernel/cnn.h:278]   --->   Operation 1633 'zext' 'zext_ln278_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1634 [1/2] (1.15ns)   --->   "%di_V_load = load i16* %di_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1634 'load' 'di_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_162 : Operation 1635 [1/1] (0.00ns)   --->   "%wxi_V_addr = getelementptr [102400 x i16]* %wxi_V, i64 0, i64 %zext_ln278_1" [src/kernel/cnn.h:278]   --->   Operation 1635 'getelementptr' 'wxi_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1636 [3/3] (1.15ns)   --->   "%wxi_V_load = load i16* %wxi_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1636 'load' 'wxi_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_162 : Operation 1637 [1/2] (1.15ns)   --->   "%df_V_load_1 = load i16* %df_V_addr_2, align 2" [src/kernel/cnn.h:278]   --->   Operation 1637 'load' 'df_V_load_1' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_162 : Operation 1638 [1/1] (0.00ns)   --->   "%wxf_V_addr21 = getelementptr [102400 x i16]* %wxf_V, i64 0, i64 %zext_ln278_1" [src/kernel/cnn.h:278]   --->   Operation 1638 'getelementptr' 'wxf_V_addr21' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1639 [3/3] (1.15ns)   --->   "%wxf_V_load = load i16* %wxf_V_addr21, align 2" [src/kernel/cnn.h:278]   --->   Operation 1639 'load' 'wxf_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_162 : Operation 1640 [1/2] (1.15ns)   --->   "%do_V_load = load i16* %do_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1640 'load' 'do_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_162 : Operation 1641 [1/1] (0.00ns)   --->   "%wxo_V_addr = getelementptr [102400 x i16]* %wxo_V, i64 0, i64 %zext_ln278_1" [src/kernel/cnn.h:278]   --->   Operation 1641 'getelementptr' 'wxo_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1642 [3/3] (1.15ns)   --->   "%wxo_V_load = load i16* %wxo_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1642 'load' 'wxo_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_162 : Operation 1643 [1/2] (1.15ns)   --->   "%dg_V_load = load i16* %dg_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1643 'load' 'dg_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_162 : Operation 1644 [1/1] (0.00ns)   --->   "%wxg_V_addr = getelementptr [102400 x i16]* %wxg_V, i64 0, i64 %zext_ln278_1" [src/kernel/cnn.h:278]   --->   Operation 1644 'getelementptr' 'wxg_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1645 [3/3] (1.15ns)   --->   "%wxg_V_load = load i16* %wxg_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1645 'load' 'wxg_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_162 : Operation 1646 [1/1] (0.00ns)   --->   "%whi_V_addr = getelementptr [102400 x i16]* %whi_V, i64 0, i64 %zext_ln278_1" [src/kernel/cnn.h:283]   --->   Operation 1646 'getelementptr' 'whi_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1647 [3/3] (1.15ns)   --->   "%whi_V_load = load i16* %whi_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1647 'load' 'whi_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_162 : Operation 1648 [1/1] (0.00ns)   --->   "%whf_V_addr = getelementptr [102400 x i16]* %whf_V, i64 0, i64 %zext_ln278_1" [src/kernel/cnn.h:283]   --->   Operation 1648 'getelementptr' 'whf_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1649 [3/3] (1.15ns)   --->   "%whf_V_load = load i16* %whf_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1649 'load' 'whf_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_162 : Operation 1650 [1/1] (0.00ns)   --->   "%who_V_addr = getelementptr [102400 x i16]* %who_V, i64 0, i64 %zext_ln278_1" [src/kernel/cnn.h:283]   --->   Operation 1650 'getelementptr' 'who_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1651 [3/3] (1.15ns)   --->   "%who_V_load = load i16* %who_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1651 'load' 'who_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_162 : Operation 1652 [1/1] (0.00ns)   --->   "%whg_V_addr = getelementptr [102400 x i16]* %whg_V, i64 0, i64 %zext_ln278_1" [src/kernel/cnn.h:283]   --->   Operation 1652 'getelementptr' 'whg_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_162 : Operation 1653 [3/3] (1.15ns)   --->   "%whg_V_load = load i16* %whg_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1653 'load' 'whg_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 163 <SV = 8> <Delay = 1.15>
ST_163 : Operation 1654 [2/3] (1.15ns)   --->   "%wxi_V_load = load i16* %wxi_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1654 'load' 'wxi_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_163 : Operation 1655 [2/3] (1.15ns)   --->   "%wxf_V_load = load i16* %wxf_V_addr21, align 2" [src/kernel/cnn.h:278]   --->   Operation 1655 'load' 'wxf_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_163 : Operation 1656 [2/3] (1.15ns)   --->   "%wxo_V_load = load i16* %wxo_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1656 'load' 'wxo_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_163 : Operation 1657 [2/3] (1.15ns)   --->   "%wxg_V_load = load i16* %wxg_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1657 'load' 'wxg_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_163 : Operation 1658 [2/3] (1.15ns)   --->   "%whi_V_load = load i16* %whi_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1658 'load' 'whi_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_163 : Operation 1659 [2/3] (1.15ns)   --->   "%whf_V_load = load i16* %whf_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1659 'load' 'whf_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_163 : Operation 1660 [2/3] (1.15ns)   --->   "%who_V_load = load i16* %who_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1660 'load' 'who_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_163 : Operation 1661 [2/3] (1.15ns)   --->   "%whg_V_load = load i16* %whg_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1661 'load' 'whg_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 164 <SV = 9> <Delay = 1.69>
ST_164 : Operation 1662 [1/1] (0.00ns)   --->   "%r_V = sext i16 %di_V_load to i32" [src/kernel/cnn.h:278]   --->   Operation 1662 'sext' 'r_V' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_164 : Operation 1663 [1/3] (1.15ns)   --->   "%wxi_V_load = load i16* %wxi_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1663 'load' 'wxi_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_164 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i16 %wxi_V_load to i32" [src/kernel/cnn.h:278]   --->   Operation 1664 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_164 : Operation 1665 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_121 = mul nsw i32 %r_V, %sext_ln1118_16" [src/kernel/cnn.h:278]   --->   Operation 1665 'mul' 'r_V_121' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1666 [1/1] (0.00ns)   --->   "%r_V_81 = sext i16 %df_V_load_1 to i32" [src/kernel/cnn.h:278]   --->   Operation 1666 'sext' 'r_V_81' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_164 : Operation 1667 [1/3] (1.15ns)   --->   "%wxf_V_load = load i16* %wxf_V_addr21, align 2" [src/kernel/cnn.h:278]   --->   Operation 1667 'load' 'wxf_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_164 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i16 %wxf_V_load to i32" [src/kernel/cnn.h:278]   --->   Operation 1668 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_164 : Operation 1669 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_122 = mul nsw i32 %r_V_81, %sext_ln1118_17" [src/kernel/cnn.h:278]   --->   Operation 1669 'mul' 'r_V_122' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1670 [1/3] (1.15ns)   --->   "%wxo_V_load = load i16* %wxo_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1670 'load' 'wxo_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_164 : Operation 1671 [1/3] (1.15ns)   --->   "%wxg_V_load = load i16* %wxg_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1671 'load' 'wxg_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_164 : Operation 1672 [1/3] (1.15ns)   --->   "%whi_V_load = load i16* %whi_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1672 'load' 'whi_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_164 : Operation 1673 [1/3] (1.15ns)   --->   "%whf_V_load = load i16* %whf_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1673 'load' 'whf_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_164 : Operation 1674 [1/3] (1.15ns)   --->   "%who_V_load = load i16* %who_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1674 'load' 'who_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_164 : Operation 1675 [1/3] (1.15ns)   --->   "%whg_V_load = load i16* %whg_V_addr, align 2" [src/kernel/cnn.h:283]   --->   Operation 1675 'load' 'whg_V_load' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_164 : Operation 1676 [1/1] (0.51ns)   --->   "%i = add i9 %select_ln273, 1" [src/kernel/cnn.h:275]   --->   Operation 1676 'add' 'i' <Predicate = (!icmp_ln273)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1677 [1/1] (0.00ns)   --->   "br label %50"   --->   Operation 1677 'br' <Predicate = (!icmp_ln273)> <Delay = 0.00>

State 165 <SV = 10> <Delay = 0.53>
ST_165 : Operation 1678 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_121 = mul nsw i32 %r_V, %sext_ln1118_16" [src/kernel/cnn.h:278]   --->   Operation 1678 'mul' 'r_V_121' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1679 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_122 = mul nsw i32 %r_V_81, %sext_ln1118_17" [src/kernel/cnn.h:278]   --->   Operation 1679 'mul' 'r_V_122' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1680 [1/1] (0.00ns)   --->   "%r_V_83 = sext i16 %do_V_load to i32" [src/kernel/cnn.h:278]   --->   Operation 1680 'sext' 'r_V_83' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_165 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i16 %wxo_V_load to i32" [src/kernel/cnn.h:278]   --->   Operation 1681 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_165 : Operation 1682 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_123 = mul nsw i32 %r_V_83, %sext_ln1118_18" [src/kernel/cnn.h:278]   --->   Operation 1682 'mul' 'r_V_123' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1683 [1/1] (0.00ns)   --->   "%r_V_85 = sext i16 %dg_V_load to i32" [src/kernel/cnn.h:278]   --->   Operation 1683 'sext' 'r_V_85' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_165 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i16 %wxg_V_load to i32" [src/kernel/cnn.h:278]   --->   Operation 1684 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_165 : Operation 1685 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_124 = mul nsw i32 %r_V_85, %sext_ln1118_19" [src/kernel/cnn.h:278]   --->   Operation 1685 'mul' 'r_V_124' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 166 <SV = 11> <Delay = 0.53>
ST_166 : Operation 1686 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_121 = mul nsw i32 %r_V, %sext_ln1118_16" [src/kernel/cnn.h:278]   --->   Operation 1686 'mul' 'r_V_121' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1687 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_122 = mul nsw i32 %r_V_81, %sext_ln1118_17" [src/kernel/cnn.h:278]   --->   Operation 1687 'mul' 'r_V_122' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1688 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_123 = mul nsw i32 %r_V_83, %sext_ln1118_18" [src/kernel/cnn.h:278]   --->   Operation 1688 'mul' 'r_V_123' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1689 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_124 = mul nsw i32 %r_V_85, %sext_ln1118_19" [src/kernel/cnn.h:278]   --->   Operation 1689 'mul' 'r_V_124' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i16 %whi_V_load to i32" [src/kernel/cnn.h:283]   --->   Operation 1690 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1691 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_117 = mul nsw i32 %r_V, %sext_ln1118_21" [src/kernel/cnn.h:283]   --->   Operation 1691 'mul' 'r_V_117' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i16 %whf_V_load to i32" [src/kernel/cnn.h:283]   --->   Operation 1692 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1693 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_118 = mul nsw i32 %r_V_81, %sext_ln1118_22" [src/kernel/cnn.h:283]   --->   Operation 1693 'mul' 'r_V_118' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 167 <SV = 12> <Delay = 2.28>
ST_167 : Operation 1694 [1/1] (0.00ns)   --->   "%i_0_cast146 = zext i9 %select_ln273 to i13" [src/kernel/cnn.h:273]   --->   Operation 1694 'zext' 'i_0_cast146' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_167 : Operation 1695 [1/1] (0.54ns)   --->   "%add_ln278_2 = add i13 %shl_ln278_1, %i_0_cast146" [src/kernel/cnn.h:278]   --->   Operation 1695 'add' 'add_ln278_2' <Predicate = (!icmp_ln273)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln278_2 = zext i13 %add_ln278_2 to i15" [src/kernel/cnn.h:278]   --->   Operation 1696 'zext' 'zext_ln278_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_167 : Operation 1697 [1/1] (0.58ns)   --->   "%add_ln278 = add i15 %zext_ln278_2, %shl_ln6" [src/kernel/cnn.h:278]   --->   Operation 1697 'add' 'add_ln278' <Predicate = (!icmp_ln273)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln278_3 = zext i15 %add_ln278 to i64" [src/kernel/cnn.h:278]   --->   Operation 1698 'zext' 'zext_ln278_3' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_167 : Operation 1699 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_121 = mul nsw i32 %r_V, %sext_ln1118_16" [src/kernel/cnn.h:278]   --->   Operation 1699 'mul' 'r_V_121' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 1700 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %r_V_121 to i27" [src/kernel/cnn.h:278]   --->   Operation 1700 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_167 : Operation 1701 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_122 = mul nsw i32 %r_V_81, %sext_ln1118_17" [src/kernel/cnn.h:278]   --->   Operation 1701 'mul' 'r_V_122' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 1702 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i32 %r_V_122 to i27" [src/kernel/cnn.h:278]   --->   Operation 1702 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_167 : Operation 1703 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_123 = mul nsw i32 %r_V_83, %sext_ln1118_18" [src/kernel/cnn.h:278]   --->   Operation 1703 'mul' 'r_V_123' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 1704 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_124 = mul nsw i32 %r_V_85, %sext_ln1118_19" [src/kernel/cnn.h:278]   --->   Operation 1704 'mul' 'r_V_124' <Predicate = (!icmp_ln273)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 1705 [1/1] (0.00ns)   --->   "%dout_V_addr = getelementptr [48000 x i16]* %dout_V, i64 0, i64 %zext_ln278_3" [src/kernel/cnn.h:278]   --->   Operation 1705 'getelementptr' 'dout_V_addr' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_167 : Operation 1706 [2/2] (1.15ns)   --->   "%p_Val2_350 = load i16* %dout_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1706 'load' 'p_Val2_350' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_167 : Operation 1707 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_117 = mul nsw i32 %r_V, %sext_ln1118_21" [src/kernel/cnn.h:283]   --->   Operation 1707 'mul' 'r_V_117' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 1708 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_118 = mul nsw i32 %r_V_81, %sext_ln1118_22" [src/kernel/cnn.h:283]   --->   Operation 1708 'mul' 'r_V_118' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %who_V_load to i32" [src/kernel/cnn.h:283]   --->   Operation 1709 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1710 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_119 = mul nsw i32 %r_V_83, %sext_ln1118_23" [src/kernel/cnn.h:283]   --->   Operation 1710 'mul' 'r_V_119' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %whg_V_load to i32" [src/kernel/cnn.h:283]   --->   Operation 1711 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1712 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_120 = mul nsw i32 %r_V_85, %sext_ln1118_24" [src/kernel/cnn.h:283]   --->   Operation 1712 'mul' 'r_V_120' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 168 <SV = 13> <Delay = 1.89>
ST_168 : Operation 1713 [1/1] (0.00ns)   --->   "%lhs_V_19 = sext i32 %r_V_121 to i33" [src/kernel/cnn.h:278]   --->   Operation 1713 'sext' 'lhs_V_19' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1714 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i32 %r_V_122 to i33" [src/kernel/cnn.h:278]   --->   Operation 1714 'sext' 'rhs_V_7' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_70 = add nsw i33 %lhs_V_19, %rhs_V_7" [src/kernel/cnn.h:278]   --->   Operation 1715 'add' 'ret_V_70' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1716 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_123 = mul nsw i32 %r_V_83, %sext_ln1118_18" [src/kernel/cnn.h:278]   --->   Operation 1716 'mul' 'r_V_123' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1717 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i32 %r_V_123 to i27" [src/kernel/cnn.h:278]   --->   Operation 1717 'trunc' 'trunc_ln1118_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i32 %r_V_123 to i33" [src/kernel/cnn.h:278]   --->   Operation 1718 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1719 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_71 = add i33 %ret_V_70, %sext_ln703_9" [src/kernel/cnn.h:278]   --->   Operation 1719 'add' 'ret_V_71' <Predicate = (!icmp_ln273)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i33 %ret_V_71 to i34" [src/kernel/cnn.h:278]   --->   Operation 1720 'sext' 'sext_ln1192' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1721 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_124 = mul nsw i32 %r_V_85, %sext_ln1118_19" [src/kernel/cnn.h:278]   --->   Operation 1721 'mul' 'r_V_124' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1722 [1/1] (0.00ns)   --->   "%trunc_ln1118_3 = trunc i32 %r_V_124 to i27" [src/kernel/cnn.h:278]   --->   Operation 1722 'trunc' 'trunc_ln1118_3' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i32 %r_V_124 to i34" [src/kernel/cnn.h:278]   --->   Operation 1723 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i33 %ret_V_71 to i29" [src/kernel/cnn.h:278]   --->   Operation 1724 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1725 [1/1] (0.00ns)   --->   "%trunc_ln1192_2 = trunc i32 %r_V_124 to i29" [src/kernel/cnn.h:278]   --->   Operation 1725 'trunc' 'trunc_ln1192_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln1192_3 = trunc i33 %ret_V_71 to i28" [src/kernel/cnn.h:278]   --->   Operation 1726 'trunc' 'trunc_ln1192_3' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1727 [1/1] (0.00ns)   --->   "%trunc_ln1192_4 = trunc i32 %r_V_124 to i28" [src/kernel/cnn.h:278]   --->   Operation 1727 'trunc' 'trunc_ln1192_4' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_72 = add i34 %sext_ln1192, %sext_ln703_10" [src/kernel/cnn.h:278]   --->   Operation 1728 'add' 'ret_V_72' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1729 [1/2] (1.15ns)   --->   "%p_Val2_350 = load i16* %dout_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1729 'load' 'p_Val2_350' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_168 : Operation 1730 [1/1] (0.00ns)   --->   "%lhs_V_20 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_350, i12 0)" [src/kernel/cnn.h:278]   --->   Operation 1730 'bitconcatenate' 'lhs_V_20' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i28 %lhs_V_20 to i34" [src/kernel/cnn.h:278]   --->   Operation 1731 'sext' 'sext_ln728_11' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_11 = add i27 %trunc_ln1118_1, %trunc_ln1118" [src/kernel/cnn.h:278]   --->   Operation 1732 'add' 'add_ln1192_11' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1733 [1/1] (0.63ns)   --->   "%add_ln1192_12 = add i27 %trunc_ln1118_2, %trunc_ln1118_3" [src/kernel/cnn.h:278]   --->   Operation 1733 'add' 'add_ln1192_12' <Predicate = (!icmp_ln273)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1734 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i27 %add_ln1192_12, %add_ln1192_11" [src/kernel/cnn.h:278]   --->   Operation 1734 'add' 'add_ln1192' <Predicate = (!icmp_ln273)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_13 = add i28 %trunc_ln1192_4, %trunc_ln1192_3" [src/kernel/cnn.h:278]   --->   Operation 1735 'add' 'add_ln1192_13' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1736 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_73 = add i34 %sext_ln728_11, %ret_V_72" [src/kernel/cnn.h:278]   --->   Operation 1736 'add' 'ret_V_73' <Predicate = (!icmp_ln273)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1737 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i28 %add_ln1192_13, %lhs_V_20" [src/kernel/cnn.h:278]   --->   Operation 1737 'add' 'add_ln1192_17' <Predicate = (!icmp_ln273)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1738 [1/1] (0.00ns)   --->   "%p_Result_418 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %ret_V_73, i32 33)" [src/kernel/cnn.h:278]   --->   Operation 1738 'bitselect' 'p_Result_418' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1739 [1/1] (0.00ns)   --->   "%p_Val2_353 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %add_ln1192_17, i32 12, i32 27)" [src/kernel/cnn.h:278]   --->   Operation 1739 'partselect' 'p_Val2_353' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %add_ln1192, i32 11)" [src/kernel/cnn.h:278]   --->   Operation 1740 'bitselect' 'tmp_497' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_51 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %ret_V_73, i32 29, i32 33)" [src/kernel/cnn.h:278]   --->   Operation 1741 'partselect' 'tmp_51' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_52 = call i6 @_ssdm_op_PartSelect.i6.i34.i32.i32(i34 %ret_V_73, i32 28, i32 33)" [src/kernel/cnn.h:278]   --->   Operation 1742 'partselect' 'tmp_52' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_168 : Operation 1743 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_117 = mul nsw i32 %r_V, %sext_ln1118_21" [src/kernel/cnn.h:283]   --->   Operation 1743 'mul' 'r_V_117' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1744 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_118 = mul nsw i32 %r_V_81, %sext_ln1118_22" [src/kernel/cnn.h:283]   --->   Operation 1744 'mul' 'r_V_118' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1745 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_119 = mul nsw i32 %r_V_83, %sext_ln1118_23" [src/kernel/cnn.h:283]   --->   Operation 1745 'mul' 'r_V_119' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 1746 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_120 = mul nsw i32 %r_V_85, %sext_ln1118_24" [src/kernel/cnn.h:283]   --->   Operation 1746 'mul' 'r_V_120' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 169 <SV = 14> <Delay = 1.76>
ST_169 : Operation 1747 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @three_L_str)"   --->   Operation 1747 'specloopname' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1748 [1/1] (0.00ns)   --->   "%empty_313 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102400, i64 102400, i64 102400)"   --->   Operation 1748 'speclooptripcount' 'empty_313' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1749 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112)"   --->   Operation 1749 'specpipeline' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_14 = add i29 %trunc_ln1192_2, %trunc_ln1192" [src/kernel/cnn.h:278]   --->   Operation 1750 'add' 'add_ln1192_14' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i28 %lhs_V_20 to i29" [src/kernel/cnn.h:278]   --->   Operation 1751 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1752 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_16 = add i29 %add_ln1192_14, %sext_ln1192_1" [src/kernel/cnn.h:278]   --->   Operation 1752 'add' 'add_ln1192_16' <Predicate = (!icmp_ln273)> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node carry_49)   --->   "%p_Result_419 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %add_ln1192_17, i32 27)" [src/kernel/cnn.h:278]   --->   Operation 1753 'bitselect' 'p_Result_419' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln415_23 = zext i1 %tmp_497 to i16" [src/kernel/cnn.h:278]   --->   Operation 1754 'zext' 'zext_ln415_23' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1755 [1/1] (0.60ns)   --->   "%p_Val2_354 = add i16 %p_Val2_353, %zext_ln415_23" [src/kernel/cnn.h:278]   --->   Operation 1755 'add' 'p_Val2_354' <Predicate = (!icmp_ln273)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1756 [1/1] (1.15ns)   --->   "store i16 %p_Val2_354, i16* %dout_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1756 'store' <Predicate = (!icmp_ln273)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_169 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node carry_49)   --->   "%tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_354, i32 15)" [src/kernel/cnn.h:278]   --->   Operation 1757 'bitselect' 'tmp_498' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node carry_49)   --->   "%xor_ln416_32 = xor i1 %tmp_498, true" [src/kernel/cnn.h:278]   --->   Operation 1758 'xor' 'xor_ln416_32' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1759 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_49 = and i1 %p_Result_419, %xor_ln416_32" [src/kernel/cnn.h:278]   --->   Operation 1759 'and' 'carry_49' <Predicate = (!icmp_ln273)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1760 [1/1] (0.00ns)   --->   "%p_Result_420 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_354, i32 15)" [src/kernel/cnn.h:278]   --->   Operation 1760 'bitselect' 'p_Result_420' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1761 [1/1] (0.63ns)   --->   "%Range2_all_ones_44 = icmp eq i5 %tmp_51, -1" [src/kernel/cnn.h:278]   --->   Operation 1761 'icmp' 'Range2_all_ones_44' <Predicate = (!icmp_ln273)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1762 [1/1] (0.61ns)   --->   "%Range1_all_ones_44 = icmp eq i6 %tmp_52, -1" [src/kernel/cnn.h:278]   --->   Operation 1762 'icmp' 'Range1_all_ones_44' <Predicate = (!icmp_ln273)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1763 [1/1] (0.61ns)   --->   "%Range1_all_zeros_34 = icmp eq i6 %tmp_52, 0" [src/kernel/cnn.h:278]   --->   Operation 1763 'icmp' 'Range1_all_zeros_34' <Predicate = (!icmp_ln273)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%deleted_zeros_24 = select i1 %carry_49, i1 %Range1_all_ones_44, i1 %Range1_all_zeros_34" [src/kernel/cnn.h:278]   --->   Operation 1764 'select' 'deleted_zeros_24' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %add_ln1192_16, i32 28)" [src/kernel/cnn.h:278]   --->   Operation 1765 'bitselect' 'tmp_500' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%xor_ln779_18 = xor i1 %tmp_500, true" [src/kernel/cnn.h:278]   --->   Operation 1766 'xor' 'xor_ln779_18' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%and_ln779_13 = and i1 %Range2_all_ones_44, %xor_ln779_18" [src/kernel/cnn.h:278]   --->   Operation 1767 'and' 'and_ln779_13' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%deleted_ones_34 = select i1 %carry_49, i1 %and_ln779_13, i1 %Range1_all_ones_44" [src/kernel/cnn.h:278]   --->   Operation 1768 'select' 'deleted_ones_34' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node underflow_33)   --->   "%and_ln781_13 = and i1 %carry_49, %Range1_all_ones_44" [src/kernel/cnn.h:278]   --->   Operation 1769 'and' 'and_ln781_13' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%xor_ln785_36 = xor i1 %deleted_zeros_24, true" [src/kernel/cnn.h:278]   --->   Operation 1770 'xor' 'xor_ln785_36' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%or_ln785_19 = or i1 %p_Result_420, %xor_ln785_36" [src/kernel/cnn.h:278]   --->   Operation 1771 'or' 'or_ln785_19' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node overflow_31)   --->   "%xor_ln785_37 = xor i1 %p_Result_418, true" [src/kernel/cnn.h:278]   --->   Operation 1772 'xor' 'xor_ln785_37' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1773 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_31 = and i1 %or_ln785_19, %xor_ln785_37" [src/kernel/cnn.h:278]   --->   Operation 1773 'and' 'overflow_31' <Predicate = (!icmp_ln273)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1774 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_32 = and i1 %p_Result_420, %deleted_ones_34" [src/kernel/cnn.h:278]   --->   Operation 1774 'and' 'and_ln786_32' <Predicate = (!icmp_ln273)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node underflow_33)   --->   "%or_ln786_19 = or i1 %and_ln781_13, %and_ln786_32" [src/kernel/cnn.h:278]   --->   Operation 1775 'or' 'or_ln786_19' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node underflow_33)   --->   "%xor_ln786_29 = xor i1 %or_ln786_19, true" [src/kernel/cnn.h:278]   --->   Operation 1776 'xor' 'xor_ln786_29' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1777 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_33 = and i1 %p_Result_418, %xor_ln786_29" [src/kernel/cnn.h:278]   --->   Operation 1777 'and' 'underflow_33' <Predicate = (!icmp_ln273)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1778 [1/1] (0.12ns)   --->   "%or_ln340_46 = or i1 %underflow_33, %overflow_31" [src/kernel/cnn.h:278]   --->   Operation 1778 'or' 'or_ln340_46' <Predicate = (!icmp_ln273)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1779 [1/1] (0.00ns)   --->   "br i1 %or_ln340_46, label %51, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi35ELi11ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit115_ifconv" [src/kernel/cnn.h:278]   --->   Operation 1779 'br' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_169 : Operation 1780 [1/1] (0.00ns)   --->   "br i1 %overflow_31, label %52, label %53" [src/kernel/cnn.h:278]   --->   Operation 1780 'br' <Predicate = (or_ln340_46)> <Delay = 0.00>
ST_169 : Operation 1781 [1/1] (0.00ns)   --->   "br i1 %underflow_33, label %54, label %._crit_edge5766" [src/kernel/cnn.h:278]   --->   Operation 1781 'br' <Predicate = (or_ln340_46 & !overflow_31)> <Delay = 0.00>
ST_169 : Operation 1782 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi35ELi11ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit115_ifconv"   --->   Operation 1782 'br' <Predicate = (or_ln340_46 & !overflow_31)> <Delay = 0.00>
ST_169 : Operation 1783 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_117 = mul nsw i32 %r_V, %sext_ln1118_21" [src/kernel/cnn.h:283]   --->   Operation 1783 'mul' 'r_V_117' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln1118_4 = trunc i32 %r_V_117 to i27" [src/kernel/cnn.h:283]   --->   Operation 1784 'trunc' 'trunc_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1785 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_118 = mul nsw i32 %r_V_81, %sext_ln1118_22" [src/kernel/cnn.h:283]   --->   Operation 1785 'mul' 'r_V_118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 1786 [1/1] (0.00ns)   --->   "%trunc_ln1118_5 = trunc i32 %r_V_118 to i27" [src/kernel/cnn.h:283]   --->   Operation 1786 'trunc' 'trunc_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1787 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_119 = mul nsw i32 %r_V_83, %sext_ln1118_23" [src/kernel/cnn.h:283]   --->   Operation 1787 'mul' 'r_V_119' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 1788 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_120 = mul nsw i32 %r_V_85, %sext_ln1118_24" [src/kernel/cnn.h:283]   --->   Operation 1788 'mul' 'r_V_120' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 1789 [2/2] (1.15ns)   --->   "%p_Val2_370 = load i16* %dh_V_addr_4, align 2" [src/kernel/cnn.h:283]   --->   Operation 1789 'load' 'p_Val2_370' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>

State 170 <SV = 15> <Delay = 1.89>
ST_170 : Operation 1790 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %dout_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1790 'store' <Predicate = (or_ln340_46 & !overflow_31 & underflow_33)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_170 : Operation 1791 [1/1] (0.00ns)   --->   "br label %._crit_edge5766" [src/kernel/cnn.h:278]   --->   Operation 1791 'br' <Predicate = (or_ln340_46 & !overflow_31 & underflow_33)> <Delay = 0.00>
ST_170 : Operation 1792 [1/1] (1.15ns)   --->   "store i16 32767, i16* %dout_V_addr, align 2" [src/kernel/cnn.h:278]   --->   Operation 1792 'store' <Predicate = (or_ln340_46 & overflow_31)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_170 : Operation 1793 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi35ELi11ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit115_ifconv" [src/kernel/cnn.h:278]   --->   Operation 1793 'br' <Predicate = (or_ln340_46 & overflow_31)> <Delay = 0.00>
ST_170 : Operation 1794 [1/1] (0.00ns)   --->   "%lhs_V_23 = sext i32 %r_V_117 to i33" [src/kernel/cnn.h:283]   --->   Operation 1794 'sext' 'lhs_V_23' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1795 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i32 %r_V_118 to i33" [src/kernel/cnn.h:283]   --->   Operation 1795 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_66 = add nsw i33 %lhs_V_23, %rhs_V_9" [src/kernel/cnn.h:283]   --->   Operation 1796 'add' 'ret_V_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1797 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_119 = mul nsw i32 %r_V_83, %sext_ln1118_23" [src/kernel/cnn.h:283]   --->   Operation 1797 'mul' 'r_V_119' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln1118_6 = trunc i32 %r_V_119 to i27" [src/kernel/cnn.h:283]   --->   Operation 1798 'trunc' 'trunc_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i32 %r_V_119 to i33" [src/kernel/cnn.h:283]   --->   Operation 1799 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1800 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_67 = add i33 %ret_V_66, %sext_ln703_15" [src/kernel/cnn.h:283]   --->   Operation 1800 'add' 'ret_V_67' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i33 %ret_V_67 to i34" [src/kernel/cnn.h:283]   --->   Operation 1801 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1802 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_120 = mul nsw i32 %r_V_85, %sext_ln1118_24" [src/kernel/cnn.h:283]   --->   Operation 1802 'mul' 'r_V_120' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1803 [1/1] (0.00ns)   --->   "%trunc_ln1118_7 = trunc i32 %r_V_120 to i27" [src/kernel/cnn.h:283]   --->   Operation 1803 'trunc' 'trunc_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i32 %r_V_120 to i34" [src/kernel/cnn.h:283]   --->   Operation 1804 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1805 [1/1] (0.00ns)   --->   "%trunc_ln1192_5 = trunc i33 %ret_V_67 to i29" [src/kernel/cnn.h:283]   --->   Operation 1805 'trunc' 'trunc_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln1192_6 = trunc i32 %r_V_120 to i29" [src/kernel/cnn.h:283]   --->   Operation 1806 'trunc' 'trunc_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1807 [1/1] (0.00ns)   --->   "%trunc_ln1192_7 = trunc i33 %ret_V_67 to i28" [src/kernel/cnn.h:283]   --->   Operation 1807 'trunc' 'trunc_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln1192_8 = trunc i32 %r_V_120 to i28" [src/kernel/cnn.h:283]   --->   Operation 1808 'trunc' 'trunc_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_68 = add i34 %sext_ln1192_2, %sext_ln703_16" [src/kernel/cnn.h:283]   --->   Operation 1809 'add' 'ret_V_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1810 [1/2] (1.15ns)   --->   "%p_Val2_370 = load i16* %dh_V_addr_4, align 2" [src/kernel/cnn.h:283]   --->   Operation 1810 'load' 'p_Val2_370' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_170 : Operation 1811 [1/1] (0.00ns)   --->   "%lhs_V_24 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_370, i12 0)" [src/kernel/cnn.h:283]   --->   Operation 1811 'bitconcatenate' 'lhs_V_24' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1812 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i28 %lhs_V_24 to i34" [src/kernel/cnn.h:283]   --->   Operation 1812 'sext' 'sext_ln728_13' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_23 = add i27 %trunc_ln1118_5, %trunc_ln1118_4" [src/kernel/cnn.h:283]   --->   Operation 1813 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1814 [1/1] (0.63ns)   --->   "%add_ln1192_24 = add i27 %trunc_ln1118_6, %trunc_ln1118_7" [src/kernel/cnn.h:283]   --->   Operation 1814 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1815 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_7 = add i27 %add_ln1192_24, %add_ln1192_23" [src/kernel/cnn.h:283]   --->   Operation 1815 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_25 = add i28 %trunc_ln1192_8, %trunc_ln1192_7" [src/kernel/cnn.h:283]   --->   Operation 1816 'add' 'add_ln1192_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1817 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_69 = add i34 %sext_ln728_13, %ret_V_68" [src/kernel/cnn.h:283]   --->   Operation 1817 'add' 'ret_V_69' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1818 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_29 = add i28 %add_ln1192_25, %lhs_V_24" [src/kernel/cnn.h:283]   --->   Operation 1818 'add' 'add_ln1192_29' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 1819 [1/1] (0.00ns)   --->   "%p_Result_415 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %ret_V_69, i32 33)" [src/kernel/cnn.h:283]   --->   Operation 1819 'bitselect' 'p_Result_415' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1820 [1/1] (0.00ns)   --->   "%p_Val2_373 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %add_ln1192_29, i32 12, i32 27)" [src/kernel/cnn.h:283]   --->   Operation 1820 'partselect' 'p_Val2_373' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1821 [1/1] (0.00ns)   --->   "%tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %add_ln1192_7, i32 11)" [src/kernel/cnn.h:283]   --->   Operation 1821 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %ret_V_69, i32 29, i32 33)" [src/kernel/cnn.h:283]   --->   Operation 1822 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp_56 = call i6 @_ssdm_op_PartSelect.i6.i34.i32.i32(i34 %ret_V_69, i32 28, i32 33)" [src/kernel/cnn.h:283]   --->   Operation 1823 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>

State 171 <SV = 16> <Delay = 1.76>
ST_171 : Operation 1824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_26 = add i29 %trunc_ln1192_6, %trunc_ln1192_5" [src/kernel/cnn.h:283]   --->   Operation 1824 'add' 'add_ln1192_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i28 %lhs_V_24 to i29" [src/kernel/cnn.h:283]   --->   Operation 1825 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1826 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i29 %add_ln1192_26, %sext_ln1192_3" [src/kernel/cnn.h:283]   --->   Operation 1826 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node carry_53)   --->   "%p_Result_416 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %add_ln1192_29, i32 27)" [src/kernel/cnn.h:283]   --->   Operation 1827 'bitselect' 'p_Result_416' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln415_25 = zext i1 %tmp_511 to i16" [src/kernel/cnn.h:283]   --->   Operation 1828 'zext' 'zext_ln415_25' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1829 [1/1] (0.60ns)   --->   "%p_Val2_374 = add i16 %p_Val2_373, %zext_ln415_25" [src/kernel/cnn.h:283]   --->   Operation 1829 'add' 'p_Val2_374' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1830 [1/1] (1.15ns)   --->   "store i16 %p_Val2_374, i16* %dh_V_addr_4, align 2" [src/kernel/cnn.h:283]   --->   Operation 1830 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_171 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node carry_53)   --->   "%tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_374, i32 15)" [src/kernel/cnn.h:283]   --->   Operation 1831 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node carry_53)   --->   "%xor_ln416_34 = xor i1 %tmp_512, true" [src/kernel/cnn.h:283]   --->   Operation 1832 'xor' 'xor_ln416_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1833 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_53 = and i1 %p_Result_416, %xor_ln416_34" [src/kernel/cnn.h:283]   --->   Operation 1833 'and' 'carry_53' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1834 [1/1] (0.00ns)   --->   "%p_Result_417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_374, i32 15)" [src/kernel/cnn.h:283]   --->   Operation 1834 'bitselect' 'p_Result_417' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1835 [1/1] (0.63ns)   --->   "%Range2_all_ones_45 = icmp eq i5 %tmp_55, -1" [src/kernel/cnn.h:283]   --->   Operation 1835 'icmp' 'Range2_all_ones_45' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1836 [1/1] (0.61ns)   --->   "%Range1_all_ones_46 = icmp eq i6 %tmp_56, -1" [src/kernel/cnn.h:283]   --->   Operation 1836 'icmp' 'Range1_all_ones_46' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1837 [1/1] (0.61ns)   --->   "%Range1_all_zeros_35 = icmp eq i6 %tmp_56, 0" [src/kernel/cnn.h:283]   --->   Operation 1837 'icmp' 'Range1_all_zeros_35' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node overflow_34)   --->   "%deleted_zeros_25 = select i1 %carry_53, i1 %Range1_all_ones_46, i1 %Range1_all_zeros_35" [src/kernel/cnn.h:283]   --->   Operation 1838 'select' 'deleted_zeros_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %add_ln1192_28, i32 28)" [src/kernel/cnn.h:283]   --->   Operation 1839 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%xor_ln779_20 = xor i1 %tmp_514, true" [src/kernel/cnn.h:283]   --->   Operation 1840 'xor' 'xor_ln779_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%and_ln779_15 = and i1 %Range2_all_ones_45, %xor_ln779_20" [src/kernel/cnn.h:283]   --->   Operation 1841 'and' 'and_ln779_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%deleted_ones_36 = select i1 %carry_53, i1 %and_ln779_15, i1 %Range1_all_ones_46" [src/kernel/cnn.h:283]   --->   Operation 1842 'select' 'deleted_ones_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node underflow_36)   --->   "%and_ln781_15 = and i1 %carry_53, %Range1_all_ones_46" [src/kernel/cnn.h:283]   --->   Operation 1843 'and' 'and_ln781_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node overflow_34)   --->   "%xor_ln785_42 = xor i1 %deleted_zeros_25, true" [src/kernel/cnn.h:283]   --->   Operation 1844 'xor' 'xor_ln785_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node overflow_34)   --->   "%or_ln785_21 = or i1 %p_Result_417, %xor_ln785_42" [src/kernel/cnn.h:283]   --->   Operation 1845 'or' 'or_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node overflow_34)   --->   "%xor_ln785_43 = xor i1 %p_Result_415, true" [src/kernel/cnn.h:283]   --->   Operation 1846 'xor' 'xor_ln785_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1847 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_34 = and i1 %or_ln785_21, %xor_ln785_43" [src/kernel/cnn.h:283]   --->   Operation 1847 'and' 'overflow_34' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1848 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_38 = and i1 %p_Result_417, %deleted_ones_36" [src/kernel/cnn.h:283]   --->   Operation 1848 'and' 'and_ln786_38' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node underflow_36)   --->   "%or_ln786_21 = or i1 %and_ln781_15, %and_ln786_38" [src/kernel/cnn.h:283]   --->   Operation 1849 'or' 'or_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node underflow_36)   --->   "%xor_ln786_31 = xor i1 %or_ln786_21, true" [src/kernel/cnn.h:283]   --->   Operation 1850 'xor' 'xor_ln786_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1851 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_36 = and i1 %p_Result_415, %xor_ln786_31" [src/kernel/cnn.h:283]   --->   Operation 1851 'and' 'underflow_36' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1852 [1/1] (0.12ns)   --->   "%or_ln340_50 = or i1 %underflow_36, %overflow_34" [src/kernel/cnn.h:283]   --->   Operation 1852 'or' 'or_ln340_50' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1853 [1/1] (0.00ns)   --->   "br i1 %or_ln340_50, label %55, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi35ELi11ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/kernel/cnn.h:283]   --->   Operation 1853 'br' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1854 [1/1] (0.00ns)   --->   "br i1 %overflow_34, label %56, label %57" [src/kernel/cnn.h:283]   --->   Operation 1854 'br' <Predicate = (or_ln340_50)> <Delay = 0.00>
ST_171 : Operation 1855 [1/1] (0.00ns)   --->   "br i1 %underflow_36, label %58, label %._crit_edge5768" [src/kernel/cnn.h:283]   --->   Operation 1855 'br' <Predicate = (or_ln340_50 & !overflow_34)> <Delay = 0.00>
ST_171 : Operation 1856 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi35ELi11ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 1856 'br' <Predicate = (or_ln340_50 & !overflow_34)> <Delay = 0.00>

State 172 <SV = 17> <Delay = 1.15>
ST_172 : Operation 1857 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %dh_V_addr_4, align 2" [src/kernel/cnn.h:283]   --->   Operation 1857 'store' <Predicate = (or_ln340_50 & !overflow_34 & underflow_36)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_172 : Operation 1858 [1/1] (0.00ns)   --->   "br label %._crit_edge5768" [src/kernel/cnn.h:283]   --->   Operation 1858 'br' <Predicate = (or_ln340_50 & !overflow_34 & underflow_36)> <Delay = 0.00>
ST_172 : Operation 1859 [1/1] (1.15ns)   --->   "store i16 32767, i16* %dh_V_addr_4, align 2" [src/kernel/cnn.h:283]   --->   Operation 1859 'store' <Predicate = (or_ln340_50 & overflow_34)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_172 : Operation 1860 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi35ELi11ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/kernel/cnn.h:283]   --->   Operation 1860 'br' <Predicate = (or_ln340_50 & overflow_34)> <Delay = 0.00>

State 173 <SV = 7> <Delay = 0.00>
ST_173 : Operation 1861 [1/1] (0.00ns)   --->   "ret void" [src/kernel/cnn.h:288]   --->   Operation 1861 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:184) [113]  (0.603 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:184) [113]  (0 ns)
	'add' operation ('add_ln197_1', src/kernel/cnn.h:197) [229]  (0.555 ns)
	'add' operation ('add_ln197', src/kernel/cnn.h:197) [231]  (0.608 ns)
	'getelementptr' operation ('hs_V_addr', src/kernel/cnn.h:197) [233]  (0 ns)
	'load' operation ('__Val2__', src/kernel/cnn.h:197) on array 'hs_V' [234]  (1.16 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('LSTM_cache_V_load', src/kernel/cnn.h:186) on array 'LSTM_cache_V' [145]  (1.16 ns)
	'store' operation ('store_ln186', src/kernel/cnn.h:186) of variable 'LSTM_cache_V_load', src/kernel/cnn.h:186 on array 'x.V', src/kernel/cnn.h:176 [147]  (1.16 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('LSTM_cache_V_load_2', src/kernel/cnn.h:188) on array 'LSTM_cache_V' [161]  (1.16 ns)
	'store' operation ('store_ln188', src/kernel/cnn.h:188) of variable 'LSTM_cache_V_load_2', src/kernel/cnn.h:188 on array 'c_prev.V', src/kernel/cnn.h:179 [163]  (1.16 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('LSTM_cache_V_load_4', src/kernel/cnn.h:190) on array 'LSTM_cache_V' [176]  (1.16 ns)
	'store' operation ('store_ln190', src/kernel/cnn.h:190) of variable 'LSTM_cache_V_load_4', src/kernel/cnn.h:190 on array 'LSTM_f_V' [177]  (1.16 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('LSTM_cache_V_load_6', src/kernel/cnn.h:192) on array 'LSTM_cache_V' [191]  (1.16 ns)
	'store' operation ('store_ln192', src/kernel/cnn.h:192) of variable 'LSTM_cache_V_load_6', src/kernel/cnn.h:192 on array 'LSTM_o_V' [192]  (1.16 ns)

 <State 7>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:207) [261]  (0.603 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:207) [261]  (0 ns)
	'getelementptr' operation ('c_next_V_addr_3', src/kernel/cnn.h:217) [284]  (0 ns)
	'load' operation ('tmp.V', src/kernel/cnn.h:217) on array 'c_next.V', src/kernel/cnn.h:180 [285]  (1.16 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	'load' operation ('tmp.V', src/kernel/cnn.h:217) on array 'c_next.V', src/kernel/cnn.h:180 [285]  (1.16 ns)
	'sub' operation ('tmp.V', src/kernel/cnn.h:217) [288]  (0.608 ns)

 <State 10>: 2.42ns
The critical path consists of the following:
	'select' operation ('tmp.V', src/kernel/cnn.h:217) [289]  (0.243 ns)
	'cttz' operation ('l', src/kernel/cnn.h:217) [292]  (0.84 ns)
	'sub' operation ('sub_ln944', src/kernel/cnn.h:217) [293]  (0.669 ns)
	'add' operation ('lsb_index', src/kernel/cnn.h:217) [295]  (0.669 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln947', src/kernel/cnn.h:217) [297]  (0.848 ns)
	'and' operation ('a', src/kernel/cnn.h:217) [304]  (0 ns)
	'or' operation ('or_ln949', src/kernel/cnn.h:217) [310]  (0 ns)
	'add' operation ('m', src/kernel/cnn.h:217) [323]  (1.05 ns)
	'select' operation ('select_ln964', src/kernel/cnn.h:217) [327]  (0.303 ns)
	blocking operation 0.122 ns on control path)

 <State 12>: 2.38ns
The critical path consists of the following:
	'sub' operation ('sub_ln964', src/kernel/cnn.h:217) [329]  (0 ns)
	'add' operation ('add_ln964', src/kernel/cnn.h:217) [330]  (0.838 ns)
	'fpext' operation ('tmp', src/kernel/cnn.h:218) [335]  (1.54 ns)

 <State 13>: 1.95ns
The critical path consists of the following:
	'fpext' operation ('tmp', src/kernel/cnn.h:218) [335]  (1.54 ns)
	'select' operation ('x', src/kernel/cnn.h:218) [336]  (0.411 ns)

 <State 14>: 2.01ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.01 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 80>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 81>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 82>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 83>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 84>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 85>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 86>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 87>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 88>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 89>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 90>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 91>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 92>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 93>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 94>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 95>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 96>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 97>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 98>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 99>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 100>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 101>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 102>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 103>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 104>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 105>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 106>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 107>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 108>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 109>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (2.43 ns)

 <State 110>: 2.21ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:218) to 'generic_tanh<double>' [337]  (1.06 ns)
	'sub' operation ('F2', src/kernel/cnn.h:218) [350]  (0.526 ns)
	'icmp' operation ('QUAN_INC', src/kernel/cnn.h:218) [351]  (0.629 ns)

 <State 111>: 2.18ns
The critical path consists of the following:
	'lshr' operation ('Range2.V', src/kernel/cnn.h:218) [416]  (1.13 ns)
	'icmp' operation ('Range2_all_ones', src/kernel/cnn.h:218) [418]  (1.05 ns)

 <State 112>: 2.34ns
The critical path consists of the following:
	'select' operation ('qb', src/kernel/cnn.h:218) [373]  (0 ns)
	'add' operation ('__Val2__', src/kernel/cnn.h:218) [376]  (0.608 ns)
	'select' operation ('select_ln403', src/kernel/cnn.h:218) [383]  (0.243 ns)
	'select' operation ('select_ln403_15', src/kernel/cnn.h:218) [386]  (0.243 ns)
	'select' operation ('__Val2__', src/kernel/cnn.h:218) [389]  (0.844 ns)
	'and' operation ('and_ln621_34', src/kernel/cnn.h:218) [449]  (0 ns)
	'and' operation ('and_ln621_35', src/kernel/cnn.h:218) [450]  (0.122 ns)
	'select' operation ('sign', src/kernel/cnn.h:218) [452]  (0.278 ns)

 <State 113>: 1.85ns
The critical path consists of the following:
	'xor' operation ('xor_ln659', src/kernel/cnn.h:218) [459]  (0 ns)
	'and' operation ('underflow', src/kernel/cnn.h:218) [460]  (0.122 ns)
	'or' operation ('or_ln571', src/kernel/cnn.h:218) [467]  (0 ns)
	'select' operation ('select_ln571_15', src/kernel/cnn.h:218) [468]  (0.243 ns)
	'select' operation ('sel_tmp58', src/kernel/cnn.h:218) [470]  (0.243 ns)
	'select' operation ('temp.V', src/kernel/cnn.h:218) [474]  (0.243 ns)
	'mul' operation of DSP[485] ('r.V', src/kernel/cnn.h:223) [484]  (0.996 ns)

 <State 114>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[485] ('r.V', src/kernel/cnn.h:223) [484]  (0.996 ns)

 <State 115>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[485] ('r.V', src/kernel/cnn.h:223) [484]  (0 ns)
	'sub' operation of DSP[485] ('ret.V', src/kernel/cnn.h:223) [485]  (0.645 ns)

 <State 116>: 0.645ns
The critical path consists of the following:
	'sub' operation of DSP[485] ('ret.V', src/kernel/cnn.h:223) [485]  (0.645 ns)

 <State 117>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:223) [488]  (2.1 ns)

 <State 118>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:223) [488]  (2.1 ns)

 <State 119>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:223) [488]  (2.1 ns)

 <State 120>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:223) [488]  (2.1 ns)

 <State 121>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:235) [673]  (2.16 ns)

 <State 122>: 2.43ns
The critical path consists of the following:
	'add' operation ('__Val2__', src/kernel/cnn.h:223) [497]  (0.608 ns)
	'xor' operation ('xor_ln416_26', src/kernel/cnn.h:223) [499]  (0 ns)
	'and' operation ('carry', src/kernel/cnn.h:223) [500]  (0.122 ns)
	'select' operation ('deleted_ones', src/kernel/cnn.h:223) [511]  (0 ns)
	'and' operation ('and_ln786_36', src/kernel/cnn.h:223) [517]  (0.278 ns)
	'or' operation ('or_ln786', src/kernel/cnn.h:223) [518]  (0 ns)
	'xor' operation ('xor_ln786_19', src/kernel/cnn.h:223) [519]  (0 ns)
	'and' operation ('underflow', src/kernel/cnn.h:223) [520]  (0.122 ns)
	'or' operation ('or_ln340_53', src/kernel/cnn.h:223) [521]  (0.278 ns)
	'select' operation ('select_ln340_6', src/kernel/cnn.h:223) [524]  (0.243 ns)
	'select' operation ('select_ln340_23', src/kernel/cnn.h:223) [526]  (0.243 ns)
	'mul' operation of DSP[530] ('r.V', src/kernel/cnn.h:226) [530]  (0.535 ns)

 <State 123>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:235) [673]  (2.16 ns)

 <State 124>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:235) [673]  (2.16 ns)

 <State 125>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:235) [673]  (2.16 ns)

 <State 126>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:229) [573]  (2.1 ns)

 <State 127>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:229) [573]  (2.1 ns)

 <State 128>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:229) [573]  (2.1 ns)

 <State 129>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:229) [573]  (2.1 ns)

 <State 130>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:229) [578]  (2.16 ns)

 <State 131>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:229) [578]  (2.16 ns)

 <State 132>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:229) [578]  (2.16 ns)

 <State 133>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:229) [578]  (2.16 ns)

 <State 134>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', src/kernel/cnn.h:229) [578]  (2.16 ns)

 <State 135>: 1.89ns
The critical path consists of the following:
	'add' operation ('__Val2__', src/kernel/cnn.h:229) [584]  (0.608 ns)
	'xor' operation ('xor_ln416_28', src/kernel/cnn.h:229) [586]  (0 ns)
	'and' operation ('carry', src/kernel/cnn.h:229) [587]  (0.122 ns)
	'select' operation ('deleted_ones', src/kernel/cnn.h:229) [598]  (0 ns)
	'and' operation ('and_ln786_42', src/kernel/cnn.h:229) [604]  (0.278 ns)
	'or' operation ('or_ln786_14', src/kernel/cnn.h:229) [605]  (0 ns)
	'xor' operation ('xor_ln786_22', src/kernel/cnn.h:229) [606]  (0 ns)
	'and' operation ('underflow', src/kernel/cnn.h:229) [607]  (0.122 ns)
	'or' operation ('or_ln340_61', src/kernel/cnn.h:229) [608]  (0.278 ns)
	'select' operation ('select_ln340_8', src/kernel/cnn.h:229) [611]  (0.243 ns)
	'select' operation ('select_ln340_25', src/kernel/cnn.h:229) [613]  (0.243 ns)

 <State 136>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('di_V_addr_3', src/kernel/cnn.h:229) [614]  (0 ns)
	'store' operation ('store_ln229', src/kernel/cnn.h:229) of variable 'select_ln340_25', src/kernel/cnn.h:229 on array 'di.V', src/kernel/cnn.h:171 [615]  (1.16 ns)

 <State 137>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', src/kernel/cnn.h:243) [760]  (0.603 ns)

 <State 138>: 1.16ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/kernel/cnn.h:243) [760]  (0 ns)
	'getelementptr' operation ('h_prev_V_addr_3', src/kernel/cnn.h:249) [771]  (0 ns)
	'load' operation ('h_prev_V_load', src/kernel/cnn.h:249) on array 'h_prev.V', src/kernel/cnn.h:178 [772]  (1.16 ns)

 <State 139>: 1.16ns
The critical path consists of the following:
	'load' operation ('h_prev_V_load', src/kernel/cnn.h:249) on array 'h_prev.V', src/kernel/cnn.h:178 [772]  (1.16 ns)

 <State 140>: 1.16ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:246) [779]  (0 ns)
	'getelementptr' operation ('dg_V_addr_2', src/kernel/cnn.h:250) [846]  (0 ns)
	'load' operation ('dg_V_load_2', src/kernel/cnn.h:250) on array 'dg.V', src/kernel/cnn.h:173 [847]  (1.16 ns)

 <State 141>: 1.69ns
The critical path consists of the following:
	'load' operation ('df_V_load', src/kernel/cnn.h:249) on array 'df.V', src/kernel/cnn.h:172 [793]  (1.16 ns)
	'mul' operation of DSP[795] ('r.V', src/kernel/cnn.h:249) [795]  (0.535 ns)

 <State 142>: 2.33ns
The critical path consists of the following:
	'add' operation ('add_ln249_1', src/kernel/cnn.h:249) [787]  (0.582 ns)
	'add' operation ('add_ln249', src/kernel/cnn.h:249) [789]  (0.595 ns)
	'getelementptr' operation ('gradswhf_V_addr', src/kernel/cnn.h:254) [1009]  (0 ns)
	'load' operation ('__Val2__', src/kernel/cnn.h:254) on array 'gradswhf_V' [1010]  (1.16 ns)

 <State 143>: 1.16ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:249) on array 'gradswxf_V' [797]  (1.16 ns)

 <State 144>: 2.33ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:249) on array 'gradswxf_V' [797]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:249) [800]  (0.669 ns)
	'icmp' operation ('Range2_all_ones', src/kernel/cnn.h:249) [813]  (0.5 ns)

 <State 145>: 1.77ns
The critical path consists of the following:
	'add' operation ('__Val2__', src/kernel/cnn.h:249) [806]  (0.608 ns)
	'store' operation ('store_ln249', src/kernel/cnn.h:249) of variable '__Val2__', src/kernel/cnn.h:249 on array 'gradswxf_V' [807]  (1.16 ns)

 <State 146>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln249', src/kernel/cnn.h:249) of constant 32768 on array 'gradswxf_V' [838]  (1.16 ns)

 <State 147>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln254', src/kernel/cnn.h:254) of constant 32768 on array 'gradswhf_V' [1051]  (1.16 ns)

 <State 148>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('gradsbf_V_addr', src/kernel/cnn.h:261) [1214]  (0 ns)
	'load' operation ('__Val2__', src/kernel/cnn.h:261) on array 'gradsbf_V' [1215]  (1.16 ns)

 <State 149>: 1.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:261) on array 'gradsbf_V' [1215]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:261) [1220]  (0.608 ns)

 <State 150>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln261', src/kernel/cnn.h:261) of variable '__Val2__', src/kernel/cnn.h:261 on array 'gradsbf_V' [1223]  (1.16 ns)

 <State 151>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln261', src/kernel/cnn.h:261) of constant 32768 on array 'gradsbf_V' [1236]  (1.16 ns)

 <State 152>: 1.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:262) on array 'gradsbg_V' [1245]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:262) [1250]  (0.608 ns)

 <State 153>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln262', src/kernel/cnn.h:262) of variable '__Val2__', src/kernel/cnn.h:262 on array 'gradsbg_V' [1253]  (1.16 ns)

 <State 154>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln262', src/kernel/cnn.h:262) of constant 32768 on array 'gradsbg_V' [1266]  (1.16 ns)

 <State 155>: 1.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:263) on array 'gradsbi_V' [1275]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:263) [1280]  (0.608 ns)

 <State 156>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln263', src/kernel/cnn.h:263) of variable '__Val2__', src/kernel/cnn.h:263 on array 'gradsbi_V' [1283]  (1.16 ns)

 <State 157>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln263', src/kernel/cnn.h:263) of constant 32768 on array 'gradsbi_V' [1296]  (1.16 ns)

 <State 158>: 1.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:264) on array 'gradsbo_V' [1305]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:264) [1310]  (0.608 ns)

 <State 159>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln264', src/kernel/cnn.h:264) of variable '__Val2__', src/kernel/cnn.h:264 on array 'gradsbo_V' [1313]  (1.16 ns)

 <State 160>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln264', src/kernel/cnn.h:264) of constant 32768 on array 'gradsbo_V' [1326]  (1.16 ns)

 <State 161>: 2.05ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/kernel/cnn.h:275) [1343]  (0 ns)
	'icmp' operation ('icmp_ln275', src/kernel/cnn.h:275) [1352]  (0.593 ns)
	'select' operation ('select_ln273', src/kernel/cnn.h:273) [1353]  (0.303 ns)
	'getelementptr' operation ('di_V_addr', src/kernel/cnn.h:278) [1369]  (0 ns)
	'load' operation ('di_V_load', src/kernel/cnn.h:278) on array 'di.V', src/kernel/cnn.h:171 [1370]  (1.16 ns)

 <State 162>: 2.33ns
The critical path consists of the following:
	'add' operation ('add_ln278_3', src/kernel/cnn.h:278) [1365]  (0.582 ns)
	'add' operation ('add_ln278_1', src/kernel/cnn.h:278) [1367]  (0.595 ns)
	'getelementptr' operation ('whi_V_addr', src/kernel/cnn.h:283) [1471]  (0 ns)
	'load' operation ('whi_V_load', src/kernel/cnn.h:283) on array 'whi_V' [1472]  (1.16 ns)

 <State 163>: 1.16ns
The critical path consists of the following:
	'load' operation ('wxi_V_load', src/kernel/cnn.h:278) on array 'wxi_V' [1373]  (1.16 ns)

 <State 164>: 1.69ns
The critical path consists of the following:
	'load' operation ('wxi_V_load', src/kernel/cnn.h:278) on array 'wxi_V' [1373]  (1.16 ns)
	'mul' operation of DSP[1375] ('r.V', src/kernel/cnn.h:278) [1375]  (0.535 ns)

 <State 165>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1375] ('r.V', src/kernel/cnn.h:278) [1375]  (0.535 ns)

 <State 166>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1375] ('r.V', src/kernel/cnn.h:278) [1375]  (0.535 ns)

 <State 167>: 2.28ns
The critical path consists of the following:
	'add' operation ('add_ln278_2', src/kernel/cnn.h:278) [1358]  (0.54 ns)
	'add' operation ('add_ln278', src/kernel/cnn.h:278) [1360]  (0.582 ns)
	'getelementptr' operation ('dout_V_addr', src/kernel/cnn.h:278) [1413]  (0 ns)
	'load' operation ('__Val2__', src/kernel/cnn.h:278) on array 'dout_V' [1414]  (1.16 ns)

 <State 168>: 1.9ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:278) on array 'dout_V' [1414]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:278) [1423]  (0.738 ns)

 <State 169>: 1.77ns
The critical path consists of the following:
	'add' operation ('__Val2__', src/kernel/cnn.h:278) [1431]  (0.608 ns)
	'store' operation ('store_ln278', src/kernel/cnn.h:278) of variable '__Val2__', src/kernel/cnn.h:278 on array 'dout_V' [1432]  (1.16 ns)

 <State 170>: 1.9ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:283) on array 'dh_V' [1504]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:283) [1513]  (0.738 ns)

 <State 171>: 1.77ns
The critical path consists of the following:
	'add' operation ('__Val2__', src/kernel/cnn.h:283) [1521]  (0.608 ns)
	'store' operation ('store_ln283', src/kernel/cnn.h:283) of variable '__Val2__', src/kernel/cnn.h:283 on array 'dh_V' [1522]  (1.16 ns)

 <State 172>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln283', src/kernel/cnn.h:283) of constant 32768 on array 'dh_V' [1553]  (1.16 ns)

 <State 173>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
