# 32bit_RISC_processor-BETA
The BETA processor has been planned and designed by MIT, USA for educational purposes. This project is full synthesizable Verilog HDL model of beta processor.
