# Reading D:/Installed_software/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do bus_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Installed_software/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/increment.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/increment.v 
# -- Compiling module increment
# 
# Top level modules:
# 	increment
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_port.v 
# -- Compiling module master_port
# 
# Top level modules:
# 	master_port
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_out_port.v 
# -- Compiling module master_out_port
# 
# Top level modules:
# 	master_out_port
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/master_in_port.v 
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_mux.v 
# -- Compiling module Bus_mux
# 
# Top level modules:
# 	Bus_mux
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_interconnect.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_interconnect.v 
# -- Compiling module Bus_interconnect
# 
# Top level modules:
# 	Bus_interconnect
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_Arbiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/Bus_Arbiter.v 
# -- Compiling module Bus_Arbiter
# 
# Top level modules:
# 	Bus_Arbiter
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:14 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 16:25:14 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_in_port.v 
# -- Compiling module slave_in_port
# 
# Top level modules:
# 	slave_in_port
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/scaledclock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/scaledclock.v 
# -- Compiling module scaledclock
# 
# Top level modules:
# 	scaledclock
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/bin27.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/bin27.v 
# -- Compiling module decoder
# -- Compiling module bin27
# 
# Top level modules:
# 	bin27
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/uart_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/uart_port.v 
# -- Compiling module uart_port
# 
# Top level modules:
# 	uart_port
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/bridge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/bridge.v 
# -- Compiling module bridge
# 
# Top level modules:
# 	bridge
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/bridge_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/bridge_module.v 
# -- Compiling module bridge_module
# 
# Top level modules:
# 	bridge_module
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/top2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/top2.v 
# -- Compiling module top2
# 
# Top level modules:
# 	top2
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/increment_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/increment_module.v 
# -- Compiling module increment_module
# 
# Top level modules:
# 	increment_module
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v 
# -- Compiling module tops_combined
# 
# Top level modules:
# 	tops_combined
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:15 on Dec 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined_tb.v 
# -- Compiling module tops_combined_tb
# ** Error: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined_tb.v(35): (vlog-2730) Undefined variable: 'clk'.
# End time: 16:25:15 on Dec 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/Installed_software/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./bus_run_msim_rtl_verilog.do line 29
# D:/Installed_software/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/combined_bus {D:/Academics/ADS/Proj..."
