# Verilog
This repository contains Verilog simulation or synthesizable models
