# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CISC24.srcs/sources_1/new/ALUMuxB.vhd" \
"../../../../CISC24.srcs/sources_1/imports/Desktop/alu_shift_unit.vhd" \
"../../../../CISC24.srcs/sources_1/new/AccumReg.vhd" \
"../../../../CISC24.srcs/sources_1/imports/Desktop/alu_arithmetic_unit.vhd" \
"../../../../CISC24.srcs/sources_1/new/DecodeUnit.vhd" \
"../../../../CISC24.srcs/sources_1/new/Demux1to2.vhd" \
"../../../../CISC24.srcs/sources_1/new/ExecReg.vhd" \
"../../../../CISC24.srcs/sources_1/new/FSMController.vhd" \
"../../../../CISC24.srcs/sources_1/imports/Desktop/alu_logic_unit.vhd" \
"../../../../CISC24.srcs/sources_1/imports/Desktop/alu_mux.vhd" \
"../../../../CISC24.srcs/sources_1/imports/new/multiply.vhd" \
"../../../../CISC24.srcs/sources_1/new/Mux2to1.vhd" \
"../../../../CISC24.srcs/sources_1/new/Mux4to1.vhd" \
"../../../../CISC24.srcs/sources_1/new/PCounter.vhd" \
"../../../../CISC24.srcs/sources_1/new/RamAddAMux.vhd" \
"../../../../CISC24.srcs/sources_1/new/RamAddBMux.vhd" \
"../../../../CISC24.srcs/sources_1/new/RegSelMux.vhd" \
"../../../../CISC24.srcs/sources_1/new/RegisterBank.vhd" \
"../../../../CISC24.srcs/sources_1/imports/new/divider.vhd" \
"../../../../CISC24.srcs/sources_1/imports/new/clockdiv.vhd" \
"../../../../CISC24.srcs/sources_1/new/debugmux.vhd" \
"../../../../CISC24.srcs/sources_1/imports/new/sevenseg.vhd" \
"../../../../CISC24.srcs/sources_1/new/MemDebugMux.vhd" \
"../../../../CISC24.srcs/sources_1/new/RegDebugMux.vhd" \
"../../../../CISC24.srcs/sources_1/new/BranchUnit.vhd" \
"../../../../CISC24.srcs/sources_1/new/PCAddressMux.vhd" \
"../../../../CISC24.srcs/sources_1/new/InterruptHandler.vhd" \
"../../../../CISC24.srcs/sources_1/new/RamDataMux.vhd" \
"../../../../CISC24.srcs/sources_1/new/AMAMux.vhd" \
"../../../../CISC24.srcs/sources_1/imports/Desktop/ps2Controller.vhd" \
"../../../../CISC24.srcs/sources_1/imports/Keyboard/ScanToAscii.vhd" \
"../../../../CISC24.srcs/sources_1/new/shiftregister.vhd" \
"../../../../CISC24.srcs/sources_1/new/DynamicMux.vhd" \
"../../../../CISC24.srcs/sources_1/imports/Desktop/PS2Timeout.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_ALUMuxB_0_0/sim/CISC24HW_ALUMuxB_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_ALU_Shift_Unit_0_0/sim/CISC24HW_ALU_Shift_Unit_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_AccumReg_0_0/sim/CISC24HW_AccumReg_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_Arith_Unit_0_0/sim/CISC24HW_Arith_Unit_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_DecodeUnit_0_0/sim/CISC24HW_DecodeUnit_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_Demux1to2_0_0/sim/CISC24HW_Demux1to2_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_ExecReg_0_0/sim/CISC24HW_ExecReg_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_FSMController_0_0/sim/CISC24HW_FSMController_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_Logic_Unit_0_0/sim/CISC24HW_Logic_Unit_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_MUXALU_0_0/sim/CISC24HW_MUXALU_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_Multiplier_VHDL_0_0/sim/CISC24HW_Multiplier_VHDL_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_Mux2to1_0_0/sim/CISC24HW_Mux2to1_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_Mux2to1_1_0/sim/CISC24HW_Mux2to1_1_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_Mux4to1_0_0/sim/CISC24HW_Mux4to1_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_PCounter_0_0/sim/CISC24HW_PCounter_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_RamAddAMux_0_0/sim/CISC24HW_RamAddAMux_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_RamAddBMux_0_0/sim/CISC24HW_RamAddBMux_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_RegSelMux_0_0/sim/CISC24HW_RegSelMux_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_RegisterBank_0_0/sim/CISC24HW_RegisterBank_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_divider_0_0/sim/CISC24HW_divider_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/sim/CISC24HW.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_clockdivider18_0_0/sim/CISC24HW_clockdivider18_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_debugmux_0_0/sim/CISC24HW_debugmux_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_decoder_0_0/sim/CISC24HW_decoder_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_MemDebugMux_0_0/sim/CISC24HW_MemDebugMux_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_RegDebugMux_0_0/sim/CISC24HW_RegDebugMux_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_Mux2to1_0_1/sim/CISC24HW_Mux2to1_0_1.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_BranchUnit_0_0/sim/CISC24HW_BranchUnit_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_PCAddressMux_0_0/sim/CISC24HW_PCAddressMux_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_InterruptHandler_0_0/sim/CISC24HW_InterruptHandler_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_RamDataMux_0_0/sim/CISC24HW_RamDataMux_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_AMAMux_0_0/sim/CISC24HW_AMAMux_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_ps2Controller_0_0/sim/CISC24HW_ps2Controller_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_ScanToAscii_0_0/sim/CISC24HW_ScanToAscii_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_shiftregister_0_0/sim/CISC24HW_shiftregister_0_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_DynamicMux_1_0/sim/CISC24HW_DynamicMux_1_0.vhd" \
"../../../../CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_PS2Timeout_0_0/sim/CISC24HW_PS2Timeout_0_0.vhd" \
"../../../../CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd" \

# Do not sort compile order
nosort
