<stg><name>operation_Pipeline_l_operation</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 100, void @empty_25, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op

]]></Node>
<StgValue><ssdm name="op_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln81 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i:1 %icmp_ln81 = icmp_eq  i7 %i_2, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i:2 %add_ln81 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:3 %br_ln81 = br i1 %icmp_ln81, void %for.inc.i.split.i, void %for.inc.i4.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.i.split.i:3 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split.i:4 %zext_ln85 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split.i:5 %add_ln85 = add i64 %zext_ln85, i64 %op_read

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split.i:6 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln85, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i.split.i:7 %sext_ln85 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split.i:8 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln85

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split.i:12 %store_ln81 = store i7 %add_ln81, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split.i:9 %tmp_op_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_op_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split.i:9 %tmp_op_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_op_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="33" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split.i:9 %tmp_op_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_op_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="34" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split.i:9 %tmp_op_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_op_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="35" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split.i:9 %tmp_op_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_op_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="36" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split.i:9 %tmp_op_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_op_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="37" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split.i:9 %tmp_op_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_op_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="38" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split.i:9 %tmp_op_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_op_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="39" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i.split.i:10 %tmp_op = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="tmp_op"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.inc.i4.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="40" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split.i:0 %specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln83"/></StgValue>
</operation>

<operation id="41" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split.i:1 %speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln81"/></StgValue>
</operation>

<operation id="42" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split.i:2 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="43" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split.i:11 %write_ln86 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ALU_operation, i32 %tmp_op

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split.i:13 %br_ln81 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="op" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="op"/></StgValue>
</port>
<port id="74" name="gmem3" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem3"/></StgValue>
</port>
<port id="75" name="ALU_operation" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="ALU_operation"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="i" fromId="76" toId="14">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="78" toId="15">
</dataflow>
<dataflow id="80" from="gmem3" to="specinterface_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="82" from="empty_19" to="specinterface_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="87" from="empty_20" to="specinterface_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="92" from="empty_25" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="94" from="empty_22" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="empty_20" to="specinterface_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="101" from="empty_20" to="specinterface_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="102" from="empty_20" to="specinterface_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="78" toId="16">
</dataflow>
<dataflow id="107" from="ALU_operation" to="specinterface_ln0" fromId="75" toId="16">
</dataflow>
<dataflow id="109" from="empty_16" to="specinterface_ln0" fromId="108" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="112" from="empty_20" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="115" from="empty_20" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="116" from="empty_20" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="117" from="empty_20" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="118" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="122" from="empty_20" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="123" from="empty_20" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="16">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.ap_auto.i64" to="op_read" fromId="126" toId="17">
</dataflow>
<dataflow id="128" from="op" to="op_read" fromId="73" toId="17">
</dataflow>
<dataflow id="130" from="StgValue_129" to="store_ln81" fromId="129" toId="18">
</dataflow>
<dataflow id="131" from="i" to="store_ln81" fromId="14" toId="18">
</dataflow>
<dataflow id="132" from="i" to="i_2" fromId="14" toId="20">
</dataflow>
<dataflow id="133" from="i_2" to="icmp_ln81" fromId="20" toId="21">
</dataflow>
<dataflow id="135" from="StgValue_134" to="icmp_ln81" fromId="134" toId="21">
</dataflow>
<dataflow id="136" from="i_2" to="add_ln81" fromId="20" toId="22">
</dataflow>
<dataflow id="138" from="StgValue_137" to="add_ln81" fromId="137" toId="22">
</dataflow>
<dataflow id="139" from="icmp_ln81" to="br_ln81" fromId="21" toId="23">
</dataflow>
<dataflow id="141" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="shl_ln" fromId="140" toId="24">
</dataflow>
<dataflow id="142" from="i_2" to="shl_ln" fromId="20" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_143" to="shl_ln" fromId="143" toId="24">
</dataflow>
<dataflow id="145" from="shl_ln" to="zext_ln85" fromId="24" toId="25">
</dataflow>
<dataflow id="146" from="zext_ln85" to="add_ln85" fromId="25" toId="26">
</dataflow>
<dataflow id="147" from="op_read" to="add_ln85" fromId="17" toId="26">
</dataflow>
<dataflow id="149" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="148" toId="27">
</dataflow>
<dataflow id="150" from="add_ln85" to="trunc_ln" fromId="26" toId="27">
</dataflow>
<dataflow id="152" from="StgValue_151" to="trunc_ln" fromId="151" toId="27">
</dataflow>
<dataflow id="154" from="StgValue_153" to="trunc_ln" fromId="153" toId="27">
</dataflow>
<dataflow id="155" from="trunc_ln" to="sext_ln85" fromId="27" toId="28">
</dataflow>
<dataflow id="156" from="gmem3" to="gmem3_addr" fromId="74" toId="29">
</dataflow>
<dataflow id="157" from="sext_ln85" to="gmem3_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="158" from="add_ln81" to="store_ln81" fromId="22" toId="30">
</dataflow>
<dataflow id="159" from="i" to="store_ln81" fromId="14" toId="30">
</dataflow>
<dataflow id="161" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="tmp_op_req" fromId="160" toId="31">
</dataflow>
<dataflow id="162" from="gmem3_addr" to="tmp_op_req" fromId="29" toId="31">
</dataflow>
<dataflow id="163" from="StgValue_76" to="tmp_op_req" fromId="76" toId="31">
</dataflow>
<dataflow id="164" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="tmp_op_req" fromId="160" toId="32">
</dataflow>
<dataflow id="165" from="gmem3_addr" to="tmp_op_req" fromId="29" toId="32">
</dataflow>
<dataflow id="166" from="StgValue_76" to="tmp_op_req" fromId="76" toId="32">
</dataflow>
<dataflow id="167" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="tmp_op_req" fromId="160" toId="33">
</dataflow>
<dataflow id="168" from="gmem3_addr" to="tmp_op_req" fromId="29" toId="33">
</dataflow>
<dataflow id="169" from="StgValue_76" to="tmp_op_req" fromId="76" toId="33">
</dataflow>
<dataflow id="170" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="tmp_op_req" fromId="160" toId="34">
</dataflow>
<dataflow id="171" from="gmem3_addr" to="tmp_op_req" fromId="29" toId="34">
</dataflow>
<dataflow id="172" from="StgValue_76" to="tmp_op_req" fromId="76" toId="34">
</dataflow>
<dataflow id="173" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="tmp_op_req" fromId="160" toId="35">
</dataflow>
<dataflow id="174" from="gmem3_addr" to="tmp_op_req" fromId="29" toId="35">
</dataflow>
<dataflow id="175" from="StgValue_76" to="tmp_op_req" fromId="76" toId="35">
</dataflow>
<dataflow id="176" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="tmp_op_req" fromId="160" toId="36">
</dataflow>
<dataflow id="177" from="gmem3_addr" to="tmp_op_req" fromId="29" toId="36">
</dataflow>
<dataflow id="178" from="StgValue_76" to="tmp_op_req" fromId="76" toId="36">
</dataflow>
<dataflow id="179" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="tmp_op_req" fromId="160" toId="37">
</dataflow>
<dataflow id="180" from="gmem3_addr" to="tmp_op_req" fromId="29" toId="37">
</dataflow>
<dataflow id="181" from="StgValue_76" to="tmp_op_req" fromId="76" toId="37">
</dataflow>
<dataflow id="182" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="tmp_op_req" fromId="160" toId="38">
</dataflow>
<dataflow id="183" from="gmem3_addr" to="tmp_op_req" fromId="29" toId="38">
</dataflow>
<dataflow id="184" from="StgValue_76" to="tmp_op_req" fromId="76" toId="38">
</dataflow>
<dataflow id="186" from="_ssdm_op_Read.m_axi.volatile.i32P1A" to="tmp_op" fromId="185" toId="39">
</dataflow>
<dataflow id="187" from="gmem3_addr" to="tmp_op" fromId="29" toId="39">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecPipeline" to="specpipeline_ln83" fromId="188" toId="40">
</dataflow>
<dataflow id="190" from="StgValue_76" to="specpipeline_ln83" fromId="76" toId="40">
</dataflow>
<dataflow id="191" from="StgValue_83" to="specpipeline_ln83" fromId="83" toId="40">
</dataflow>
<dataflow id="192" from="StgValue_83" to="specpipeline_ln83" fromId="83" toId="40">
</dataflow>
<dataflow id="193" from="StgValue_83" to="specpipeline_ln83" fromId="83" toId="40">
</dataflow>
<dataflow id="194" from="empty_20" to="specpipeline_ln83" fromId="86" toId="40">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln81" fromId="195" toId="41">
</dataflow>
<dataflow id="198" from="StgValue_197" to="speclooptripcount_ln81" fromId="197" toId="41">
</dataflow>
<dataflow id="199" from="StgValue_197" to="speclooptripcount_ln81" fromId="197" toId="41">
</dataflow>
<dataflow id="200" from="StgValue_197" to="speclooptripcount_ln81" fromId="197" toId="41">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopName" to="specloopname_ln81" fromId="201" toId="42">
</dataflow>
<dataflow id="204" from="empty_12" to="specloopname_ln81" fromId="203" toId="42">
</dataflow>
<dataflow id="206" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln86" fromId="205" toId="43">
</dataflow>
<dataflow id="207" from="ALU_operation" to="write_ln86" fromId="75" toId="43">
</dataflow>
<dataflow id="208" from="tmp_op" to="write_ln86" fromId="39" toId="43">
</dataflow>
<dataflow id="209" from="icmp_ln81" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="210" from="icmp_ln81" to="StgValue_11" fromId="21" toId="11">
</dataflow>
</dataflows>


</stg>
