[13:13:23.523] <TB2>     INFO: *** Welcome to pxar ***
[13:13:23.523] <TB2>     INFO: *** Today: 2016/07/08
[13:13:23.530] <TB2>     INFO: *** Version: b2a7-dirty
[13:13:23.530] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C15.dat
[13:13:23.531] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:13:23.531] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//defaultMaskFile.dat
[13:13:23.531] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters_C15.dat
[13:13:23.608] <TB2>     INFO:         clk: 4
[13:13:23.608] <TB2>     INFO:         ctr: 4
[13:13:23.608] <TB2>     INFO:         sda: 19
[13:13:23.608] <TB2>     INFO:         tin: 9
[13:13:23.608] <TB2>     INFO:         level: 15
[13:13:23.608] <TB2>     INFO:         triggerdelay: 0
[13:13:23.609] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:13:23.609] <TB2>     INFO: Log level: DEBUG
[13:13:23.617] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:13:23.624] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:13:23.628] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:13:23.630] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:13:25.191] <TB2>     INFO: DUT info: 
[13:13:25.191] <TB2>     INFO: The DUT currently contains the following objects:
[13:13:25.191] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:13:25.191] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:13:25.191] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:13:25.191] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:13:25.191] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:25.191] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:13:25.191] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:13:25.191] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:13:25.192] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:13:25.193] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:13:25.194] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:13:25.194] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:13:25.195] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29859840
[13:13:25.195] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1b8e990
[13:13:25.195] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1963770
[13:13:25.195] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7faae1d94010
[13:13:25.195] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7faae7fff510
[13:13:25.195] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29925376 fPxarMemory = 0x7faae1d94010
[13:13:25.196] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 380.2mA
[13:13:25.198] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[13:13:25.198] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:13:25.198] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:13:25.598] <TB2>     INFO: enter 'restricted' command line mode
[13:13:25.598] <TB2>     INFO: enter test to run
[13:13:25.598] <TB2>     INFO:   test: FPIXTest no parameter change
[13:13:25.598] <TB2>     INFO:   running: fpixtest
[13:13:25.599] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:13:25.603] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:13:25.603] <TB2>     INFO: ######################################################################
[13:13:25.603] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:13:25.603] <TB2>     INFO: ######################################################################
[13:13:25.607] <TB2>     INFO: ######################################################################
[13:13:25.607] <TB2>     INFO: PixTestPretest::doTest()
[13:13:25.607] <TB2>     INFO: ######################################################################
[13:13:25.610] <TB2>     INFO:    ----------------------------------------------------------------------
[13:13:25.611] <TB2>     INFO:    PixTestPretest::programROC() 
[13:13:25.611] <TB2>     INFO:    ----------------------------------------------------------------------
[13:13:43.630] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:13:43.630] <TB2>     INFO: IA differences per ROC:  17.7 19.3 18.5 17.7 18.5 18.5 19.3 19.3 20.1 17.7 17.7 19.3 18.5 19.3 20.9 18.5
[13:13:43.699] <TB2>     INFO:    ----------------------------------------------------------------------
[13:13:43.699] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:13:43.699] <TB2>     INFO:    ----------------------------------------------------------------------
[13:13:44.952] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:13:45.454] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:13:45.955] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:13:46.457] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:13:46.959] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:13:47.460] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:13:47.962] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:13:48.464] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:13:48.965] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:13:49.467] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:13:49.969] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:13:50.471] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:13:50.972] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 3.2 mA
[13:13:51.474] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:13:51.976] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:13:52.477] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:13:52.731] <TB2>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 2.4 2.4 2.4 1.6 1.6 1.6 1.6 1.6 3.2 1.6 2.4 2.4 
[13:13:52.731] <TB2>     INFO: Test took 9035 ms.
[13:13:52.731] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:13:52.765] <TB2>     INFO:    ----------------------------------------------------------------------
[13:13:52.765] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:13:52.765] <TB2>     INFO:    ----------------------------------------------------------------------
[13:13:52.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[13:13:52.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.1688 mA
[13:13:53.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  83 Ia 24.7687 mA
[13:13:53.173] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  79 Ia 23.1688 mA
[13:13:53.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  84 Ia 24.7687 mA
[13:13:53.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  80 Ia 23.9688 mA
[13:13:53.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.9688 mA
[13:13:53.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1688 mA
[13:13:53.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 25.5688 mA
[13:13:53.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  75 Ia 22.3687 mA
[13:13:53.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  85 Ia 25.5688 mA
[13:13:53.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  77 Ia 23.1688 mA
[13:13:54.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  82 Ia 24.7687 mA
[13:13:54.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  78 Ia 23.1688 mA
[13:13:54.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  83 Ia 24.7687 mA
[13:13:54.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  79 Ia 23.9688 mA
[13:13:54.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.1688 mA
[13:13:54.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  83 Ia 24.7687 mA
[13:13:54.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  79 Ia 23.1688 mA
[13:13:54.788] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  84 Ia 24.7687 mA
[13:13:54.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  80 Ia 23.9688 mA
[13:13:54.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.3687 mA
[13:13:55.091] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.7687 mA
[13:13:55.192] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  84 Ia 24.7687 mA
[13:13:55.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 23.9688 mA
[13:13:55.394] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.9688 mA
[13:13:55.496] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.7687 mA
[13:13:55.597] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  74 Ia 23.9688 mA
[13:13:55.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[13:13:55.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.7687 mA
[13:13:55.900] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  74 Ia 23.1688 mA
[13:13:55.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  79 Ia 24.7687 mA
[13:13:56.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  75 Ia 23.9688 mA
[13:13:56.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.3687 mA
[13:13:56.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 24.7687 mA
[13:13:56.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  84 Ia 23.9688 mA
[13:13:56.506] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.1688 mA
[13:13:56.607] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  83 Ia 23.9688 mA
[13:13:56.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.9688 mA
[13:13:56.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.1688 mA
[13:13:56.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.7687 mA
[13:13:57.012] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  79 Ia 23.1688 mA
[13:13:57.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  84 Ia 24.7687 mA
[13:13:57.213] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  80 Ia 23.9688 mA
[13:13:57.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9688 mA
[13:13:57.416] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.5688 mA
[13:13:57.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  70 Ia 23.9688 mA
[13:13:57.618] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1688 mA
[13:13:57.719] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 23.9688 mA
[13:13:57.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  80
[13:13:57.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:13:57.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  79
[13:13:57.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[13:13:57.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:13:57.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:13:57.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  74
[13:13:57.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:13:57.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  75
[13:13:57.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  84
[13:13:57.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  83
[13:13:57.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:13:57.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:13:57.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[13:13:57.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  70
[13:13:57.748] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  83
[13:13:59.575] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[13:13:59.575] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1  20.1  19.3  19.3  19.3  19.3
[13:13:59.607] <TB2>     INFO:    ----------------------------------------------------------------------
[13:13:59.607] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:13:59.607] <TB2>     INFO:    ----------------------------------------------------------------------
[13:13:59.744] <TB2>     INFO: Expecting 231680 events.
[13:14:08.008] <TB2>     INFO: 231680 events read in total (7546ms).
[13:14:08.160] <TB2>     INFO: Test took 8549ms.
[13:14:08.363] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 79 and Delta(CalDel) = 59
[13:14:08.367] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 113 and Delta(CalDel) = 61
[13:14:08.370] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:14:08.373] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 86 and Delta(CalDel) = 65
[13:14:08.377] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 104 and Delta(CalDel) = 60
[13:14:08.380] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 58
[13:14:08.384] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:14:08.388] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 99 and Delta(CalDel) = 58
[13:14:08.391] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 115 and Delta(CalDel) = 62
[13:14:08.395] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:14:08.399] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:14:08.403] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:14:08.407] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:14:08.410] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 76 and Delta(CalDel) = 63
[13:14:08.414] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 93 and Delta(CalDel) = 59
[13:14:08.419] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:14:08.461] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:14:08.493] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:08.493] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:14:08.493] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:08.630] <TB2>     INFO: Expecting 231680 events.
[13:14:16.863] <TB2>     INFO: 231680 events read in total (7518ms).
[13:14:16.869] <TB2>     INFO: Test took 8371ms.
[13:14:16.891] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[13:14:17.205] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30.5
[13:14:17.210] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:14:17.213] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 32.5
[13:14:17.217] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[13:14:17.221] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28.5
[13:14:17.225] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[13:14:17.228] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[13:14:17.232] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:14:17.236] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[13:14:17.240] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[13:14:17.243] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29.5
[13:14:17.247] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[13:14:17.251] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[13:14:17.255] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[13:14:17.258] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[13:14:17.298] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:14:17.299] <TB2>     INFO: CalDel:      126   115   127   161   123   121   135   132   143   132   139   132   133   148   125   145
[13:14:17.299] <TB2>     INFO: VthrComp:     51    51    51    51    52    51    51    51    51    51    51    51    51    51    51    51
[13:14:17.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C0.dat
[13:14:17.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C1.dat
[13:14:17.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C2.dat
[13:14:17.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C3.dat
[13:14:17.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C4.dat
[13:14:17.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C5.dat
[13:14:17.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C6.dat
[13:14:17.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C7.dat
[13:14:17.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C8.dat
[13:14:17.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C9.dat
[13:14:17.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C10.dat
[13:14:17.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C11.dat
[13:14:17.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C12.dat
[13:14:17.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C13.dat
[13:14:17.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C14.dat
[13:14:17.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C15.dat
[13:14:17.306] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:14:17.306] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:14:17.307] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:14:17.307] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:14:17.396] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:14:17.396] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:14:17.396] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:14:17.396] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:14:17.398] <TB2>     INFO: ######################################################################
[13:14:17.399] <TB2>     INFO: PixTestTiming::doTest()
[13:14:17.399] <TB2>     INFO: ######################################################################
[13:14:17.399] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:17.399] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:14:17.399] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:17.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:14:24.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:14:26.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:14:28.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:14:31.188] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:14:33.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:14:35.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:14:38.008] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:14:40.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:14:45.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:14:47.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:14:49.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:14:52.196] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:14:54.469] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:14:56.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:14:59.015] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:15:01.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:15:06.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:15:12.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:15:17.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:15:22.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:15:28.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:15:33.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:15:39.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:15:44.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:15:50.974] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:15:52.495] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:15:54.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:15:55.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:15:57.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:15:58.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:16:00.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:16:01.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:16:08.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:16:09.826] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:16:11.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:16:12.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:16:14.387] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:16:15.908] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:16:17.428] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:16:18.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:16:26.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:16:28.313] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:16:30.587] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:16:32.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:16:35.133] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:16:37.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:16:39.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:16:41.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:16:44.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:16:47.177] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:16:49.453] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:16:51.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:16:53.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:16:56.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:16:58.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:17:00.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:17:07.147] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:17:09.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:17:11.694] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:17:13.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:17:16.240] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:17:18.514] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:17:20.787] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:17:23.060] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:17:28.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:17:31.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:17:33.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:17:35.723] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:17:37.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:17:40.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:17:42.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:17:44.818] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:17:49.909] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:17:52.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:17:54.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:17:56.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:17:58.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:18:01.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:18:03.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:18:05.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:18:08.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:18:09.988] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:18:11.508] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:18:13.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:18:15.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:18:16.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:18:18.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:18:19.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:18:21.757] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:18:23.278] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:18:24.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:18:26.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:18:27.841] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:18:29.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:18:30.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:18:32.406] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:18:36.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:18:38.269] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:18:39.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:18:41.313] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:18:42.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:18:44.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:18:45.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:18:47.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:18:52.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:18:54.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:18:57.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:18:59.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:19:01.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:19:03.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:19:05.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:19:07.836] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:19:20.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:19:22.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:19:24.940] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:19:27.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:19:29.486] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:19:31.759] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:19:34.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:19:36.307] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:19:39.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:19:41.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:19:44.066] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:19:46.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:19:48.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:19:50.886] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:19:53.159] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:19:55.818] <TB2>     INFO: TBM Phase Settings: 240
[13:19:55.818] <TB2>     INFO: 400MHz Phase: 4
[13:19:55.818] <TB2>     INFO: 160MHz Phase: 7
[13:19:55.818] <TB2>     INFO: Functional Phase Area: 4
[13:19:55.820] <TB2>     INFO: Test took 338421 ms.
[13:19:55.820] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:19:55.821] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:55.821] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:19:55.821] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:55.821] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:19:56.962] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:19:58.857] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:20:00.753] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:20:02.648] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:20:04.543] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:20:06.439] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:20:08.334] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:20:10.230] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:20:15.322] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:20:20.488] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:20:25.106] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:20:29.445] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:20:33.598] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:20:37.750] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:20:42.091] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:20:46.432] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:20:47.951] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:20:49.471] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:20:51.745] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:20:54.017] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:20:56.291] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:20:58.565] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:21:00.838] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:21:03.113] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:21:04.635] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:21:06.154] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:21:08.428] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:21:10.701] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:21:12.975] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:21:15.249] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:21:17.523] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:21:19.796] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:21:21.316] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:21:22.835] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:21:25.110] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:21:27.384] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:21:29.658] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:21:31.931] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:21:34.204] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:21:36.478] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:21:37.997] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:21:39.517] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:21:41.790] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:21:44.063] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:21:46.337] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:21:48.610] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:21:50.884] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:21:53.156] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:21:54.676] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:21:56.196] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:21:58.470] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:22:00.743] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:22:03.016] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:22:05.290] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:22:07.563] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:22:09.837] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:22:11.357] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:22:12.876] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:22:15.150] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:22:17.424] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:22:19.697] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:22:21.971] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:22:24.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:22:26.901] <TB2>     INFO: ROC Delay Settings: 228
[13:22:26.901] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:22:26.901] <TB2>     INFO: ROC Port 0 Delay: 4
[13:22:26.901] <TB2>     INFO: ROC Port 1 Delay: 4
[13:22:26.901] <TB2>     INFO: Functional ROC Area: 6
[13:22:26.904] <TB2>     INFO: Test took 151083 ms.
[13:22:26.904] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:22:26.904] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:26.904] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:22:26.904] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:28.043] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4208 4208 4208 4208 4208 4208 4208 4208 e062 c000 a101 80b1 4208 4208 4208 4209 4208 4208 4208 4208 e062 c000 
[13:22:28.043] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4208 4208 4208 4208 4209 4209 4209 4208 e022 c000 a102 80c0 4208 4208 4208 420b 4208 4209 4209 4209 e022 c000 
[13:22:28.043] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4209 4209 4209 4209 4208 420b 420b 4209 e022 c000 a103 8000 4209 4209 4209 4209 4209 420b 420b 420b e022 c000 
[13:22:28.043] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:22:42.491] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:42.491] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:22:56.682] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:56.682] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:23:10.892] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:10.892] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:23:25.096] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:25.096] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:23:39.306] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:39.306] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:23:53.399] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:53.399] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:24:07.509] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:07.509] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:24:21.594] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:21.594] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:24:35.784] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:35.784] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:24:49.977] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:50.356] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:50.368] <TB2>     INFO: Decoding statistics:
[13:24:50.368] <TB2>     INFO:   General information:
[13:24:50.368] <TB2>     INFO: 	 16bit words read:         240000000
[13:24:50.368] <TB2>     INFO: 	 valid events total:       20000000
[13:24:50.368] <TB2>     INFO: 	 empty events:             20000000
[13:24:50.368] <TB2>     INFO: 	 valid events with pixels: 0
[13:24:50.368] <TB2>     INFO: 	 valid pixel hits:         0
[13:24:50.368] <TB2>     INFO:   Event errors: 	           0
[13:24:50.368] <TB2>     INFO: 	 start marker:             0
[13:24:50.368] <TB2>     INFO: 	 stop marker:              0
[13:24:50.368] <TB2>     INFO: 	 overflow:                 0
[13:24:50.368] <TB2>     INFO: 	 invalid 5bit words:       0
[13:24:50.368] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:24:50.368] <TB2>     INFO:   TBM errors: 		           0
[13:24:50.368] <TB2>     INFO: 	 flawed TBM headers:       0
[13:24:50.368] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:24:50.369] <TB2>     INFO: 	 event ID mismatches:      0
[13:24:50.369] <TB2>     INFO:   ROC errors: 		           0
[13:24:50.369] <TB2>     INFO: 	 missing ROC header(s):    0
[13:24:50.369] <TB2>     INFO: 	 misplaced readback start: 0
[13:24:50.369] <TB2>     INFO:   Pixel decoding errors:	   0
[13:24:50.369] <TB2>     INFO: 	 pixel data incomplete:    0
[13:24:50.369] <TB2>     INFO: 	 pixel address:            0
[13:24:50.369] <TB2>     INFO: 	 pulse height fill bit:    0
[13:24:50.369] <TB2>     INFO: 	 buffer corruption:        0
[13:24:50.369] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.369] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:24:50.369] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.369] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.369] <TB2>     INFO:    Read back bit status: 1
[13:24:50.369] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.369] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.369] <TB2>     INFO:    Timings are good!
[13:24:50.369] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.369] <TB2>     INFO: Test took 143465 ms.
[13:24:50.369] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:24:50.369] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:24:50.369] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:50.369] <TB2>     INFO: PixTestTiming::doTest took 632973 ms.
[13:24:50.369] <TB2>     INFO: PixTestTiming::doTest() done
[13:24:50.369] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:24:50.369] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:24:50.369] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:24:50.370] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:24:50.370] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:24:50.370] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:24:50.370] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:24:50.723] <TB2>     INFO: ######################################################################
[13:24:50.723] <TB2>     INFO: PixTestAlive::doTest()
[13:24:50.723] <TB2>     INFO: ######################################################################
[13:24:50.726] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.726] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:24:50.726] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:50.727] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:24:51.072] <TB2>     INFO: Expecting 41600 events.
[13:24:55.198] <TB2>     INFO: 41600 events read in total (3411ms).
[13:24:55.199] <TB2>     INFO: Test took 4471ms.
[13:24:55.207] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:55.207] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:24:55.207] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:24:55.585] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:24:55.585] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:24:55.585] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:24:55.588] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:55.589] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:24:55.589] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:55.590] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:24:55.936] <TB2>     INFO: Expecting 41600 events.
[13:24:58.903] <TB2>     INFO: 41600 events read in total (2252ms).
[13:24:58.903] <TB2>     INFO: Test took 3313ms.
[13:24:58.903] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:58.903] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:24:58.904] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:24:58.904] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:24:59.309] <TB2>     INFO: PixTestAlive::maskTest() done
[13:24:59.309] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:24:59.311] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:59.312] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:24:59.312] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:59.313] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:24:59.662] <TB2>     INFO: Expecting 41600 events.
[13:25:03.729] <TB2>     INFO: 41600 events read in total (3352ms).
[13:25:03.729] <TB2>     INFO: Test took 4416ms.
[13:25:03.737] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:03.737] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:25:03.737] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:25:04.111] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:25:04.112] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:25:04.112] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:25:04.112] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:25:04.120] <TB2>     INFO: ######################################################################
[13:25:04.120] <TB2>     INFO: PixTestTrim::doTest()
[13:25:04.120] <TB2>     INFO: ######################################################################
[13:25:04.123] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:04.123] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:25:04.123] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:04.200] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:25:04.200] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:25:04.321] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:25:04.321] <TB2>     INFO:     run 1 of 1
[13:25:04.321] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:25:04.664] <TB2>     INFO: Expecting 5025280 events.
[13:25:29.443] <TB2>  WARNING: Channel 1 ROC 2: Readback start marker after 1 readouts!
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a155 8040 4208 1b 2664 4209 1b 268e 4208 1b 26a7 4208 1b 266a 4208 1b 2680 4208 4208 1b 268a 4208 1b 266e e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14f 80c0 4208 1b 2665 4208 1b 268f 4208 1b 26a9 420b 1b 266a 4208 1b 266f 4209 1b 2682 4209 1b 2689 4209 1b 266d e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a150 8000 4209 1b 2664 4209 1b 268d 4209 4209 1b 266a 4209 1b 266f 420a 1b 2683 420a 1b 268a 420a 1b 266d e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a151 8040 420a 1b 2664 420a 1b 268f 420a 1b 26a9 4208 1b 266b 420a 1b 266f 4209 1b 2681 4209 1b 2689 4209 1b 266d e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a152 80b1 4209 1b 2664 5209 1b 268f 420a 1b 26a9 4209 1b 2668 4209 1b 266e 4209 4209 1b 268b 4209 1b 266d e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a153 80c0 4208 1b 2664 4208 1b 268d 4208 1b 26a9 4209 1b 266c 4209 1b 266f 4208 4209 1b 2689 4209 1b 266d e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a154 8000 4208 1b 2664 4208 1b 268e 4209 1b 26a9 4208 1b 266a 4208 1b 2681 4209 4208 1b 268b 4209 1b 266c e022 c000 
[13:25:29.443] <TB2>  WARNING: Channel 1 ROC 2: Readback start marker after 15 readouts!
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a164 8000 4208 1b 2664 4208 1b 268f 4209 4208 1b 266c 4208 1b 2681 4209 4208 1b 268a 4209 1b 266c e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15e 80b1 4208 1b 2664 4208 1b 268e 4208 1b 26aa 4209 1b 266c 4208 1b 2682 4209 4209 1b 2689 4209 1b 266c e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15f 80c0 4209 1b 2664 4209 1b 268f 4209 420b 1b 266a 4209 1b 2680 4208 1b 2682 4208 1b 2688 4208 1b 266d e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a160 8000 4208 1b 2664 4208 1b 268f 4208 4209 1b 266a 4208 1b 2680 420a 1b 2681 420a 1b 268a 420a 1b 266d e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a161 8040 420a 1b 2664 420a 1b 268e 420a 4208 1b 266b 420a 1b 266f 4209 4209 1b 268a 4209 1b 266f e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a162 80b1 4209 1b 2664 4209 1b 268f 4209 1b 26a8 4209 1b 266a 4209 1b 2681 4209 4209 1b 268a 4209 1b 266d e022 c000 
[13:25:29.443] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a163 80c0 4208 1b 2664 4208 1b 268f 4208 1b 26a9 4209 1b 266a 4209 1b 2680 4208 4209 1b 2689 4209 1b 266d e022 c000 
[13:25:31.676] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:25:31.676] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:25:31.676] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d5 8040 4208 49 244f 4209 49 2485 4208 4208 49 2462 4208 49 2467 4208 49 2481 4208 49 2481 4208 49 2480 e022 c000 
[13:25:31.676] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1cf 80c0 4209 49 244e 4209 49 2485 4209 420b 49 2462 4209 49 2466 4208 49 2481 4208 49 2480 4208 49 2481 e022 c000 
[13:25:31.676] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d0 8000 4208 49 244c 4208 49 2485 4208 4209 49 2464 4208 49 2465 420a 49 2480 420a 49 2481 420a 49 2481 e022 c000 
[13:25:31.676] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d1 8040 420a 49 244e 420a 420a 4208 49 2462 420a 49 2465 4209 49 2482 4209 49 2482 4209 49 2481 e022 c000 
[13:25:31.676] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d2 80b1 4209 49 244d 4209 49 2485 4209 4209 49 2463 4209 49 2466 7fd 2049 481 4209 49 2481 4209 49 2481 e022 c000 
[13:25:31.676] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d3 80c0 4208 49 244d 4208 49 2486 4208 4209 49 2464 4209 49 2467 4208 49 2482 4209 49 2481 4209 49 2482 e022 c000 
[13:25:31.676] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d4 8000 4208 49 244e 4208 4209 4208 49 2462 4208 49 2466 4209 49 2481 4208 49 2481 4209 49 2482 e022 c000 
[13:25:33.084] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:25:33.084] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:25:33.084] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c4 8000 4208 4a 264c 4208 4a 2681 4209 4a 26a8 4208 4a 2661 4208 4a 2666 4209 4a 2680 4208 4a 2684 4209 4a 266c e022 c000 
[13:25:33.084] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1be 80b1 4209 4a 264c 4209 4a 2681 4209 4a 26a7 4209 4a 2661 4209 4a 2667 4209 4a 2681 4209 4a 2683 4209 4a 266d e022 c000 
[13:25:33.084] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bf 80c0 4209 4a 264d 4209 4a 2680 4209 4a 26a7 420a 4a 2661 4209 4a 2666 4209 4a 2680 4209 4a 2684 4209 4a 266d e022 c000 
[13:25:33.084] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c0 8000 4209 4a 264c 4209 4a 2681 4209 4a 26a8 4209 4a 2661 4209 4a 2665 420b 4a 2680 420b 4a 2685 420b 4a 266e e022 c000 
[13:25:33.084] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c1 8040 420b 4a 264e 420b 4a 2681 420b 4a 26a7 4208 4a 2661 420b 4a 2666 7fd 204a 66e 4209 4a 2683 4209 4a 266d e022 c000 
[13:25:33.084] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c2 80b1 4209 4a 264e 4209 4a 2681 4209 4a 26a8 4209 4a 2660 4209 4a 2666 4209 4a 2680 4209 4a 2683 4209 4a 266c e022 c000 
[13:25:33.084] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1c3 80c0 4208 4a 264c 4208 4a 2681 4208 4a 26a8 4209 4a 2661 4209 4a 2665 4208 4a 2680 4209 4a 2684 4209 4a 266e e022 c000 
[13:25:34.607] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:25:34.607] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:25:34.607] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a005 8040 4208 4209 89 2865 4208 89 286f 4209 89 2885 4208 89 2866 4208 89 286d 4208 89 2849 4209 89 284d e022 c000 
[13:25:34.608] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ff 80c0 4208 4208 89 2864 4208 89 286f 4208 89 2887 4208 89 2865 4208 89 286d 4208 89 284a 4208 89 284d e022 c000 
[13:25:34.608] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a000 8000 4208 4208 89 2864 4208 89 286e 4208 89 2885 4208 89 2866 420b 89 286f 420b 89 284a 4208 89 284e e022 c000 
[13:25:34.608] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a001 8040 420b 420b 89 2862 420b 89 286f 420b 420b 4208 89 286e 4208 89 2849 420b 89 284e e022 c000 
[13:25:34.608] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a002 80b1 4208 4208 89 2864 4208 89 286f 4208 89 2888 4208 89 2867 4209 89 286d 5f9 2089 84a 4208 89 284e e022 c000 
[13:25:34.608] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a003 80c0 4208 4208 89 2863 4208 89 286f 4208 89 2886 4209 89 2866 4208 89 286d 4209 89 2849 4209 89 284e e022 c000 
[13:25:34.608] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a004 8000 4208 4208 89 2864 4209 89 286f 4209 89 2888 4208 89 2866 4209 89 286d 4208 89 284b 4209 89 284d e022 c000 
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 7 ROCs were found
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (251) !=  TBM ID (9)
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (0) != Token Chain Length (8)
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (10) !=  TBM ID (251)
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fe 80b1 4208 9d 264a 4208 9d 26a4 4208 9d 26aa 4208 9d 266c 4208 9d 2680 4208 4208 9d 266f 4208 9d 2687 e022 c000 
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1f9 8040 4208 9d 264c 4208 9d 26a5 4208 9d 26aa 4208 9d 266c 4208 9d 2682 4209 4209 9d 2680 4209 9d 2688 e022 c000 
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a1fa 80b1 4209 9d 2649 4209 9d 26a4 4209 4208 9d 2669 4209 9d 2681 4208 4208 9d 266f 
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a109 80d6 e022 c000 
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fb 80c0 4208 9d 264a 4208 9d 26a5 4208 9d 26aa 4208 9d 266a 4208 9d 2682 4208 4208 9d 266e 4208 9d 2688 e022 c000 
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fc 8000 4208 9d 264c 4208 4208 4208 9d 266b 4208 9d 2682 4208 9d 2680 4208 9d 266f 4208 9d 2687 e022 c000 
[13:25:35.232] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fd 8040 4208 9d 264a 4208 4208 9d 26ab 4208 9d 266a 4208 9d 2681 4208 4208 9d 266f 4208 9d 2688 e022 c000 
[13:25:35.233] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:25:35.233] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:25:35.233] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a035 8040 4608 4609 9d 2668 4608 9d 2680 4609 9d 2689 4608 9d 2669 4608 9d 266f 4608 9d 2664 4609 e022 c000 
[13:25:35.233] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02f 80c0 4209 4209 9d 2668 4209 9d 2681 4209 9d 268c 4209 9d 2668 4209 9d 266d 4209 9d 2662 4209 9d 2660 e022 c000 
[13:25:35.233] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a030 8000 4209 4209 9d 2667 4209 9d 2681 4209 9d 268a 4209 9d 2668 420b 9d 266d 420b 9d 2662 4209 e022 c000 
[13:25:35.233] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a031 8040 420b 420b 9d 2669 420b 420b 9d 268c 420b 9d 2666 4208 9d 266e 4208 9d 2662 420b 9d 264f e022 c000 
[13:25:35.233] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a032 80b1 4208 4208 9d 2668 4208 4208 9d 268c 4208 9d 2666 4209 9d 266f 4609 9d 2654 38 e022 c000 
[13:25:35.233] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a033 80c0 4608 4608 9d 2668 4608 9d 2682 4608 9d 268b 4609 9d 2669 4608 9d 266f 4609 9d 2662 4609 e022 c000 
[13:25:35.233] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a034 8000 4608 4608 9d 2669 4609 4609 9d 268a 4608 9d 2669 4609 9d 266f 4608 9d 2662 4609 e022 c000 
[13:25:49.703] <TB2> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 8 triggers! Aborting data processing!
[13:25:49.718] <TB2>     INFO: 0 events read in total (44340ms).
[13:26:34.266] <TB2>     INFO: 1388032 events read in total (88887ms).
[13:27:18.816] <TB2>     INFO: 2784704 events read in total (133437ms).
[13:27:45.251] <TB2>     INFO: 3622464 events read in total (159873ms).
[13:27:45.255] <TB2> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 175352 Events.
[13:27:45.272] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[13:27:45.615] <TB2>     INFO: Expecting 5025280 events.
[13:28:29.562] <TB2>     INFO: 1402976 events read in total (43231ms).
[13:29:11.993] <TB2>     INFO: 2790984 events read in total (85663ms).
[13:29:56.106] <TB2>     INFO: 4187648 events read in total (129776ms).
[13:30:22.534] <TB2>     INFO: 5025280 events read in total (156203ms).
[13:30:22.576] <TB2>     INFO: Test took 157304ms.
[13:30:22.633] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:22.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:24.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:25.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:26.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:28.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:29.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:30.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:32.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:33.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:35.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:36.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:37.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:39.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:40.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:41.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:43.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:44.391] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293658624
[13:30:44.394] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.1402 minThrLimit = 83.1254 minThrNLimit = 100.971 -> result = 83.1402 -> 83
[13:30:44.395] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.047 minThrLimit = 103.005 minThrNLimit = 130.685 -> result = 103.047 -> 103
[13:30:44.395] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5009 minThrLimit = 86.47 minThrNLimit = 111.255 -> result = 86.5009 -> 86
[13:30:44.396] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7663 minThrLimit = 89.7327 minThrNLimit = 111.773 -> result = 89.7663 -> 89
[13:30:44.396] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.101 minThrLimit = 106.078 minThrNLimit = 130.15 -> result = 106.101 -> 106
[13:30:44.396] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.519 minThrLimit = 101.461 minThrNLimit = 122.42 -> result = 101.519 -> 101
[13:30:44.397] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6549 minThrLimit = 95.6535 minThrNLimit = 122.22 -> result = 95.6549 -> 95
[13:30:44.397] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3454 minThrLimit = 92.3332 minThrNLimit = 115.947 -> result = 92.3454 -> 92
[13:30:44.398] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9234 minThrLimit = 94.9131 minThrNLimit = 121.276 -> result = 94.9234 -> 94
[13:30:44.398] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6341 minThrLimit = 90.6296 minThrNLimit = 112.56 -> result = 90.6341 -> 90
[13:30:44.399] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.4995 minThrLimit = 82.459 minThrNLimit = 105.081 -> result = 82.4995 -> 82
[13:30:44.399] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.42 minThrLimit = 90.3511 minThrNLimit = 113.828 -> result = 90.42 -> 90
[13:30:44.400] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.172 minThrLimit = 100.128 minThrNLimit = 124.03 -> result = 100.172 -> 100
[13:30:44.400] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8885 minThrLimit = 87.8067 minThrNLimit = 111.109 -> result = 87.8885 -> 87
[13:30:44.400] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5729 minThrLimit = 93.5187 minThrNLimit = 116.657 -> result = 93.5729 -> 93
[13:30:44.401] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0436 minThrLimit = 91.9745 minThrNLimit = 115.975 -> result = 92.0436 -> 92
[13:30:44.401] <TB2>     INFO: ROC 0 VthrComp = 83
[13:30:44.401] <TB2>     INFO: ROC 1 VthrComp = 103
[13:30:44.401] <TB2>     INFO: ROC 2 VthrComp = 86
[13:30:44.401] <TB2>     INFO: ROC 3 VthrComp = 89
[13:30:44.401] <TB2>     INFO: ROC 4 VthrComp = 106
[13:30:44.402] <TB2>     INFO: ROC 5 VthrComp = 101
[13:30:44.402] <TB2>     INFO: ROC 6 VthrComp = 95
[13:30:44.402] <TB2>     INFO: ROC 7 VthrComp = 92
[13:30:44.402] <TB2>     INFO: ROC 8 VthrComp = 94
[13:30:44.402] <TB2>     INFO: ROC 9 VthrComp = 90
[13:30:44.402] <TB2>     INFO: ROC 10 VthrComp = 82
[13:30:44.402] <TB2>     INFO: ROC 11 VthrComp = 90
[13:30:44.402] <TB2>     INFO: ROC 12 VthrComp = 100
[13:30:44.402] <TB2>     INFO: ROC 13 VthrComp = 87
[13:30:44.402] <TB2>     INFO: ROC 14 VthrComp = 93
[13:30:44.403] <TB2>     INFO: ROC 15 VthrComp = 92
[13:30:44.403] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:30:44.403] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:30:44.423] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:44.423] <TB2>     INFO:     run 1 of 1
[13:30:44.423] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:44.766] <TB2>     INFO: Expecting 5025280 events.
[13:31:20.490] <TB2>     INFO: 884976 events read in total (35003ms).
[13:31:54.898] <TB2>     INFO: 1768096 events read in total (69411ms).
[13:32:29.914] <TB2>     INFO: 2650888 events read in total (104428ms).
[13:33:03.320] <TB2>     INFO: 3524672 events read in total (137833ms).
[13:33:38.595] <TB2>     INFO: 4394144 events read in total (173108ms).
[13:34:04.217] <TB2>     INFO: 5025280 events read in total (198730ms).
[13:34:04.286] <TB2>     INFO: Test took 199863ms.
[13:34:04.454] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:04.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:06.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:08.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:09.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:11.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:12.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:14.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:16.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:17.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:19.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:21.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:22.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:24.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:25.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:27.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:28.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:30.377] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279117824
[13:34:30.381] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.3205 for pixel 3/2 mean/min/max = 46.2893/32.1999/60.3786
[13:34:30.382] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.5693 for pixel 5/0 mean/min/max = 44.6223/31.5725/57.6722
[13:34:30.382] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.7929 for pixel 0/37 mean/min/max = 44.2597/32.3947/56.1246
[13:34:30.383] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.6887 for pixel 0/9 mean/min/max = 46.1962/33.5962/58.7963
[13:34:30.383] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.7548 for pixel 0/18 mean/min/max = 46.6306/34.344/58.9171
[13:34:30.383] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.816 for pixel 11/3 mean/min/max = 44.9354/32.0305/57.8403
[13:34:30.384] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.1251 for pixel 38/79 mean/min/max = 44.2586/33.1566/55.3606
[13:34:30.384] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.9491 for pixel 0/26 mean/min/max = 45.0934/33.2004/56.9865
[13:34:30.385] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.8866 for pixel 51/20 mean/min/max = 44.8529/33.7316/55.9741
[13:34:30.385] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.2429 for pixel 0/44 mean/min/max = 45.9065/33.5464/58.2666
[13:34:30.386] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.6055 for pixel 24/79 mean/min/max = 43.8015/32.9963/54.6067
[13:34:30.386] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.2066 for pixel 0/5 mean/min/max = 45.387/33.4168/57.3571
[13:34:30.386] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.7411 for pixel 7/20 mean/min/max = 43.8089/31.5907/56.0272
[13:34:30.387] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.5206 for pixel 0/2 mean/min/max = 44.2439/32.5067/55.981
[13:34:30.387] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.2319 for pixel 20/13 mean/min/max = 45.1886/33.0867/57.2905
[13:34:30.387] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.4705 for pixel 27/11 mean/min/max = 44.8698/32.8937/56.8459
[13:34:30.388] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:30.519] <TB2>     INFO: Expecting 411648 events.
[13:34:38.159] <TB2>     INFO: 411648 events read in total (6925ms).
[13:34:38.165] <TB2>     INFO: Expecting 411648 events.
[13:34:45.764] <TB2>     INFO: 411648 events read in total (6931ms).
[13:34:45.772] <TB2>     INFO: Expecting 411648 events.
[13:34:53.382] <TB2>     INFO: 411648 events read in total (6947ms).
[13:34:53.392] <TB2>     INFO: Expecting 411648 events.
[13:35:01.029] <TB2>     INFO: 411648 events read in total (6974ms).
[13:35:01.042] <TB2>     INFO: Expecting 411648 events.
[13:35:08.588] <TB2>     INFO: 411648 events read in total (6884ms).
[13:35:08.602] <TB2>     INFO: Expecting 411648 events.
[13:35:16.173] <TB2>     INFO: 411648 events read in total (6907ms).
[13:35:16.190] <TB2>     INFO: Expecting 411648 events.
[13:35:23.778] <TB2>     INFO: 411648 events read in total (6930ms).
[13:35:23.798] <TB2>     INFO: Expecting 411648 events.
[13:35:31.356] <TB2>     INFO: 411648 events read in total (6908ms).
[13:35:31.380] <TB2>     INFO: Expecting 411648 events.
[13:35:38.964] <TB2>     INFO: 411648 events read in total (6934ms).
[13:35:38.988] <TB2>     INFO: Expecting 411648 events.
[13:35:46.540] <TB2>     INFO: 411648 events read in total (6905ms).
[13:35:46.566] <TB2>     INFO: Expecting 411648 events.
[13:35:54.142] <TB2>     INFO: 411648 events read in total (6929ms).
[13:35:54.172] <TB2>     INFO: Expecting 411648 events.
[13:36:01.762] <TB2>     INFO: 411648 events read in total (6948ms).
[13:36:01.793] <TB2>     INFO: Expecting 411648 events.
[13:36:09.439] <TB2>     INFO: 411648 events read in total (7003ms).
[13:36:09.474] <TB2>     INFO: Expecting 411648 events.
[13:36:17.016] <TB2>     INFO: 411648 events read in total (6909ms).
[13:36:17.051] <TB2>     INFO: Expecting 411648 events.
[13:36:24.643] <TB2>     INFO: 411648 events read in total (6951ms).
[13:36:24.680] <TB2>     INFO: Expecting 411648 events.
[13:36:32.325] <TB2>     INFO: 411648 events read in total (7010ms).
[13:36:32.369] <TB2>     INFO: Test took 121981ms.
[13:36:32.847] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.519 < 35 for itrim+1 = 101; old thr = 34.9901 ... break
[13:36:32.882] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.246 < 35 for itrim+1 = 99; old thr = 34.9549 ... break
[13:36:32.911] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2415 < 35 for itrim = 93; old thr = 33.0716 ... break
[13:36:32.938] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2129 < 35 for itrim+1 = 93; old thr = 34.7948 ... break
[13:36:32.964] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 37.3745 < 35 for itrim+1 = 92; old thr = 34.6568 ... break
[13:36:32.995] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.046 < 35 for itrim = 96; old thr = 34.6041 ... break
[13:36:33.037] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1693 < 35 for itrim+1 = 96; old thr = 34.9444 ... break
[13:36:33.065] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6 < 35 for itrim+1 = 90; old thr = 34.4707 ... break
[13:36:33.067] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 255 < 35 for itrim+1 = 171; old thr = 17.1727 ... break
[13:36:33.097] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5418 < 35 for itrim+1 = 101; old thr = 34.5176 ... break
[13:36:33.130] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0436 < 35 for itrim = 93; old thr = 33.7361 ... break
[13:36:33.163] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4911 < 35 for itrim = 93; old thr = 33.9956 ... break
[13:36:33.204] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3377 < 35 for itrim = 104; old thr = 34.4734 ... break
[13:36:33.234] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4104 < 35 for itrim+1 = 92; old thr = 34.9839 ... break
[13:36:33.273] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8731 < 35 for itrim+1 = 99; old thr = 34.8274 ... break
[13:36:33.309] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4584 < 35 for itrim = 96; old thr = 34.0945 ... break
[13:36:33.388] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:36:33.399] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:33.399] <TB2>     INFO:     run 1 of 1
[13:36:33.399] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:33.747] <TB2>     INFO: Expecting 5025280 events.
[13:37:09.157] <TB2>     INFO: 868088 events read in total (34695ms).
[13:37:43.879] <TB2>     INFO: 1734640 events read in total (69417ms).
[13:38:18.260] <TB2>     INFO: 2601560 events read in total (103798ms).
[13:38:51.492] <TB2>     INFO: 3458240 events read in total (137030ms).
[13:39:26.228] <TB2>     INFO: 4310904 events read in total (171766ms).
[13:39:55.469] <TB2>     INFO: 5025280 events read in total (201007ms).
[13:39:55.555] <TB2>     INFO: Test took 202157ms.
[13:39:55.740] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:56.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:57.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:59.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:00.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:02.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:04.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:05.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:07.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:08.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:10.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:11.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:13.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:14.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:16.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:17.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:19.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:20.899] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297914368
[13:40:20.901] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.500000 .. 51.350334
[13:40:20.976] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 61 (-1/-1) hits flags = 528 (plus default)
[13:40:20.986] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:20.986] <TB2>     INFO:     run 1 of 1
[13:40:20.987] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:21.330] <TB2>     INFO: Expecting 1996800 events.
[13:41:01.939] <TB2>     INFO: 1135168 events read in total (39894ms).
[13:41:32.753] <TB2>     INFO: 1996800 events read in total (70708ms).
[13:41:32.787] <TB2>     INFO: Test took 71800ms.
[13:41:32.836] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:32.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:34.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:35.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:36.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:37.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:38.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:39.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:40.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:41.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:42.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:43.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:44.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:45.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:46.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:47.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:48.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:49.615] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310444032
[13:41:49.697] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 13.690687 .. 46.655596
[13:41:49.773] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 3 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:41:49.783] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:49.783] <TB2>     INFO:     run 1 of 1
[13:41:49.783] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:50.127] <TB2>     INFO: Expecting 1797120 events.
[13:42:30.956] <TB2>     INFO: 1168792 events read in total (40114ms).
[13:42:53.044] <TB2>     INFO: 1797120 events read in total (62202ms).
[13:42:53.064] <TB2>     INFO: Test took 63282ms.
[13:42:53.102] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:53.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:54.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:55.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:56.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:57.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:58.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:59.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:00.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:01.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:02.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:03.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:04.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:05.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:06.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:07.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:08.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:09.223] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257359872
[13:43:09.309] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 17.986157 .. 43.965886
[13:43:09.386] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 7 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:43:09.397] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:09.397] <TB2>     INFO:     run 1 of 1
[13:43:09.397] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:09.747] <TB2>     INFO: Expecting 1564160 events.
[13:43:50.029] <TB2>     INFO: 1175320 events read in total (39567ms).
[13:44:03.777] <TB2>     INFO: 1564160 events read in total (53315ms).
[13:44:03.789] <TB2>     INFO: Test took 54392ms.
[13:44:03.820] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:03.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:04.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:05.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:06.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:07.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:08.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:09.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:10.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:11.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:12.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:13.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:14.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:15.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:16.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:17.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:18.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:19.154] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252035072
[13:44:19.235] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 19.433687 .. 43.758946
[13:44:19.310] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 9 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:44:19.321] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:19.321] <TB2>     INFO:     run 1 of 1
[13:44:19.321] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:19.669] <TB2>     INFO: Expecting 1497600 events.
[13:45:00.345] <TB2>     INFO: 1158440 events read in total (39961ms).
[13:45:12.517] <TB2>     INFO: 1497600 events read in total (52134ms).
[13:45:12.531] <TB2>     INFO: Test took 53211ms.
[13:45:12.563] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:12.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:13.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:14.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:15.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:16.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:17.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:18.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:19.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:20.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:21.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:22.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:23.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:24.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:25.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:26.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:27.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:28.240] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299737088
[13:45:28.324] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:45:28.324] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:45:28.336] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:28.336] <TB2>     INFO:     run 1 of 1
[13:45:28.336] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:28.683] <TB2>     INFO: Expecting 1364480 events.
[13:46:08.942] <TB2>     INFO: 1076096 events read in total (39544ms).
[13:46:19.766] <TB2>     INFO: 1364480 events read in total (50369ms).
[13:46:19.780] <TB2>     INFO: Test took 51444ms.
[13:46:19.814] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:19.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:20.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:21.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:22.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:23.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:24.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:25.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:26.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:27.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:28.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:29.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:30.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:31.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:32.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:33.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:34.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:35.457] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355295232
[13:46:35.492] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C0.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C1.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C2.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C3.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C4.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C5.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C6.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C7.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C8.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C9.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C10.dat
[13:46:35.493] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C11.dat
[13:46:35.494] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C12.dat
[13:46:35.494] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C13.dat
[13:46:35.494] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C14.dat
[13:46:35.494] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C15.dat
[13:46:35.494] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C0.dat
[13:46:35.501] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C1.dat
[13:46:35.508] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C2.dat
[13:46:35.515] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C3.dat
[13:46:35.522] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C4.dat
[13:46:35.529] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C5.dat
[13:46:35.536] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C6.dat
[13:46:35.543] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C7.dat
[13:46:35.550] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C8.dat
[13:46:35.557] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C9.dat
[13:46:35.564] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C10.dat
[13:46:35.571] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C11.dat
[13:46:35.578] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C12.dat
[13:46:35.584] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C13.dat
[13:46:35.591] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C14.dat
[13:46:35.598] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C15.dat
[13:46:35.605] <TB2>     INFO: PixTestTrim::trimTest() done
[13:46:35.605] <TB2>     INFO: vtrim:     101  99  93  93  92  96  96  90 171 101  93  93 104  92  99  96 
[13:46:35.605] <TB2>     INFO: vthrcomp:   83 103  86  89 106 101  95  92  94  90  82  90 100  87  93  92 
[13:46:35.605] <TB2>     INFO: vcal mean:  34.85  34.98  35.03  35.02  35.02  34.96  35.01  35.00  35.01  34.99  35.03  35.02  34.96  34.99  35.05  35.04 
[13:46:35.605] <TB2>     INFO: vcal RMS:    0.93   0.81   0.81   0.84   0.84   0.89   0.78   0.94   1.02   0.83   0.74   0.77   0.87   0.78   0.83   0.82 
[13:46:35.605] <TB2>     INFO: bits mean:   9.17   9.60   9.62   8.46   8.55   9.74   9.52   9.07  11.75   9.06   9.79   8.83  10.14   9.52   9.49   9.62 
[13:46:35.605] <TB2>     INFO: bits RMS:    2.77   2.77   2.69   2.89   2.70   2.63   2.63   2.76   1.53   2.69   2.54   2.85   2.56   2.68   2.62   2.62 
[13:46:35.615] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:35.615] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:46:35.615] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:35.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:46:35.618] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:46:35.629] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:46:35.629] <TB2>     INFO:     run 1 of 1
[13:46:35.629] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:35.972] <TB2>     INFO: Expecting 4160000 events.
[13:47:20.528] <TB2>     INFO: 1126600 events read in total (43841ms).
[13:48:04.084] <TB2>     INFO: 2244525 events read in total (87397ms).
[13:48:49.309] <TB2>     INFO: 3349435 events read in total (132622ms).
[13:49:22.558] <TB2>     INFO: 4160000 events read in total (165871ms).
[13:49:22.624] <TB2>     INFO: Test took 166995ms.
[13:49:22.751] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:23.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:24.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:26.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:28.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:30.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:32.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:34.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:36.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:38.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:39.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:41.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:43.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:45.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:47.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:49.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:51.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:52.988] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389804032
[13:49:52.989] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:49:53.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:49:53.062] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[13:49:53.073] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:49:53.073] <TB2>     INFO:     run 1 of 1
[13:49:53.073] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:53.416] <TB2>     INFO: Expecting 3764800 events.
[13:50:39.738] <TB2>     INFO: 1138100 events read in total (45607ms).
[13:51:23.532] <TB2>     INFO: 2263620 events read in total (89402ms).
[13:52:09.326] <TB2>     INFO: 3374885 events read in total (135195ms).
[13:52:25.417] <TB2>     INFO: 3764800 events read in total (151286ms).
[13:52:25.473] <TB2>     INFO: Test took 152400ms.
[13:52:25.588] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:25.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:27.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:29.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:31.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:32.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:34.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:36.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:38.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:40.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:41.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:43.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:45.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:47.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:48.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:50.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:52.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:54.342] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389804032
[13:52:54.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:52:54.417] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:52:54.417] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[13:52:54.428] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:52:54.428] <TB2>     INFO:     run 1 of 1
[13:52:54.428] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:54.777] <TB2>     INFO: Expecting 3452800 events.
[13:53:42.465] <TB2>     INFO: 1190625 events read in total (46973ms).
[13:54:27.628] <TB2>     INFO: 2362765 events read in total (92136ms).
[13:55:11.830] <TB2>     INFO: 3452800 events read in total (136338ms).
[13:55:11.879] <TB2>     INFO: Test took 137452ms.
[13:55:11.973] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:12.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:13.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:15.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:17.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:18.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:20.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:22.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:23.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:25.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:27.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:29.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:30.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:32.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:34.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:35.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:37.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:39.369] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389804032
[13:55:39.369] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:55:39.444] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:55:39.444] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[13:55:39.455] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:39.455] <TB2>     INFO:     run 1 of 1
[13:55:39.455] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:39.798] <TB2>     INFO: Expecting 3452800 events.
[13:56:27.732] <TB2>     INFO: 1189900 events read in total (47219ms).
[13:57:14.530] <TB2>     INFO: 2361235 events read in total (94017ms).
[13:57:57.045] <TB2>     INFO: 3452800 events read in total (136532ms).
[13:57:57.094] <TB2>     INFO: Test took 137639ms.
[13:57:57.189] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:57.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:59.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:00.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:02.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:04.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:05.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:07.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:09.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:10.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:12.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:14.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:15.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:17.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:19.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:20.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:22.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:24.329] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389808128
[13:58:24.330] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:58:24.403] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:58:24.403] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[13:58:24.415] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:24.415] <TB2>     INFO:     run 1 of 1
[13:58:24.415] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:24.758] <TB2>     INFO: Expecting 3473600 events.
[13:59:12.270] <TB2>     INFO: 1184980 events read in total (46798ms).
[13:59:58.807] <TB2>     INFO: 2352745 events read in total (93335ms).
[14:00:41.924] <TB2>     INFO: 3473600 events read in total (136452ms).
[14:00:41.978] <TB2>     INFO: Test took 137564ms.
[14:00:42.076] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:42.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:44.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:45.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:47.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:49.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:50.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:52.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:54.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:56.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:57.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:59.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:01.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:03.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:04.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:06.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:08.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:10.313] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351150080
[14:01:10.314] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.75866, thr difference RMS: 1.64094
[14:01:10.314] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.7427, thr difference RMS: 1.65173
[14:01:10.314] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.31216, thr difference RMS: 1.25096
[14:01:10.314] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.9555, thr difference RMS: 1.55394
[14:01:10.315] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 12.4016, thr difference RMS: 1.29313
[14:01:10.315] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.4176, thr difference RMS: 1.39617
[14:01:10.315] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.21152, thr difference RMS: 1.6173
[14:01:10.315] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.21113, thr difference RMS: 1.40034
[14:01:10.315] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.70545, thr difference RMS: 1.5683
[14:01:10.316] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.49984, thr difference RMS: 1.73496
[14:01:10.316] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.4207, thr difference RMS: 1.11461
[14:01:10.316] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.72287, thr difference RMS: 1.59109
[14:01:10.316] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.05661, thr difference RMS: 1.66812
[14:01:10.316] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.09001, thr difference RMS: 1.25223
[14:01:10.317] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.49953, thr difference RMS: 1.56167
[14:01:10.317] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.8783, thr difference RMS: 1.54784
[14:01:10.317] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.62831, thr difference RMS: 1.61989
[14:01:10.317] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.70747, thr difference RMS: 1.65942
[14:01:10.317] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.33936, thr difference RMS: 1.23702
[14:01:10.318] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.92652, thr difference RMS: 1.51709
[14:01:10.318] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 12.4001, thr difference RMS: 1.28807
[14:01:10.318] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.4438, thr difference RMS: 1.4167
[14:01:10.318] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.16281, thr difference RMS: 1.61404
[14:01:10.318] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.29683, thr difference RMS: 1.37705
[14:01:10.318] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.67339, thr difference RMS: 1.56179
[14:01:10.319] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.44129, thr difference RMS: 1.70869
[14:01:10.319] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.34792, thr difference RMS: 1.12502
[14:01:10.319] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.71984, thr difference RMS: 1.57319
[14:01:10.319] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.01926, thr difference RMS: 1.65314
[14:01:10.319] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.10672, thr difference RMS: 1.2589
[14:01:10.320] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.53779, thr difference RMS: 1.55702
[14:01:10.320] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.00383, thr difference RMS: 1.5393
[14:01:10.320] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.63766, thr difference RMS: 1.60254
[14:01:10.320] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.7471, thr difference RMS: 1.68316
[14:01:10.320] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.42274, thr difference RMS: 1.25447
[14:01:10.321] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.96057, thr difference RMS: 1.52334
[14:01:10.321] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 12.583, thr difference RMS: 1.27008
[14:01:10.321] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.6376, thr difference RMS: 1.42636
[14:01:10.321] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.19279, thr difference RMS: 1.60741
[14:01:10.321] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.39482, thr difference RMS: 1.38296
[14:01:10.322] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.70867, thr difference RMS: 1.55526
[14:01:10.322] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.44885, thr difference RMS: 1.71204
[14:01:10.322] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.39826, thr difference RMS: 1.11613
[14:01:10.322] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.83425, thr difference RMS: 1.55064
[14:01:10.322] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.07607, thr difference RMS: 1.66832
[14:01:10.323] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.20033, thr difference RMS: 1.23648
[14:01:10.323] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.75053, thr difference RMS: 1.53671
[14:01:10.323] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.16901, thr difference RMS: 1.51666
[14:01:10.323] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.61652, thr difference RMS: 1.60352
[14:01:10.323] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.81987, thr difference RMS: 1.67983
[14:01:10.324] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.50596, thr difference RMS: 1.25036
[14:01:10.324] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.97314, thr difference RMS: 1.49409
[14:01:10.324] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 12.6972, thr difference RMS: 1.28864
[14:01:10.324] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.696, thr difference RMS: 1.41901
[14:01:10.325] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.34215, thr difference RMS: 1.60791
[14:01:10.325] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.50088, thr difference RMS: 1.35536
[14:01:10.325] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.78816, thr difference RMS: 1.56283
[14:01:10.325] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.50025, thr difference RMS: 1.69546
[14:01:10.325] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.41182, thr difference RMS: 1.11986
[14:01:10.326] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.94789, thr difference RMS: 1.54513
[14:01:10.326] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.07314, thr difference RMS: 1.67626
[14:01:10.326] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.28905, thr difference RMS: 1.2358
[14:01:10.326] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.97722, thr difference RMS: 1.54007
[14:01:10.326] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.40142, thr difference RMS: 1.51397
[14:01:10.431] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:01:10.435] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2166 seconds
[14:01:10.435] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:01:11.162] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:01:11.162] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:01:11.165] <TB2>     INFO: ######################################################################
[14:01:11.165] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:01:11.165] <TB2>     INFO: ######################################################################
[14:01:11.165] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:11.165] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:01:11.165] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:11.165] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:01:11.177] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:01:11.177] <TB2>     INFO:     run 1 of 1
[14:01:11.177] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:11.519] <TB2>     INFO: Expecting 59072000 events.
[14:01:40.884] <TB2>     INFO: 1073200 events read in total (28650ms).
[14:02:08.545] <TB2>     INFO: 2141600 events read in total (56311ms).
[14:02:35.727] <TB2>     INFO: 3212600 events read in total (83493ms).
[14:03:04.243] <TB2>     INFO: 4283800 events read in total (112009ms).
[14:03:32.584] <TB2>     INFO: 5352400 events read in total (140350ms).
[14:04:00.984] <TB2>     INFO: 6423800 events read in total (168750ms).
[14:04:29.589] <TB2>     INFO: 7493600 events read in total (197355ms).
[14:04:57.975] <TB2>     INFO: 8563000 events read in total (225741ms).
[14:05:26.451] <TB2>     INFO: 9635600 events read in total (254217ms).
[14:05:54.980] <TB2>     INFO: 10704200 events read in total (282746ms).
[14:06:23.020] <TB2>     INFO: 11773000 events read in total (310786ms).
[14:06:50.061] <TB2>     INFO: 12845000 events read in total (337827ms).
[14:07:18.588] <TB2>     INFO: 13914400 events read in total (366354ms).
[14:07:47.011] <TB2>     INFO: 14985800 events read in total (394777ms).
[14:08:15.564] <TB2>     INFO: 16055800 events read in total (423330ms).
[14:08:44.131] <TB2>     INFO: 17124600 events read in total (451897ms).
[14:09:12.487] <TB2>     INFO: 18196600 events read in total (480253ms).
[14:09:40.965] <TB2>     INFO: 19266200 events read in total (508731ms).
[14:10:09.659] <TB2>     INFO: 20335000 events read in total (537425ms).
[14:10:38.071] <TB2>     INFO: 21407200 events read in total (565837ms).
[14:11:05.258] <TB2>     INFO: 22475400 events read in total (593024ms).
[14:11:33.444] <TB2>     INFO: 23543600 events read in total (621210ms).
[14:12:01.870] <TB2>     INFO: 24616400 events read in total (649636ms).
[14:12:30.285] <TB2>     INFO: 25685000 events read in total (678051ms).
[14:12:58.726] <TB2>     INFO: 26754000 events read in total (706492ms).
[14:13:27.241] <TB2>     INFO: 27826200 events read in total (735007ms).
[14:13:55.714] <TB2>     INFO: 28894600 events read in total (763480ms).
[14:14:24.274] <TB2>     INFO: 29965400 events read in total (792040ms).
[14:14:52.751] <TB2>     INFO: 31036600 events read in total (820517ms).
[14:15:21.212] <TB2>     INFO: 32104800 events read in total (848978ms).
[14:15:49.624] <TB2>     INFO: 33175400 events read in total (877390ms).
[14:16:18.076] <TB2>     INFO: 34245800 events read in total (905842ms).
[14:16:46.565] <TB2>     INFO: 35314400 events read in total (934331ms).
[14:17:15.073] <TB2>     INFO: 36384800 events read in total (962839ms).
[14:17:43.463] <TB2>     INFO: 37454800 events read in total (991229ms).
[14:18:11.912] <TB2>     INFO: 38523000 events read in total (1019678ms).
[14:18:40.427] <TB2>     INFO: 39594200 events read in total (1048193ms).
[14:19:08.918] <TB2>     INFO: 40663600 events read in total (1076684ms).
[14:19:37.312] <TB2>     INFO: 41731800 events read in total (1105078ms).
[14:20:05.789] <TB2>     INFO: 42800400 events read in total (1133555ms).
[14:20:34.326] <TB2>     INFO: 43871400 events read in total (1162092ms).
[14:21:02.774] <TB2>     INFO: 44939400 events read in total (1190540ms).
[14:21:31.067] <TB2>     INFO: 46007400 events read in total (1218833ms).
[14:21:59.468] <TB2>     INFO: 47078000 events read in total (1247234ms).
[14:22:27.973] <TB2>     INFO: 48146600 events read in total (1275739ms).
[14:22:56.305] <TB2>     INFO: 49214800 events read in total (1304071ms).
[14:23:24.792] <TB2>     INFO: 50282200 events read in total (1332558ms).
[14:23:53.218] <TB2>     INFO: 51354600 events read in total (1360984ms).
[14:24:21.649] <TB2>     INFO: 52422200 events read in total (1389415ms).
[14:24:50.032] <TB2>     INFO: 53490000 events read in total (1417798ms).
[14:25:18.392] <TB2>     INFO: 54559600 events read in total (1446158ms).
[14:25:46.829] <TB2>     INFO: 55629600 events read in total (1474595ms).
[14:26:15.273] <TB2>     INFO: 56697200 events read in total (1503039ms).
[14:26:43.631] <TB2>     INFO: 57764600 events read in total (1531397ms).
[14:27:10.783] <TB2>     INFO: 58835600 events read in total (1558549ms).
[14:27:17.328] <TB2>     INFO: 59072000 events read in total (1565094ms).
[14:27:17.348] <TB2>     INFO: Test took 1566171ms.
[14:27:17.406] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:17.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:17.546] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:18.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:18.722] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:19.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:19.873] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:21.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:21.068] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:22.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:22.239] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:23.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:23.408] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:24.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:24.595] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:25.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:25.755] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:26.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:26.905] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:28.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:28.055] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:29.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:29.239] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:30.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:30.407] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:31.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:31.556] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:32.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:32.736] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:33.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:33.909] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:35.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:35.074] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:27:36.251] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501948416
[14:27:36.286] <TB2>     INFO: PixTestScurves::scurves() done 
[14:27:36.286] <TB2>     INFO: Vcal mean:  34.98  35.10  35.12  35.11  35.07  35.04  35.20  35.06  35.10  35.09  35.03  35.12  35.05  35.09  35.11  35.11 
[14:27:36.286] <TB2>     INFO: Vcal RMS:    0.74   0.69   0.69   0.70   0.70   0.77   0.66   0.82   0.93   0.70   0.62   0.63   0.76   0.64   0.70   0.71 
[14:27:36.286] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:27:36.362] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:27:36.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:27:36.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:27:36.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:27:36.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:27:36.362] <TB2>     INFO: ######################################################################
[14:27:36.362] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:27:36.362] <TB2>     INFO: ######################################################################
[14:27:36.365] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:27:36.707] <TB2>     INFO: Expecting 41600 events.
[14:27:40.802] <TB2>     INFO: 41600 events read in total (3373ms).
[14:27:40.803] <TB2>     INFO: Test took 4438ms.
[14:27:40.811] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:40.811] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:27:40.811] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:27:40.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 50, 58] has eff 1/10
[14:27:40.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 50, 58]
[14:27:40.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 27, 14] has eff 0/10
[14:27:40.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 27, 14]
[14:27:40.820] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:27:40.820] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:27:40.820] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:27:40.820] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:27:41.156] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:27:41.501] <TB2>     INFO: Expecting 41600 events.
[14:27:45.646] <TB2>     INFO: 41600 events read in total (3430ms).
[14:27:45.646] <TB2>     INFO: Test took 4490ms.
[14:27:45.654] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:45.654] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:27:45.654] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:27:45.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.817
[14:27:45.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:27:45.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.665
[14:27:45.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 171
[14:27:45.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.85
[14:27:45.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:27:45.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.069
[14:27:45.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.623
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 172
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.239
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.734
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 173
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.874
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.324
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 161
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.848
[14:27:45.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 188
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.825
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.424
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.462
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.177
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.772
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.119
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:27:45.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:27:45.662] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:27:45.745] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:27:46.089] <TB2>     INFO: Expecting 41600 events.
[14:27:50.266] <TB2>     INFO: 41600 events read in total (3462ms).
[14:27:50.267] <TB2>     INFO: Test took 4522ms.
[14:27:50.275] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:50.275] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:27:50.275] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:27:50.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:27:50.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 8
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8882
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 62
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0163
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 70
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9739
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 77
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9782
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 76
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9504
[14:27:50.280] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 68
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8993
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,28] phvalue 71
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0345
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 61
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0952
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 66
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.5003
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 59
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2116
[14:27:50.281] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 84
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.6001
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 95
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2971
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7735
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0104
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 72
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4187
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 75
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1382
[14:27:50.282] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 74
[14:27:50.284] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 0 0
[14:27:50.684] <TB2>     INFO: Expecting 2560 events.
[14:27:51.643] <TB2>     INFO: 2560 events read in total (244ms).
[14:27:51.644] <TB2>     INFO: Test took 1360ms.
[14:27:51.644] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:51.644] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 1 1
[14:27:52.152] <TB2>     INFO: Expecting 2560 events.
[14:27:53.112] <TB2>     INFO: 2560 events read in total (244ms).
[14:27:53.113] <TB2>     INFO: Test took 1469ms.
[14:27:53.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:53.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 2 2
[14:27:53.621] <TB2>     INFO: Expecting 2560 events.
[14:27:54.584] <TB2>     INFO: 2560 events read in total (248ms).
[14:27:54.584] <TB2>     INFO: Test took 1469ms.
[14:27:54.584] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:54.584] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 3 3
[14:27:55.092] <TB2>     INFO: Expecting 2560 events.
[14:27:56.050] <TB2>     INFO: 2560 events read in total (243ms).
[14:27:56.051] <TB2>     INFO: Test took 1467ms.
[14:27:56.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:56.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 4 4
[14:27:56.558] <TB2>     INFO: Expecting 2560 events.
[14:27:57.517] <TB2>     INFO: 2560 events read in total (244ms).
[14:27:57.518] <TB2>     INFO: Test took 1467ms.
[14:27:57.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:57.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 28, 5 5
[14:27:58.025] <TB2>     INFO: Expecting 2560 events.
[14:27:58.983] <TB2>     INFO: 2560 events read in total (243ms).
[14:27:58.983] <TB2>     INFO: Test took 1465ms.
[14:27:58.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:58.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 6 6
[14:27:59.491] <TB2>     INFO: Expecting 2560 events.
[14:28:00.448] <TB2>     INFO: 2560 events read in total (243ms).
[14:28:00.449] <TB2>     INFO: Test took 1465ms.
[14:28:00.451] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:00.451] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[14:28:00.959] <TB2>     INFO: Expecting 2560 events.
[14:28:01.915] <TB2>     INFO: 2560 events read in total (241ms).
[14:28:01.915] <TB2>     INFO: Test took 1464ms.
[14:28:01.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:01.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[14:28:02.423] <TB2>     INFO: Expecting 2560 events.
[14:28:03.381] <TB2>     INFO: 2560 events read in total (243ms).
[14:28:03.381] <TB2>     INFO: Test took 1465ms.
[14:28:03.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:03.381] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 9 9
[14:28:03.889] <TB2>     INFO: Expecting 2560 events.
[14:28:04.847] <TB2>     INFO: 2560 events read in total (243ms).
[14:28:04.847] <TB2>     INFO: Test took 1466ms.
[14:28:04.847] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:04.847] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 10 10
[14:28:05.354] <TB2>     INFO: Expecting 2560 events.
[14:28:06.315] <TB2>     INFO: 2560 events read in total (246ms).
[14:28:06.315] <TB2>     INFO: Test took 1468ms.
[14:28:06.316] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:06.316] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[14:28:06.823] <TB2>     INFO: Expecting 2560 events.
[14:28:07.781] <TB2>     INFO: 2560 events read in total (243ms).
[14:28:07.781] <TB2>     INFO: Test took 1465ms.
[14:28:07.782] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:07.782] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[14:28:08.289] <TB2>     INFO: Expecting 2560 events.
[14:28:09.248] <TB2>     INFO: 2560 events read in total (244ms).
[14:28:09.248] <TB2>     INFO: Test took 1466ms.
[14:28:09.249] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:09.249] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 13 13
[14:28:09.756] <TB2>     INFO: Expecting 2560 events.
[14:28:10.717] <TB2>     INFO: 2560 events read in total (242ms).
[14:28:10.717] <TB2>     INFO: Test took 1468ms.
[14:28:10.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:10.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 14 14
[14:28:11.225] <TB2>     INFO: Expecting 2560 events.
[14:28:12.182] <TB2>     INFO: 2560 events read in total (242ms).
[14:28:12.182] <TB2>     INFO: Test took 1464ms.
[14:28:12.183] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:12.183] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 15 15
[14:28:12.689] <TB2>     INFO: Expecting 2560 events.
[14:28:13.646] <TB2>     INFO: 2560 events read in total (242ms).
[14:28:13.647] <TB2>     INFO: Test took 1464ms.
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:28:13.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:28:13.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:28:13.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:28:13.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:28:13.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:28:13.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:28:13.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:28:13.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[14:28:13.650] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:14.156] <TB2>     INFO: Expecting 655360 events.
[14:28:25.943] <TB2>     INFO: 655360 events read in total (11072ms).
[14:28:25.954] <TB2>     INFO: Expecting 655360 events.
[14:28:37.552] <TB2>     INFO: 655360 events read in total (11035ms).
[14:28:37.567] <TB2>     INFO: Expecting 655360 events.
[14:28:49.219] <TB2>     INFO: 655360 events read in total (11095ms).
[14:28:49.239] <TB2>     INFO: Expecting 655360 events.
[14:29:00.861] <TB2>     INFO: 655360 events read in total (11070ms).
[14:29:00.885] <TB2>     INFO: Expecting 655360 events.
[14:29:12.494] <TB2>     INFO: 655360 events read in total (11061ms).
[14:29:12.522] <TB2>     INFO: Expecting 655360 events.
[14:29:24.171] <TB2>     INFO: 655360 events read in total (11107ms).
[14:29:24.204] <TB2>     INFO: Expecting 655360 events.
[14:29:35.803] <TB2>     INFO: 655360 events read in total (11063ms).
[14:29:35.838] <TB2>     INFO: Expecting 655360 events.
[14:29:47.454] <TB2>     INFO: 655360 events read in total (11078ms).
[14:29:47.494] <TB2>     INFO: Expecting 655360 events.
[14:29:59.101] <TB2>     INFO: 655360 events read in total (11076ms).
[14:29:59.146] <TB2>     INFO: Expecting 655360 events.
[14:30:10.780] <TB2>     INFO: 655360 events read in total (11103ms).
[14:30:10.830] <TB2>     INFO: Expecting 655360 events.
[14:30:22.517] <TB2>     INFO: 655360 events read in total (11160ms).
[14:30:22.572] <TB2>     INFO: Expecting 655360 events.
[14:30:34.204] <TB2>     INFO: 655360 events read in total (11106ms).
[14:30:34.262] <TB2>     INFO: Expecting 655360 events.
[14:30:45.965] <TB2>     INFO: 655360 events read in total (11176ms).
[14:30:46.029] <TB2>     INFO: Expecting 655360 events.
[14:30:57.669] <TB2>     INFO: 655360 events read in total (11114ms).
[14:30:57.735] <TB2>     INFO: Expecting 655360 events.
[14:31:09.403] <TB2>     INFO: 655360 events read in total (11141ms).
[14:31:09.476] <TB2>     INFO: Expecting 655360 events.
[14:31:21.139] <TB2>     INFO: 655360 events read in total (11136ms).
[14:31:21.213] <TB2>     INFO: Test took 187563ms.
[14:31:21.307] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:21.614] <TB2>     INFO: Expecting 655360 events.
[14:31:33.377] <TB2>     INFO: 655360 events read in total (11048ms).
[14:31:33.387] <TB2>     INFO: Expecting 655360 events.
[14:31:45.069] <TB2>     INFO: 655360 events read in total (11119ms).
[14:31:45.084] <TB2>     INFO: Expecting 655360 events.
[14:31:56.689] <TB2>     INFO: 655360 events read in total (11046ms).
[14:31:56.708] <TB2>     INFO: Expecting 655360 events.
[14:32:08.338] <TB2>     INFO: 655360 events read in total (11075ms).
[14:32:08.364] <TB2>     INFO: Expecting 655360 events.
[14:32:19.983] <TB2>     INFO: 655360 events read in total (11073ms).
[14:32:20.012] <TB2>     INFO: Expecting 655360 events.
[14:32:31.612] <TB2>     INFO: 655360 events read in total (11060ms).
[14:32:31.644] <TB2>     INFO: Expecting 655360 events.
[14:32:43.244] <TB2>     INFO: 655360 events read in total (11057ms).
[14:32:43.280] <TB2>     INFO: Expecting 655360 events.
[14:32:54.830] <TB2>     INFO: 655360 events read in total (11017ms).
[14:32:54.871] <TB2>     INFO: Expecting 655360 events.
[14:33:01.861] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[14:33:06.532] <TB2>     INFO: 655360 events read in total (11128ms).
[14:33:06.576] <TB2>     INFO: Expecting 655360 events.
[14:33:18.227] <TB2>     INFO: 655360 events read in total (11124ms).
[14:33:18.277] <TB2>     INFO: Expecting 655360 events.
[14:33:29.890] <TB2>     INFO: 655360 events read in total (11087ms).
[14:33:29.942] <TB2>     INFO: Expecting 655360 events.
[14:33:41.593] <TB2>     INFO: 655360 events read in total (11124ms).
[14:33:41.653] <TB2>     INFO: Expecting 655360 events.
[14:33:53.297] <TB2>     INFO: 655360 events read in total (11118ms).
[14:33:53.361] <TB2>     INFO: Expecting 655360 events.
[14:34:04.970] <TB2>     INFO: 655360 events read in total (11082ms).
[14:34:05.035] <TB2>     INFO: Expecting 655360 events.
[14:34:16.716] <TB2>     INFO: 655360 events read in total (11154ms).
[14:34:16.789] <TB2>     INFO: Expecting 655360 events.
[14:34:28.415] <TB2>     INFO: 655360 events read in total (11100ms).
[14:34:28.489] <TB2>     INFO: Test took 187182ms.
[14:34:28.663] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.663] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:34:28.663] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:34:28.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:34:28.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:34:28.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:34:28.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:34:28.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:34:28.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:34:28.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:34:28.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:34:28.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:34:28.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:34:28.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:34:28.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:34:28.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:34:28.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:34:28.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:34:28.670] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.677] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.684] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.692] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:34:28.699] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.706] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:34:28.713] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:34:28.720] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:34:28.727] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:34:28.734] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:34:28.741] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:34:28.748] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:34:28.755] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:34:28.762] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:34:28.769] <TB2>     INFO: safety margin for low PH: adding 10, margin is now 30
[14:34:28.776] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.783] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.790] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.797] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.804] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.811] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:34:28.818] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.824] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.831] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.839] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:34:28.845] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:34:28.852] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:34:28.859] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:34:28.866] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:34:28.873] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:34:28.880] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.887] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.894] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:34:28.901] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:34:28.908] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:34:28.915] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.923] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:34:28.930] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:34:28.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C0.dat
[14:34:28.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C1.dat
[14:34:28.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C2.dat
[14:34:28.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C3.dat
[14:34:28.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C4.dat
[14:34:28.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C5.dat
[14:34:28.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C6.dat
[14:34:28.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C7.dat
[14:34:28.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C8.dat
[14:34:28.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C9.dat
[14:34:28.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C10.dat
[14:34:28.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C11.dat
[14:34:28.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C12.dat
[14:34:28.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C13.dat
[14:34:28.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C14.dat
[14:34:28.960] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C15.dat
[14:34:29.312] <TB2>     INFO: Expecting 41600 events.
[14:34:33.185] <TB2>     INFO: 41600 events read in total (3158ms).
[14:34:33.185] <TB2>     INFO: Test took 4221ms.
[14:34:33.838] <TB2>     INFO: Expecting 41600 events.
[14:34:37.673] <TB2>     INFO: 41600 events read in total (3121ms).
[14:34:37.674] <TB2>     INFO: Test took 4184ms.
[14:34:38.325] <TB2>     INFO: Expecting 41600 events.
[14:34:42.164] <TB2>     INFO: 41600 events read in total (3124ms).
[14:34:42.164] <TB2>     INFO: Test took 4187ms.
[14:34:42.466] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:42.597] <TB2>     INFO: Expecting 2560 events.
[14:34:43.556] <TB2>     INFO: 2560 events read in total (244ms).
[14:34:43.557] <TB2>     INFO: Test took 1091ms.
[14:34:43.561] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:44.065] <TB2>     INFO: Expecting 2560 events.
[14:34:45.024] <TB2>     INFO: 2560 events read in total (244ms).
[14:34:45.024] <TB2>     INFO: Test took 1463ms.
[14:34:45.026] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:45.532] <TB2>     INFO: Expecting 2560 events.
[14:34:46.491] <TB2>     INFO: 2560 events read in total (244ms).
[14:34:46.491] <TB2>     INFO: Test took 1465ms.
[14:34:46.493] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:46.999] <TB2>     INFO: Expecting 2560 events.
[14:34:47.957] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:47.958] <TB2>     INFO: Test took 1465ms.
[14:34:47.961] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:48.466] <TB2>     INFO: Expecting 2560 events.
[14:34:49.423] <TB2>     INFO: 2560 events read in total (242ms).
[14:34:49.423] <TB2>     INFO: Test took 1462ms.
[14:34:49.427] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:49.932] <TB2>     INFO: Expecting 2560 events.
[14:34:50.892] <TB2>     INFO: 2560 events read in total (244ms).
[14:34:50.892] <TB2>     INFO: Test took 1465ms.
[14:34:50.894] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:51.400] <TB2>     INFO: Expecting 2560 events.
[14:34:52.358] <TB2>     INFO: 2560 events read in total (243ms).
[14:34:52.358] <TB2>     INFO: Test took 1464ms.
[14:34:52.362] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:52.867] <TB2>     INFO: Expecting 2560 events.
[14:34:53.826] <TB2>     INFO: 2560 events read in total (244ms).
[14:34:53.826] <TB2>     INFO: Test took 1464ms.
[14:34:53.828] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:54.335] <TB2>     INFO: Expecting 2560 events.
[14:34:55.295] <TB2>     INFO: 2560 events read in total (245ms).
[14:34:55.295] <TB2>     INFO: Test took 1467ms.
[14:34:55.297] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:55.803] <TB2>     INFO: Expecting 2560 events.
[14:34:56.764] <TB2>     INFO: 2560 events read in total (246ms).
[14:34:56.764] <TB2>     INFO: Test took 1467ms.
[14:34:56.767] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:57.274] <TB2>     INFO: Expecting 2560 events.
[14:34:58.235] <TB2>     INFO: 2560 events read in total (245ms).
[14:34:58.235] <TB2>     INFO: Test took 1468ms.
[14:34:58.237] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:58.744] <TB2>     INFO: Expecting 2560 events.
[14:34:59.704] <TB2>     INFO: 2560 events read in total (245ms).
[14:34:59.704] <TB2>     INFO: Test took 1467ms.
[14:34:59.706] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:00.213] <TB2>     INFO: Expecting 2560 events.
[14:35:01.173] <TB2>     INFO: 2560 events read in total (244ms).
[14:35:01.173] <TB2>     INFO: Test took 1467ms.
[14:35:01.175] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:01.681] <TB2>     INFO: Expecting 2560 events.
[14:35:02.642] <TB2>     INFO: 2560 events read in total (246ms).
[14:35:02.642] <TB2>     INFO: Test took 1467ms.
[14:35:02.644] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:03.150] <TB2>     INFO: Expecting 2560 events.
[14:35:04.108] <TB2>     INFO: 2560 events read in total (243ms).
[14:35:04.109] <TB2>     INFO: Test took 1465ms.
[14:35:04.111] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:04.617] <TB2>     INFO: Expecting 2560 events.
[14:35:05.574] <TB2>     INFO: 2560 events read in total (242ms).
[14:35:05.575] <TB2>     INFO: Test took 1465ms.
[14:35:05.576] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:06.083] <TB2>     INFO: Expecting 2560 events.
[14:35:07.043] <TB2>     INFO: 2560 events read in total (244ms).
[14:35:07.043] <TB2>     INFO: Test took 1467ms.
[14:35:07.047] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:07.552] <TB2>     INFO: Expecting 2560 events.
[14:35:08.510] <TB2>     INFO: 2560 events read in total (244ms).
[14:35:08.510] <TB2>     INFO: Test took 1463ms.
[14:35:08.513] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:09.019] <TB2>     INFO: Expecting 2560 events.
[14:35:09.976] <TB2>     INFO: 2560 events read in total (242ms).
[14:35:09.977] <TB2>     INFO: Test took 1465ms.
[14:35:09.981] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:10.486] <TB2>     INFO: Expecting 2560 events.
[14:35:11.444] <TB2>     INFO: 2560 events read in total (244ms).
[14:35:11.444] <TB2>     INFO: Test took 1463ms.
[14:35:11.447] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:11.953] <TB2>     INFO: Expecting 2560 events.
[14:35:12.913] <TB2>     INFO: 2560 events read in total (246ms).
[14:35:12.913] <TB2>     INFO: Test took 1467ms.
[14:35:12.916] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:13.421] <TB2>     INFO: Expecting 2560 events.
[14:35:14.379] <TB2>     INFO: 2560 events read in total (243ms).
[14:35:14.379] <TB2>     INFO: Test took 1464ms.
[14:35:14.381] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:14.889] <TB2>     INFO: Expecting 2560 events.
[14:35:15.847] <TB2>     INFO: 2560 events read in total (244ms).
[14:35:15.847] <TB2>     INFO: Test took 1466ms.
[14:35:15.849] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:16.356] <TB2>     INFO: Expecting 2560 events.
[14:35:17.315] <TB2>     INFO: 2560 events read in total (244ms).
[14:35:17.315] <TB2>     INFO: Test took 1466ms.
[14:35:17.319] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:17.826] <TB2>     INFO: Expecting 2560 events.
[14:35:18.787] <TB2>     INFO: 2560 events read in total (246ms).
[14:35:18.788] <TB2>     INFO: Test took 1469ms.
[14:35:18.789] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:19.296] <TB2>     INFO: Expecting 2560 events.
[14:35:20.257] <TB2>     INFO: 2560 events read in total (245ms).
[14:35:20.257] <TB2>     INFO: Test took 1468ms.
[14:35:20.259] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:20.766] <TB2>     INFO: Expecting 2560 events.
[14:35:21.724] <TB2>     INFO: 2560 events read in total (243ms).
[14:35:21.724] <TB2>     INFO: Test took 1465ms.
[14:35:21.726] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:22.233] <TB2>     INFO: Expecting 2560 events.
[14:35:23.189] <TB2>     INFO: 2560 events read in total (242ms).
[14:35:23.190] <TB2>     INFO: Test took 1464ms.
[14:35:23.194] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:23.698] <TB2>     INFO: Expecting 2560 events.
[14:35:24.657] <TB2>     INFO: 2560 events read in total (244ms).
[14:35:24.657] <TB2>     INFO: Test took 1463ms.
[14:35:24.659] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:25.166] <TB2>     INFO: Expecting 2560 events.
[14:35:26.126] <TB2>     INFO: 2560 events read in total (245ms).
[14:35:26.127] <TB2>     INFO: Test took 1468ms.
[14:35:26.129] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:26.638] <TB2>     INFO: Expecting 2560 events.
[14:35:27.597] <TB2>     INFO: 2560 events read in total (244ms).
[14:35:27.598] <TB2>     INFO: Test took 1469ms.
[14:35:27.600] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:28.106] <TB2>     INFO: Expecting 2560 events.
[14:35:29.067] <TB2>     INFO: 2560 events read in total (246ms).
[14:35:29.067] <TB2>     INFO: Test took 1467ms.
[14:35:30.089] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:35:30.090] <TB2>     INFO: PH scale (per ROC):    69  70  79  78  70  70  84  76  80  82  77  84  77  78  77  82
[14:35:30.090] <TB2>     INFO: PH offset (per ROC):  190 179 173 176 182 179 181 182 187 163 158 176 175 176 175 173
[14:35:30.261] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:35:30.264] <TB2>     INFO: ######################################################################
[14:35:30.264] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:35:30.264] <TB2>     INFO: ######################################################################
[14:35:30.264] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:35:30.277] <TB2>     INFO: scanning low vcal = 10
[14:35:30.622] <TB2>     INFO: Expecting 41600 events.
[14:35:34.338] <TB2>     INFO: 41600 events read in total (3001ms).
[14:35:34.339] <TB2>     INFO: Test took 4062ms.
[14:35:34.341] <TB2>     INFO: scanning low vcal = 20
[14:35:34.851] <TB2>     INFO: Expecting 41600 events.
[14:35:38.576] <TB2>     INFO: 41600 events read in total (3010ms).
[14:35:38.576] <TB2>     INFO: Test took 4235ms.
[14:35:38.578] <TB2>     INFO: scanning low vcal = 30
[14:35:39.084] <TB2>     INFO: Expecting 41600 events.
[14:35:42.800] <TB2>     INFO: 41600 events read in total (3001ms).
[14:35:42.800] <TB2>     INFO: Test took 4222ms.
[14:35:42.802] <TB2>     INFO: scanning low vcal = 40
[14:35:43.304] <TB2>     INFO: Expecting 41600 events.
[14:35:47.566] <TB2>     INFO: 41600 events read in total (3547ms).
[14:35:47.567] <TB2>     INFO: Test took 4765ms.
[14:35:47.570] <TB2>     INFO: scanning low vcal = 50
[14:35:47.983] <TB2>     INFO: Expecting 41600 events.
[14:35:52.236] <TB2>     INFO: 41600 events read in total (3538ms).
[14:35:52.237] <TB2>     INFO: Test took 4667ms.
[14:35:52.240] <TB2>     INFO: scanning low vcal = 60
[14:35:52.656] <TB2>     INFO: Expecting 41600 events.
[14:35:56.930] <TB2>     INFO: 41600 events read in total (3559ms).
[14:35:56.930] <TB2>     INFO: Test took 4690ms.
[14:35:56.933] <TB2>     INFO: scanning low vcal = 70
[14:35:57.352] <TB2>     INFO: Expecting 41600 events.
[14:36:01.632] <TB2>     INFO: 41600 events read in total (3564ms).
[14:36:01.632] <TB2>     INFO: Test took 4699ms.
[14:36:01.635] <TB2>     INFO: scanning low vcal = 80
[14:36:02.053] <TB2>     INFO: Expecting 41600 events.
[14:36:06.326] <TB2>     INFO: 41600 events read in total (3558ms).
[14:36:06.327] <TB2>     INFO: Test took 4691ms.
[14:36:06.331] <TB2>     INFO: scanning low vcal = 90
[14:36:06.746] <TB2>     INFO: Expecting 41600 events.
[14:36:11.015] <TB2>     INFO: 41600 events read in total (3554ms).
[14:36:11.016] <TB2>     INFO: Test took 4685ms.
[14:36:11.019] <TB2>     INFO: scanning low vcal = 100
[14:36:11.433] <TB2>     INFO: Expecting 41600 events.
[14:36:15.816] <TB2>     INFO: 41600 events read in total (3668ms).
[14:36:15.817] <TB2>     INFO: Test took 4798ms.
[14:36:15.821] <TB2>     INFO: scanning low vcal = 110
[14:36:16.238] <TB2>     INFO: Expecting 41600 events.
[14:36:20.491] <TB2>     INFO: 41600 events read in total (3538ms).
[14:36:20.492] <TB2>     INFO: Test took 4671ms.
[14:36:20.495] <TB2>     INFO: scanning low vcal = 120
[14:36:20.908] <TB2>     INFO: Expecting 41600 events.
[14:36:25.171] <TB2>     INFO: 41600 events read in total (3548ms).
[14:36:25.171] <TB2>     INFO: Test took 4675ms.
[14:36:25.175] <TB2>     INFO: scanning low vcal = 130
[14:36:25.591] <TB2>     INFO: Expecting 41600 events.
[14:36:29.845] <TB2>     INFO: 41600 events read in total (3539ms).
[14:36:29.845] <TB2>     INFO: Test took 4669ms.
[14:36:29.848] <TB2>     INFO: scanning low vcal = 140
[14:36:30.267] <TB2>     INFO: Expecting 41600 events.
[14:36:34.525] <TB2>     INFO: 41600 events read in total (3543ms).
[14:36:34.526] <TB2>     INFO: Test took 4677ms.
[14:36:34.529] <TB2>     INFO: scanning low vcal = 150
[14:36:34.946] <TB2>     INFO: Expecting 41600 events.
[14:36:39.198] <TB2>     INFO: 41600 events read in total (3537ms).
[14:36:39.199] <TB2>     INFO: Test took 4670ms.
[14:36:39.203] <TB2>     INFO: scanning low vcal = 160
[14:36:39.620] <TB2>     INFO: Expecting 41600 events.
[14:36:43.874] <TB2>     INFO: 41600 events read in total (3539ms).
[14:36:43.874] <TB2>     INFO: Test took 4670ms.
[14:36:43.877] <TB2>     INFO: scanning low vcal = 170
[14:36:44.296] <TB2>     INFO: Expecting 41600 events.
[14:36:48.535] <TB2>     INFO: 41600 events read in total (3524ms).
[14:36:48.536] <TB2>     INFO: Test took 4658ms.
[14:36:48.541] <TB2>     INFO: scanning low vcal = 180
[14:36:48.955] <TB2>     INFO: Expecting 41600 events.
[14:36:53.221] <TB2>     INFO: 41600 events read in total (3551ms).
[14:36:53.222] <TB2>     INFO: Test took 4681ms.
[14:36:53.226] <TB2>     INFO: scanning low vcal = 190
[14:36:53.644] <TB2>     INFO: Expecting 41600 events.
[14:36:57.923] <TB2>     INFO: 41600 events read in total (3564ms).
[14:36:57.923] <TB2>     INFO: Test took 4697ms.
[14:36:57.927] <TB2>     INFO: scanning low vcal = 200
[14:36:58.343] <TB2>     INFO: Expecting 41600 events.
[14:37:02.591] <TB2>     INFO: 41600 events read in total (3533ms).
[14:37:02.592] <TB2>     INFO: Test took 4665ms.
[14:37:02.595] <TB2>     INFO: scanning low vcal = 210
[14:37:03.013] <TB2>     INFO: Expecting 41600 events.
[14:37:07.265] <TB2>     INFO: 41600 events read in total (3537ms).
[14:37:07.266] <TB2>     INFO: Test took 4671ms.
[14:37:07.269] <TB2>     INFO: scanning low vcal = 220
[14:37:07.688] <TB2>     INFO: Expecting 41600 events.
[14:37:11.934] <TB2>     INFO: 41600 events read in total (3531ms).
[14:37:11.935] <TB2>     INFO: Test took 4666ms.
[14:37:11.938] <TB2>     INFO: scanning low vcal = 230
[14:37:12.355] <TB2>     INFO: Expecting 41600 events.
[14:37:16.604] <TB2>     INFO: 41600 events read in total (3534ms).
[14:37:16.605] <TB2>     INFO: Test took 4667ms.
[14:37:16.608] <TB2>     INFO: scanning low vcal = 240
[14:37:17.027] <TB2>     INFO: Expecting 41600 events.
[14:37:21.293] <TB2>     INFO: 41600 events read in total (3551ms).
[14:37:21.294] <TB2>     INFO: Test took 4686ms.
[14:37:21.297] <TB2>     INFO: scanning low vcal = 250
[14:37:21.713] <TB2>     INFO: Expecting 41600 events.
[14:37:25.955] <TB2>     INFO: 41600 events read in total (3527ms).
[14:37:25.956] <TB2>     INFO: Test took 4659ms.
[14:37:25.960] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:37:26.373] <TB2>     INFO: Expecting 41600 events.
[14:37:30.642] <TB2>     INFO: 41600 events read in total (3553ms).
[14:37:30.644] <TB2>     INFO: Test took 4684ms.
[14:37:30.649] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:37:31.062] <TB2>     INFO: Expecting 41600 events.
[14:37:35.366] <TB2>     INFO: 41600 events read in total (3588ms).
[14:37:35.367] <TB2>     INFO: Test took 4717ms.
[14:37:35.373] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:37:35.780] <TB2>     INFO: Expecting 41600 events.
[14:37:40.064] <TB2>     INFO: 41600 events read in total (3569ms).
[14:37:40.066] <TB2>     INFO: Test took 4692ms.
[14:37:40.070] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:37:40.462] <TB2>     INFO: Expecting 41600 events.
[14:37:44.758] <TB2>     INFO: 41600 events read in total (3581ms).
[14:37:44.759] <TB2>     INFO: Test took 4689ms.
[14:37:44.762] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:37:45.168] <TB2>     INFO: Expecting 41600 events.
[14:37:49.397] <TB2>     INFO: 41600 events read in total (3512ms).
[14:37:49.398] <TB2>     INFO: Test took 4635ms.
[14:37:49.947] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:37:49.951] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:37:49.951] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:37:49.951] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:37:49.951] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:37:49.951] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:37:49.951] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:37:49.952] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:37:49.952] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:37:49.952] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:37:49.952] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:37:49.953] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:37:49.953] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:37:49.953] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:37:49.953] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:37:49.953] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:37:49.953] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:38:28.923] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:38:28.924] <TB2>     INFO: non-linearity mean:  0.966 0.949 0.962 0.968 0.958 0.956 0.958 0.962 0.964 0.959 0.959 0.967 0.965 0.962 0.964 0.965
[14:38:28.924] <TB2>     INFO: non-linearity RMS:   0.005 0.007 0.005 0.003 0.006 0.007 0.006 0.006 0.004 0.005 0.005 0.004 0.005 0.005 0.005 0.005
[14:38:28.924] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:38:28.948] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:38:28.971] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:38:28.993] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:38:29.016] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:38:29.039] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:38:29.061] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:38:29.084] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:38:29.106] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:38:29.129] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:38:29.152] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:38:29.175] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:38:29.197] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:38:29.220] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:38:29.243] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:38:29.265] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-33_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:38:29.288] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:38:29.288] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:38:29.295] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:38:29.295] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:38:29.298] <TB2>     INFO: ######################################################################
[14:38:29.298] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:38:29.298] <TB2>     INFO: ######################################################################
[14:38:29.301] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:38:29.312] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:29.312] <TB2>     INFO:     run 1 of 1
[14:38:29.312] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:29.654] <TB2>     INFO: Expecting 3120000 events.
[14:39:20.558] <TB2>     INFO: 1287500 events read in total (50189ms).
[14:40:10.315] <TB2>     INFO: 2569165 events read in total (99947ms).
[14:40:31.795] <TB2>     INFO: 3120000 events read in total (121427ms).
[14:40:31.840] <TB2>     INFO: Test took 122529ms.
[14:40:31.925] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:32.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:33.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:34.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:36.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:37.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:39.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:40.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:42.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:43.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:45.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:46.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:47.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:49.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:50.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:51.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:53.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:54.852] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434962432
[14:40:54.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:40:54.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.7125, RMS = 1.84201
[14:40:54.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[14:40:54.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:40:54.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.4428, RMS = 1.89726
[14:40:54.883] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:40:54.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:40:54.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8263, RMS = 1.98254
[14:40:54.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:40:54.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:40:54.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5296, RMS = 1.92875
[14:40:54.885] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:40:54.886] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:40:54.886] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5865, RMS = 1.93363
[14:40:54.886] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:40:54.886] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:40:54.886] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.671, RMS = 2.12118
[14:40:54.886] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:40:54.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:40:54.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0502, RMS = 2.22442
[14:40:54.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:54.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:40:54.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9082, RMS = 2.30927
[14:40:54.887] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:54.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:40:54.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3854, RMS = 2.0682
[14:40:54.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:40:54.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:40:54.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.9987, RMS = 2.05321
[14:40:54.888] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:40:54.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:40:54.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4312, RMS = 1.62391
[14:40:54.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:40:54.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:40:54.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3704, RMS = 1.76335
[14:40:54.889] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:40:54.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:40:54.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2867, RMS = 1.15971
[14:40:54.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:40:54.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:40:54.890] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7432, RMS = 1.28453
[14:40:54.891] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:40:54.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:40:54.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4507, RMS = 1.24672
[14:40:54.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:54.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:40:54.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7391, RMS = 1.2559
[14:40:54.892] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:54.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:40:54.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8327, RMS = 1.83932
[14:40:54.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:40:54.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:40:54.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5717, RMS = 1.96398
[14:40:54.893] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:40:54.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:40:54.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5626, RMS = 1.37512
[14:40:54.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:54.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:40:54.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7894, RMS = 1.63296
[14:40:54.894] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:54.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:40:54.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.4767, RMS = 2.05626
[14:40:54.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:40:54.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:40:54.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9386, RMS = 2.0269
[14:40:54.895] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:40:54.896] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:40:54.896] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1249, RMS = 1.35707
[14:40:54.896] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:54.896] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:40:54.896] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0091, RMS = 1.46745
[14:40:54.896] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:54.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:40:54.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6773, RMS = 2.29145
[14:40:54.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:40:54.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:40:54.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.4195, RMS = 2.33563
[14:40:54.897] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:40:54.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:40:54.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3852, RMS = 1.82409
[14:40:54.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:54.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:40:54.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8029, RMS = 1.89507
[14:40:54.898] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:54.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:40:54.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8891, RMS = 1.20744
[14:40:54.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:54.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:40:54.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2208, RMS = 1.18747
[14:40:54.899] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:40:54.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:40:54.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1396, RMS = 1.16112
[14:40:54.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:54.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:40:54.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0676, RMS = 1.26895
[14:40:54.900] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:40:54.906] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:40:54.906] <TB2>     INFO: number of dead bumps (per ROC):     1    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
[14:40:54.907] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:40:54.003] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:40:54.004] <TB2>     INFO: enter test to run
[14:40:54.004] <TB2>     INFO:   test:  no parameter change
[14:40:55.004] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[14:40:55.005] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[14:40:55.005] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:40:55.005] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:40:55.497] <TB2>    QUIET: Connection to board 141 closed.
[14:40:55.498] <TB2>     INFO: pXar: this is the end, my friend
[14:40:55.498] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
