<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14038' type='14023'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='21394'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='35848'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='1000' macro='1' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='1213'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='14118' u='r' c='_ZN12_GLOBAL__N_111X86FastISel35fastEmit_X86ISD_UNPCKL_MVT_v32i8_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='236002' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='236002' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2818'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5006' c='_ZL17hasUndefRegUpdatejjb'/>
