{
  "Top": "forward",
  "RtlTop": "forward",
  "RtlPrefix": "",
  "RtlSubPrefix": "forward_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "v51": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v51_address0",
          "name": "v51_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v51_ce0",
          "name": "v51_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v51_d0",
          "name": "v51_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v51_q0",
          "name": "v51_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v51_we0",
          "name": "v51_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v51_address1",
          "name": "v51_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v51_ce1",
          "name": "v51_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v51_d1",
          "name": "v51_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v51_q1",
          "name": "v51_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v51_we1",
          "name": "v51_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v52": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v52_address0",
          "name": "v52_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v52_ce0",
          "name": "v52_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v52_d0",
          "name": "v52_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v52_q0",
          "name": "v52_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v52_we0",
          "name": "v52_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v52_address1",
          "name": "v52_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v52_ce1",
          "name": "v52_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v52_d1",
          "name": "v52_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v52_q1",
          "name": "v52_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v52_we1",
          "name": "v52_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v53": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v53_address0",
          "name": "v53_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v53_ce0",
          "name": "v53_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v53_d0",
          "name": "v53_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v53_q0",
          "name": "v53_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v53_we0",
          "name": "v53_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v53_address1",
          "name": "v53_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v53_ce1",
          "name": "v53_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v53_d1",
          "name": "v53_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v53_q1",
          "name": "v53_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v53_we1",
          "name": "v53_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v54": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v54_address0",
          "name": "v54_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v54_ce0",
          "name": "v54_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v54_d0",
          "name": "v54_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v54_q0",
          "name": "v54_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v54_we0",
          "name": "v54_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v54_address1",
          "name": "v54_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v54_ce1",
          "name": "v54_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v54_d1",
          "name": "v54_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v54_q1",
          "name": "v54_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v54_we1",
          "name": "v54_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v55": {
      "index": "4",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v55_address0",
          "name": "v55_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v55_ce0",
          "name": "v55_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v55_d0",
          "name": "v55_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v55_q0",
          "name": "v55_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v55_we0",
          "name": "v55_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v55_address1",
          "name": "v55_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v55_ce1",
          "name": "v55_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v55_d1",
          "name": "v55_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v55_q1",
          "name": "v55_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v55_we1",
          "name": "v55_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -unsafe_math_optimizations=1"
    ],
    "DirectiveTcl": ["set_directive_top forward -name forward"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "forward"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "35112013",
    "Latency": "63840029"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "forward",
    "Version": "1.0",
    "DisplayName": "Forward",
    "Revision": "2113761693",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_forward_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/k3mm.cpp"],
    "Vhdl": [
      "impl\/vhdl\/forward_fadd_32ns_32ns_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/forward_fifo_w32_d34200_A.vhd",
      "impl\/vhdl\/forward_fifo_w32_d37800_A.vhd",
      "impl\/vhdl\/forward_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/forward_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/forward_mac_muladd_8ns_8ns_8ns_16_4_1.vhd",
      "impl\/vhdl\/forward_mul_8ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/forward_node0.vhd",
      "impl\/vhdl\/forward_node1.vhd",
      "impl\/vhdl\/forward_node1_v9_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_node2.vhd",
      "impl\/vhdl\/forward_node2_v27_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_node3.vhd",
      "impl\/vhdl\/forward_node3_v41_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_start_for_node0_U0.vhd",
      "impl\/vhdl\/forward_v57_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_v57_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/forward.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/forward_fadd_32ns_32ns_32_5_no_dsp_1.v",
      "impl\/verilog\/forward_fifo_w32_d34200_A.v",
      "impl\/verilog\/forward_fifo_w32_d37800_A.v",
      "impl\/verilog\/forward_flow_control_loop_pipe.v",
      "impl\/verilog\/forward_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/forward_mac_muladd_8ns_8ns_8ns_16_4_1.v",
      "impl\/verilog\/forward_mul_8ns_9ns_16_1_1.v",
      "impl\/verilog\/forward_node0.v",
      "impl\/verilog\/forward_node1.v",
      "impl\/verilog\/forward_node1_v9_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_node2.v",
      "impl\/verilog\/forward_node2_v27_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_node3.v",
      "impl\/verilog\/forward_node3_v41_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_start_for_node0_U0.v",
      "impl\/verilog\/forward_v57_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_v57_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/forward.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/forward_fadd_32ns_32ns_32_5_no_dsp_1_ip.tcl",
      "impl\/misc\/forward_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/forward.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "forward_fadd_32ns_32ns_32_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name forward_fadd_32ns_32ns_32_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "forward_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name forward_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "v51_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v51_address0": "DATA"},
      "ports": ["v51_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v51"
        }]
    },
    "v51_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v51_d0": "DATA"},
      "ports": ["v51_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v51"
        }]
    },
    "v51_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v51_q0": "DATA"},
      "ports": ["v51_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v51"
        }]
    },
    "v51_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v51_address1": "DATA"},
      "ports": ["v51_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v51"
        }]
    },
    "v51_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v51_d1": "DATA"},
      "ports": ["v51_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v51"
        }]
    },
    "v51_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v51_q1": "DATA"},
      "ports": ["v51_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v51"
        }]
    },
    "v52_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v52_address0": "DATA"},
      "ports": ["v52_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v52"
        }]
    },
    "v52_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v52_d0": "DATA"},
      "ports": ["v52_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v52"
        }]
    },
    "v52_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v52_q0": "DATA"},
      "ports": ["v52_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v52"
        }]
    },
    "v52_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v52_address1": "DATA"},
      "ports": ["v52_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v52"
        }]
    },
    "v52_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v52_d1": "DATA"},
      "ports": ["v52_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v52"
        }]
    },
    "v52_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v52_q1": "DATA"},
      "ports": ["v52_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v52"
        }]
    },
    "v53_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v53_address0": "DATA"},
      "ports": ["v53_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v53"
        }]
    },
    "v53_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v53_d0": "DATA"},
      "ports": ["v53_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v53"
        }]
    },
    "v53_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v53_q0": "DATA"},
      "ports": ["v53_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v53"
        }]
    },
    "v53_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v53_address1": "DATA"},
      "ports": ["v53_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v53"
        }]
    },
    "v53_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v53_d1": "DATA"},
      "ports": ["v53_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v53"
        }]
    },
    "v53_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v53_q1": "DATA"},
      "ports": ["v53_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v53"
        }]
    },
    "v54_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v54_address0": "DATA"},
      "ports": ["v54_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v54"
        }]
    },
    "v54_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v54_d0": "DATA"},
      "ports": ["v54_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v54"
        }]
    },
    "v54_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v54_q0": "DATA"},
      "ports": ["v54_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v54"
        }]
    },
    "v54_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v54_address1": "DATA"},
      "ports": ["v54_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v54"
        }]
    },
    "v54_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v54_d1": "DATA"},
      "ports": ["v54_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v54"
        }]
    },
    "v54_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v54_q1": "DATA"},
      "ports": ["v54_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v54"
        }]
    },
    "v55_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v55_address0": "DATA"},
      "ports": ["v55_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v55"
        }]
    },
    "v55_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v55_d0": "DATA"},
      "ports": ["v55_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v55"
        }]
    },
    "v55_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v55_q0": "DATA"},
      "ports": ["v55_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v55"
        }]
    },
    "v55_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v55_address1": "DATA"},
      "ports": ["v55_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v55"
        }]
    },
    "v55_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v55_d1": "DATA"},
      "ports": ["v55_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v55"
        }]
    },
    "v55_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v55_q1": "DATA"},
      "ports": ["v55_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v55"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "v51_address0": {
      "dir": "out",
      "width": "16"
    },
    "v51_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v51_d0": {
      "dir": "out",
      "width": "32"
    },
    "v51_q0": {
      "dir": "in",
      "width": "32"
    },
    "v51_we0": {
      "dir": "out",
      "width": "1"
    },
    "v51_address1": {
      "dir": "out",
      "width": "16"
    },
    "v51_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v51_d1": {
      "dir": "out",
      "width": "32"
    },
    "v51_q1": {
      "dir": "in",
      "width": "32"
    },
    "v51_we1": {
      "dir": "out",
      "width": "1"
    },
    "v52_address0": {
      "dir": "out",
      "width": "16"
    },
    "v52_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v52_d0": {
      "dir": "out",
      "width": "32"
    },
    "v52_q0": {
      "dir": "in",
      "width": "32"
    },
    "v52_we0": {
      "dir": "out",
      "width": "1"
    },
    "v52_address1": {
      "dir": "out",
      "width": "16"
    },
    "v52_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v52_d1": {
      "dir": "out",
      "width": "32"
    },
    "v52_q1": {
      "dir": "in",
      "width": "32"
    },
    "v52_we1": {
      "dir": "out",
      "width": "1"
    },
    "v53_address0": {
      "dir": "out",
      "width": "16"
    },
    "v53_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v53_d0": {
      "dir": "out",
      "width": "32"
    },
    "v53_q0": {
      "dir": "in",
      "width": "32"
    },
    "v53_we0": {
      "dir": "out",
      "width": "1"
    },
    "v53_address1": {
      "dir": "out",
      "width": "16"
    },
    "v53_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v53_d1": {
      "dir": "out",
      "width": "32"
    },
    "v53_q1": {
      "dir": "in",
      "width": "32"
    },
    "v53_we1": {
      "dir": "out",
      "width": "1"
    },
    "v54_address0": {
      "dir": "out",
      "width": "16"
    },
    "v54_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v54_d0": {
      "dir": "out",
      "width": "32"
    },
    "v54_q0": {
      "dir": "in",
      "width": "32"
    },
    "v54_we0": {
      "dir": "out",
      "width": "1"
    },
    "v54_address1": {
      "dir": "out",
      "width": "16"
    },
    "v54_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v54_d1": {
      "dir": "out",
      "width": "32"
    },
    "v54_q1": {
      "dir": "in",
      "width": "32"
    },
    "v54_we1": {
      "dir": "out",
      "width": "1"
    },
    "v55_address0": {
      "dir": "out",
      "width": "16"
    },
    "v55_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v55_d0": {
      "dir": "out",
      "width": "32"
    },
    "v55_q0": {
      "dir": "in",
      "width": "32"
    },
    "v55_we0": {
      "dir": "out",
      "width": "1"
    },
    "v55_address1": {
      "dir": "out",
      "width": "16"
    },
    "v55_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v55_d1": {
      "dir": "out",
      "width": "32"
    },
    "v55_q1": {
      "dir": "in",
      "width": "32"
    },
    "v55_we1": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "forward",
      "Instances": [
        {
          "ModuleName": "node3",
          "InstanceName": "node3_U0"
        },
        {
          "ModuleName": "node2",
          "InstanceName": "node2_U0"
        },
        {
          "ModuleName": "node1",
          "InstanceName": "node1_U0"
        },
        {
          "ModuleName": "node0",
          "InstanceName": "node0_U0"
        }
      ]
    },
    "Info": {
      "node3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "node2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "node1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "node0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "node3": {
        "Latency": {
          "LatencyBest": "27360012",
          "LatencyAvg": "27360012",
          "LatencyWorst": "27360012",
          "PipelineII": "27360012",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.935"
        },
        "Loops": [{
            "Name": "loop8_loop9_loop10",
            "TripCount": "6840000",
            "Latency": "27360010",
            "PipelineII": "4",
            "PipelineDepth": "15"
          }],
        "Area": {
          "BRAM_18K": "67",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "5",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1044",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1183",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "node2": {
        "Latency": {
          "LatencyBest": "35112012",
          "LatencyAvg": "35112012",
          "LatencyWorst": "35112012",
          "PipelineII": "35112012",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.935"
        },
        "Loops": [{
            "Name": "loop5_loop6_loop7",
            "TripCount": "8778000",
            "Latency": "35112010",
            "PipelineII": "4",
            "PipelineDepth": "15"
          }],
        "Area": {
          "BRAM_18K": "78",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "5",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1125",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1204",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "node1": {
        "Latency": {
          "LatencyBest": "28728014",
          "LatencyAvg": "28728014",
          "LatencyWorst": "28728014",
          "PipelineII": "28728014",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.697"
        },
        "Loops": [{
            "Name": "loop2_loop3_loop4",
            "TripCount": "7182000",
            "Latency": "28728012",
            "PipelineII": "4",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "219",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "5",
          "DSP": "5",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1152",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1276",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "node0": {
        "Latency": {
          "LatencyBest": "37804",
          "LatencyAvg": "37804",
          "LatencyWorst": "37804",
          "PipelineII": "37804",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.487"
        },
        "Loops": [{
            "Name": "loop0_loop1",
            "TripCount": "37800",
            "Latency": "37802",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "87",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "194",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "forward": {
        "Latency": {
          "LatencyBest": "63840029",
          "LatencyAvg": "63840029",
          "LatencyWorst": "63840029",
          "PipelineII": "35112013",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.935"
        },
        "Area": {
          "BRAM_18K": "522",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "12",
          "DSP": "16",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "3600",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "4043",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-03 12:33:17 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
