{:input (genetic.crossover/dumb-crossover 1592462225 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/58115.31D8DA15.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing , wire4_6);\n  wire \\:missing_edge ;\n  wire wire0_3;\n  wire wire0_5;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire2;\n  output wire4_6;\n  wire wire4_6;\n  wire wire5_6;\n  wire \\wire:missing_3 ;\n  assign wire5_6 = 2'h1 >> wire0_5;\n  assign wire2 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4_6 = wire5_6;\n  assign \\wire:missing_3  = wire0_3;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/313EE91C.v:3.1-21.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing , wire4_6);\n  (* src = \"/tmp/fuzzmount731121EF/313EE91C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/313EE91C.v:6.8-6.15\" *)\n  wire wire0_5;\n  (* src = \"/tmp/fuzzmount731121EF/313EE91C.v:7.9-7.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/313EE91C.v:9.9-9.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/313EE91C.v:11.8-11.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount731121EF/313EE91C.v:12.10-12.17\" *)\n  output wire4_6;\n  wire wire4_6;\n  (* src = \"/tmp/fuzzmount731121EF/313EE91C.v:14.8-14.15\" *)\n  wire wire5_6;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_5 = 1'hx;\n  assign wire2 = 1'h0;\n  assign wire4_6 = 1'hx;\n  assign wire5_6 = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY 14:46:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9/src/top.v'.\nSBY 14:46:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] Copy '/tmp/fuzzmount731121EF/313EE91C.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9/src/313EE91C.v'.\nSBY 14:46:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] Copy '/tmp/fuzzmount731121EF/313EE91C.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9/src/313EE91C.post.v'.\nSBY 14:46:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] engine_0: abc pdr\nSBY 14:46:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:46:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] base: Warning: Wire presynth.\\wire0_5 is used but has no driver.\nSBY 14:47:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] base: finished (returncode=0)\nSBY 14:47:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] aig: Warning: Wire presynth.\\wire0_5 is used but has no driver.\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] aig: finished (returncode=0)\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] engine_0: Warning: The network has no constraints.\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] engine_0: finished (returncode=0)\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] engine_0: Status returned by engine: FAIL\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9'.\nSBY 14:47:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpaq0i3kk9] DONE (FAIL, rc=2)\n", :err ""}}}