<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver trafgen v3_2: xtrafgen.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xtrafgen.h File Reference</h1><code>#include &lt;string.h&gt;</code><br/>
<code>#include &quot;xstatus.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;<a class="el" href="xtrafgen__hw_8h.html">xtrafgen_hw.h</a>&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___c_ram_cmd.html">XTrafGen_CRamCmd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html">XTrafGen_PRamCmd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___cmd.html">XTrafGen_Cmd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___cmd_entry.html">XTrafGen_CmdEntry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___config.html">XTrafGen_Config</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___cmd_info.html">XTrafGen_CmdInfo</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen.html">XTrafGen</a></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#ad929ea4b456d46601fe97a817ad905a3">XTRAFGEN_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#aefe8b2fd0fb990e5cfa429c8b49b3162">MAX_NUM_ENTRIES</a>&nbsp;&nbsp;&nbsp;256</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a622293b32ccc06f19e7f568ba80a2390">NUM_BLOCKS</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a8a676092267b72a3e5ad91718b914ecf">XTG_WRITE</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a2391f0c6f6705906f85e0da3d16e3222">XTG_READ</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a80fcb2c884f7369ddbaffc1e51bba9ce">XTG_MODE_FULL</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a4b6bd2e6c7f45de76c7fb1241c364347">XTG_MODE_BASIC</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a15499801ae618925ac45a3a55807e1d6">XTG_MODE_STATIC</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#af22b2f8af4980fac9d5faaf3001ab0f0">XTG_MODE_STREAMING</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a3d8b67e1ec714d525de17946ec19ad49">XTG_MODE_SYS_INIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a7480264c1d222e138bcbc5174c388dfa">XTG_MWIDTH_32</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a3b8b2543e2717381d028703081f750d9">XTG_MWIDTH_64</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a01688e8360ce4e2f5f0b3fbb005ca32f">XTG_SWIDTH_32</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a9a40084992daaaba41ea6f395153a417">XTG_SWIDTH_64</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#aedc624adc68d449cdd422c2bcf824ae5">XTG_PRM_RAM_BLOCK_SIZE</a>&nbsp;&nbsp;&nbsp;0x400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#ae6768580423b3cbb32e1822433634463">XTG_CMD_RAM_BLOCK_SIZE</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a97756bfb1f0735200a2668e7431ebcf3">XTG_PARAM_RAM_SIZE</a>&nbsp;&nbsp;&nbsp;0x800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a917ddd8cff98a1e520664e21bffc3b58">XTG_COMMAND_RAM_SIZE</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a255c930454b0fb1a4a1b9dbe7c704692">XTG_MASTER_RAM_SIZE</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a4d79e5e5aab48b68ee266961b89da00c">XTrafGen_ReadCoreRevision</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a1146dfb17253668f42cd6b2f679552cc">XTrafGen_ReadIdWidth</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#af55f0066544c5ca956f2775e2927851d">XTrafGen_StartMasterLogic</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a067b6b58a33f91e8fb345224a12fd713">XTrafGen_IsMasterLogicDone</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a7ae20ec6a0531e09e0723905c20bb572">XTrafGen_LoopEnable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#ad1d6d337106b8d03118d625159a93cf4">XTrafGen_LoopDisable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a46f61a2e9582be8d787633db33637947">XTrafGen_WriteSlaveControlReg</a>(InstancePtr, Value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a1e86bf806f4ae36b671eef5f97b0b822">XTrafGen_CheckforMasterComplete</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a20e311a5ca0e3aa3cce768d48a2bfb88">XTrafGen_ReadErrors</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a11a588bff0d2c58310d48da4c24126a1">XTrafGen_EnableMasterCmpInterrupt</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#adb9dd3596754f92d6c3dc73c957e812f">XTrafGen_ClearMasterCmpInterrupt</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#ae1c90008bc5f3e300bd90f5ce1496793">XTrafGen_ClearErrors</a>(InstancePtr, Mask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a6e6159d969c5f451f429b9d8ec4a42f8">XTrafGen_EnableErrors</a>(InstancePtr, Mask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a0a8a195712d5963fa07799d59045e86f">XTrafGen_MasterErrIntrEnable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a074810dd1b55de907889bc81a9f40579">XTrafGen_MasterErrIntrDisable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#acd4a2d138602873e0614886c7e11b751">XTrafGen_SlaveErrIntrEnable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#aa4b8bcf25ed401a3debc9665db06dfef">XTrafGen_SlaveErrIntrDisable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a3e380d38654114c2e47162193c31febc">XTrafGen_ReadConfigStatus</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a21218c919ca08e948a557334a8f1ba95">XTrafGen_StaticEnable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#ab54737e40a38ba5316b487a045568b11">XTrafGen_StaticDisable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a37b20b8af9dbdef32b778e28b28beebb">XTrafGen_StaticVersion</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a67433007f5c7594c7595fb71e85e938f">XTrafGen_SetStaticBurstLen</a>(InstancePtr, Value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#aedebd87b7d6727d97552da64fbb16d69">XTrafGen_GetStaticBurstLen</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a7b1b98f0a7cb8a9dca62ecadbc1d6d42">XTrafGen_GetStaticTransferDone</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#aa581daf24fc19f7057cd3d62baf28cf8">XTrafGen_SetStaticTransferDone</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a865f2e2498c2c50c43b5f9c1abfc54e2">XTrafGen_IsStaticTransferDone</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#aadc216c9d0077b5906e2b07029b8877a">XTrafGen_StreamEnable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a9254cbaa150c31ba61e141e3cdc9a4c7">XTrafGen_StreamDisable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a97bb49960ada1e396862580a5e41755e">XTrafGen_StreamVersion</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#ae7e5d3e4f6de43f247a5f52dbade8deb">XTrafGen_SetStreamingTransLen</a>(InstancePtr, Value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#af17c0eadf5962f5dd8ba970b77dd12e6">XTrafGen_GetStreamingTransLen</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a9628f47e6f85fc3dba9f55c4b28b2e69">XTrafGen_GetStreamingTransCnt</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#aab0a135f1ad92788eeb768cfe26b74b3">XTrafGen_SetStreamingRandomLen</a>(InstancePtr, Value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a01e30039d0fef72f9bf3d51ff437d9d2">XTrafGen_GetStreamingProgDelay</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a90d0e4161092c15a1ca821f97cdd7a4b">XTrafGen_SetStreamingTransCnt</a>(InstancePtr, Value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a3beeeec32649b7df9c049a6b08daa55a">XTrafGen_SetStreamingProgDelay</a>(InstancePtr, Value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#ae5372945bcdfa008f7daf48f97edbd7f">XTrafGen_SetStreamingTdestPort</a>(InstancePtr, Value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#ab626edcc0e22fa88764d3cabe973a469">XTrafGen_SetStreamingTransferDone</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a0ff0fea3c2324dbd0c6edc5efd5ba709">XTrafGen_IsStreamingTransferDone</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a5481f14f30231fcf80dafa2b77f6e8a3">XTrafGen_ResetStreamingRandomLen</a>(InstancePtr)</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a244d0f4b024a4f85a5bbaa9d1ce14584">XTrafGen_CfgInitialize</a> (<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, <a class="el" href="struct_x_traf_gen___config.html">XTrafGen_Config</a> *Config, u32 EffectiveAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_traf_gen___config.html">XTrafGen_Config</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a1940595f36c7a966e7fbd9f773d1e181">XTrafGen_LookupConfig</a> (u32 DeviceId)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a39eaea669c1ff2df58e54c002b43f854">XTrafGen_AddCommand</a> (<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, <a class="el" href="struct_x_traf_gen___cmd.html">XTrafGen_Cmd</a> *CmdPtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a262d850cbfc5b0495fbc2d84334a1fba">XTrafGen_GetLastValidIndex</a> (<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 RdWrFlag)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a14377a8884e99ce01c0c76128c939c49">XTrafGen_WriteCmdsToHw</a> (<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#abb793bbc7c572cce05516abe9882c7ef">XTrafGen_AccessMasterRam</a> (<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 Offset, int Length, u8 Write, u32 *Data)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#ad9654a81e902175a963c83edb0c37144">XTrafGen_PrintCmds</a> (<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xtrafgen_8h.html#a539d4976ad3ace9e15d993e2b18143a0">XTrafGen_EraseAllCommands</a> (<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="aefe8b2fd0fb990e5cfa429c8b49b3162"></a><!-- doxytag: member="xtrafgen.h::MAX_NUM_ENTRIES" ref="aefe8b2fd0fb990e5cfa429c8b49b3162" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_NUM_ENTRIES&nbsp;&nbsp;&nbsp;256</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of command entries per region </p>

</div>
</div>
<a class="anchor" id="a622293b32ccc06f19e7f568ba80a2390"></a><!-- doxytag: member="xtrafgen.h::NUM_BLOCKS" ref="a622293b32ccc06f19e7f568ba80a2390" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_BLOCKS&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of Read and write regions </p>

</div>
</div>
<a class="anchor" id="ae6768580423b3cbb32e1822433634463"></a><!-- doxytag: member="xtrafgen.h::XTG_CMD_RAM_BLOCK_SIZE" ref="ae6768580423b3cbb32e1822433634463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_CMD_RAM_BLOCK_SIZE&nbsp;&nbsp;&nbsp;0x1000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Cmd RAM Block Size (4KB) </p>

</div>
</div>
<a class="anchor" id="a917ddd8cff98a1e520664e21bffc3b58"></a><!-- doxytag: member="xtrafgen.h::XTG_COMMAND_RAM_SIZE" ref="a917ddd8cff98a1e520664e21bffc3b58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_COMMAND_RAM_SIZE&nbsp;&nbsp;&nbsp;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Command RAM (8KB) </p>

</div>
</div>
<a class="anchor" id="a255c930454b0fb1a4a1b9dbe7c704692"></a><!-- doxytag: member="xtrafgen.h::XTG_MASTER_RAM_SIZE" ref="a255c930454b0fb1a4a1b9dbe7c704692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MASTER_RAM_SIZE&nbsp;&nbsp;&nbsp;0x2000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master RAM (8KB) </p>

</div>
</div>
<a class="anchor" id="a4b6bd2e6c7f45de76c7fb1241c364347"></a><!-- doxytag: member="xtrafgen.h::XTG_MODE_BASIC" ref="a4b6bd2e6c7f45de76c7fb1241c364347" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MODE_BASIC&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Basic Mode </p>

</div>
</div>
<a class="anchor" id="a80fcb2c884f7369ddbaffc1e51bba9ce"></a><!-- doxytag: member="xtrafgen.h::XTG_MODE_FULL" ref="a80fcb2c884f7369ddbaffc1e51bba9ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MODE_FULL&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Full Mode </p>

</div>
</div>
<a class="anchor" id="a15499801ae618925ac45a3a55807e1d6"></a><!-- doxytag: member="xtrafgen.h::XTG_MODE_STATIC" ref="a15499801ae618925ac45a3a55807e1d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MODE_STATIC&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Static Mode </p>

</div>
</div>
<a class="anchor" id="af22b2f8af4980fac9d5faaf3001ab0f0"></a><!-- doxytag: member="xtrafgen.h::XTG_MODE_STREAMING" ref="af22b2f8af4980fac9d5faaf3001ab0f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MODE_STREAMING&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Streaming Mode </p>

</div>
</div>
<a class="anchor" id="a3d8b67e1ec714d525de17946ec19ad49"></a><!-- doxytag: member="xtrafgen.h::XTG_MODE_SYS_INIT" ref="a3d8b67e1ec714d525de17946ec19ad49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MODE_SYS_INIT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System Init Mode </p>

</div>
</div>
<a class="anchor" id="a7480264c1d222e138bcbc5174c388dfa"></a><!-- doxytag: member="xtrafgen.h::XTG_MWIDTH_32" ref="a7480264c1d222e138bcbc5174c388dfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MWIDTH_32&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Width - 32 </p>

</div>
</div>
<a class="anchor" id="a3b8b2543e2717381d028703081f750d9"></a><!-- doxytag: member="xtrafgen.h::XTG_MWIDTH_64" ref="a3b8b2543e2717381d028703081f750d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_MWIDTH_64&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Width - 64 </p>

</div>
</div>
<a class="anchor" id="a97756bfb1f0735200a2668e7431ebcf3"></a><!-- doxytag: member="xtrafgen.h::XTG_PARAM_RAM_SIZE" ref="a97756bfb1f0735200a2668e7431ebcf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PARAM_RAM_SIZE&nbsp;&nbsp;&nbsp;0x800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parameter RAM (2KB) </p>

</div>
</div>
<a class="anchor" id="aedc624adc68d449cdd422c2bcf824ae5"></a><!-- doxytag: member="xtrafgen.h::XTG_PRM_RAM_BLOCK_SIZE" ref="aedc624adc68d449cdd422c2bcf824ae5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_PRM_RAM_BLOCK_SIZE&nbsp;&nbsp;&nbsp;0x400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PARAM Block Size (1KB) </p>

</div>
</div>
<a class="anchor" id="a2391f0c6f6705906f85e0da3d16e3222"></a><!-- doxytag: member="xtrafgen.h::XTG_READ" ref="a2391f0c6f6705906f85e0da3d16e3222" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_READ&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read Direction Flag </p>

</div>
</div>
<a class="anchor" id="a01688e8360ce4e2f5f0b3fbb005ca32f"></a><!-- doxytag: member="xtrafgen.h::XTG_SWIDTH_32" ref="a01688e8360ce4e2f5f0b3fbb005ca32f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SWIDTH_32&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Width - 32 </p>

</div>
</div>
<a class="anchor" id="a9a40084992daaaba41ea6f395153a417"></a><!-- doxytag: member="xtrafgen.h::XTG_SWIDTH_64" ref="a9a40084992daaaba41ea6f395153a417" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_SWIDTH_64&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Width - 64 </p>

</div>
</div>
<a class="anchor" id="a8a676092267b72a3e5ad91718b914ecf"></a><!-- doxytag: member="xtrafgen.h::XTG_WRITE" ref="a8a676092267b72a3e5ad91718b914ecf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTG_WRITE&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Direction Flag </p>

</div>
</div>
<a class="anchor" id="a1e86bf806f4ae36b671eef5f97b0b822"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_CheckforMasterComplete" ref="a1e86bf806f4ae36b671eef5f97b0b822" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_CheckforMasterComplete</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#a6d44ba5c998cf48c8162812f1b183cfa">XTG_ERR_STS_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#a5cefaef257524651df762212be509765">XTG_ERR_MSTCMP_MASK</a>) ? TRUE : FALSE)
</pre></div><p>XTrafGen_CheckforMasterComplete checks for master complete.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if master complete bit is set. FALSE if master complete bit is not set.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xtrafgen_8h.html#a1e86bf806f4ae36b671eef5f97b0b822">XTrafGen_CheckforMasterComplete(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ae1c90008bc5f3e300bd90f5ce1496793"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_ClearErrors" ref="ae1c90008bc5f3e300bd90f5ce1496793" args="(InstancePtr, Mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ClearErrors</td>
          <td>(</td>
          <td class="paramtype">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Mask&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a6d44ba5c998cf48c8162812f1b183cfa">XTG_ERR_STS_OFFSET</a>,     \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                        <a class="code" href="xtrafgen__hw_8h.html#a6d44ba5c998cf48c8162812f1b183cfa">XTG_ERR_STS_OFFSET</a>) | Mask))
</pre></div><p>XTrafGen_ClearErrors clear errors specified in <em>Mask</em>. The corresponding error for each bit set to 1 in <em>Mask</em>, will be enabled.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Mask</em>&nbsp;</td><td>contains a bit mask of the errors to clear. The mask can be formed using a set of bit wise or'd values from the definitions in <a class="el" href="xtrafgen__hw_8h.html">xtrafgen_hw.h</a> file.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTrafGen_ClearErrors(<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 Mask) </dd></dl>

</div>
</div>
<a class="anchor" id="adb9dd3596754f92d6c3dc73c957e812f"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_ClearMasterCmpInterrupt" ref="adb9dd3596754f92d6c3dc73c957e812f" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ClearMasterCmpInterrupt</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a6d44ba5c998cf48c8162812f1b183cfa">XTG_ERR_STS_OFFSET</a>,     \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                        <a class="code" href="xtrafgen__hw_8h.html#a6d44ba5c998cf48c8162812f1b183cfa">XTG_ERR_STS_OFFSET</a>) |   \
                        <a class="code" href="xtrafgen__hw_8h.html#a5cefaef257524651df762212be509765">XTG_ERR_MSTCMP_MASK</a>))
</pre></div><p>XTrafGen_ClearMasterCmpInterrupt clear Master logic complete interrupt bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xtrafgen_8h.html#adb9dd3596754f92d6c3dc73c957e812f">XTrafGen_ClearMasterCmpInterrupt(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a6e6159d969c5f451f429b9d8ec4a42f8"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_EnableErrors" ref="a6e6159d969c5f451f429b9d8ec4a42f8" args="(InstancePtr, Mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_EnableErrors</td>
          <td>(</td>
          <td class="paramtype">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Mask&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a54f00a5d7ea7acb0a8917b79f6aeeb57">XTG_ERR_EN_OFFSET</a>,      \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                        <a class="code" href="xtrafgen__hw_8h.html#a54f00a5d7ea7acb0a8917b79f6aeeb57">XTG_ERR_EN_OFFSET</a>) | Mask))
</pre></div><p>XTrafGen_EnableErrors enable errors specified in <em>Mask</em>. The corresponding error for each bit set to 1 in <em>Mask</em>, will be enabled.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Mask</em>&nbsp;</td><td>contains a bit mask of the errors to enable. The mask can be formed using a set of bit wise or'd values from the definitions in <a class="el" href="xtrafgen__hw_8h.html">xtrafgen_hw.h</a> file.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTrafGen_EnableErrors(<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 Mask) </dd></dl>

</div>
</div>
<a class="anchor" id="a11a588bff0d2c58310d48da4c24126a1"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_EnableMasterCmpInterrupt" ref="a11a588bff0d2c58310d48da4c24126a1" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_EnableMasterCmpInterrupt</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a54f00a5d7ea7acb0a8917b79f6aeeb57">XTG_ERR_EN_OFFSET</a>,      \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                        <a class="code" href="xtrafgen__hw_8h.html#a54f00a5d7ea7acb0a8917b79f6aeeb57">XTG_ERR_EN_OFFSET</a>) |    \
                        <a class="code" href="xtrafgen__hw_8h.html#a5cefaef257524651df762212be509765">XTG_ERR_MSTCMP_MASK</a>))
</pre></div><p>XTrafGen_EnableMasterCmpInterrupt enables Master logic complete bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#a11a588bff0d2c58310d48da4c24126a1">XTrafGen_EnableMasterCmpInterrupt(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="aedebd87b7d6727d97552da64fbb16d69"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_GetStaticBurstLen" ref="aedebd87b7d6727d97552da64fbb16d69" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_GetStaticBurstLen</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a1813133f0d9bd28861fac1a854137411">XTG_STATIC_LEN_OFFSET</a>))
</pre></div><p>XTrafGen_GetStaticBurstLen Gets the Burst Length for AxiTrafGen in StaticMode </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Burst length value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen_8h.html#aedebd87b7d6727d97552da64fbb16d69">XTrafGen_GetStaticBurstLen(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a7b1b98f0a7cb8a9dca62ecadbc1d6d42"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_GetStaticTransferDone" ref="a7b1b98f0a7cb8a9dca62ecadbc1d6d42" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_GetStaticTransferDone</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                        <a class="code" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>)) &amp; <a class="code" href="xtrafgen__hw_8h.html#ae82296e2d81edb5da14c813e36b604cc">XTG_STATIC_CNTL_TD_MASK</a>)
</pre></div><p>XTrafGen_GetStaticTransferDone gets the state of Transfer done bit in Control register When the TraficGen is configured in Static Mode.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Value of the Tranfer Done bit.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen_8h.html#a7b1b98f0a7cb8a9dca62ecadbc1d6d42">XTrafGen_GetStaticTransferDone(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a01e30039d0fef72f9bf3d51ff437d9d2"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_GetStreamingProgDelay" ref="a01e30039d0fef72f9bf3d51ff437d9d2" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_GetStreamingProgDelay</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \
                <a class="code" href="xtrafgen__hw_8h.html#a476caa717b80c4d276d7ff98aae5f3ca">XTG_STREAM_TL_OFFSET</a> ) \
                &amp; <a class="code" href="xtrafgen__hw_8h.html#a490ccc5cf897e6daf0e403fdb5028cc8">XTG_STREAM_CFG_PDLY_MASK</a>) &gt;&gt; <a class="code" href="xtrafgen__hw_8h.html#aea7d215adbbf69b18fac485e2d150bd9">XTG_STREAM_CFG_PDLY_SHIFT</a>)
</pre></div><p>XTrafGen_GetStreamingProgDelay Gets the Programmable Delay for AxiTrafGen in Streaming Mode.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Propagation Delay Value</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u16 XTrafGen_GetProgDelay(XTrafGen *InstancePtr) </dd></dl>

</div>
</div>
<a class="anchor" id="a9628f47e6f85fc3dba9f55c4b28b2e69"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_GetStreamingTransCnt" ref="a9628f47e6f85fc3dba9f55c4b28b2e69" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_GetStreamingTransCnt</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \
                <a class="code" href="xtrafgen__hw_8h.html#a476caa717b80c4d276d7ff98aae5f3ca">XTG_STREAM_TL_OFFSET</a> ) &amp; <a class="code" href="xtrafgen__hw_8h.html#a556bcb7b08d4170167ee65c08c7a0ebe">XTG_STREAM_TL_TCNT_MASK</a>) \
                &gt;&gt; <a class="code" href="xtrafgen__hw_8h.html#a826017ee56ef1171a4d132dc12ca8341">XTG_STREAM_TL_TCNT_SHIFT</a>)
</pre></div><p>XTrafGen_GetStreamingTransCnt Gets the transfer count for AxiTrafGen in Streaming Mode</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Transfer Count value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u16 <a class="el" href="xtrafgen_8h.html#a9628f47e6f85fc3dba9f55c4b28b2e69">XTrafGen_GetStreamingTransCnt(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="af17c0eadf5962f5dd8ba970b77dd12e6"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_GetStreamingTransLen" ref="af17c0eadf5962f5dd8ba970b77dd12e6" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_GetStreamingTransLen</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>(InstancePtr-&gt;Config.BaseAddress,      \
                <a class="code" href="xtrafgen__hw_8h.html#a476caa717b80c4d276d7ff98aae5f3ca">XTG_STREAM_TL_OFFSET</a>)&amp; <a class="code" href="xtrafgen__hw_8h.html#ae28f53acd7ef1f38265f560c17c64800">XTG_STREAM_TL_TLEN_MASK</a>)
</pre></div><p>XTrafGen_GetStreamingTransLen Gets the length of transaction for AxiTrafGen in Streaming Mode</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Transfer Length value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u16 <a class="el" href="xtrafgen_8h.html#af17c0eadf5962f5dd8ba970b77dd12e6">XTrafGen_GetStreamingTransLen(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ad929ea4b456d46601fe97a817ad905a3"></a><!-- doxytag: member="xtrafgen.h::XTRAFGEN_H" ref="ad929ea4b456d46601fe97a817ad905a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTRAFGEN_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a067b6b58a33f91e8fb345224a12fd713"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_IsMasterLogicDone" ref="a067b6b58a33f91e8fb345224a12fd713" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_IsMasterLogicDone</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#af8fafcd0c1061fbf9d6d61680a251309">XTG_MCNTL_MSTEN_MASK</a>) ? \
                FALSE : TRUE)
</pre></div><p>XTrafGen_IsMasterLogicDone checks for traffic generator master logic completed bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if master logic completed. FALSE if master logic not completed.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xtrafgen_8h.html#a067b6b58a33f91e8fb345224a12fd713">XTrafGen_IsMasterLogicDone(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a865f2e2498c2c50c43b5f9c1abfc54e2"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_IsStaticTransferDone" ref="a865f2e2498c2c50c43b5f9c1abfc54e2" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_IsStaticTransferDone</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \
                <a class="code" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#ae82296e2d81edb5da14c813e36b604cc">XTG_STATIC_CNTL_TD_MASK</a>) == \
                <a class="code" href="xtrafgen__hw_8h.html#a4955ccf9832cc09dd5f05b54f49104dd">XTG_STATIC_CNTL_RESET_MASK</a>) ? \
                TRUE : FALSE)
</pre></div><p>XTrafGen_IsStaticTransferDone checks for reset value When Static Traffic genration Completed by reading Control Register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if reset Success full FALSE if failed to reset</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xtrafgen_8h.html#a865f2e2498c2c50c43b5f9c1abfc54e2">XTrafGen_IsStaticTransferDone(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a0ff0fea3c2324dbd0c6edc5efd5ba709"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_IsStreamingTransferDone" ref="a0ff0fea3c2324dbd0c6edc5efd5ba709" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_IsStreamingTransferDone</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \
                <a class="code" href="xtrafgen__hw_8h.html#adad67dedb6f0b5c0e7aed2e0d62e08eb">XTG_STREAM_CNTL_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#a4b0674a7c9f7879bf6462860641b4d89">XTG_STREAM_CNTL_TD_MASK</a>) == \
                <a class="code" href="xtrafgen__hw_8h.html#ad4ac7a7ef3c84748869c001e04d5dade">XTG_STREAM_CNTL_RESET_MASK</a>) ? \
                TRUE : FALSE)
</pre></div><p>XTrafGen_IsStreamingTransferDone checks for reset value When Streaming Traffic genration is Completed by reading Stream Control Register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if reset Success full FALSE if failed to reset</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xtrafgen_8h.html#a0ff0fea3c2324dbd0c6edc5efd5ba709">XTrafGen_IsStreamingTransferDone(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ad1d6d337106b8d03118d625159a93cf4"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_LoopDisable" ref="ad1d6d337106b8d03118d625159a93cf4" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_LoopDisable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>,       \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                        <a class="code" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>) &amp; ~<a class="code" href="xtrafgen__hw_8h.html#a736a0c4efcd60c172f0c5b5bc19fa11b">XTG_MCNTL_LOOPEN_MASK</a>))
</pre></div><p>XTrafGen_LoopDisable Disbales the loop bit in Master control regiset in Advanced mode/Basic mode of ATG.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#ad1d6d337106b8d03118d625159a93cf4">XTrafGen_LoopDisable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a7ae20ec6a0531e09e0723905c20bb572"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_LoopEnable" ref="a7ae20ec6a0531e09e0723905c20bb572" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_LoopEnable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>,       \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                        <a class="code" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>) | <a class="code" href="xtrafgen__hw_8h.html#a736a0c4efcd60c172f0c5b5bc19fa11b">XTG_MCNTL_LOOPEN_MASK</a>))
</pre></div><p>XTrafGen_LoopEnable loops through the command set created using CMDRAM and PARAMRAM indefinitely in Advanced mode/Basic mode of ATG.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#a7ae20ec6a0531e09e0723905c20bb572">XTrafGen_LoopEnable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a074810dd1b55de907889bc81a9f40579"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_MasterErrIntrDisable" ref="a074810dd1b55de907889bc81a9f40579" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_MasterErrIntrDisable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \
                <a class="code" href="xtrafgen__hw_8h.html#a8549ea88039b3f646e33299b490b8904">XTG_MSTERR_INTR_OFFSET</a>, \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \
                        <a class="code" href="xtrafgen__hw_8h.html#a8549ea88039b3f646e33299b490b8904">XTG_MSTERR_INTR_OFFSET</a>) &amp;       \
                        ~<a class="code" href="xtrafgen__hw_8h.html#a7f69f7e850cdf6eaeacb76be85d8ad51">XTG_MSTERR_INTR_MINTREN_MASK</a>))
</pre></div><p>XTrafGen_MasterErrIntrDisable disables Global Master error bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#a074810dd1b55de907889bc81a9f40579">XTrafGen_MasterErrIntrDisable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a0a8a195712d5963fa07799d59045e86f"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_MasterErrIntrEnable" ref="a0a8a195712d5963fa07799d59045e86f" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_MasterErrIntrEnable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \
                <a class="code" href="xtrafgen__hw_8h.html#a8549ea88039b3f646e33299b490b8904">XTG_MSTERR_INTR_OFFSET</a>, \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \
                        <a class="code" href="xtrafgen__hw_8h.html#a8549ea88039b3f646e33299b490b8904">XTG_MSTERR_INTR_OFFSET</a>) |       \
                        <a class="code" href="xtrafgen__hw_8h.html#a7f69f7e850cdf6eaeacb76be85d8ad51">XTG_MSTERR_INTR_MINTREN_MASK</a>))
</pre></div><p>XTrafGen_MasterErrIntrEnable enables Global Master error bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#a0a8a195712d5963fa07799d59045e86f">XTrafGen_MasterErrIntrEnable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a3e380d38654114c2e47162193c31febc"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_ReadConfigStatus" ref="a3e380d38654114c2e47162193c31febc" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ReadConfigStatus</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \
        <a class="code" href="xtrafgen__hw_8h.html#adf7e15dfd4ecd23278ff780bf4369058">XTG_CFG_STS_OFFSET</a>))
</pre></div><p>XTrafGen_ReadConfigStatus reads Config status register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Config Status Register value</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen_8h.html#a3e380d38654114c2e47162193c31febc">XTrafGen_ReadConfigStatus(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a4d79e5e5aab48b68ee266961b89da00c"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_ReadCoreRevision" ref="a4d79e5e5aab48b68ee266961b89da00c" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ReadCoreRevision</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#a2197ba1e4ea908189bc7d77e70ba5a06">XTG_MCNTL_REV_MASK</a>) &gt;&gt; \
                <a class="code" href="xtrafgen__hw_8h.html#a07d0697117d702e5a767bc8cc5083ea0">XTG_MCNTL_REV_SHIFT</a>)
</pre></div><p>XTrafGen_ReadCoreRevision reads revision of core.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Core Revision Value</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xtrafgen_8h.html#a4d79e5e5aab48b68ee266961b89da00c">XTrafGen_ReadCoreRevision(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a20e311a5ca0e3aa3cce768d48a2bfb88"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_ReadErrors" ref="a20e311a5ca0e3aa3cce768d48a2bfb88" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ReadErrors</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a6d44ba5c998cf48c8162812f1b183cfa">XTG_ERR_STS_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#afdb598343bdb0bf2c6c5d29f8258f692">XTG_ERR_ALL_ERR_MASK</a>)
</pre></div><p>XTrafGen_ReadErrors read master and slave errors.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Both Master and Slave error value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen_8h.html#a20e311a5ca0e3aa3cce768d48a2bfb88">XTrafGen_ReadErrors(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a1146dfb17253668f42cd6b2f679552cc"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_ReadIdWidth" ref="a1146dfb17253668f42cd6b2f679552cc" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ReadIdWidth</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#a912b534ed07c85f5147d86a5125e6cd8">XTG_MCNTL_MSTID_MASK</a>) &gt;&gt;    \
                <a class="code" href="xtrafgen__hw_8h.html#ab849a5c24ef2753d38f62531ed5dcba9">XTG_MCNTL_MSTID_SHIFT</a>)
</pre></div><p>XTrafGen_ReadIdWidth reads M_ID_WIDTH.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Value of M_ID_WIDTH</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xtrafgen_8h.html#a1146dfb17253668f42cd6b2f679552cc">XTrafGen_ReadIdWidth(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a5481f14f30231fcf80dafa2b77f6e8a3"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_ResetStreamingRandomLen" ref="a5481f14f30231fcf80dafa2b77f6e8a3" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_ResetStreamingRandomLen</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,           \
                <a class="code" href="xtrafgen__hw_8h.html#a0faa9082cff01c4e5e53bb957b69dae2">XTG_STREAM_CFG_OFFSET</a>,                                  \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a0faa9082cff01c4e5e53bb957b69dae2">XTG_STREAM_CFG_OFFSET</a>) &amp; ~<a class="code" href="xtrafgen__hw_8h.html#ae44681fc73afbcdb7ae0015719f8ac47">XTG_STREAM_CFG_RANDL_MASK</a>)))
</pre></div><p>XTrafGen_ResetStreamingRandomLen resets the random transaction length for AxiTrafGen in Streaming Mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#a5481f14f30231fcf80dafa2b77f6e8a3">XTrafGen_ResetStreamingRandomLen(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a67433007f5c7594c7595fb71e85e938f"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SetStaticBurstLen" ref="a67433007f5c7594c7595fb71e85e938f" args="(InstancePtr, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SetStaticBurstLen</td>
          <td>(</td>
          <td class="paramtype">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#a1813133f0d9bd28861fac1a854137411">XTG_STATIC_LEN_OFFSET</a>,Value))
</pre></div><p>XTrafGen_SetStaticBurstLen Configures the Burst Length for AxiTrafGen In Static Mode </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Value</em>&nbsp;</td><td>is the Burst length to set in the Static length register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTrafGen_SetStaticBurstLen(<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 Value) </dd></dl>

</div>
</div>
<a class="anchor" id="aa581daf24fc19f7057cd3d62baf28cf8"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SetStaticTransferDone" ref="aa581daf24fc19f7057cd3d62baf28cf8" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SetStaticTransferDone</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>(InstancePtr-&gt;Config.BaseAddress,              \
                <a class="code" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>,                                 \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>) | <a class="code" href="xtrafgen__hw_8h.html#ae82296e2d81edb5da14c813e36b604cc">XTG_STATIC_CNTL_TD_MASK</a>))
</pre></div><p>XTrafGen_SetStaticTransferDone sets the Transfer done bit in Control register When AxiTrafGen is Configured in Static Mode.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#aa581daf24fc19f7057cd3d62baf28cf8">XTrafGen_SetStaticTransferDone(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a3beeeec32649b7df9c049a6b08daa55a"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SetStreamingProgDelay" ref="a3beeeec32649b7df9c049a6b08daa55a" args="(InstancePtr, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SetStreamingProgDelay</td>
          <td>(</td>
          <td class="paramtype">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#a0faa9082cff01c4e5e53bb957b69dae2">XTG_STREAM_CFG_OFFSET</a>,  \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \
                 <a class="code" href="xtrafgen__hw_8h.html#a0faa9082cff01c4e5e53bb957b69dae2">XTG_STREAM_CFG_OFFSET</a>)|(Value &lt;&lt; <a class="code" href="xtrafgen__hw_8h.html#aea7d215adbbf69b18fac485e2d150bd9">XTG_STREAM_CFG_PDLY_SHIFT</a>)) \
                 &amp; <a class="code" href="xtrafgen__hw_8h.html#a490ccc5cf897e6daf0e403fdb5028cc8">XTG_STREAM_CFG_PDLY_MASK</a>))
</pre></div><p>XTrafGen_SetStreamingProgDelay Configures the Programmable Delay for AxiTrafGen in Streaming Mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Value</em>&nbsp;</td><td>is the value that's need to be configure in the Stream Config Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTrafGen_SetStreamingProgDelay(<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 Value) </dd></dl>

</div>
</div>
<a class="anchor" id="aab0a135f1ad92788eeb768cfe26b74b3"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SetStreamingRandomLen" ref="aab0a135f1ad92788eeb768cfe26b74b3" args="(InstancePtr, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SetStreamingRandomLen</td>
          <td>(</td>
          <td class="paramtype">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,           \
                <a class="code" href="xtrafgen__hw_8h.html#a0faa9082cff01c4e5e53bb957b69dae2">XTG_STREAM_CFG_OFFSET</a>,                                  \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a0faa9082cff01c4e5e53bb957b69dae2">XTG_STREAM_CFG_OFFSET</a>) | Value)))
</pre></div><p>XTrafGen_SetStreamingRandomLen Configures the random transaction length for AxiTrafGen in Streaming Mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Value</em>&nbsp;</td><td>is the random length that's need to be Configure in the Streaming Config register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTrafGen_SetStreamingRandomLen(<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 Value) </dd></dl>

</div>
</div>
<a class="anchor" id="ae5372945bcdfa008f7daf48f97edbd7f"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SetStreamingTdestPort" ref="ae5372945bcdfa008f7daf48f97edbd7f" args="(InstancePtr, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SetStreamingTdestPort</td>
          <td>(</td>
          <td class="paramtype">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \
                <a class="code" href="xtrafgen__hw_8h.html#a0faa9082cff01c4e5e53bb957b69dae2">XTG_STREAM_CFG_OFFSET</a>,  \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \
                <a class="code" href="xtrafgen__hw_8h.html#a0faa9082cff01c4e5e53bb957b69dae2">XTG_STREAM_CFG_OFFSET</a>)|(Value &lt;&lt; <a class="code" href="xtrafgen__hw_8h.html#acf47f8d5a9f92da3d0d5b4fd6be627a6">XTG_STREAM_CFG_TDEST_SHIFT</a>)) \
                &amp; <a class="code" href="xtrafgen__hw_8h.html#a27be0cf2c90513010b73b0b8db1163dc">XTG_STREAM_CFG_TDEST_MASK</a>))
</pre></div><p>XTrafGen_SetStreamingTdestPort Configures the Value to drive on TDEST port for Axi TrafGen in Streaming Mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Value</em>&nbsp;</td><td>is the Port value that's need to be set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTrafGen_SetStreamingTdestPort(<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u8 Value) </dd></dl>

</div>
</div>
<a class="anchor" id="a90d0e4161092c15a1ca821f97cdd7a4b"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SetStreamingTransCnt" ref="a90d0e4161092c15a1ca821f97cdd7a4b" args="(InstancePtr, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SetStreamingTransCnt</td>
          <td>(</td>
          <td class="paramtype">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#a476caa717b80c4d276d7ff98aae5f3ca">XTG_STREAM_TL_OFFSET</a>,   \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                 <a class="code" href="xtrafgen__hw_8h.html#a476caa717b80c4d276d7ff98aae5f3ca">XTG_STREAM_TL_OFFSET</a>) |((Value &lt;&lt; <a class="code" href="xtrafgen__hw_8h.html#a826017ee56ef1171a4d132dc12ca8341">XTG_STREAM_TL_TCNT_SHIFT</a>) \
                 &amp; <a class="code" href="xtrafgen__hw_8h.html#a556bcb7b08d4170167ee65c08c7a0ebe">XTG_STREAM_TL_TCNT_MASK</a>))))
</pre></div><p>XTrafGen_SetStreamingTransCnt Configures the transfer count for AxiTrafGen in Streaming Mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Value</em>&nbsp;</td><td>is the transfer length that needs to be configured in Transfer length register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTrafGen_SetStreamingTransCnt(<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 Value) </dd></dl>

</div>
</div>
<a class="anchor" id="ab626edcc0e22fa88764d3cabe973a469"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SetStreamingTransferDone" ref="ab626edcc0e22fa88764d3cabe973a469" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SetStreamingTransferDone</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>(InstancePtr-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#adad67dedb6f0b5c0e7aed2e0d62e08eb">XTG_STREAM_CNTL_OFFSET</a>,                         \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \
                <a class="code" href="xtrafgen__hw_8h.html#adad67dedb6f0b5c0e7aed2e0d62e08eb">XTG_STREAM_CNTL_OFFSET</a>) | <a class="code" href="xtrafgen__hw_8h.html#a4b0674a7c9f7879bf6462860641b4d89">XTG_STREAM_CNTL_TD_MASK</a>))
</pre></div><p>XTrafGen_SetTransferDone sets the Transfer done bit in Control register When AxiTrafGen is Configured in Streaming Mode.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#ab626edcc0e22fa88764d3cabe973a469">XTrafGen_SetStreamingTransferDone(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ae7e5d3e4f6de43f247a5f52dbade8deb"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SetStreamingTransLen" ref="ae7e5d3e4f6de43f247a5f52dbade8deb" args="(InstancePtr, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SetStreamingTransLen</td>
          <td>(</td>
          <td class="paramtype">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,           \
                <a class="code" href="xtrafgen__hw_8h.html#a476caa717b80c4d276d7ff98aae5f3ca">XTG_STREAM_TL_OFFSET</a>,                                   \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a476caa717b80c4d276d7ff98aae5f3ca">XTG_STREAM_TL_OFFSET</a>) | Value)))
</pre></div><p>XTrafGen_SetStreamingTransLen Configures the length of transaction for AxiTrafGen in Streaming Mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Value</em>&nbsp;</td><td>is the transfer length to set in the transfer length Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTrafGen_SetStreamingTransLen(<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 Value) </dd></dl>

</div>
</div>
<a class="anchor" id="aa4b8bcf25ed401a3debc9665db06dfef"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SlaveErrIntrDisable" ref="aa4b8bcf25ed401a3debc9665db06dfef" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SlaveErrIntrDisable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \
                <a class="code" href="xtrafgen__hw_8h.html#a16ab165b5d7fd7c84206606b1bc2dcfa">XTG_SCNTL_OFFSET</a>, \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \
                        <a class="code" href="xtrafgen__hw_8h.html#a16ab165b5d7fd7c84206606b1bc2dcfa">XTG_SCNTL_OFFSET</a>) &amp;     \
                        ~<a class="code" href="xtrafgen__hw_8h.html#ab3fd9e680a247d1ad78ba6cab9b061fb">XTG_SCNTL_ERREN_MASK</a>))
</pre></div><p>XTrafGen_SlaveErrIntrDisable disables Global Slave error bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#aa4b8bcf25ed401a3debc9665db06dfef">XTrafGen_SlaveErrIntrDisable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="acd4a2d138602873e0614886c7e11b751"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_SlaveErrIntrEnable" ref="acd4a2d138602873e0614886c7e11b751" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_SlaveErrIntrEnable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \
                <a class="code" href="xtrafgen__hw_8h.html#a16ab165b5d7fd7c84206606b1bc2dcfa">XTG_SCNTL_OFFSET</a>, \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \
                        <a class="code" href="xtrafgen__hw_8h.html#a16ab165b5d7fd7c84206606b1bc2dcfa">XTG_SCNTL_OFFSET</a>) | <a class="code" href="xtrafgen__hw_8h.html#ab3fd9e680a247d1ad78ba6cab9b061fb">XTG_SCNTL_ERREN_MASK</a>))
</pre></div><p>XTrafGen_SlaveErrIntrEnable enables Global Slave error bit.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#acd4a2d138602873e0614886c7e11b751">XTrafGen_SlaveErrIntrEnable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="af55f0066544c5ca956f2775e2927851d"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_StartMasterLogic" ref="af55f0066544c5ca956f2775e2927851d" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_StartMasterLogic</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>,       \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                        <a class="code" href="xtrafgen__hw_8h.html#a2aee9e721b35ce512abb502ede5b8a06">XTG_MCNTL_OFFSET</a>) | <a class="code" href="xtrafgen__hw_8h.html#af8fafcd0c1061fbf9d6d61680a251309">XTG_MCNTL_MSTEN_MASK</a>))
</pre></div><p>XTrafGen_StartMasterLogic starts traffic generator master logic.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#af55f0066544c5ca956f2775e2927851d">XTrafGen_StartMasterLogic(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ab54737e40a38ba5316b487a045568b11"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_StaticDisable" ref="ab54737e40a38ba5316b487a045568b11" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_StaticDisable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,           \
                <a class="code" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>,                                 \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                 <a class="code" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#a4955ccf9832cc09dd5f05b54f49104dd">XTG_STATIC_CNTL_RESET_MASK</a>)))
</pre></div><p>XTrafGen_StaticDisable disables the traffic genration on the Axi TrafGen when the core is configured in Static Mode </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#ab54737e40a38ba5316b487a045568b11">XTrafGen_StaticDisable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a21218c919ca08e948a557334a8f1ba95"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_StaticEnable" ref="a21218c919ca08e948a557334a8f1ba95" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_StaticEnable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,           \
                <a class="code" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>,                                 \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                 <a class="code" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>) | <a class="code" href="xtrafgen__hw_8h.html#a820c08467cb0fc69af91e8747bf52199">XTG_STATIC_CNTL_STEN_MASK</a>)))
</pre></div><p>XTrafGen_StaticEnable enable the traffic genration when the core is configured Static Mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#a21218c919ca08e948a557334a8f1ba95">XTrafGen_StaticEnable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a37b20b8af9dbdef32b778e28b28beebb"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_StaticVersion" ref="a37b20b8af9dbdef32b778e28b28beebb" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_StaticVersion</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,           \
                <a class="code" href="xtrafgen__hw_8h.html#afee2ca23e3fc2ed4964740ba69dde023">XTG_STATIC_CNTL_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#a2f470f08ec693fff5af6c5109f1b3ffc">XTG_STATIC_CNTL_VER_MASK</a>) &gt;&gt;  \
                <a class="code" href="xtrafgen__hw_8h.html#a128106d0d3435137e96192b0386eeec4">XTG_STATIC_CNTL_VER_SHIFT</a> )
</pre></div><p>XTrafGen_StaticVersion returns the version value for the Axi TrafGen When configured in Static Mode </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Static version value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xtrafgen_8h.html#a37b20b8af9dbdef32b778e28b28beebb">XTrafGen_StaticVersion(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a9254cbaa150c31ba61e141e3cdc9a4c7"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_StreamDisable" ref="a9254cbaa150c31ba61e141e3cdc9a4c7" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_StreamDisable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#adad67dedb6f0b5c0e7aed2e0d62e08eb">XTG_STREAM_CNTL_OFFSET</a>,                         \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#adad67dedb6f0b5c0e7aed2e0d62e08eb">XTG_STREAM_CNTL_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#ad4ac7a7ef3c84748869c001e04d5dade">XTG_STREAM_CNTL_RESET_MASK</a>)))
</pre></div><p>XTrafGen_StreamDisable Disable the traffic genration on the Axi TrafGen When core is configured in Streaming Mode </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#a9254cbaa150c31ba61e141e3cdc9a4c7">XTrafGen_StreamDisable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="aadc216c9d0077b5906e2b07029b8877a"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_StreamEnable" ref="aadc216c9d0077b5906e2b07029b8877a" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_StreamEnable</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,           \
                <a class="code" href="xtrafgen__hw_8h.html#adad67dedb6f0b5c0e7aed2e0d62e08eb">XTG_STREAM_CNTL_OFFSET</a>,                                 \
                (<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#adad67dedb6f0b5c0e7aed2e0d62e08eb">XTG_STREAM_CNTL_OFFSET</a>) | <a class="code" href="xtrafgen__hw_8h.html#a96e6916449a1ded46ea7882b67d2d732">XTG_STREAM_CNTL_STEN_MASK</a>)))
</pre></div><p>XTrafGen_StreamEnable enable the traffic genration on the Axi TrafGen When the core is configured in Streaming Mode </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xtrafgen_8h.html#aadc216c9d0077b5906e2b07029b8877a">XTrafGen_StreamEnable(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a97bb49960ada1e396862580a5e41755e"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_StreamVersion" ref="a97bb49960ada1e396862580a5e41755e" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_StreamVersion</td>
          <td>(</td>
          <td class="paramtype">InstancePtr&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xtrafgen__hw_8h.html#affb7c95abd8cad50d7efa83f94ea3344">XTrafGen_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \
                <a class="code" href="xtrafgen__hw_8h.html#adad67dedb6f0b5c0e7aed2e0d62e08eb">XTG_STREAM_CNTL_OFFSET</a>) &amp; <a class="code" href="xtrafgen__hw_8h.html#a33aba05b605e1929b2045d76228f04f5">XTG_STREAM_CNTL_VER_MASK</a>) \
                &gt;&gt; <a class="code" href="xtrafgen__hw_8h.html#a49c88fdab76f14bbf070eebcedc16ef1">XTG_STREAM_CNTL_VER_SHIFT</a> )
</pre></div><p>XTrafGen_StreamVersion returns the version value for the Axi TrafGen When configured in Streaming Mode </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Streaming Version Value.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u8 <a class="el" href="xtrafgen_8h.html#a97bb49960ada1e396862580a5e41755e">XTrafGen_StreamVersion(XTrafGen *InstancePtr)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a46f61a2e9582be8d787633db33637947"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_WriteSlaveControlReg" ref="a46f61a2e9582be8d787633db33637947" args="(InstancePtr, Value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTrafGen_WriteSlaveControlReg</td>
          <td>(</td>
          <td class="paramtype">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xtrafgen__hw_8h.html#ac6e57b26c1f5674deb7c571dc319bf9e">XTrafGen_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,    \
                <a class="code" href="xtrafgen__hw_8h.html#a16ab165b5d7fd7c84206606b1bc2dcfa">XTG_SCNTL_OFFSET</a>, Value)
</pre></div><p>XTrafGen_WriteSlaveControlReg enables control bits of Slave Control Register. This API will write the value passed from the user.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Value</em>&nbsp;</td><td>is the Slave Control Register value to set</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTrafGen_WriteSlaveControlReg(<a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *InstancePtr, u32 Value) </dd></dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="abb793bbc7c572cce05516abe9882c7ef"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_AccessMasterRam" ref="abb793bbc7c572cce05516abe9882c7ef" args="(XTrafGen *InstancePtr, u32 Offset, int Length, u8 Write, u32 *Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XTrafGen_AccessMasterRam </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>Length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>RdWrFlag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&nbsp;</td>
          <td class="paramname"> <em>Data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write or Read Master RAM</p>
<p>The MSTRAM has 8 KB of internal RAM used for the following:</p>
<ul>
<li>Take data from this RAM for write transactions</li>
<li>Store data to this RAM for read transaction</li>
</ul>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>is the offset value in Master RAM. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Length</em>&nbsp;</td><td>is the size of data to write/read. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RdWrFlag</em>&nbsp;</td><td>specifies whether to write or read </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the pointer to array which contains data to write or reads data into. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a39eaea669c1ff2df58e54c002b43f854"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_AddCommand" ref="a39eaea669c1ff2df58e54c002b43f854" args="(XTrafGen *InstancePtr, XTrafGen_Cmd *CmdPtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XTrafGen_AddCommand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_traf_gen___cmd.html">XTrafGen_Cmd</a> *&nbsp;</td>
          <td class="paramname"> <em>CmdPtr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Add a command to the software list of commands.</p>
<p>This function prepares the four Command Words and one Parameter Word from the Command structure passed from the user application. It then adds to a list of commands (maintained in the software). Both CMDRAM and PARAMRAM are divided into two regions, one for reads and one for writes. Each region can hold 256 commands with each entry containing four Command RAM words and one Parameter RAM word.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CmdPtr</em>&nbsp;</td><td>is a pointer to Command structure.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS if successful</li>
<li>XST_FAILURE if reached max number of command entries </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="a244d0f4b024a4f85a5bbaa9d1ce14584"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_CfgInitialize" ref="a244d0f4b024a4f85a5bbaa9d1ce14584" args="(XTrafGen *InstancePtr, XTrafGen_Config *Config, u32 EffectiveAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XTrafGen_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_traf_gen___config.html">XTrafGen_Config</a> *&nbsp;</td>
          <td class="paramname"> <em>Config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>EffectiveAddress</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function initializes a AXI Traffic Generator device. This function must be called prior to using a AXI Traffic Generator Device. Initializing a engine includes setting up the register base address, setting up the instance data, and ensuring the hardware is in a quiescent state.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi Traffic Generator instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CfgPtr</em>&nbsp;</td><td>references the structure holding the hardware configuration for the Axi Traffic Generator core to initialize. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>EffectiveAddr</em>&nbsp;</td><td>is the device base address in the virtual memory address space. The caller is responsible for keeping the address mapping from EffectiveAddr to the device physical base address unchanged once this function is invoked. Unexpected errors may occur if the address mapping changes after this function is called. If address translation is not used, use Config-&gt;BaseAddress for this parameters, passing the physical address instead.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS for successful initialization</li>
<li>XST_INVALID_PARAM if pointer to the configuration structure is NULL </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="a539d4976ad3ace9e15d993e2b18143a0"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_EraseAllCommands" ref="a539d4976ad3ace9e15d993e2b18143a0" args="(XTrafGen *InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XTrafGen_EraseAllCommands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Erase all Command Entry values</p>
<p>This function erases all the 256 entries of both write and read regions with each entry containing four command words and parameter word.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS if successful</li>
<li>XST_FAILURE if programming internal RAMs failed </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="a262d850cbfc5b0495fbc2d84334a1fba"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_GetLastValidIndex" ref="a262d850cbfc5b0495fbc2d84334a1fba" args="(XTrafGen *InstancePtr, u32 RdWrFlag)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XTrafGen_GetLastValidIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>RdWrFlag</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get last Valid Command Index of Write/Read region</p>
<p>The last valid command index is used to set 'my_depend' and 'other_depend' fields of the Command RAM (Word 2).</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RdWrFlag</em>&nbsp;</td><td>specifies a Read or Write Region</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd><ul>
<li>Last Valid Command Index </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="a1940595f36c7a966e7fbd9f773d1e181"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_LookupConfig" ref="a1940595f36c7a966e7fbd9f773d1e181" args="(u32 DeviceId)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_traf_gen___config.html">XTrafGen_Config</a>* XTrafGen_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>DeviceId</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Look up the hardware configuration for a device instance</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>DeviceId</em>&nbsp;</td><td>is the unique device ID of the device to lookup for</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The configuration structure for the device. If the device ID is not found,a NULL pointer is returned.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ad9654a81e902175a963c83edb0c37144"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_PrintCmds" ref="ad9654a81e902175a963c83edb0c37144" args="(XTrafGen *InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XTrafGen_PrintCmds </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Display Command Entry values</p>
<p>This function prints all the 256 entries of both write and read regions with each entry containing four command words and parameter word.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a14377a8884e99ce01c0c76128c939c49"></a><!-- doxytag: member="xtrafgen.h::XTrafGen_WriteCmdsToHw" ref="a14377a8884e99ce01c0c76128c939c49" args="(XTrafGen *InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XTrafGen_WriteCmdsToHw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_traf_gen.html">XTrafGen</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write Commands to internal Command and Parameter RAMs</p>
<p>This function writes all the prepared commands to hardware.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the Axi TrafGen instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS if successful</li>
<li>XST_FAILURE if programming internal RAMs failed </li>
</ul>
</dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
