INFO: [VRFC 10-163] Analyzing VHDL file "/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA_258
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA_258
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA_258
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLA
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
