{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745568776538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745568776538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 17:12:56 2025 " "Processing started: Fri Apr 25 17:12:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745568776538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568776538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir_wrapper -c fir_wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir_wrapper -c fir_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568776538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745568776787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745568776787 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v(38) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v(38)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_shift_reg_RAM_AUTO_1R1W " "Found entity 1: fir_shift_reg_RAM_AUTO_1R1W" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568784882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0 " "Found entity 1: fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568784884 ""} { "Info" "ISGN_ENTITY_NAME" "2 fir_mac_muladd_8ns_6ns_16ns_16_4_1 " "Found entity 2: fir_mac_muladd_8ns_6ns_16ns_16_4_1" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568784884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_flow_control_loop_pipe_sequential_init " "Found entity 1: fir_flow_control_loop_pipe_sequential_init" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568784885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fir_fir_Pipeline_SHIFTER_LOOP.v(215) " "Verilog HDL warning at fir_fir_Pipeline_SHIFTER_LOOP.v(215): extended using \"x\" or \"z\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1745568784886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fir_fir_Pipeline_SHIFTER_LOOP.v(218) " "Verilog HDL warning at fir_fir_Pipeline_SHIFTER_LOOP.v(218): extended using \"x\" or \"z\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 218 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1745568784886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fir_fir_Pipeline_SHIFTER_LOOP.v(260) " "Verilog HDL warning at fir_fir_Pipeline_SHIFTER_LOOP.v(260): extended using \"x\" or \"z\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 260 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1745568784887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_fir_Pipeline_SHIFTER_LOOP " "Found entity 1: fir_fir_Pipeline_SHIFTER_LOOP" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568784887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R " "Found entity 1: fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568784888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784888 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fir_fir_Pipeline_MACC_LOOP.v(328) " "Verilog HDL warning at fir_fir_Pipeline_MACC_LOOP.v(328): extended using \"x\" or \"z\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 328 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1745568784890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_fir_Pipeline_MACC_LOOP " "Found entity 1: fir_fir_Pipeline_MACC_LOOP" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568784890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784890 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "CORE_GENERATION_INFO ../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v(9) " "Unrecognized synthesis attribute \"CORE_GENERATION_INFO\" at ../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v(9)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 9 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784891 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fir.v(243) " "Verilog HDL warning at fir.v(243): extended using \"x\" or \"z\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 243 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1745568784892 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fir.v(319) " "Verilog HDL warning at fir.v(319): extended using \"x\" or \"z\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 319 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1745568784892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568784892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/Vitis_HLS/fir_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/Vitis_HLS/fir_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_wrapper " "Found entity 1: fir_wrapper" {  } { { "../../fir_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/Vitis_HLS/fir_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568784894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568784894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir_wrapper " "Elaborating entity \"fir_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745568784963 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vectOut\[2\]\[7..4\] 0 fir_wrapper.v(35) " "Net \"vectOut\[2\]\[7..4\]\" at fir_wrapper.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../../fir_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/Vitis_HLS/fir_wrapper.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745568784965 "|fir_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:u_fir " "Elaborating entity \"fir\" for hierarchy \"fir:u_fir\"" {  } { { "../../fir_wrapper.v" "u_fir" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/Vitis_HLS/fir_wrapper.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568784966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ap_ST_fsm_state1_blk fir.v(81) " "Verilog HDL or VHDL warning at fir.v(81): object \"ap_ST_fsm_state1_blk\" assigned a value but never read" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745568784968 "|fir_wrapper|fir:u_fir"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ap_ST_fsm_state2_blk fir.v(82) " "Verilog HDL or VHDL warning at fir.v(82): object \"ap_ST_fsm_state2_blk\" assigned a value but never read" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745568784968 "|fir_wrapper|fir:u_fir"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ap_ST_fsm_state3_blk fir.v(83) " "Verilog HDL or VHDL warning at fir.v(83): object \"ap_ST_fsm_state3_blk\" assigned a value but never read" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745568784968 "|fir_wrapper|fir:u_fir"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ap_ST_fsm_state4_blk fir.v(84) " "Verilog HDL or VHDL warning at fir.v(84): object \"ap_ST_fsm_state4_blk\" assigned a value but never read" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745568784968 "|fir_wrapper|fir:u_fir"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ap_ST_fsm_state5_blk fir.v(85) " "Verilog HDL or VHDL warning at fir.v(85): object \"ap_ST_fsm_state5_blk\" assigned a value but never read" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745568784968 "|fir_wrapper|fir:u_fir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fir.v(243) " "Verilog HDL assignment warning at fir.v(243): truncated value with size 32 to match size of target (3)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784968 "|fir_wrapper|fir:u_fir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fir.v(319) " "Verilog HDL assignment warning at fir.v(319): truncated value with size 32 to match size of target (5)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784968 "|fir_wrapper|fir:u_fir"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fir.v(290) " "Verilog HDL Case Statement information at fir.v(290): all case item expressions in this case statement are onehot" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 290 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1745568784968 "|fir_wrapper|fir:u_fir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_shift_reg_RAM_AUTO_1R1W fir:u_fir\|fir_shift_reg_RAM_AUTO_1R1W:shift_reg_U " "Elaborating entity \"fir_shift_reg_RAM_AUTO_1R1W\" for hierarchy \"fir:u_fir\|fir_shift_reg_RAM_AUTO_1R1W:shift_reg_U\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "shift_reg_U" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568784969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_fir_Pipeline_SHIFTER_LOOP fir:u_fir\|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51 " "Elaborating entity \"fir_fir_Pipeline_SHIFTER_LOOP\" for hierarchy \"fir:u_fir\|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "grp_fir_Pipeline_SHIFTER_LOOP_fu_51" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568784985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ap_enable_pp0 fir_fir_Pipeline_SHIFTER_LOOP.v(81) " "Verilog HDL or VHDL warning at fir_fir_Pipeline_SHIFTER_LOOP.v(81): object \"ap_enable_pp0\" assigned a value but never read" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745568784986 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 fir_fir_Pipeline_SHIFTER_LOOP.v(213) " "Verilog HDL assignment warning at fir_fir_Pipeline_SHIFTER_LOOP.v(213): truncated value with size 64 to match size of target (3)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784986 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fir_fir_Pipeline_SHIFTER_LOOP.v(215) " "Verilog HDL assignment warning at fir_fir_Pipeline_SHIFTER_LOOP.v(215): truncated value with size 32 to match size of target (3)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784987 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fir_fir_Pipeline_SHIFTER_LOOP.v(218) " "Verilog HDL assignment warning at fir_fir_Pipeline_SHIFTER_LOOP.v(218): truncated value with size 32 to match size of target (3)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784987 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fir_fir_Pipeline_SHIFTER_LOOP.v(260) " "Verilog HDL assignment warning at fir_fir_Pipeline_SHIFTER_LOOP.v(260): truncated value with size 32 to match size of target (1)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784987 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 fir_fir_Pipeline_SHIFTER_LOOP.v(293) " "Verilog HDL assignment warning at fir_fir_Pipeline_SHIFTER_LOOP.v(293): truncated value with size 64 to match size of target (3)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784987 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_flow_control_loop_pipe_sequential_init fir:u_fir\|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51\|fir_flow_control_loop_pipe_sequential_init:flow_control_loop_pipe_sequential_init_U " "Elaborating entity \"fir_flow_control_loop_pipe_sequential_init\" for hierarchy \"fir:u_fir\|fir_fir_Pipeline_SHIFTER_LOOP:grp_fir_Pipeline_SHIFTER_LOOP_fu_51\|fir_flow_control_loop_pipe_sequential_init:flow_control_loop_pipe_sequential_init_U\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" "flow_control_loop_pipe_sequential_init_U" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568784987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_fir_Pipeline_MACC_LOOP fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59 " "Elaborating entity \"fir_fir_Pipeline_MACC_LOOP\" for hierarchy \"fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" "grp_fir_Pipeline_MACC_LOOP_fu_59" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568784989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ap_block_pp0_stage0_01001 fir_fir_Pipeline_MACC_LOOP.v(71) " "Verilog HDL or VHDL warning at fir_fir_Pipeline_MACC_LOOP.v(71): object \"ap_block_pp0_stage0_01001\" assigned a value but never read" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745568784991 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ap_enable_pp0 fir_fir_Pipeline_MACC_LOOP.v(80) " "Verilog HDL or VHDL warning at fir_fir_Pipeline_MACC_LOOP.v(80): object \"ap_enable_pp0\" assigned a value but never read" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745568784991 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fir_fir_Pipeline_MACC_LOOP.v(328) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP.v(328): truncated value with size 32 to match size of target (1)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784991 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 fir_fir_Pipeline_MACC_LOOP.v(357) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP.v(357): truncated value with size 64 to match size of target (3)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784991 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 fir_fir_Pipeline_MACC_LOOP.v(359) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP.v(359): truncated value with size 14 to match size of target (8)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784991 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 6 fir_fir_Pipeline_MACC_LOOP.v(363) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP.v(363): truncated value with size 14 to match size of target (6)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784991 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 fir_fir_Pipeline_MACC_LOOP.v(369) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP.v(369): truncated value with size 64 to match size of target (3)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784991 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U " "Elaborating entity \"fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R\" for hierarchy \"fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "filter_taps_U" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568784992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(1) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(1): truncated value with size 8 to match size of target (6)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784995 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(2) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(2): truncated value with size 8 to match size of target (6)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784995 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(3) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(3): truncated value with size 8 to match size of target (6)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784995 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(4) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(4): truncated value with size 8 to match size of target (6)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784995 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(5) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(5): truncated value with size 8 to match size of target (6)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784995 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(6) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(6): truncated value with size 8 to match size of target (6)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784995 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(7) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(7): truncated value with size 8 to match size of target (6)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784995 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(8) " "Verilog HDL assignment warning at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat(8): truncated value with size 8 to match size of target (6)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.dat" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568784995 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom0.data_a 0 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v(23) " "Net \"rom0.data_a\" at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745568784996 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom0.waddr_a 0 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v(23) " "Net \"rom0.waddr_a\" at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745568784996 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom0.we_a 0 fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v(23) " "Net \"rom0.we_a\" at fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745568784997 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_mac_muladd_8ns_6ns_16ns_16_4_1 fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3 " "Elaborating entity \"fir_mac_muladd_8ns_6ns_16ns_16_4_1\" for hierarchy \"fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" "mac_muladd_8ns_6ns_16ns_16_4_1_U3" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568785002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0 fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3\|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U " "Elaborating entity \"fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0\" for hierarchy \"fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3\|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" "fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568785004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 fir_mac_muladd_8ns_6ns_16ns_16_4_1.v(49) " "Verilog HDL assignment warning at fir_mac_muladd_8ns_6ns_16ns_16_4_1.v(49): truncated value with size 48 to match size of target (16)" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745568785006 "|fir_wrapper|fir:u_fir|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fir:u_fir\|fir_shift_reg_RAM_AUTO_1R1W:shift_reg_U\|ram " "RAM logic \"fir:u_fir\|fir_shift_reg_RAM_AUTO_1R1W:shift_reg_U\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v" "ram" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745568785509 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U\|rom0 " "RAM logic \"fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R:filter_taps_U\|rom0\" is uninferred due to inappropriate RAM size" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" "rom0" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745568785509 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1745568785509 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3\|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3\|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U\|Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" "Mult0" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745568785714 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745568785714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3\|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3\|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U\|lpm_mult:Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568785758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3\|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U\|lpm_mult:Mult0 " "Instantiated megafunction \"fir:u_fir\|fir_fir_Pipeline_MACC_LOOP:grp_fir_Pipeline_MACC_LOOP_fu_59\|fir_mac_muladd_8ns_6ns_16ns_16_4_1:mac_muladd_8ns_6ns_16ns_16_4_1_U3\|fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0:fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745568785759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745568785759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745568785759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745568785759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745568785759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745568785759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745568785759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745568785759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745568785759 ""}  } { { "../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745568785759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/Vitis_HLS/PSCE-TRANS/Altera/db/mult_6at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745568785830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568785830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745568786466 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745568787300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/Vitis_HLS/PSCE-TRANS/Altera/output_files/fir_wrapper.map.smsg " "Generated suppressed messages file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/Vitis_HLS/PSCE-TRANS/Altera/output_files/fir_wrapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568787355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745568787519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745568787519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "376 " "Implemented 376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745568787632 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745568787632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "352 " "Implemented 352 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745568787632 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1745568787632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745568787632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745568787648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 17:13:07 2025 " "Processing ended: Fri Apr 25 17:13:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745568787648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745568787648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745568787648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745568787648 ""}
