--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:28.1-33.10" *)
+(* top =  1  *)
 module abc9_test007(a, o);
 (* src = "dut.sv:28.27-28.28" *)
 input a;
@@ -16,8 +16,6 @@
 .A(a),
 .Y(b)
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:32.18-32.25" *)
 abc9_test007_sub s (
 .a(b),
 .b(o)
