vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../bd/design_1/ip/design_1_mux_rgb_0_0/sim/design_1_mux_rgb_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \
"../../../../tp1.srcs/sources_1/bd/design_1/ipshared/f2cd/hdl/vhdl/regslice_core.vhd" \
"../../../../tp1.srcs/sources_1/bd/design_1/ipshared/f2cd/hdl/vhdl/mire.vhd" \
"../../../bd/design_1/ip/design_1_mire_0_0/sim/design_1_mire_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \

nosort
