#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 15 20:18:27 2020
# Process ID: 24035
# Current directory: /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones
# Command line: vivado ./hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.xpr
# Log file: /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/vivado.log
# Journal file: /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ./hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/steffen/tools/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 7360.922 ; gain = 46.324 ; free physical = 1677 ; free virtual = 20270
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
add_files -norecurse {/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/fix_address.vhd /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/nn_ctrl.vhd /home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/src/not_gate.vhd}
update_compile_order -fileset sources_1
open_bd_design {/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd}
Reading block design file </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Successfully read diagram <u96v2_sbc_mp4d> from block design file </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 8647.590 ; gain = 1172.617 ; free physical = 1415 ; free virtual = 20128
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:nn_inference:1.0 nn_inference_0
endgroup
set_property location {2 763 -136} [get_bd_cells nn_inference_0]
set_property location {2 620 -298} [get_bd_cells nn_inference_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins nn_inference_0/ap_clk]
delete_bd_objs [get_bd_nets rst_ps8_0_100M_peripheral_reset]
create_bd_cell -type module -reference not_gate not_gate_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/ip'.
connect_bd_net [get_bd_pins nn_inference_0/ap_rst] [get_bd_pins not_gate_0/o_out]
set_property location {2 324 -247} [get_bd_cells not_gate_0]
set_property range 32K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd> 
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/ui/bd_9932bf8f.ui> 
update_compile_order -fileset sources_1
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] u96v2_sbc_mp4d_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] u96v2_sbc_mp4d_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
set_property location {5 1652 -144} [get_bd_cells axi_bram_ctrl_1]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0_bram}]
copy_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8916.367 ; gain = 0.000 ; free physical = 1308 ; free virtual = 20044
set_property location {6 1851 -124} [get_bd_cells axi_bram_ctrl_0_bram1]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0_bram1/BRAM_PORTA]
set_property location {5 1617 -84} [get_bd_cells axi_bram_ctrl_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
Slave segment '/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_8000 [ 8K ]>.
set_property location {6 1874 -416} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {6 1899 -99} [get_bd_cells axi_bram_ctrl_0_bram1]
create_bd_cell -type module -reference fix_address fix_address_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/ip'.
connect_bd_net [get_bd_pins nn_inference_0/input_img_address0] [get_bd_pins fix_address_0/addr_in]
startgroup
set_property -dict [list CONFIG.nn_address_output_width {10}] [get_bd_cells fix_address_0]
endgroup
create_bd_cell -type module -reference nn_ctrl nn_ctrl_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'inp_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'inp_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/ip'.
set_property location {4 1453 -399} [get_bd_cells nn_ctrl_0]
connect_bd_net [get_bd_pins nn_ctrl_0/i_Clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram1/clkb] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram1/clkb> is being overridden by the user with net </zynq_ultra_ps_e_0_pl_clk0>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram/rstb_busy] [get_bd_pins nn_ctrl_0/rstb_busy]
connect_bd_net [get_bd_pins nn_ctrl_0/inp_addres] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram/addrb> is being overridden by the user with net <nn_ctrl_0_inp_addres>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins nn_ctrl_0/inp_din] [get_bd_pins axi_bram_ctrl_0_bram/dinb]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram/dinb> is being overridden by the user with net <nn_ctrl_0_inp_din>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins nn_ctrl_0/inp_we] [get_bd_pins axi_bram_ctrl_0_bram/web]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram/web> is being overridden by the user with net <nn_ctrl_0_inp_we>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins nn_ctrl_0/inp_enb] [get_bd_pins axi_bram_ctrl_0_bram/enb]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram/enb> is being overridden by the user with net <nn_ctrl_0_inp_enb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins nn_ctrl_0/inp_rst] [get_bd_pins axi_bram_ctrl_0_bram/rstb]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram/rstb> is being overridden by the user with net <nn_ctrl_0_inp_rst>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins nn_inference_0/input_img_ce0] [get_bd_pins nn_ctrl_0/prediction]
set_property location {3 1015 -151} [get_bd_cells not_gate_0]
connect_bd_net [get_bd_pins nn_ctrl_0/ap_rst] [get_bd_pins not_gate_0/i_in]
connect_bd_net [get_bd_pins nn_ctrl_0/ap_start] [get_bd_pins nn_inference_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin </nn_inference_0/ap_start> is being overridden by the user with net <nn_ctrl_0_ap_start>. This pin will not be connected as a part of interface connection <ap_ctrl>.
connect_bd_net [get_bd_pins nn_ctrl_0/ap_ready] [get_bd_pins nn_inference_0/ap_ready]
WARNING: [BD 41-1306] The connection to interface pin </nn_inference_0/ap_ready> is being overridden by the user with net <nn_inference_0_ap_ready>. This pin will not be connected as a part of interface connection <ap_ctrl>.
connect_bd_net [get_bd_pins nn_ctrl_0/ap_done] [get_bd_pins nn_inference_0/ap_done]
WARNING: [BD 41-1306] The connection to interface pin </nn_inference_0/ap_done> is being overridden by the user with net <nn_inference_0_ap_done>. This pin will not be connected as a part of interface connection <ap_ctrl>.
connect_bd_net [get_bd_pins nn_ctrl_0/ap_idle] [get_bd_pins nn_inference_0/ap_idle]
WARNING: [BD 41-1306] The connection to interface pin </nn_inference_0/ap_idle> is being overridden by the user with net <nn_inference_0_ap_idle>. This pin will not be connected as a part of interface connection <ap_ctrl>.
connect_bd_net [get_bd_pins fix_address_0/addr_out] [get_bd_pins nn_ctrl_0/nn_int_add]
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram1/doutb] [get_bd_pins nn_ctrl_0/out_dout]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram1/doutb> is being overridden by the user with net <axi_bram_ctrl_0_bram1_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
delete_bd_objs [get_bd_nets nn_inference_0_input_img_ce0]
connect_bd_net [get_bd_pins nn_ctrl_0/nn_enb] [get_bd_pins nn_inference_0/input_img_ce0]
connect_bd_net [get_bd_pins nn_inference_0/ap_return] [get_bd_pins nn_ctrl_0/prediction]
set_property range 32K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
save_bd_design
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd> 
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/ui/bd_9932bf8f.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram1/addrb] [get_bd_pins nn_ctrl_0/out_addres]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram1/addrb> is being overridden by the user with net <nn_ctrl_0_out_addres>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins nn_ctrl_0/out_din] [get_bd_pins axi_bram_ctrl_0_bram1/dinb]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram1/dinb> is being overridden by the user with net <nn_ctrl_0_out_din>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram1/enb] [get_bd_pins nn_ctrl_0/out_enb]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram1/enb> is being overridden by the user with net <nn_ctrl_0_out_enb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins nn_ctrl_0/out_rst] [get_bd_pins axi_bram_ctrl_0_bram1/rstb]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram1/rstb> is being overridden by the user with net <nn_ctrl_0_out_rst>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram1/web] [get_bd_pins nn_ctrl_0/out_we]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram1/web> is being overridden by the user with net <nn_ctrl_0_out_we>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram/doutb] [get_bd_pins nn_inference_0/input_img_q0]
WARNING: [BD 41-1306] The connection to interface pin </axi_bram_ctrl_0_bram/doutb> is being overridden by the user with net <axi_bram_ctrl_0_bram_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
regenerate_bd_layout
save_bd_design
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd> 
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/ui/bd_9932bf8f.ui> 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_1/S_AXI(0) and /axi_smc/M02_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9009.289 ; gain = 0.000 ; free physical = 1187 ; free virtual = 19921
save_bd_design
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd> 
Wrote  : </home/steffen/uni/Embedded-Systems_MiniProject2022/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/ui/bd_9932bf8f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 20:26:25 2020...
