// Seed: 2032503873
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5
);
  logic id_6;
  assign id_6 = 1;
  logic id_7;
endmodule
