From f04efebe4482a33a2f61f99f55e5240459c7fa9c Mon Sep 17 00:00:00 2001
From: Philippe Simons <simons.philippe@gmail.com>
Date: Mon, 18 Nov 2024 10:22:57 +0100
Subject: [PATCH 3/3] enable mmc0 1.8v

---
 .../sun50i-h700-anbernic-rg35xx-2024.dts      | 24 +++++++++++++++----
 1 file changed, 20 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h700-anbernic-rg35xx-2024.dts b/arch/arm64/boot/dts/allwinner/sun50i-h700-anbernic-rg35xx-2024.dts
index ba554c019..86c87e04d 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-h700-anbernic-rg35xx-2024.dts
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h700-anbernic-rg35xx-2024.dts
@@ -193,6 +193,14 @@ reg_vcc3v3_mmc2: regulator-vcc3v3-mmc2 {
 		regulator-max-microvolt = <3300000>;
 		regulator-name = "vcc3v3-mmc2";
 	};
+
+	h616_vqmmc_regulator: mmc-regulator {
+		compatible = "allwinner,h616-mmc-regulator";
+		syscon = <&pio>;
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-boot-on;
+	};
 };
 
 &cpu0 {
@@ -204,11 +212,18 @@ &ehci0 {
 };
 
 &mmc0 {
-	bus-width = <4>;
-	cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>;  /* PF6 */
-	disable-wp;
-	no-1-8-v;
 	vmmc-supply = <&reg_cldo3>;
+	vqmmc-supply = <&h616_vqmmc_regulator>;	
+	max-frequency = <120000000>;	
+	disable-wp;
+	no-sdio;
+	sd-uhs-sdr104;
+	sd-uhs-sdr50;
+	sd-uhs-sdr25;
+	sd-uhs-sdr12;
+	mmc-ddr-1_8v;
+	cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>;  /* PF6 */
+	bus-width = <4>;
 	status = "okay";
 };
 
@@ -227,6 +242,7 @@ &ohci0 {
 };
 
 &pio {
+	compatible = "allwinner,sun50i-h616-pinctrl", "syscon";
 	vcc-pa-supply = <&reg_cldo3>;
 	vcc-pc-supply = <&reg_cldo3>;
 	vcc-pe-supply = <&reg_cldo3>;
-- 
2.46.1

