
clock_avr.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001260  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000054  00800060  00001260  000012f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000036  008000b4  008000b4  00001348  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001348  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001378  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000148  00000000  00000000  000013b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000177a  00000000  00000000  000014fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ad5  00000000  00000000  00002c76  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d7d  00000000  00000000  0000374b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000404  00000000  00000000  000044c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000072c  00000000  00000000  000048cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000012e1  00000000  00000000  00004ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  000062d9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	83 c0       	rjmp	.+262    	; 0x108 <__ctors_end>
       2:	9d c0       	rjmp	.+314    	; 0x13e <__bad_interrupt>
       4:	9c c0       	rjmp	.+312    	; 0x13e <__bad_interrupt>
       6:	bf c2       	rjmp	.+1406   	; 0x586 <__vector_3>
       8:	9a c0       	rjmp	.+308    	; 0x13e <__bad_interrupt>
       a:	99 c0       	rjmp	.+306    	; 0x13e <__bad_interrupt>
       c:	59 c2       	rjmp	.+1202   	; 0x4c0 <__vector_6>
       e:	97 c0       	rjmp	.+302    	; 0x13e <__bad_interrupt>
      10:	96 c0       	rjmp	.+300    	; 0x13e <__bad_interrupt>
      12:	95 c0       	rjmp	.+298    	; 0x13e <__bad_interrupt>
      14:	94 c0       	rjmp	.+296    	; 0x13e <__bad_interrupt>
      16:	93 c0       	rjmp	.+294    	; 0x13e <__bad_interrupt>
      18:	92 c0       	rjmp	.+292    	; 0x13e <__bad_interrupt>
      1a:	91 c0       	rjmp	.+290    	; 0x13e <__bad_interrupt>
      1c:	90 c0       	rjmp	.+288    	; 0x13e <__bad_interrupt>
      1e:	8f c0       	rjmp	.+286    	; 0x13e <__bad_interrupt>
      20:	8e c0       	rjmp	.+284    	; 0x13e <__bad_interrupt>
      22:	21 c1       	rjmp	.+578    	; 0x266 <__vector_17>
      24:	8c c0       	rjmp	.+280    	; 0x13e <__bad_interrupt>
      26:	ae c1       	rjmp	.+860    	; 0x384 <__vector_17+0x11e>
      28:	b1 c1       	rjmp	.+866    	; 0x38c <__vector_17+0x126>
      2a:	b0 c1       	rjmp	.+864    	; 0x38c <__vector_17+0x126>
      2c:	af c1       	rjmp	.+862    	; 0x38c <__vector_17+0x126>
      2e:	ae c1       	rjmp	.+860    	; 0x38c <__vector_17+0x126>
      30:	ad c1       	rjmp	.+858    	; 0x38c <__vector_17+0x126>
      32:	ac c1       	rjmp	.+856    	; 0x38c <__vector_17+0x126>
      34:	ab c1       	rjmp	.+854    	; 0x38c <__vector_17+0x126>
      36:	31 c1       	rjmp	.+610    	; 0x29a <__vector_17+0x34>
      38:	a9 c1       	rjmp	.+850    	; 0x38c <__vector_17+0x126>
      3a:	a8 c1       	rjmp	.+848    	; 0x38c <__vector_17+0x126>
      3c:	a7 c1       	rjmp	.+846    	; 0x38c <__vector_17+0x126>
      3e:	a6 c1       	rjmp	.+844    	; 0x38c <__vector_17+0x126>
      40:	a5 c1       	rjmp	.+842    	; 0x38c <__vector_17+0x126>
      42:	a4 c1       	rjmp	.+840    	; 0x38c <__vector_17+0x126>
      44:	a3 c1       	rjmp	.+838    	; 0x38c <__vector_17+0x126>
      46:	29 c1       	rjmp	.+594    	; 0x29a <__vector_17+0x34>
      48:	a1 c1       	rjmp	.+834    	; 0x38c <__vector_17+0x126>
      4a:	a0 c1       	rjmp	.+832    	; 0x38c <__vector_17+0x126>
      4c:	9f c1       	rjmp	.+830    	; 0x38c <__vector_17+0x126>
      4e:	9e c1       	rjmp	.+828    	; 0x38c <__vector_17+0x126>
      50:	9d c1       	rjmp	.+826    	; 0x38c <__vector_17+0x126>
      52:	9c c1       	rjmp	.+824    	; 0x38c <__vector_17+0x126>
      54:	9b c1       	rjmp	.+822    	; 0x38c <__vector_17+0x126>
      56:	27 c1       	rjmp	.+590    	; 0x2a6 <__vector_17+0x40>
      58:	99 c1       	rjmp	.+818    	; 0x38c <__vector_17+0x126>
      5a:	98 c1       	rjmp	.+816    	; 0x38c <__vector_17+0x126>
      5c:	97 c1       	rjmp	.+814    	; 0x38c <__vector_17+0x126>
      5e:	96 c1       	rjmp	.+812    	; 0x38c <__vector_17+0x126>
      60:	95 c1       	rjmp	.+810    	; 0x38c <__vector_17+0x126>
      62:	94 c1       	rjmp	.+808    	; 0x38c <__vector_17+0x126>
      64:	93 c1       	rjmp	.+806    	; 0x38c <__vector_17+0x126>
      66:	82 c1       	rjmp	.+772    	; 0x36c <__vector_17+0x106>
      68:	91 c1       	rjmp	.+802    	; 0x38c <__vector_17+0x126>
      6a:	90 c1       	rjmp	.+800    	; 0x38c <__vector_17+0x126>
      6c:	8f c1       	rjmp	.+798    	; 0x38c <__vector_17+0x126>
      6e:	8e c1       	rjmp	.+796    	; 0x38c <__vector_17+0x126>
      70:	8d c1       	rjmp	.+794    	; 0x38c <__vector_17+0x126>
      72:	8c c1       	rjmp	.+792    	; 0x38c <__vector_17+0x126>
      74:	8b c1       	rjmp	.+790    	; 0x38c <__vector_17+0x126>
      76:	19 c1       	rjmp	.+562    	; 0x2aa <__vector_17+0x44>
      78:	89 c1       	rjmp	.+786    	; 0x38c <__vector_17+0x126>
      7a:	88 c1       	rjmp	.+784    	; 0x38c <__vector_17+0x126>
      7c:	87 c1       	rjmp	.+782    	; 0x38c <__vector_17+0x126>
      7e:	86 c1       	rjmp	.+780    	; 0x38c <__vector_17+0x126>
      80:	85 c1       	rjmp	.+778    	; 0x38c <__vector_17+0x126>
      82:	84 c1       	rjmp	.+776    	; 0x38c <__vector_17+0x126>
      84:	83 c1       	rjmp	.+774    	; 0x38c <__vector_17+0x126>
      86:	72 c1       	rjmp	.+740    	; 0x36c <__vector_17+0x106>
      88:	81 c1       	rjmp	.+770    	; 0x38c <__vector_17+0x126>
      8a:	80 c1       	rjmp	.+768    	; 0x38c <__vector_17+0x126>
      8c:	7f c1       	rjmp	.+766    	; 0x38c <__vector_17+0x126>
      8e:	7e c1       	rjmp	.+764    	; 0x38c <__vector_17+0x126>
      90:	7d c1       	rjmp	.+762    	; 0x38c <__vector_17+0x126>
      92:	7c c1       	rjmp	.+760    	; 0x38c <__vector_17+0x126>
      94:	7b c1       	rjmp	.+758    	; 0x38c <__vector_17+0x126>
      96:	6f c1       	rjmp	.+734    	; 0x376 <__vector_17+0x110>
      98:	79 c1       	rjmp	.+754    	; 0x38c <__vector_17+0x126>
      9a:	78 c1       	rjmp	.+752    	; 0x38c <__vector_17+0x126>
      9c:	77 c1       	rjmp	.+750    	; 0x38c <__vector_17+0x126>
      9e:	76 c1       	rjmp	.+748    	; 0x38c <__vector_17+0x126>
      a0:	75 c1       	rjmp	.+746    	; 0x38c <__vector_17+0x126>
      a2:	74 c1       	rjmp	.+744    	; 0x38c <__vector_17+0x126>
      a4:	73 c1       	rjmp	.+742    	; 0x38c <__vector_17+0x126>
      a6:	26 c1       	rjmp	.+588    	; 0x2f4 <__vector_17+0x8e>
      a8:	71 c1       	rjmp	.+738    	; 0x38c <__vector_17+0x126>
      aa:	70 c1       	rjmp	.+736    	; 0x38c <__vector_17+0x126>
      ac:	6f c1       	rjmp	.+734    	; 0x38c <__vector_17+0x126>
      ae:	6e c1       	rjmp	.+732    	; 0x38c <__vector_17+0x126>
      b0:	6d c1       	rjmp	.+730    	; 0x38c <__vector_17+0x126>
      b2:	6c c1       	rjmp	.+728    	; 0x38c <__vector_17+0x126>
      b4:	6b c1       	rjmp	.+726    	; 0x38c <__vector_17+0x126>
      b6:	5a c1       	rjmp	.+692    	; 0x36c <__vector_17+0x106>
      b8:	69 c1       	rjmp	.+722    	; 0x38c <__vector_17+0x126>
      ba:	68 c1       	rjmp	.+720    	; 0x38c <__vector_17+0x126>
      bc:	67 c1       	rjmp	.+718    	; 0x38c <__vector_17+0x126>
      be:	66 c1       	rjmp	.+716    	; 0x38c <__vector_17+0x126>
      c0:	65 c1       	rjmp	.+714    	; 0x38c <__vector_17+0x126>
      c2:	64 c1       	rjmp	.+712    	; 0x38c <__vector_17+0x126>
      c4:	63 c1       	rjmp	.+710    	; 0x38c <__vector_17+0x126>
      c6:	2a c1       	rjmp	.+596    	; 0x31c <__vector_17+0xb6>
      c8:	61 c1       	rjmp	.+706    	; 0x38c <__vector_17+0x126>
      ca:	60 c1       	rjmp	.+704    	; 0x38c <__vector_17+0x126>
      cc:	5f c1       	rjmp	.+702    	; 0x38c <__vector_17+0x126>
      ce:	5e c1       	rjmp	.+700    	; 0x38c <__vector_17+0x126>
      d0:	5d c1       	rjmp	.+698    	; 0x38c <__vector_17+0x126>
      d2:	5c c1       	rjmp	.+696    	; 0x38c <__vector_17+0x126>
      d4:	5b c1       	rjmp	.+694    	; 0x38c <__vector_17+0x126>
      d6:	3d c1       	rjmp	.+634    	; 0x352 <__vector_17+0xec>
      d8:	b7 c1       	rjmp	.+878    	; 0x448 <catod+0x10>
      da:	b9 c1       	rjmp	.+882    	; 0x44e <catod+0x16>
      dc:	bb c1       	rjmp	.+886    	; 0x454 <catod+0x1c>
      de:	bd c1       	rjmp	.+890    	; 0x45a <catod+0x22>
      e0:	bf c1       	rjmp	.+894    	; 0x460 <__stack+0x1>
      e2:	c1 c1       	rjmp	.+898    	; 0x466 <__stack+0x7>
      e4:	c3 c1       	rjmp	.+902    	; 0x46c <__stack+0xd>
      e6:	c5 c1       	rjmp	.+906    	; 0x472 <__stack+0x13>
      e8:	c7 c1       	rjmp	.+910    	; 0x478 <__stack+0x19>
      ea:	c9 c1       	rjmp	.+914    	; 0x47e <__stack+0x1f>

000000ec <RDA5807M_ChannelSpacings>:
      ec:	64 00 c8 00 32 00 19 00                             d...2...

000000f4 <RDA5807M_BandHigherLimits>:
      f4:	30 2a 8c 23 30 2a b0 1d 64 19                       0*.#0*..d.

000000fe <RDA5807M_BandLowerLimits>:
      fe:	fc 21 b0 1d b0 1d 64 19 88 13                       .!....d...

00000108 <__ctors_end>:
     108:	11 24       	eor	r1, r1
     10a:	1f be       	out	0x3f, r1	; 63
     10c:	cf e5       	ldi	r28, 0x5F	; 95
     10e:	d4 e0       	ldi	r29, 0x04	; 4
     110:	de bf       	out	0x3e, r29	; 62
     112:	cd bf       	out	0x3d, r28	; 61

00000114 <__do_copy_data>:
     114:	10 e0       	ldi	r17, 0x00	; 0
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	e0 e6       	ldi	r30, 0x60	; 96
     11c:	f2 e1       	ldi	r31, 0x12	; 18
     11e:	02 c0       	rjmp	.+4      	; 0x124 <__do_copy_data+0x10>
     120:	05 90       	lpm	r0, Z+
     122:	0d 92       	st	X+, r0
     124:	a4 3b       	cpi	r26, 0xB4	; 180
     126:	b1 07       	cpc	r27, r17
     128:	d9 f7       	brne	.-10     	; 0x120 <__do_copy_data+0xc>

0000012a <__do_clear_bss>:
     12a:	20 e0       	ldi	r18, 0x00	; 0
     12c:	a4 eb       	ldi	r26, 0xB4	; 180
     12e:	b0 e0       	ldi	r27, 0x00	; 0
     130:	01 c0       	rjmp	.+2      	; 0x134 <.do_clear_bss_start>

00000132 <.do_clear_bss_loop>:
     132:	1d 92       	st	X+, r1

00000134 <.do_clear_bss_start>:
     134:	aa 3e       	cpi	r26, 0xEA	; 234
     136:	b2 07       	cpc	r27, r18
     138:	e1 f7       	brne	.-8      	; 0x132 <.do_clear_bss_loop>
     13a:	ec d2       	rcall	.+1496   	; 0x714 <main>
     13c:	8f c8       	rjmp	.-3810   	; 0xfffff25c <__eeprom_end+0xff7ef25c>

0000013e <__bad_interrupt>:
     13e:	60 cf       	rjmp	.-320    	; 0x0 <__vectors>

00000140 <i2cSetBitrate>:
void i2cSetBitrate (uint16_t bitrateKHz)							//	*
{																	//	*
uint8_t TWPS_i2c=0,k=1;												//	*
uint16hl_t bitrate;													//	*
// проверяем максимальную допустимую скорость							*
if (bitrateKHz>=bitrate_max) 										//	*
     140:	8b 31       	cpi	r24, 0x1B	; 27
     142:	91 05       	cpc	r25, r1
     144:	30 f0       	brcs	.+12     	; 0x152 <i2cSetBitrate+0x12>
{																	//	*
// Вставляем максимально-допустимую скорость работы шины				*
TWSR&=~0b11;	// Обнуляем предделитель тактирования шины ТВИ			*
     146:	81 b1       	in	r24, 0x01	; 1
     148:	8c 7f       	andi	r24, 0xFC	; 252
     14a:	81 b9       	out	0x01, r24	; 1
TWBR=10;		// Выставляем максимальную скорость работы шины			*
     14c:	8a e0       	ldi	r24, 0x0A	; 10
     14e:	80 b9       	out	0x00, r24	; 0
     150:	08 95       	ret
goto step1;															//	*
do {																//	*
TWPS_i2c++;															//	*
k=k*4;																//	*
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
     152:	9c 01       	movw	r18, r24
     154:	40 e0       	ldi	r20, 0x00	; 0
     156:	50 e0       	ldi	r21, 0x00	; 0
     158:	68 ee       	ldi	r22, 0xE8	; 232
     15a:	73 e0       	ldi	r23, 0x03	; 3
     15c:	80 e0       	ldi	r24, 0x00	; 0
     15e:	90 e0       	ldi	r25, 0x00	; 0
     160:	33 d8       	rcall	.-3994   	; 0xfffff1c8 <__eeprom_end+0xff7ef1c8>
     162:	20 51       	subi	r18, 0x10	; 16
     164:	31 09       	sbc	r19, r1
     166:	c9 01       	movw	r24, r18
     168:	96 95       	lsr	r25
     16a:	87 95       	ror	r24
     16c:	28 2f       	mov	r18, r24
} while (bitrate.HL>=0x0100);										//	*
     16e:	8f 3f       	cpi	r24, 0xFF	; 255
     170:	91 05       	cpc	r25, r1
     172:	99 f0       	breq	.+38     	; 0x19a <i2cSetBitrate+0x5a>
     174:	90 f0       	brcs	.+36     	; 0x19a <i2cSetBitrate+0x5a>
     176:	21 e0       	ldi	r18, 0x01	; 1
     178:	30 e0       	ldi	r19, 0x00	; 0
return;																//	*
}																	//	*
bitrate.HL=(F_CPU/1000/bitrateKHz-16);								//	*
goto step1;															//	*
do {																//	*
TWPS_i2c++;															//	*
     17a:	3f 5f       	subi	r19, 0xFF	; 255
k=k*4;																//	*
     17c:	22 0f       	add	r18, r18
     17e:	22 0f       	add	r18, r18
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
     180:	42 2f       	mov	r20, r18
     182:	50 e0       	ldi	r21, 0x00	; 0
     184:	ba 01       	movw	r22, r20
     186:	66 0f       	add	r22, r22
     188:	77 1f       	adc	r23, r23
     18a:	0a d8       	rcall	.-4076   	; 0xfffff1a0 <__eeprom_end+0xff7ef1a0>
     18c:	cb 01       	movw	r24, r22
} while (bitrate.HL>=0x0100);										//	*
     18e:	6f 3f       	cpi	r22, 0xFF	; 255
     190:	71 05       	cpc	r23, r1
     192:	09 f0       	breq	.+2      	; 0x196 <i2cSetBitrate+0x56>
     194:	90 f7       	brcc	.-28     	; 0x17a <i2cSetBitrate+0x3a>
     196:	26 2f       	mov	r18, r22
     198:	01 c0       	rjmp	.+2      	; 0x19c <i2cSetBitrate+0x5c>
}																	//	*
//----------------------------------------------------------------------*
//	Настройка частоты шины TWI											*
void i2cSetBitrate (uint16_t bitrateKHz)							//	*
{																	//	*
uint8_t TWPS_i2c=0,k=1;												//	*
     19a:	30 e0       	ldi	r19, 0x00	; 0
TWPS_i2c++;															//	*
k=k*4;																//	*
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
} while (bitrate.HL>=0x0100);										//	*
TWSR=TWPS_i2c;														//	*
     19c:	31 b9       	out	0x01, r19	; 1
TWBR=bitrate.L;														//	*
     19e:	20 b9       	out	0x00, r18	; 0
     1a0:	08 95       	ret

000001a2 <i2cInit>:
{																	//	*
#ifdef set_pull_up_i2c												//	*
//PORT_i2c|=(1<<SCL);													//	*
//PORT_i2c|=(1<<SDA);													//	*
#endif																//	*
i2cSetBitrate(bitrate_def);											//	*
     1a2:	81 e0       	ldi	r24, 0x01	; 1
     1a4:	90 e0       	ldi	r25, 0x00	; 0
     1a6:	cc df       	rcall	.-104    	; 0x140 <i2cSetBitrate>
I2Cstate=I2C_IDLE;													//	*
     1a8:	10 92 cc 00 	sts	0x00CC, r1	; 0x8000cc <I2Cstate>
TWCR=0;																//	*
     1ac:	16 be       	out	0x36, r1	; 54
#ifdef Slave_MODE													//	*
i2cSetDeviceAddr(i2cMyAddres, 0);									//	*
#endif																//	*
TWCR|=(1<<TWEN)|(1<<TWIE)|(1<TWINT);								//	*
     1ae:	86 b7       	in	r24, 0x36	; 54
     1b0:	85 60       	ori	r24, 0x05	; 5
     1b2:	86 bf       	out	0x36, r24	; 54
sei();																//	*
     1b4:	78 94       	sei
     1b6:	08 95       	ret

000001b8 <i2cMasterBufReset>:
#ifdef Master_MODE
//______________________________________________________________________*
//	Сброс указателя Master-буфера										*
void i2cMasterBufReset(void)										//	*
{																	//	*
i2cMasterSendPlan=0;	// обнуляем счетчик байт для отправки 			*
     1b8:	10 92 b5 00 	sts	0x00B5, r1	; 0x8000b5 <i2cMasterSendPlan>
i2cMasterReceivePlan=0; // обнуляем счетчик байт для приема				*
     1bc:	10 92 b4 00 	sts	0x00B4, r1	; 0x8000b4 <__data_end>
     1c0:	08 95       	ret

000001c2 <i2cMasterUploadBuf>:
//----------------------------------------------------------------------*
//	Загрузка ДАННЫХ в Master-буфер для ОТПРАВКИ							*
//	Результат функции успешность загрузки данных в буфер				*
uint8_t i2cMasterUploadBuf(uint8_t data)							//	*
{																	//	*
if (i2cMasterSendPlan<Size_Master_Buf)								//	*
     1c2:	90 91 b5 00 	lds	r25, 0x00B5	; 0x8000b5 <i2cMasterSendPlan>
     1c6:	94 31       	cpi	r25, 0x14	; 20
     1c8:	68 f4       	brcc	.+26     	; 0x1e4 <i2cMasterUploadBuf+0x22>
	{																//	*
	i2cMasterBuf[i2cMasterSendPlan]=data;							//	*
     1ca:	e0 91 b5 00 	lds	r30, 0x00B5	; 0x8000b5 <i2cMasterSendPlan>
     1ce:	f0 e0       	ldi	r31, 0x00	; 0
     1d0:	e9 54       	subi	r30, 0x49	; 73
     1d2:	ff 4f       	sbci	r31, 0xFF	; 255
     1d4:	80 83       	st	Z, r24
	i2cMasterSendPlan++;											//	*
     1d6:	80 91 b5 00 	lds	r24, 0x00B5	; 0x8000b5 <i2cMasterSendPlan>
     1da:	8f 5f       	subi	r24, 0xFF	; 255
     1dc:	80 93 b5 00 	sts	0x00B5, r24	; 0x8000b5 <i2cMasterSendPlan>
	return 1;														//	*
     1e0:	81 e0       	ldi	r24, 0x01	; 1
     1e2:	08 95       	ret
	}																//	*
	else															//	*
	{																//	*
	// i2cMasterSendPlan == Size_Master_Buf								* 
	return 0;														//	*
     1e4:	80 e0       	ldi	r24, 0x00	; 0
	}																//	*
}																	//	*
     1e6:	08 95       	ret

000001e8 <i2cMasterSendBuf>:
//----------------------------------------------------------------------*
//	Отправка данных из Master-буфера									*
//	Результат функции кол-во отправленных байт							*
uint8_t i2cMasterSendBuf(uint8_t deviceAdd)							//	*
{																	//	*
while(I2Cstate); 		// Ожидаем освобождения шины 					*
     1e8:	90 91 cc 00 	lds	r25, 0x00CC	; 0x8000cc <I2Cstate>
     1ec:	91 11       	cpse	r25, r1
     1ee:	fc cf       	rjmp	.-8      	; 0x1e8 <i2cMasterSendBuf>
I2Cstate=I2C_MASTER_TX; // Устанавливаем флаг  предачи мастером 		*
     1f0:	92 e0       	ldi	r25, 0x02	; 2
     1f2:	90 93 cc 00 	sts	0x00CC, r25	; 0x8000cc <I2Cstate>
i2cDeviceAddrRW=(deviceAdd<<1);	// Загружаем Slave АДРЕС+W				*
     1f6:	88 0f       	add	r24, r24
     1f8:	80 93 b6 00 	sts	0x00B6, r24	; 0x8000b6 <i2cDeviceAddrRW>
i2cSendStartI();		// Посылаем команду старта передачи				*
     1fc:	85 ea       	ldi	r24, 0xA5	; 165
     1fe:	86 bf       	out	0x36, r24	; 54
while(I2Cstate); 		// Ожидаем освобождения шины 					*
     200:	80 91 cc 00 	lds	r24, 0x00CC	; 0x8000cc <I2Cstate>
     204:	81 11       	cpse	r24, r1
     206:	fc cf       	rjmp	.-8      	; 0x200 <i2cMasterSendBuf+0x18>
i2cMasterSendPlan=0;	// Все байты отправлены							*
     208:	10 92 b5 00 	sts	0x00B5, r1	; 0x8000b5 <i2cMasterSendPlan>
return i2cCurrentIndex; // Кол-во успешно отправленных байт				*
     20c:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <i2cCurrentIndex>
}																	//	*
     210:	08 95       	ret

00000212 <i2cMasterReceive>:
//	Чтение данных из Slave												*
//	Перед чтение происходит запись данных из Мастер-Буфера				*
//	Результат функции кол-во принятых байт								*
uint8_t i2cMasterReceive(uint8_t deviceAdd, uint8_t lenght)			//	*
{																	//	*
while(I2Cstate); 		// Ожидаем освобождения шины					*
     212:	90 91 cc 00 	lds	r25, 0x00CC	; 0x8000cc <I2Cstate>
     216:	91 11       	cpse	r25, r1
     218:	fc cf       	rjmp	.-8      	; 0x212 <i2cMasterReceive>
i2cMasterReceivePlan=lenght; // Планируется принять						*
     21a:	60 93 b4 00 	sts	0x00B4, r22	; 0x8000b4 <__data_end>
// ПРоверяем требуется ли что-то передать из буфера Мастера				*
if (i2cMasterSendPlan) 												//	*
     21e:	90 91 b5 00 	lds	r25, 0x00B5	; 0x8000b5 <i2cMasterSendPlan>
     222:	99 23       	and	r25, r25
     224:	11 f0       	breq	.+4      	; 0x22a <i2cMasterReceive+0x18>
	{																//	*
	// В буфере что-то есть. Скорее всего это адрес						*
	i2cMasterSendBuf(deviceAdd);									//	*
     226:	e0 df       	rcall	.-64     	; 0x1e8 <i2cMasterSendBuf>
     228:	0e c0       	rjmp	.+28     	; 0x246 <i2cMasterReceive+0x34>
	}																//	*
	else															//	*
	{																//	*
	I2Cstate=I2C_MASTER_RX; // Устанавливаем флаг приема мастером		*
     22a:	93 e0       	ldi	r25, 0x03	; 3
     22c:	90 93 cc 00 	sts	0x00CC, r25	; 0x8000cc <I2Cstate>
	i2cDeviceAddrRW=(deviceAdd<<1)|(1);								//	*
     230:	88 0f       	add	r24, r24
     232:	81 60       	ori	r24, 0x01	; 1
     234:	80 93 b6 00 	sts	0x00B6, r24	; 0x8000b6 <i2cDeviceAddrRW>
	i2cSendStartI();												//	*
     238:	85 ea       	ldi	r24, 0xA5	; 165
     23a:	86 bf       	out	0x36, r24	; 54
	while(I2Cstate); 		// Ожидаем освобождения шины			//	*
     23c:	80 91 cc 00 	lds	r24, 0x00CC	; 0x8000cc <I2Cstate>
     240:	81 11       	cpse	r24, r1
     242:	fc cf       	rjmp	.-8      	; 0x23c <i2cMasterReceive+0x2a>
	i2cMasterBufReset();// Сброс Буфера мастера							*
     244:	b9 df       	rcall	.-142    	; 0x1b8 <i2cMasterBufReset>
	}																//	*
return i2cCurrentIndex;												//	*
     246:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <i2cCurrentIndex>
}																	//	*
     24a:	08 95       	ret

0000024c <i2cMasterDownloadBufIndex>:
//----------------------------------------------------------------------*
//	ИНДЕКНОЕ чтение ДАННЫХ из Master-буфер после ПРИЕМА					*
//	Результат функции успешность чтения данных из буфера				*
uint8_t i2cMasterDownloadBufIndex(uint8_t* result, uint8_t index)	//	*
{																	//	*
if (index<Size_Master_Buf) 											//	*
     24c:	64 31       	cpi	r22, 0x14	; 20
     24e:	48 f4       	brcc	.+18     	; 0x262 <i2cMasterDownloadBufIndex+0x16>
	{																//	*
	*result=i2cMasterBuf[index];									//	*
     250:	e6 2f       	mov	r30, r22
     252:	f0 e0       	ldi	r31, 0x00	; 0
     254:	e9 54       	subi	r30, 0x49	; 73
     256:	ff 4f       	sbci	r31, 0xFF	; 255
     258:	20 81       	ld	r18, Z
     25a:	fc 01       	movw	r30, r24
     25c:	20 83       	st	Z, r18
	return 1;														//	*
     25e:	81 e0       	ldi	r24, 0x01	; 1
     260:	08 95       	ret
	}																//	*
else																//	*
	{																//	*
	return 0;														//	*
     262:	80 e0       	ldi	r24, 0x00	; 0
	}																//	*
}																	//	*
     264:	08 95       	ret

00000266 <__vector_17>:
//																		*
//		Обработчик прерываний шины TWI									*
//																		*
//***********************************************************************
ISR(TWI_vect)														//	*
{																	//	*
     266:	1f 92       	push	r1
     268:	0f 92       	push	r0
     26a:	0f b6       	in	r0, 0x3f	; 63
     26c:	0f 92       	push	r0
     26e:	11 24       	eor	r1, r1
     270:	2f 93       	push	r18
     272:	3f 93       	push	r19
     274:	8f 93       	push	r24
     276:	9f 93       	push	r25
     278:	af 93       	push	r26
     27a:	bf 93       	push	r27
     27c:	ef 93       	push	r30
     27e:	ff 93       	push	r31
uint8_t status=(TWSR&TWSR_STATUS_MASK);	// считываем КОД прерывания		*
     280:	81 b1       	in	r24, 0x01	; 1
switch(status)				// Обрабатываем КОД прерывания				*
     282:	e8 2f       	mov	r30, r24
     284:	e8 7f       	andi	r30, 0xF8	; 248
     286:	8e 2f       	mov	r24, r30
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	89 35       	cpi	r24, 0x59	; 89
     28c:	91 05       	cpc	r25, r1
     28e:	08 f0       	brcs	.+2      	; 0x292 <__vector_17+0x2c>
     290:	7d c0       	rjmp	.+250    	; 0x38c <__vector_17+0x126>
     292:	fc 01       	movw	r30, r24
     294:	ed 5e       	subi	r30, 0xED	; 237
     296:	ff 4f       	sbci	r31, 0xFF	; 255
     298:	09 94       	ijmp
//																		*
#ifdef Master_MODE
//----------------------------------------------------------------------*
case TWI_START:	 	 // 0х08 состояние START отправленно				* 	
case TWI_Master_ReSTART:// 0х10 состояние повторный START отправленно	*
	i2cSendByteI(i2cDeviceAddrRW);// отправляем АДРЕС SLAVE				*
     29a:	80 91 b6 00 	lds	r24, 0x00B6	; 0x8000b6 <i2cDeviceAddrRW>
     29e:	83 b9       	out	0x03, r24	; 3
     2a0:	85 e8       	ldi	r24, 0x85	; 133
     2a2:	86 bf       	out	0x36, r24	; 54
break; 				// выход из прерывания								*
     2a4:	73 c0       	rjmp	.+230    	; 0x38c <__vector_17+0x126>
//																		*
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*
//	Master передал SLAVE'у АДРЕС+W. Slave передал ГОТОВНОСТЬ К ПРИЕМУ 	*
//----------------------------------------------------------------------*
case TWI_MTX_ADR_ACK: // 0х18 Получено подтверждение адреса				*
	i2cCurrentIndex=0; // Обнуляем текущий индекс отправляемого байта	*
     2a6:	10 92 cb 00 	sts	0x00CB, r1	; 0x8000cb <i2cCurrentIndex>
//======================================================================*
//	Master передал ДАННЫЕ, Slave готов к ПРИЕМУ СЛЕДУЮЩЕГО БАЙТА		*
//----------------------------------------------------------------------*
case TWI_MTX_DATA_ACK:// 0х28 Slave ГОТОВ к ПРИЕМУ ДАННЫХ				*
	// ПРОВЕРЯЕМ наличие байтов для ОТПРАВКИ							* 
	if (i2cCurrentIndex<i2cMasterSendPlan) 							//	*
     2aa:	90 91 cb 00 	lds	r25, 0x00CB	; 0x8000cb <i2cCurrentIndex>
     2ae:	80 91 b5 00 	lds	r24, 0x00B5	; 0x8000b5 <i2cMasterSendPlan>
     2b2:	98 17       	cp	r25, r24
     2b4:	70 f4       	brcc	.+28     	; 0x2d2 <__vector_17+0x6c>
	{																//	*
		i2cSendByteI(i2cMasterBuf[i2cCurrentIndex++]);// Загружаем БАЙТ	*
     2b6:	e0 91 cb 00 	lds	r30, 0x00CB	; 0x8000cb <i2cCurrentIndex>
     2ba:	81 e0       	ldi	r24, 0x01	; 1
     2bc:	8e 0f       	add	r24, r30
     2be:	80 93 cb 00 	sts	0x00CB, r24	; 0x8000cb <i2cCurrentIndex>
     2c2:	f0 e0       	ldi	r31, 0x00	; 0
     2c4:	e9 54       	subi	r30, 0x49	; 73
     2c6:	ff 4f       	sbci	r31, 0xFF	; 255
     2c8:	80 81       	ld	r24, Z
     2ca:	83 b9       	out	0x03, r24	; 3
     2cc:	85 e8       	ldi	r24, 0x85	; 133
     2ce:	86 bf       	out	0x36, r24	; 54
     2d0:	5d c0       	rjmp	.+186    	; 0x38c <__vector_17+0x126>
	}											  // и отправляем		*
	else															//	*
	{																//	*
		// все байт переданы											*
		// Теперь Проверяем необходимость приема данных					*
		if (!(i2cMasterReceivePlan))								//	*
     2d2:	80 91 b4 00 	lds	r24, 0x00B4	; 0x8000b4 <__data_end>
     2d6:	81 11       	cpse	r24, r1
     2d8:	05 c0       	rjmp	.+10     	; 0x2e4 <__vector_17+0x7e>
		{															//	*
		// Принимать ничего не требуется								*
		#ifdef Slave_MODE											//	*
		i2cSendStopSlaveI();;// отправляем СТОП с дальнейшим приемом АДРЕС
		#else														//	*
		i2cSendStopI();		// отправляем СТОП							*
     2da:	85 e9       	ldi	r24, 0x95	; 149
     2dc:	86 bf       	out	0x36, r24	; 54
		#endif														//	*
		I2Cstate=I2C_IDLE;	// флаг шины выставляем в ожидании			*
     2de:	10 92 cc 00 	sts	0x00CC, r1	; 0x8000cc <I2Cstate>
     2e2:	54 c0       	rjmp	.+168    	; 0x38c <__vector_17+0x126>
		}															//	*
		else														//	*
		{															//	*
		// Нам необходимо принять байты									*
		i2cDeviceAddrRW|=1; // Редактируем адрес на чтение				*
     2e4:	80 91 b6 00 	lds	r24, 0x00B6	; 0x8000b6 <i2cDeviceAddrRW>
     2e8:	81 60       	ori	r24, 0x01	; 1
     2ea:	80 93 b6 00 	sts	0x00B6, r24	; 0x8000b6 <i2cDeviceAddrRW>
		i2cSendStartI();	// Отправляем ПОВТОРНЫЙ СТАРТ				*
     2ee:	85 ea       	ldi	r24, 0xA5	; 165
     2f0:	86 bf       	out	0x36, r24	; 54
     2f2:	4c c0       	rjmp	.+152    	; 0x38c <__vector_17+0x126>
//======================================================================*
//	Master передал АДРЕС-ЧТЕНИЕ. Slave передал ГОТОВНОСТЬ К ПЕРЕДАЧИ 	*
//----------------------------------------------------------------------*
case TWI_MRX_ADR_ACK:  //0х40 Slave выдал ПОДТВЕРЖДЕНИЕ на				* 
					   //	  принятый АДРЕС+R							*
	i2cCurrentIndex=0;	// Текущий адрес принимаемого байта				*
     2f4:	10 92 cb 00 	sts	0x00CB, r1	; 0x8000cb <i2cCurrentIndex>
	// Проверяем что делать дальше										*
	switch(i2cMasterReceivePlan)									//	*
     2f8:	80 91 b4 00 	lds	r24, 0x00B4	; 0x8000b4 <__data_end>
     2fc:	88 23       	and	r24, r24
     2fe:	19 f0       	breq	.+6      	; 0x306 <__vector_17+0xa0>
     300:	81 30       	cpi	r24, 0x01	; 1
     302:	31 f0       	breq	.+12     	; 0x310 <__vector_17+0xaa>
     304:	08 c0       	rjmp	.+16     	; 0x316 <__vector_17+0xb0>
	{																//	*
	case 0: 														//	*
			#ifdef Slave_MODE										//	*
			i2cSendStopSlaveI();	// отправляем СТОП с приемом АДРЕС	*
			#else													//	*
			i2cSendStopI();		// отправляем СТОП						*
     306:	85 e9       	ldi	r24, 0x95	; 149
     308:	86 bf       	out	0x36, r24	; 54
			#endif													//	*
			I2Cstate=I2C_IDLE;	// флаг шины выставляем в ожидании		*
     30a:	10 92 cc 00 	sts	0x00CC, r1	; 0x8000cc <I2Cstate>
			break;													//	*
     30e:	3e c0       	rjmp	.+124    	; 0x38c <__vector_17+0x126>
	case 1:	i2cSendNAskI();// Master запросит только 1 байт				*
     310:	85 e8       	ldi	r24, 0x85	; 133
     312:	86 bf       	out	0x36, r24	; 54
			break;													//	*
     314:	3b c0       	rjmp	.+118    	; 0x38c <__vector_17+0x126>
	default: i2cSendAskI(); // Master запросит при приеме СЛЕДУЮЩИЙ БАЙТ*
     316:	85 ec       	ldi	r24, 0xC5	; 197
     318:	86 bf       	out	0x36, r24	; 54
			break;													//	*
     31a:	38 c0       	rjmp	.+112    	; 0x38c <__vector_17+0x126>
break;  // выход из прерывания											*
//======================================================================*
//	Master принял ДАННЫЕ и отравил запрос SLAVE на ПЕРЕДАЧУ СЛЕД. БАЙТА	* 
//----------------------------------------------------------------------*
case TWI_MRX_DATA_ACK: //0х50 Мастер отправил запрос на СЛЕД. ПЕРЕДАЧ 	*
	i2cMasterBuf[i2cCurrentIndex++]=TWDR; // Копируем ДАННЫЕ			*
     31c:	e0 91 cb 00 	lds	r30, 0x00CB	; 0x8000cb <i2cCurrentIndex>
     320:	81 e0       	ldi	r24, 0x01	; 1
     322:	8e 0f       	add	r24, r30
     324:	80 93 cb 00 	sts	0x00CB, r24	; 0x8000cb <i2cCurrentIndex>
     328:	f0 e0       	ldi	r31, 0x00	; 0
     32a:	83 b1       	in	r24, 0x03	; 3
     32c:	e9 54       	subi	r30, 0x49	; 73
     32e:	ff 4f       	sbci	r31, 0xFF	; 255
     330:	80 83       	st	Z, r24
	// ПРоверка на принятие последнего БАЙТ ПОСЛЕДНИЙ					*
	if (i2cCurrentIndex<i2cMasterReceivePlan-1)						//	*
     332:	20 91 cb 00 	lds	r18, 0x00CB	; 0x8000cb <i2cCurrentIndex>
     336:	80 91 b4 00 	lds	r24, 0x00B4	; 0x8000b4 <__data_end>
     33a:	30 e0       	ldi	r19, 0x00	; 0
     33c:	90 e0       	ldi	r25, 0x00	; 0
     33e:	01 97       	sbiw	r24, 0x01	; 1
     340:	28 17       	cp	r18, r24
     342:	39 07       	cpc	r19, r25
     344:	1c f4       	brge	.+6      	; 0x34c <__vector_17+0xe6>
	// Это не последний ПРИНИМАЕМЫЙ БАЙТ								*
	i2cSendAskI(); // Master запросит при приеме СЛЕДУЮЩИЙ БАЙТ			*
     346:	85 ec       	ldi	r24, 0xC5	; 197
     348:	86 bf       	out	0x36, r24	; 54
     34a:	20 c0       	rjmp	.+64     	; 0x38c <__vector_17+0x126>
	else															//	*
	// Это последний принятый быйт									//	*
	i2cSendNAskI();// Master не отправит подтверждение на следующий БАЙТ*
     34c:	85 e8       	ldi	r24, 0x85	; 133
     34e:	86 bf       	out	0x36, r24	; 54
     350:	1d c0       	rjmp	.+58     	; 0x38c <__vector_17+0x126>
//----------------------------------------------------------------------*
case TWI_MRX_DATA_NACK: // 0х58 Получен последний байт данных 			*
						//      от ведомого устройства, 				*
						//		МАСТЕР НЕ отправил ПОДТВЕРЖДЕНИЕ 		*
						//												*
	i2cMasterBuf[i2cCurrentIndex++]=TWDR; // копируем последний			*
     352:	e0 91 cb 00 	lds	r30, 0x00CB	; 0x8000cb <i2cCurrentIndex>
     356:	81 e0       	ldi	r24, 0x01	; 1
     358:	8e 0f       	add	r24, r30
     35a:	80 93 cb 00 	sts	0x00CB, r24	; 0x8000cb <i2cCurrentIndex>
     35e:	f0 e0       	ldi	r31, 0x00	; 0
     360:	83 b1       	in	r24, 0x03	; 3
     362:	e9 54       	subi	r30, 0x49	; 73
     364:	ff 4f       	sbci	r31, 0xFF	; 255
     366:	80 83       	st	Z, r24
						//		байт в приемный буфер					*
	i2cMasterReceivePlan=0;	// Все данные переданны, Отправлять нечего	*
     368:	10 92 b4 00 	sts	0x00B4, r1	; 0x8000b4 <__data_end>
//----------------------------------------------------------------------* 
case TWI_MTX_ADR_NACK: //0х20 Подтверждение АДРЕСа на ЗАПИСЬ Не Получено*
	#ifdef Slave_MODE												//	*
	i2cSendStopSlaveI();	// отправляем СТОП с приемом АДРЕС				*
	#else															//	*
	i2cSendStopI();		// отправляем СТОП								*
     36c:	85 e9       	ldi	r24, 0x95	; 149
     36e:	86 bf       	out	0x36, r24	; 54
	#endif															//	*
	I2Cstate=I2C_IDLE; // СОСТОЯНИЕ АВТОМАТА в ОЖИДАНИЕ					*
     370:	10 92 cc 00 	sts	0x00CC, r1	; 0x8000cc <I2Cstate>
break; // выход из прерывания											*
     374:	0b c0       	rjmp	.+22     	; 0x38c <__vector_17+0x126>
//***********************************************************************
//***********************************************************************
//	Потеря арбитража													*
//----------------------------------------------------------------------* 
case TWI_MTX_ARB_LOST:												//	*
	TWCR=(1<<TWINT)|(1<<TWSTA)|(TWCR&TWCR_CMD_MASK);				//	*
     376:	86 b7       	in	r24, 0x36	; 54
     378:	8f 70       	andi	r24, 0x0F	; 15
     37a:	80 6a       	ori	r24, 0xA0	; 160
     37c:	86 bf       	out	0x36, r24	; 54
	I2Cstate=I2C_IDLE; // СОСТОЯНИЕ АВТОМАТА в ОЖИДАНИЕ					*
     37e:	10 92 cc 00 	sts	0x00CC, r1	; 0x8000cc <I2Cstate>
break;  // выход из прерывания											*
     382:	04 c0       	rjmp	.+8      	; 0x38c <__vector_17+0x126>
case TWI_NO_STATE:  // 0xF8 неопределенное состояние; TWINT = “0”		*
break;																//	*
//----------------------------------------------------------------------*
case  TWI_BUS_ERROR:	// 	0x00 ошибка на шине из-за 					*
						//	некоректного расположения СТАРТ или СТОП	*
	i2cSendStopI();		//	ОТПРАВИЛИ СТОП								*
     384:	85 e9       	ldi	r24, 0x95	; 149
     386:	86 bf       	out	0x36, r24	; 54
	I2Cstate=I2C_IDLE;	// 	Состояние ФЛАГа автомата в ОЖИДАНИИ			*
     388:	10 92 cc 00 	sts	0x00CC, r1	; 0x8000cc <I2Cstate>
break;																//	*
//***********************************************************************
}	//	Конец Case														*
}	//	конец прерывания TWI											*
     38c:	ff 91       	pop	r31
     38e:	ef 91       	pop	r30
     390:	bf 91       	pop	r27
     392:	af 91       	pop	r26
     394:	9f 91       	pop	r25
     396:	8f 91       	pop	r24
     398:	3f 91       	pop	r19
     39a:	2f 91       	pop	r18
     39c:	0f 90       	pop	r0
     39e:	0f be       	out	0x3f, r0	; 63
     3a0:	0f 90       	pop	r0
     3a2:	1f 90       	pop	r1
     3a4:	18 95       	reti

000003a6 <counter_init>:
uint16_t old_time = 0, time_from_rds = 0;

void counter_init()
{
	//счетчик секунд
	TCCR1B |= (1<<WGM12);
     3a6:	8e b5       	in	r24, 0x2e	; 46
     3a8:	88 60       	ori	r24, 0x08	; 8
     3aa:	8e bd       	out	0x2e, r24	; 46
	TIMSK |= (1<<OCIE1A);
     3ac:	89 b7       	in	r24, 0x39	; 57
     3ae:	80 61       	ori	r24, 0x10	; 16
     3b0:	89 bf       	out	0x39, r24	; 57
	OCR1AH = 0x30;
     3b2:	80 e3       	ldi	r24, 0x30	; 48
     3b4:	8b bd       	out	0x2b, r24	; 43
	OCR1AL = 0xD4;
     3b6:	84 ed       	ldi	r24, 0xD4	; 212
     3b8:	8a bd       	out	0x2a, r24	; 42
	TCCR1B |= (1<<CS11);
     3ba:	8e b5       	in	r24, 0x2e	; 46
     3bc:	82 60       	ori	r24, 0x02	; 2
     3be:	8e bd       	out	0x2e, r24	; 46
	
	//счетчик ШИМ
	TCCR2 |= (1<<WGM21)|(1<<CS22);
     3c0:	85 b5       	in	r24, 0x25	; 37
     3c2:	8c 60       	ori	r24, 0x0C	; 12
     3c4:	85 bd       	out	0x25, r24	; 37
	TIMSK |= (1<<OCIE2);
     3c6:	89 b7       	in	r24, 0x39	; 57
     3c8:	80 68       	ori	r24, 0x80	; 128
     3ca:	89 bf       	out	0x39, r24	; 57
	OCR2 = 0x40;
     3cc:	80 e4       	ldi	r24, 0x40	; 64
     3ce:	83 bd       	out	0x23, r24	; 35
     3d0:	08 95       	ret

000003d2 <indicators_init>:
}

void indicators_init()
{
	DDRD |= (1<<7)|(1<<6)|(1<<5)|(1<<4)|(1<<2)|(1<<3); //настройка анодных и катодных выходов
     3d2:	81 b3       	in	r24, 0x11	; 17
     3d4:	8c 6f       	ori	r24, 0xFC	; 252
     3d6:	81 bb       	out	0x11, r24	; 17
	PORTD = 0;
     3d8:	12 ba       	out	0x12, r1	; 18
	DDRB = 0xFF; //весь порт на выход
     3da:	8f ef       	ldi	r24, 0xFF	; 255
     3dc:	87 bb       	out	0x17, r24	; 23
	PORTB = 0;
     3de:	18 ba       	out	0x18, r1	; 24
     3e0:	08 95       	ret

000003e2 <next_anod>:
}

void next_anod()
{
	PORTD &= ~(1<<(anod+3));
     3e2:	22 b3       	in	r18, 0x12	; 18
     3e4:	30 91 60 00 	lds	r19, 0x0060	; 0x800060 <__data_start>
     3e8:	3d 5f       	subi	r19, 0xFD	; 253
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	90 e0       	ldi	r25, 0x00	; 0
     3ee:	02 c0       	rjmp	.+4      	; 0x3f4 <next_anod+0x12>
     3f0:	88 0f       	add	r24, r24
     3f2:	99 1f       	adc	r25, r25
     3f4:	3a 95       	dec	r19
     3f6:	e2 f7       	brpl	.-8      	; 0x3f0 <next_anod+0xe>
     3f8:	80 95       	com	r24
     3fa:	82 23       	and	r24, r18
     3fc:	82 bb       	out	0x12, r24	; 18
	PORTB = 0;
     3fe:	18 ba       	out	0x18, r1	; 24
	//_delay_ms(100);
	PORTD &= ~((1<<2)|(1<<3));
     400:	82 b3       	in	r24, 0x12	; 18
     402:	83 7f       	andi	r24, 0xF3	; 243
     404:	82 bb       	out	0x12, r24	; 18
	
	if(anod!=4)
     406:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     40a:	84 30       	cpi	r24, 0x04	; 4
     40c:	21 f0       	breq	.+8      	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
	{
		anod++;
     40e:	8f 5f       	subi	r24, 0xFF	; 255
     410:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_start>
     414:	03 c0       	rjmp	.+6      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
	}
	else
		anod = 1;
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_start>
	
	PORTD |= (1<<(anod+3));	
     41c:	32 b3       	in	r19, 0x12	; 18
     41e:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
     422:	2d 5f       	subi	r18, 0xFD	; 253
     424:	81 e0       	ldi	r24, 0x01	; 1
     426:	90 e0       	ldi	r25, 0x00	; 0
     428:	02 c0       	rjmp	.+4      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     42a:	88 0f       	add	r24, r24
     42c:	99 1f       	adc	r25, r25
     42e:	2a 95       	dec	r18
     430:	e2 f7       	brpl	.-8      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
     432:	83 2b       	or	r24, r19
     434:	82 bb       	out	0x12, r24	; 18
     436:	08 95       	ret

00000438 <catod>:
}

void catod( uint8_t number)
{
	switch(number)
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	8a 30       	cpi	r24, 0x0A	; 10
     43c:	91 05       	cpc	r25, r1
     43e:	10 f5       	brcc	.+68     	; 0x484 <__stack+0x25>
     440:	fc 01       	movw	r30, r24
     442:	e4 59       	subi	r30, 0x94	; 148
     444:	ff 4f       	sbci	r31, 0xFF	; 255
     446:	09 94       	ijmp
	{
		case 0:
			PORTD &= ~(1<<3);
     448:	93 98       	cbi	0x12, 3	; 18
			PORTD |= (1<<3);
     44a:	93 9a       	sbi	0x12, 3	; 18
			break;
     44c:	08 95       	ret
		case 1:
			PORTB = 1;
     44e:	81 e0       	ldi	r24, 0x01	; 1
     450:	88 bb       	out	0x18, r24	; 24
			break;
     452:	08 95       	ret
		case 2:
			PORTB = 2;
     454:	82 e0       	ldi	r24, 0x02	; 2
     456:	88 bb       	out	0x18, r24	; 24
			break;
     458:	08 95       	ret
		case 3:
		PORTB = 4;
     45a:	84 e0       	ldi	r24, 0x04	; 4
     45c:	88 bb       	out	0x18, r24	; 24
		break;
     45e:	08 95       	ret
		case 4:
		PORTB = 8;
     460:	88 e0       	ldi	r24, 0x08	; 8
     462:	88 bb       	out	0x18, r24	; 24
		break;
     464:	08 95       	ret
		case 5:
		PORTB = 16;
     466:	80 e1       	ldi	r24, 0x10	; 16
     468:	88 bb       	out	0x18, r24	; 24
		break;
     46a:	08 95       	ret
		case 6:
		PORTB = 32;
     46c:	80 e2       	ldi	r24, 0x20	; 32
     46e:	88 bb       	out	0x18, r24	; 24
		break;
     470:	08 95       	ret
		case 7:
		PORTB = 64;
     472:	80 e4       	ldi	r24, 0x40	; 64
     474:	88 bb       	out	0x18, r24	; 24
		break;
     476:	08 95       	ret
		case 8:
		PORTB = 128;
     478:	80 e8       	ldi	r24, 0x80	; 128
     47a:	88 bb       	out	0x18, r24	; 24
		break;
     47c:	08 95       	ret
		case 9:
		PORTD &= ~(1<<2);
     47e:	92 98       	cbi	0x12, 2	; 18
		PORTD |= (1<<2);
     480:	92 9a       	sbi	0x12, 2	; 18
		break;
     482:	08 95       	ret
		default:
		PORTB = 0;
     484:	18 ba       	out	0x18, r1	; 24
		PORTD &=~((1<<2)|(1<<3));
     486:	82 b3       	in	r24, 0x12	; 18
     488:	83 7f       	andi	r24, 0xF3	; 243
     48a:	82 bb       	out	0x12, r24	; 18
     48c:	08 95       	ret

0000048e <anti_catod>:
	}
}

void anti_catod()
{
     48e:	0f 93       	push	r16
     490:	1f 93       	push	r17
     492:	cf 93       	push	r28
     494:	04 e0       	ldi	r16, 0x04	; 4
     496:	10 e0       	ldi	r17, 0x00	; 0
	for(int a=0;a<4;a++)
	{
		next_anod();
     498:	a4 df       	rcall	.-184    	; 0x3e2 <next_anod>
     49a:	c0 e0       	ldi	r28, 0x00	; 0
		for(int i=0;i<10;i++)
		{
			catod(i);
     49c:	8c 2f       	mov	r24, r28
     49e:	cc df       	rcall	.-104    	; 0x438 <catod>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4a0:	87 ea       	ldi	r24, 0xA7	; 167
     4a2:	91 e6       	ldi	r25, 0x61	; 97
     4a4:	01 97       	sbiw	r24, 0x01	; 1
     4a6:	f1 f7       	brne	.-4      	; 0x4a4 <anti_catod+0x16>
     4a8:	00 c0       	rjmp	.+0      	; 0x4aa <anti_catod+0x1c>
     4aa:	00 00       	nop
     4ac:	cf 5f       	subi	r28, 0xFF	; 255
void anti_catod()
{
	for(int a=0;a<4;a++)
	{
		next_anod();
		for(int i=0;i<10;i++)
     4ae:	ca 30       	cpi	r28, 0x0A	; 10
     4b0:	a9 f7       	brne	.-22     	; 0x49c <anti_catod+0xe>
     4b2:	01 50       	subi	r16, 0x01	; 1
     4b4:	11 09       	sbc	r17, r1
	}
}

void anti_catod()
{
	for(int a=0;a<4;a++)
     4b6:	81 f7       	brne	.-32     	; 0x498 <anti_catod+0xa>
		{
			catod(i);
			_delay_ms(100);
		}
	}
}
     4b8:	cf 91       	pop	r28
     4ba:	1f 91       	pop	r17
     4bc:	0f 91       	pop	r16
     4be:	08 95       	ret

000004c0 <__vector_6>:
ISR (TIMER1_COMPA_vect)
{
     4c0:	1f 92       	push	r1
     4c2:	0f 92       	push	r0
     4c4:	0f b6       	in	r0, 0x3f	; 63
     4c6:	0f 92       	push	r0
     4c8:	11 24       	eor	r1, r1
     4ca:	2f 93       	push	r18
     4cc:	3f 93       	push	r19
     4ce:	4f 93       	push	r20
     4d0:	5f 93       	push	r21
     4d2:	6f 93       	push	r22
     4d4:	7f 93       	push	r23
     4d6:	8f 93       	push	r24
     4d8:	9f 93       	push	r25
     4da:	af 93       	push	r26
     4dc:	bf 93       	push	r27
     4de:	ef 93       	push	r30
     4e0:	ff 93       	push	r31
	time_100ms++;
     4e2:	80 91 d5 00 	lds	r24, 0x00D5	; 0x8000d5 <time_100ms>
     4e6:	90 91 d6 00 	lds	r25, 0x00D6	; 0x8000d6 <time_100ms+0x1>
     4ea:	01 96       	adiw	r24, 0x01	; 1
     4ec:	90 93 d6 00 	sts	0x00D6, r25	; 0x8000d6 <time_100ms+0x1>
     4f0:	80 93 d5 00 	sts	0x00D5, r24	; 0x8000d5 <time_100ms>
	if(time_100ms == 600)
     4f4:	80 91 d5 00 	lds	r24, 0x00D5	; 0x8000d5 <time_100ms>
     4f8:	90 91 d6 00 	lds	r25, 0x00D6	; 0x8000d6 <time_100ms+0x1>
     4fc:	88 35       	cpi	r24, 0x58	; 88
     4fe:	92 40       	sbci	r25, 0x02	; 2
     500:	89 f5       	brne	.+98     	; 0x564 <__vector_6+0xa4>
	{
		hard_time++;
     502:	80 91 d3 00 	lds	r24, 0x00D3	; 0x8000d3 <hard_time>
     506:	90 91 d4 00 	lds	r25, 0x00D4	; 0x8000d4 <hard_time+0x1>
     50a:	01 96       	adiw	r24, 0x01	; 1
     50c:	90 93 d4 00 	sts	0x00D4, r25	; 0x8000d4 <hard_time+0x1>
     510:	80 93 d3 00 	sts	0x00D3, r24	; 0x8000d3 <hard_time>
		time_100ms = 0;
     514:	10 92 d6 00 	sts	0x00D6, r1	; 0x8000d6 <time_100ms+0x1>
     518:	10 92 d5 00 	sts	0x00D5, r1	; 0x8000d5 <time_100ms>
		display = hard_time;
     51c:	80 91 d3 00 	lds	r24, 0x00D3	; 0x8000d3 <hard_time>
     520:	90 91 d4 00 	lds	r25, 0x00D4	; 0x8000d4 <hard_time+0x1>
     524:	90 93 d2 00 	sts	0x00D2, r25	; 0x8000d2 <display+0x1>
     528:	80 93 d1 00 	sts	0x00D1, r24	; 0x8000d1 <display>
		if((display%60) == 30)
     52c:	40 91 d1 00 	lds	r20, 0x00D1	; 0x8000d1 <display>
     530:	50 91 d2 00 	lds	r21, 0x00D2	; 0x8000d2 <display+0x1>
     534:	9a 01       	movw	r18, r20
     536:	a9 e8       	ldi	r26, 0x89	; 137
     538:	b8 e8       	ldi	r27, 0x88	; 136
     53a:	62 d6       	rcall	.+3268   	; 0x1200 <__umulhisi3>
     53c:	96 95       	lsr	r25
     53e:	87 95       	ror	r24
     540:	92 95       	swap	r25
     542:	82 95       	swap	r24
     544:	8f 70       	andi	r24, 0x0F	; 15
     546:	89 27       	eor	r24, r25
     548:	9f 70       	andi	r25, 0x0F	; 15
     54a:	89 27       	eor	r24, r25
     54c:	6c e3       	ldi	r22, 0x3C	; 60
     54e:	68 9f       	mul	r22, r24
     550:	90 01       	movw	r18, r0
     552:	69 9f       	mul	r22, r25
     554:	30 0d       	add	r19, r0
     556:	11 24       	eor	r1, r1
     558:	42 1b       	sub	r20, r18
     55a:	53 0b       	sbc	r21, r19
     55c:	4e 31       	cpi	r20, 0x1E	; 30
     55e:	51 05       	cpc	r21, r1
     560:	09 f4       	brne	.+2      	; 0x564 <__vector_6+0xa4>
			anti_catod();//каждые пол часа антиотравление катодов
     562:	95 df       	rcall	.-214    	; 0x48e <anti_catod>
	}
}
     564:	ff 91       	pop	r31
     566:	ef 91       	pop	r30
     568:	bf 91       	pop	r27
     56a:	af 91       	pop	r26
     56c:	9f 91       	pop	r25
     56e:	8f 91       	pop	r24
     570:	7f 91       	pop	r23
     572:	6f 91       	pop	r22
     574:	5f 91       	pop	r21
     576:	4f 91       	pop	r20
     578:	3f 91       	pop	r19
     57a:	2f 91       	pop	r18
     57c:	0f 90       	pop	r0
     57e:	0f be       	out	0x3f, r0	; 63
     580:	0f 90       	pop	r0
     582:	1f 90       	pop	r1
     584:	18 95       	reti

00000586 <__vector_3>:

ISR (TIMER2_COMP_vect)
{
     586:	1f 92       	push	r1
     588:	0f 92       	push	r0
     58a:	0f b6       	in	r0, 0x3f	; 63
     58c:	0f 92       	push	r0
     58e:	11 24       	eor	r1, r1
     590:	2f 93       	push	r18
     592:	3f 93       	push	r19
     594:	4f 93       	push	r20
     596:	5f 93       	push	r21
     598:	6f 93       	push	r22
     59a:	7f 93       	push	r23
     59c:	8f 93       	push	r24
     59e:	9f 93       	push	r25
     5a0:	af 93       	push	r26
     5a2:	bf 93       	push	r27
     5a4:	ef 93       	push	r30
     5a6:	ff 93       	push	r31
	next_anod();
     5a8:	1c df       	rcall	.-456    	; 0x3e2 <next_anod>
	switch(anod)
     5aa:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     5ae:	82 30       	cpi	r24, 0x02	; 2
     5b0:	e9 f1       	breq	.+122    	; 0x62c <__vector_3+0xa6>
     5b2:	18 f4       	brcc	.+6      	; 0x5ba <__vector_3+0x34>
     5b4:	81 30       	cpi	r24, 0x01	; 1
     5b6:	41 f0       	breq	.+16     	; 0x5c8 <__vector_3+0x42>
     5b8:	9c c0       	rjmp	.+312    	; 0x6f2 <__vector_3+0x16c>
     5ba:	83 30       	cpi	r24, 0x03	; 3
     5bc:	09 f4       	brne	.+2      	; 0x5c0 <__vector_3+0x3a>
     5be:	5b c0       	rjmp	.+182    	; 0x676 <__vector_3+0xf0>
     5c0:	84 30       	cpi	r24, 0x04	; 4
     5c2:	09 f4       	brne	.+2      	; 0x5c6 <__vector_3+0x40>
     5c4:	82 c0       	rjmp	.+260    	; 0x6ca <__vector_3+0x144>
     5c6:	95 c0       	rjmp	.+298    	; 0x6f2 <__vector_3+0x16c>
	{
		case 1:
		catod((display%60)%10);
     5c8:	40 91 d1 00 	lds	r20, 0x00D1	; 0x8000d1 <display>
     5cc:	50 91 d2 00 	lds	r21, 0x00D2	; 0x8000d2 <display+0x1>
     5d0:	9a 01       	movw	r18, r20
     5d2:	a9 e8       	ldi	r26, 0x89	; 137
     5d4:	b8 e8       	ldi	r27, 0x88	; 136
     5d6:	14 d6       	rcall	.+3112   	; 0x1200 <__umulhisi3>
     5d8:	96 95       	lsr	r25
     5da:	87 95       	ror	r24
     5dc:	92 95       	swap	r25
     5de:	82 95       	swap	r24
     5e0:	8f 70       	andi	r24, 0x0F	; 15
     5e2:	89 27       	eor	r24, r25
     5e4:	9f 70       	andi	r25, 0x0F	; 15
     5e6:	89 27       	eor	r24, r25
     5e8:	6c e3       	ldi	r22, 0x3C	; 60
     5ea:	68 9f       	mul	r22, r24
     5ec:	90 01       	movw	r18, r0
     5ee:	69 9f       	mul	r22, r25
     5f0:	30 0d       	add	r19, r0
     5f2:	11 24       	eor	r1, r1
     5f4:	42 1b       	sub	r20, r18
     5f6:	53 0b       	sbc	r21, r19
     5f8:	9a 01       	movw	r18, r20
     5fa:	ad ec       	ldi	r26, 0xCD	; 205
     5fc:	bc ec       	ldi	r27, 0xCC	; 204
     5fe:	00 d6       	rcall	.+3072   	; 0x1200 <__umulhisi3>
     600:	96 95       	lsr	r25
     602:	87 95       	ror	r24
     604:	96 95       	lsr	r25
     606:	87 95       	ror	r24
     608:	96 95       	lsr	r25
     60a:	87 95       	ror	r24
     60c:	9c 01       	movw	r18, r24
     60e:	22 0f       	add	r18, r18
     610:	33 1f       	adc	r19, r19
     612:	88 0f       	add	r24, r24
     614:	99 1f       	adc	r25, r25
     616:	88 0f       	add	r24, r24
     618:	99 1f       	adc	r25, r25
     61a:	88 0f       	add	r24, r24
     61c:	99 1f       	adc	r25, r25
     61e:	82 0f       	add	r24, r18
     620:	93 1f       	adc	r25, r19
     622:	24 2f       	mov	r18, r20
     624:	28 1b       	sub	r18, r24
     626:	82 2f       	mov	r24, r18
     628:	07 df       	rcall	.-498    	; 0x438 <catod>
		break;
     62a:	63 c0       	rjmp	.+198    	; 0x6f2 <__vector_3+0x16c>
		case 2:
		catod((display%60)/10);
     62c:	40 91 d1 00 	lds	r20, 0x00D1	; 0x8000d1 <display>
     630:	50 91 d2 00 	lds	r21, 0x00D2	; 0x8000d2 <display+0x1>
     634:	9a 01       	movw	r18, r20
     636:	a9 e8       	ldi	r26, 0x89	; 137
     638:	b8 e8       	ldi	r27, 0x88	; 136
     63a:	e2 d5       	rcall	.+3012   	; 0x1200 <__umulhisi3>
     63c:	96 95       	lsr	r25
     63e:	87 95       	ror	r24
     640:	92 95       	swap	r25
     642:	82 95       	swap	r24
     644:	8f 70       	andi	r24, 0x0F	; 15
     646:	89 27       	eor	r24, r25
     648:	9f 70       	andi	r25, 0x0F	; 15
     64a:	89 27       	eor	r24, r25
     64c:	6c e3       	ldi	r22, 0x3C	; 60
     64e:	68 9f       	mul	r22, r24
     650:	90 01       	movw	r18, r0
     652:	69 9f       	mul	r22, r25
     654:	30 0d       	add	r19, r0
     656:	11 24       	eor	r1, r1
     658:	ca 01       	movw	r24, r20
     65a:	82 1b       	sub	r24, r18
     65c:	93 0b       	sbc	r25, r19
     65e:	9c 01       	movw	r18, r24
     660:	ad ec       	ldi	r26, 0xCD	; 205
     662:	bc ec       	ldi	r27, 0xCC	; 204
     664:	cd d5       	rcall	.+2970   	; 0x1200 <__umulhisi3>
     666:	96 95       	lsr	r25
     668:	87 95       	ror	r24
     66a:	96 95       	lsr	r25
     66c:	87 95       	ror	r24
     66e:	96 95       	lsr	r25
     670:	87 95       	ror	r24
     672:	e2 de       	rcall	.-572    	; 0x438 <catod>
		break;
     674:	3e c0       	rjmp	.+124    	; 0x6f2 <__vector_3+0x16c>
		case 3:
		catod((display/60)%10);
     676:	20 91 d1 00 	lds	r18, 0x00D1	; 0x8000d1 <display>
     67a:	30 91 d2 00 	lds	r19, 0x00D2	; 0x8000d2 <display+0x1>
     67e:	a9 e8       	ldi	r26, 0x89	; 137
     680:	b8 e8       	ldi	r27, 0x88	; 136
     682:	be d5       	rcall	.+2940   	; 0x1200 <__umulhisi3>
     684:	ac 01       	movw	r20, r24
     686:	56 95       	lsr	r21
     688:	47 95       	ror	r20
     68a:	52 95       	swap	r21
     68c:	42 95       	swap	r20
     68e:	4f 70       	andi	r20, 0x0F	; 15
     690:	45 27       	eor	r20, r21
     692:	5f 70       	andi	r21, 0x0F	; 15
     694:	45 27       	eor	r20, r21
     696:	9a 01       	movw	r18, r20
     698:	ad ec       	ldi	r26, 0xCD	; 205
     69a:	bc ec       	ldi	r27, 0xCC	; 204
     69c:	b1 d5       	rcall	.+2914   	; 0x1200 <__umulhisi3>
     69e:	96 95       	lsr	r25
     6a0:	87 95       	ror	r24
     6a2:	96 95       	lsr	r25
     6a4:	87 95       	ror	r24
     6a6:	96 95       	lsr	r25
     6a8:	87 95       	ror	r24
     6aa:	9c 01       	movw	r18, r24
     6ac:	22 0f       	add	r18, r18
     6ae:	33 1f       	adc	r19, r19
     6b0:	88 0f       	add	r24, r24
     6b2:	99 1f       	adc	r25, r25
     6b4:	88 0f       	add	r24, r24
     6b6:	99 1f       	adc	r25, r25
     6b8:	88 0f       	add	r24, r24
     6ba:	99 1f       	adc	r25, r25
     6bc:	82 0f       	add	r24, r18
     6be:	93 1f       	adc	r25, r19
     6c0:	24 2f       	mov	r18, r20
     6c2:	28 1b       	sub	r18, r24
     6c4:	82 2f       	mov	r24, r18
     6c6:	b8 de       	rcall	.-656    	; 0x438 <catod>
		break;
     6c8:	14 c0       	rjmp	.+40     	; 0x6f2 <__vector_3+0x16c>
		case 4:
		catod((display/60)/10);
     6ca:	20 91 d1 00 	lds	r18, 0x00D1	; 0x8000d1 <display>
     6ce:	30 91 d2 00 	lds	r19, 0x00D2	; 0x8000d2 <display+0x1>
     6d2:	36 95       	lsr	r19
     6d4:	27 95       	ror	r18
     6d6:	36 95       	lsr	r19
     6d8:	27 95       	ror	r18
     6da:	36 95       	lsr	r19
     6dc:	27 95       	ror	r18
     6de:	af e4       	ldi	r26, 0x4F	; 79
     6e0:	bb e1       	ldi	r27, 0x1B	; 27
     6e2:	8e d5       	rcall	.+2844   	; 0x1200 <__umulhisi3>
     6e4:	96 95       	lsr	r25
     6e6:	87 95       	ror	r24
     6e8:	96 95       	lsr	r25
     6ea:	87 95       	ror	r24
     6ec:	96 95       	lsr	r25
     6ee:	87 95       	ror	r24
     6f0:	a3 de       	rcall	.-698    	; 0x438 <catod>
		break;
	}
		
}
     6f2:	ff 91       	pop	r31
     6f4:	ef 91       	pop	r30
     6f6:	bf 91       	pop	r27
     6f8:	af 91       	pop	r26
     6fa:	9f 91       	pop	r25
     6fc:	8f 91       	pop	r24
     6fe:	7f 91       	pop	r23
     700:	6f 91       	pop	r22
     702:	5f 91       	pop	r21
     704:	4f 91       	pop	r20
     706:	3f 91       	pop	r19
     708:	2f 91       	pop	r18
     70a:	0f 90       	pop	r0
     70c:	0f be       	out	0x3f, r0	; 63
     70e:	0f 90       	pop	r0
     710:	1f 90       	pop	r1
     712:	18 95       	reti

00000714 <main>:

int main(void)
{
	UART_Init();
     714:	2a d5       	rcall	.+2644   	; 0x116a <UART_Init>
	i2cInit();
     716:	45 dd       	rcall	.-1398   	; 0x1a2 <i2cInit>
	FM__init();
     718:	5c d0       	rcall	.+184    	; 0x7d2 <FM__init>
	indicators_init();
     71a:	5b de       	rcall	.-842    	; 0x3d2 <indicators_init>
	counter_init();
     71c:	44 de       	rcall	.-888    	; 0x3a6 <counter_init>
	UART_Send_Str("Initialization complete!\n\r");
     71e:	81 e6       	ldi	r24, 0x61	; 97
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	30 d5       	rcall	.+2656   	; 0x1184 <UART_Send_Str>
	sei();
     724:	78 94       	sei
	//FM_setFrequency(9110);
    
	uint16_t temp = SEEK_FOR_RDS();//сканирование FM диапазона и посик самой сильной станции с RDS
     726:	7c d2       	rcall	.+1272   	; 0xc20 <SEEK_FOR_RDS>
	FM_setFrequency(temp);//настройка модуля на найденную станцию
     728:	f8 d1       	rcall	.+1008   	; 0xb1a <FM_setFrequency>
	
	while(1)
	{
		old_time = FM_setTime(old_time); //получение времени с RDS
     72a:	80 91 cf 00 	lds	r24, 0x00CF	; 0x8000cf <old_time>
     72e:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <old_time+0x1>
     732:	54 d0       	rcall	.+168    	; 0x7dc <FM_setTime>
     734:	90 93 d0 00 	sts	0x00D0, r25	; 0x8000d0 <old_time+0x1>
     738:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <old_time>
		time_from_rds = old_time;
     73c:	90 93 ce 00 	sts	0x00CE, r25	; 0x8000ce <time_from_rds+0x1>
     740:	80 93 cd 00 	sts	0x00CD, r24	; 0x8000cd <time_from_rds>
		
		if(hard_time != time_from_rds) //калибровка времени, если часы не совпадают
     744:	20 91 d3 00 	lds	r18, 0x00D3	; 0x8000d3 <hard_time>
     748:	30 91 d4 00 	lds	r19, 0x00D4	; 0x8000d4 <hard_time+0x1>
     74c:	82 17       	cp	r24, r18
     74e:	93 07       	cpc	r25, r19
     750:	61 f3       	breq	.-40     	; 0x72a <main+0x16>
			hard_time = time_from_rds;
     752:	90 93 d4 00 	sts	0x00D4, r25	; 0x8000d4 <hard_time+0x1>
     756:	80 93 d3 00 	sts	0x00D3, r24	; 0x8000d3 <hard_time>
     75a:	e7 cf       	rjmp	.-50     	; 0x72a <main+0x16>

0000075c <FM_setRegister>:

const int RDA5807M_BandLowerLimits[5] PROGMEM = {8700, 7600, 7600, 6500, 5000};
const int RDA5807M_BandHigherLimits[5] PROGMEM = {10800, 9100, 10800, 7600,	6500};
const int RDA5807M_ChannelSpacings[4] PROGMEM = {100, 200, 50, 25};
	
void FM_setRegister(uint8_t reg, uint16_t value) {
     75c:	cf 93       	push	r28
     75e:	df 93       	push	r29
     760:	c6 2f       	mov	r28, r22
     762:	d7 2f       	mov	r29, r23
	i2cMasterUploadBuf(reg);
     764:	2e dd       	rcall	.-1444   	; 0x1c2 <i2cMasterUploadBuf>
	i2cMasterUploadBuf(value>>8);
     766:	8d 2f       	mov	r24, r29
     768:	2c dd       	rcall	.-1448   	; 0x1c2 <i2cMasterUploadBuf>
	reg = (0x00FF & value);
	i2cMasterUploadBuf(reg);
     76a:	8c 2f       	mov	r24, r28
     76c:	2a dd       	rcall	.-1452   	; 0x1c2 <i2cMasterUploadBuf>
	i2cMasterSendBuf(RDA5807M_I2C_ADDR_W);
     76e:	81 e1       	ldi	r24, 0x11	; 17
     770:	3b dd       	rcall	.-1418   	; 0x1e8 <i2cMasterSendBuf>
}
     772:	df 91       	pop	r29
     774:	cf 91       	pop	r28
     776:	08 95       	ret

00000778 <FM_getRegister>:

uint16_t FM_getRegister(uint8_t reg) {
	uint16_t result;
	i2cMasterUploadBuf(reg);
     778:	24 dd       	rcall	.-1464   	; 0x1c2 <i2cMasterUploadBuf>
	i2cMasterReceive(RDA5807M_I2C_ADDR_W, 2);
     77a:	62 e0       	ldi	r22, 0x02	; 2
     77c:	81 e1       	ldi	r24, 0x11	; 17
     77e:	49 dd       	rcall	.-1390   	; 0x212 <i2cMasterReceive>
	for(uint8_t i=0;i<2;i++)
	i2cMasterDownloadBufIndex((uint8_t*)&a[i] , i);
     780:	60 e0       	ldi	r22, 0x00	; 0
     782:	88 ee       	ldi	r24, 0xE8	; 232
     784:	90 e0       	ldi	r25, 0x00	; 0
     786:	62 dd       	rcall	.-1340   	; 0x24c <i2cMasterDownloadBufIndex>
     788:	61 e0       	ldi	r22, 0x01	; 1
     78a:	89 ee       	ldi	r24, 0xE9	; 233
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	5e dd       	rcall	.-1348   	; 0x24c <i2cMasterDownloadBufIndex>
	result = (uint16_t)a[0] << 8;
     790:	e8 ee       	ldi	r30, 0xE8	; 232
     792:	f0 e0       	ldi	r31, 0x00	; 0
     794:	80 81       	ld	r24, Z
     796:	90 e0       	ldi	r25, 0x00	; 0
     798:	98 2f       	mov	r25, r24
     79a:	88 27       	eor	r24, r24
	result |= a[1];
     79c:	21 81       	ldd	r18, Z+1	; 0x01
	return result;
}
     79e:	82 2b       	or	r24, r18
     7a0:	08 95       	ret

000007a2 <FM_updateRegister>:

void FM_updateRegister(uint8_t reg,uint16_t mask, uint16_t value) {
     7a2:	ff 92       	push	r15
     7a4:	0f 93       	push	r16
     7a6:	1f 93       	push	r17
     7a8:	cf 93       	push	r28
     7aa:	df 93       	push	r29
     7ac:	f8 2e       	mov	r15, r24
     7ae:	eb 01       	movw	r28, r22
     7b0:	8a 01       	movw	r16, r20
	FM_setRegister(reg, FM_getRegister(reg) & ~mask | value);
     7b2:	e2 df       	rcall	.-60     	; 0x778 <FM_getRegister>
     7b4:	c0 95       	com	r28
     7b6:	d0 95       	com	r29
     7b8:	8c 23       	and	r24, r28
     7ba:	9d 23       	and	r25, r29
     7bc:	bc 01       	movw	r22, r24
     7be:	60 2b       	or	r22, r16
     7c0:	71 2b       	or	r23, r17
     7c2:	8f 2d       	mov	r24, r15
     7c4:	cb df       	rcall	.-106    	; 0x75c <FM_setRegister>
}
     7c6:	df 91       	pop	r29
     7c8:	cf 91       	pop	r28
     7ca:	1f 91       	pop	r17
     7cc:	0f 91       	pop	r16
     7ce:	ff 90       	pop	r15
     7d0:	08 95       	ret

000007d2 <FM__init>:

void FM__init (void) {
	FM_setRegister(RDA5807M_REG_CONFIG, RDA5807M_FLG_DHIZ | RDA5807M_FLG_DMUTE | RDA5807M_FLG_BASS | RDA5807M_FLG_SEEKUP | RDA5807M_FLG_RDS | RDA5807M_FLG_NEW | RDA5807M_FLG_ENABLE);
     7d2:	6d e0       	ldi	r22, 0x0D	; 13
     7d4:	72 ed       	ldi	r23, 0xD2	; 210
     7d6:	82 e0       	ldi	r24, 0x02	; 2
     7d8:	c1 df       	rcall	.-126    	; 0x75c <FM_setRegister>
     7da:	08 95       	ret

000007dc <FM_setTime>:
}


uint16_t FM_setTime(uint16_t old_time) {
     7dc:	3f 92       	push	r3
     7de:	4f 92       	push	r4
     7e0:	5f 92       	push	r5
     7e2:	6f 92       	push	r6
     7e4:	7f 92       	push	r7
     7e6:	8f 92       	push	r8
     7e8:	9f 92       	push	r9
     7ea:	af 92       	push	r10
     7ec:	bf 92       	push	r11
     7ee:	cf 92       	push	r12
     7f0:	df 92       	push	r13
     7f2:	ef 92       	push	r14
     7f4:	ff 92       	push	r15
     7f6:	0f 93       	push	r16
     7f8:	1f 93       	push	r17
     7fa:	cf 93       	push	r28
     7fc:	df 93       	push	r29
     7fe:	cd b7       	in	r28, 0x3d	; 61
     800:	de b7       	in	r29, 0x3e	; 62
     802:	62 97       	sbiw	r28, 0x12	; 18
     804:	0f b6       	in	r0, 0x3f	; 63
     806:	f8 94       	cli
     808:	de bf       	out	0x3e, r29	; 62
     80a:	0f be       	out	0x3f, r0	; 63
     80c:	cd bf       	out	0x3d, r28	; 61
     80e:	4c 01       	movw	r8, r24
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	
	for(int h=0;h<3;h++)
     810:	c1 2c       	mov	r12, r1
     812:	d1 2c       	mov	r13, r1
uint16_t FM_setTime(uint16_t old_time) {
	
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
     814:	e1 2c       	mov	r14, r1
     816:	f1 2c       	mov	r15, r1
     818:	a1 2c       	mov	r10, r1
     81a:	b1 2c       	mov	r11, r1
			{
				UART_Send_Str("QTime: ");
				UART_Send_Char((mins/60)/10+0x30);
				UART_Send_Char((mins/60)%10+0x30);
				UART_Send_Str(":");
				UART_Send_Char((mins%60)/10+0x30);
     81c:	0f 2e       	mov	r0, r31
     81e:	fc e3       	ldi	r31, 0x3C	; 60
     820:	6f 2e       	mov	r6, r31
     822:	f0 2d       	mov	r31, r0
				UART_Send_Char((mins%60)%10+0x30);
				UART_Send_Char(13);
				time_rds[h] = mins;
				old_time=mins;
				if((h == 2)&((((int)(time_rds[1] - time_rds[0]) == 1)&((int)(time_rds[2] - time_rds[1]) == 1))))
     824:	55 24       	eor	r5, r5
     826:	53 94       	inc	r5
     828:	41 2c       	mov	r4, r1
			{
				mins -= 30 * (offset & 0x1F);
			}
			else
			{
				mins += 30 * (offset & 0x1F);
     82a:	0f 2e       	mov	r0, r31
     82c:	fe e1       	ldi	r31, 0x1E	; 30
     82e:	7f 2e       	mov	r7, r31
     830:	f0 2d       	mov	r31, r0
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	
	for(int h=0;h<3;h++)
	{
		i2cMasterUploadBuf(0x0A);
     832:	8a e0       	ldi	r24, 0x0A	; 10
     834:	c6 dc       	rcall	.-1652   	; 0x1c2 <i2cMasterUploadBuf>
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
     836:	6c e0       	ldi	r22, 0x0C	; 12
     838:	80 e1       	ldi	r24, 0x10	; 16
     83a:	eb dc       	rcall	.-1578   	; 0x212 <i2cMasterReceive>
     83c:	0a ed       	ldi	r16, 0xDA	; 218
     83e:	10 e0       	ldi	r17, 0x00	; 0
		for(uint8_t i=0;i<12;i++)
     840:	31 2c       	mov	r3, r1
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
     842:	63 2d       	mov	r22, r3
     844:	c8 01       	movw	r24, r16
     846:	02 dd       	rcall	.-1532   	; 0x24c <i2cMasterDownloadBufIndex>
	
	for(int h=0;h<3;h++)
	{
		i2cMasterUploadBuf(0x0A);
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
		for(uint8_t i=0;i<12;i++)
     848:	33 94       	inc	r3
     84a:	0f 5f       	subi	r16, 0xFF	; 255
     84c:	1f 4f       	sbci	r17, 0xFF	; 255
     84e:	2c e0       	ldi	r18, 0x0C	; 12
     850:	32 12       	cpse	r3, r18
     852:	f7 cf       	rjmp	.-18     	; 0x842 <FM_setTime+0x66>
     854:	fe 01       	movw	r30, r28
     856:	37 96       	adiw	r30, 0x07	; 7
     858:	20 e0       	ldi	r18, 0x00	; 0
     85a:	30 e0       	ldi	r19, 0x00	; 0
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
		
		for (uint8_t i = 0; i < 6; i++)
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
     85c:	d9 01       	movw	r26, r18
     85e:	a6 52       	subi	r26, 0x26	; 38
     860:	bf 4f       	sbci	r27, 0xFF	; 255
     862:	8c 91       	ld	r24, X
     864:	d9 01       	movw	r26, r18
     866:	a5 52       	subi	r26, 0x25	; 37
     868:	bf 4f       	sbci	r27, 0xFF	; 255
     86a:	4c 91       	ld	r20, X
     86c:	90 e0       	ldi	r25, 0x00	; 0
     86e:	98 2f       	mov	r25, r24
     870:	88 27       	eor	r24, r24
     872:	84 0f       	add	r24, r20
     874:	91 1d       	adc	r25, r1
     876:	81 93       	st	Z+, r24
     878:	91 93       	st	Z+, r25
     87a:	2e 5f       	subi	r18, 0xFE	; 254
     87c:	3f 4f       	sbci	r19, 0xFF	; 255
		i2cMasterUploadBuf(0x0A);
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
		for(uint8_t i=0;i<12;i++)
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
		
		for (uint8_t i = 0; i < 6; i++)
     87e:	2c 30       	cpi	r18, 0x0C	; 12
     880:	31 05       	cpc	r19, r1
     882:	61 f7       	brne	.-40     	; 0x85c <FM_setTime+0x80>
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
		}
		uint16_t block1 = RDS[2];
		uint16_t block2 = RDS[3];
     884:	8d 85       	ldd	r24, Y+13	; 0x0d
     886:	9e 85       	ldd	r25, Y+14	; 0x0e
		uint16_t block4 = RDS[5];	
		uint16_t rdsready = RDS[0] & 0x8000;
		uint16_t rdssynchro = RDS[0] & 0x1000;
		uint16_t rdsblockerror = RDS[1] & 0x000C;
		
		if (rdssynchro != 0x1000){  // RDS not synchronised or tuning changed, reset all the RDS info.
     888:	2f 81       	ldd	r18, Y+7	; 0x07
     88a:	38 85       	ldd	r19, Y+8	; 0x08
     88c:	34 fd       	sbrc	r19, 4
     88e:	02 c0       	rjmp	.+4      	; 0x894 <FM_setTime+0xb8>
			mins = 0;
     890:	e1 2c       	mov	r14, r1
     892:	f1 2c       	mov	r15, r1
		}
		
		uint16_t rdsGroupType = 0x0A | ((block2 & 0xF000) >> 8) | ((block2 & 0x0800) >> 11);
		
		switch (rdsGroupType) {
     894:	9c 01       	movw	r18, r24
     896:	22 27       	eor	r18, r18
     898:	30 7f       	andi	r19, 0xF0	; 240
     89a:	23 2f       	mov	r18, r19
     89c:	33 27       	eor	r19, r19
     89e:	88 27       	eor	r24, r24
     8a0:	98 70       	andi	r25, 0x08	; 8
     8a2:	89 2f       	mov	r24, r25
     8a4:	99 27       	eor	r25, r25
     8a6:	86 95       	lsr	r24
     8a8:	86 95       	lsr	r24
     8aa:	86 95       	lsr	r24
     8ac:	82 2b       	or	r24, r18
     8ae:	93 2b       	or	r25, r19
     8b0:	8a 60       	ori	r24, 0x0A	; 10
     8b2:	8a 34       	cpi	r24, 0x4A	; 74
     8b4:	91 05       	cpc	r25, r1
     8b6:	09 f0       	breq	.+2      	; 0x8ba <FM_setTime+0xde>
     8b8:	fa c0       	rjmp	.+500    	; 0xaae <FM_setTime+0x2d2>
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
		}
		uint16_t block1 = RDS[2];
		uint16_t block2 = RDS[3];
		uint16_t block3 = RDS[4];
     8ba:	4f 85       	ldd	r20, Y+15	; 0x0f
     8bc:	58 89       	ldd	r21, Y+16	; 0x10
		uint16_t block4 = RDS[5];	
     8be:	89 89       	ldd	r24, Y+17	; 0x11
     8c0:	9a 89       	ldd	r25, Y+18	; 0x12
		uint16_t rdsGroupType = 0x0A | ((block2 & 0xF000) >> 8) | ((block2 & 0x0800) >> 11);
		
		switch (rdsGroupType) {
			case 0x4A:
			// РІСЂРµРјСЏ Рё РґР°С‚Р°
			if(rdsblockerror<3)
     8c2:	29 85       	ldd	r18, Y+9	; 0x09
     8c4:	3a 85       	ldd	r19, Y+10	; 0x0a
     8c6:	2c 70       	andi	r18, 0x0C	; 12
     8c8:	33 27       	eor	r19, r19
     8ca:	23 30       	cpi	r18, 0x03	; 3
     8cc:	31 05       	cpc	r19, r1
     8ce:	28 f5       	brcc	.+74     	; 0x91a <FM_setTime+0x13e>
			{ // limit RDS data errors as we have no correction code
				offset = (block4) & 0x003F; // 6 bits
     8d0:	5c 01       	movw	r10, r24
     8d2:	3f e3       	ldi	r19, 0x3F	; 63
     8d4:	a3 22       	and	r10, r19
     8d6:	bb 24       	eor	r11, r11
				mins = (block4 >> 6) & 0x003F; // 6 bits
				mins += 60 * (((block3 & 0x0001) << 4) | ((block4 >> 12) & 0x000F));
     8d8:	41 70       	andi	r20, 0x01	; 1
     8da:	55 27       	eor	r21, r21
     8dc:	42 95       	swap	r20
     8de:	52 95       	swap	r21
     8e0:	50 7f       	andi	r21, 0xF0	; 240
     8e2:	54 27       	eor	r21, r20
     8e4:	40 7f       	andi	r20, 0xF0	; 240
     8e6:	54 27       	eor	r21, r20
     8e8:	9c 01       	movw	r18, r24
     8ea:	23 2f       	mov	r18, r19
     8ec:	33 27       	eor	r19, r19
     8ee:	22 95       	swap	r18
     8f0:	2f 70       	andi	r18, 0x0F	; 15
     8f2:	42 2b       	or	r20, r18
     8f4:	53 2b       	or	r21, r19
     8f6:	64 9e       	mul	r6, r20
     8f8:	70 01       	movw	r14, r0
     8fa:	65 9e       	mul	r6, r21
     8fc:	f0 0c       	add	r15, r0
     8fe:	11 24       	eor	r1, r1
     900:	00 24       	eor	r0, r0
     902:	88 0f       	add	r24, r24
     904:	99 1f       	adc	r25, r25
     906:	00 1c       	adc	r0, r0
     908:	88 0f       	add	r24, r24
     90a:	99 1f       	adc	r25, r25
     90c:	00 1c       	adc	r0, r0
     90e:	89 2f       	mov	r24, r25
     910:	90 2d       	mov	r25, r0
     912:	8f 73       	andi	r24, 0x3F	; 63
     914:	99 27       	eor	r25, r25
     916:	e8 0e       	add	r14, r24
     918:	f9 1e       	adc	r15, r25
			}

			if (offset & 0x20)//Р·РЅР°Рє СЃРґРІРёРіР° С‡Р°СЃРѕРІРѕРіРѕ РїРѕСЏСЃР°, СЃРІРёРі Р·Р°РґР°РµС‚СЃСЏ РїРѕР»СѓС‡Р°СЃР°РјРё
     91a:	a5 fe       	sbrs	r10, 5
     91c:	0b c0       	rjmp	.+22     	; 0x934 <FM_setTime+0x158>
			{
				mins -= 30 * (offset & 0x1F);
     91e:	95 01       	movw	r18, r10
     920:	2f 71       	andi	r18, 0x1F	; 31
     922:	33 27       	eor	r19, r19
     924:	72 9e       	mul	r7, r18
     926:	c0 01       	movw	r24, r0
     928:	73 9e       	mul	r7, r19
     92a:	90 0d       	add	r25, r0
     92c:	11 24       	eor	r1, r1
     92e:	e8 1a       	sub	r14, r24
     930:	f9 0a       	sbc	r15, r25
     932:	0a c0       	rjmp	.+20     	; 0x948 <FM_setTime+0x16c>
			}
			else
			{
				mins += 30 * (offset & 0x1F);
     934:	95 01       	movw	r18, r10
     936:	2f 71       	andi	r18, 0x1F	; 31
     938:	33 27       	eor	r19, r19
     93a:	72 9e       	mul	r7, r18
     93c:	c0 01       	movw	r24, r0
     93e:	73 9e       	mul	r7, r19
     940:	90 0d       	add	r25, r0
     942:	11 24       	eor	r1, r1
     944:	e8 0e       	add	r14, r24
     946:	f9 1e       	adc	r15, r25
			}

			if(!(mins>480) & (mins<=1440))
     948:	81 ee       	ldi	r24, 0xE1	; 225
     94a:	e8 16       	cp	r14, r24
     94c:	81 e0       	ldi	r24, 0x01	; 1
     94e:	f8 06       	cpc	r15, r24
     950:	20 f4       	brcc	.+8      	; 0x95a <FM_setTime+0x17e>
			{
				mins -= 1440;
     952:	90 ea       	ldi	r25, 0xA0	; 160
     954:	e9 1a       	sub	r14, r25
     956:	95 e0       	ldi	r25, 0x05	; 5
     958:	f9 0a       	sbc	r15, r25
			}
			if(old_time!=mins)
     95a:	e8 14       	cp	r14, r8
     95c:	f9 04       	cpc	r15, r9
     95e:	09 f4       	brne	.+2      	; 0x962 <FM_setTime+0x186>
     960:	a1 c0       	rjmp	.+322    	; 0xaa4 <FM_setTime+0x2c8>
			{
				UART_Send_Str("QTime: ");
     962:	8c e7       	ldi	r24, 0x7C	; 124
     964:	90 e0       	ldi	r25, 0x00	; 0
     966:	0e d4       	rcall	.+2076   	; 0x1184 <UART_Send_Str>
				UART_Send_Char((mins/60)/10+0x30);
     968:	97 01       	movw	r18, r14
     96a:	36 95       	lsr	r19
     96c:	27 95       	ror	r18
     96e:	36 95       	lsr	r19
     970:	27 95       	ror	r18
     972:	36 95       	lsr	r19
     974:	27 95       	ror	r18
     976:	af e4       	ldi	r26, 0x4F	; 79
     978:	bb e1       	ldi	r27, 0x1B	; 27
     97a:	42 d4       	rcall	.+2180   	; 0x1200 <__umulhisi3>
     97c:	96 95       	lsr	r25
     97e:	87 95       	ror	r24
     980:	96 95       	lsr	r25
     982:	87 95       	ror	r24
     984:	96 95       	lsr	r25
     986:	87 95       	ror	r24
     988:	80 5d       	subi	r24, 0xD0	; 208
     98a:	f8 d3       	rcall	.+2032   	; 0x117c <UART_Send_Char>
				UART_Send_Char((mins/60)%10+0x30);
     98c:	97 01       	movw	r18, r14
     98e:	a9 e8       	ldi	r26, 0x89	; 137
     990:	b8 e8       	ldi	r27, 0x88	; 136
     992:	36 d4       	rcall	.+2156   	; 0x1200 <__umulhisi3>
     994:	8c 01       	movw	r16, r24
     996:	16 95       	lsr	r17
     998:	07 95       	ror	r16
     99a:	12 95       	swap	r17
     99c:	02 95       	swap	r16
     99e:	0f 70       	andi	r16, 0x0F	; 15
     9a0:	01 27       	eor	r16, r17
     9a2:	1f 70       	andi	r17, 0x0F	; 15
     9a4:	01 27       	eor	r16, r17
     9a6:	98 01       	movw	r18, r16
     9a8:	ad ec       	ldi	r26, 0xCD	; 205
     9aa:	bc ec       	ldi	r27, 0xCC	; 204
     9ac:	29 d4       	rcall	.+2130   	; 0x1200 <__umulhisi3>
     9ae:	96 95       	lsr	r25
     9b0:	87 95       	ror	r24
     9b2:	96 95       	lsr	r25
     9b4:	87 95       	ror	r24
     9b6:	96 95       	lsr	r25
     9b8:	87 95       	ror	r24
     9ba:	9c 01       	movw	r18, r24
     9bc:	22 0f       	add	r18, r18
     9be:	33 1f       	adc	r19, r19
     9c0:	88 0f       	add	r24, r24
     9c2:	99 1f       	adc	r25, r25
     9c4:	88 0f       	add	r24, r24
     9c6:	99 1f       	adc	r25, r25
     9c8:	88 0f       	add	r24, r24
     9ca:	99 1f       	adc	r25, r25
     9cc:	82 0f       	add	r24, r18
     9ce:	93 1f       	adc	r25, r19
     9d0:	98 01       	movw	r18, r16
     9d2:	28 1b       	sub	r18, r24
     9d4:	39 0b       	sbc	r19, r25
     9d6:	c9 01       	movw	r24, r18
     9d8:	80 5d       	subi	r24, 0xD0	; 208
     9da:	d0 d3       	rcall	.+1952   	; 0x117c <UART_Send_Char>
				UART_Send_Str(":");
     9dc:	84 e8       	ldi	r24, 0x84	; 132
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	d1 d3       	rcall	.+1954   	; 0x1184 <UART_Send_Str>
				UART_Send_Char((mins%60)/10+0x30);
     9e2:	60 9e       	mul	r6, r16
     9e4:	c0 01       	movw	r24, r0
     9e6:	61 9e       	mul	r6, r17
     9e8:	90 0d       	add	r25, r0
     9ea:	11 24       	eor	r1, r1
     9ec:	47 01       	movw	r8, r14
     9ee:	88 1a       	sub	r8, r24
     9f0:	99 0a       	sbc	r9, r25
     9f2:	94 01       	movw	r18, r8
     9f4:	ad ec       	ldi	r26, 0xCD	; 205
     9f6:	bc ec       	ldi	r27, 0xCC	; 204
     9f8:	03 d4       	rcall	.+2054   	; 0x1200 <__umulhisi3>
     9fa:	8c 01       	movw	r16, r24
     9fc:	16 95       	lsr	r17
     9fe:	07 95       	ror	r16
     a00:	16 95       	lsr	r17
     a02:	07 95       	ror	r16
     a04:	16 95       	lsr	r17
     a06:	07 95       	ror	r16
     a08:	80 e3       	ldi	r24, 0x30	; 48
     a0a:	80 0f       	add	r24, r16
     a0c:	b7 d3       	rcall	.+1902   	; 0x117c <UART_Send_Char>
				UART_Send_Char((mins%60)%10+0x30);
     a0e:	c8 01       	movw	r24, r16
     a10:	88 0f       	add	r24, r24
     a12:	99 1f       	adc	r25, r25
     a14:	00 0f       	add	r16, r16
     a16:	11 1f       	adc	r17, r17
     a18:	00 0f       	add	r16, r16
     a1a:	11 1f       	adc	r17, r17
     a1c:	00 0f       	add	r16, r16
     a1e:	11 1f       	adc	r17, r17
     a20:	08 0f       	add	r16, r24
     a22:	19 1f       	adc	r17, r25
     a24:	c4 01       	movw	r24, r8
     a26:	80 1b       	sub	r24, r16
     a28:	91 0b       	sbc	r25, r17
     a2a:	80 5d       	subi	r24, 0xD0	; 208
     a2c:	a7 d3       	rcall	.+1870   	; 0x117c <UART_Send_Char>
				UART_Send_Char(13);
     a2e:	8d e0       	ldi	r24, 0x0D	; 13
     a30:	a5 d3       	rcall	.+1866   	; 0x117c <UART_Send_Char>
				time_rds[h] = mins;
     a32:	f6 01       	movw	r30, r12
     a34:	ee 0f       	add	r30, r30
     a36:	ff 1f       	adc	r31, r31
     a38:	81 e0       	ldi	r24, 0x01	; 1
     a3a:	90 e0       	ldi	r25, 0x00	; 0
     a3c:	8c 0f       	add	r24, r28
     a3e:	9d 1f       	adc	r25, r29
     a40:	e8 0f       	add	r30, r24
     a42:	f9 1f       	adc	r31, r25
     a44:	f1 82       	std	Z+1, r15	; 0x01
     a46:	e0 82       	st	Z, r14
				old_time=mins;
				if((h == 2)&((((int)(time_rds[1] - time_rds[0]) == 1)&((int)(time_rds[2] - time_rds[1]) == 1))))
     a48:	4b 81       	ldd	r20, Y+3	; 0x03
     a4a:	5c 81       	ldd	r21, Y+4	; 0x04
     a4c:	89 81       	ldd	r24, Y+1	; 0x01
     a4e:	9a 81       	ldd	r25, Y+2	; 0x02
     a50:	9a 01       	movw	r18, r20
     a52:	28 1b       	sub	r18, r24
     a54:	39 0b       	sbc	r19, r25
     a56:	95 2d       	mov	r25, r5
     a58:	21 30       	cpi	r18, 0x01	; 1
     a5a:	31 05       	cpc	r19, r1
     a5c:	09 f0       	breq	.+2      	; 0xa60 <FM_setTime+0x284>
     a5e:	94 2d       	mov	r25, r4
     a60:	2d 81       	ldd	r18, Y+5	; 0x05
     a62:	3e 81       	ldd	r19, Y+6	; 0x06
     a64:	24 1b       	sub	r18, r20
     a66:	35 0b       	sbc	r19, r21
     a68:	85 2d       	mov	r24, r5
     a6a:	21 30       	cpi	r18, 0x01	; 1
     a6c:	31 05       	cpc	r19, r1
     a6e:	09 f0       	breq	.+2      	; 0xa72 <FM_setTime+0x296>
     a70:	84 2d       	mov	r24, r4
     a72:	89 23       	and	r24, r25
     a74:	41 f0       	breq	.+16     	; 0xa86 <FM_setTime+0x2aa>
     a76:	85 2d       	mov	r24, r5
     a78:	92 e0       	ldi	r25, 0x02	; 2
     a7a:	c9 16       	cp	r12, r25
     a7c:	d1 04       	cpc	r13, r1
     a7e:	09 f0       	breq	.+2      	; 0xa82 <FM_setTime+0x2a6>
     a80:	84 2d       	mov	r24, r4
     a82:	81 11       	cpse	r24, r1
     a84:	24 c0       	rjmp	.+72     	; 0xace <FM_setTime+0x2f2>
				{
					return old_time;
				}
				else
				{
					if(h==2)
     a86:	22 e0       	ldi	r18, 0x02	; 2
     a88:	c2 16       	cp	r12, r18
     a8a:	d1 04       	cpc	r13, r1
     a8c:	a1 f4       	brne	.+40     	; 0xab6 <FM_setTime+0x2da>
					{
						time_rds[0]=0;
     a8e:	1a 82       	std	Y+2, r1	; 0x02
     a90:	19 82       	std	Y+1, r1	; 0x01
						time_rds[1]=0;
     a92:	1c 82       	std	Y+4, r1	; 0x04
     a94:	1b 82       	std	Y+3, r1	; 0x03
						time_rds[2]=0;
     a96:	1e 82       	std	Y+6, r1	; 0x06
     a98:	1d 82       	std	Y+5, r1	; 0x05
     a9a:	47 01       	movw	r8, r14
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	
	for(int h=0;h<3;h++)
     a9c:	cc 24       	eor	r12, r12
     a9e:	c3 94       	inc	r12
     aa0:	d1 2c       	mov	r13, r1
     aa2:	c7 ce       	rjmp	.-626    	; 0x832 <FM_setTime+0x56>
						h=0;
					}
				}
			}
			else
				h--;
     aa4:	31 e0       	ldi	r19, 0x01	; 1
     aa6:	c3 1a       	sub	r12, r19
     aa8:	d1 08       	sbc	r13, r1
     aaa:	47 01       	movw	r8, r14
     aac:	05 c0       	rjmp	.+10     	; 0xab8 <FM_setTime+0x2dc>
			
			break;

			default:
				h--;
     aae:	81 e0       	ldi	r24, 0x01	; 1
     ab0:	c8 1a       	sub	r12, r24
     ab2:	d1 08       	sbc	r13, r1
				break;
     ab4:	01 c0       	rjmp	.+2      	; 0xab8 <FM_setTime+0x2dc>
     ab6:	47 01       	movw	r8, r14
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	
	for(int h=0;h<3;h++)
     ab8:	9f ef       	ldi	r25, 0xFF	; 255
     aba:	c9 1a       	sub	r12, r25
     abc:	d9 0a       	sbc	r13, r25
     abe:	23 e0       	ldi	r18, 0x03	; 3
     ac0:	c2 16       	cp	r12, r18
     ac2:	d1 04       	cpc	r13, r1
     ac4:	0c f4       	brge	.+2      	; 0xac8 <FM_setTime+0x2ec>
     ac6:	b5 ce       	rjmp	.-662    	; 0x832 <FM_setTime+0x56>
			default:
				h--;
				break;
		}
	}
	return 9999;
     ac8:	8f e0       	ldi	r24, 0x0F	; 15
     aca:	97 e2       	ldi	r25, 0x27	; 39
     acc:	02 c0       	rjmp	.+4      	; 0xad2 <FM_setTime+0x2f6>
     ace:	8e 2d       	mov	r24, r14
     ad0:	9f 2d       	mov	r25, r15
}
     ad2:	62 96       	adiw	r28, 0x12	; 18
     ad4:	0f b6       	in	r0, 0x3f	; 63
     ad6:	f8 94       	cli
     ad8:	de bf       	out	0x3e, r29	; 62
     ada:	0f be       	out	0x3f, r0	; 63
     adc:	cd bf       	out	0x3d, r28	; 61
     ade:	df 91       	pop	r29
     ae0:	cf 91       	pop	r28
     ae2:	1f 91       	pop	r17
     ae4:	0f 91       	pop	r16
     ae6:	ff 90       	pop	r15
     ae8:	ef 90       	pop	r14
     aea:	df 90       	pop	r13
     aec:	cf 90       	pop	r12
     aee:	bf 90       	pop	r11
     af0:	af 90       	pop	r10
     af2:	9f 90       	pop	r9
     af4:	8f 90       	pop	r8
     af6:	7f 90       	pop	r7
     af8:	6f 90       	pop	r6
     afa:	5f 90       	pop	r5
     afc:	4f 90       	pop	r4
     afe:	3f 90       	pop	r3
     b00:	08 95       	ret

00000b02 <FM_getBandAndSpacing>:

uint16_t FM_getBandAndSpacing(void) {
	uint8_t band = FM_getRegister(RDA5807M_REG_TUNING) & (RDA5807M_BAND_MASK | RDA5807M_SPACE_MASK);
     b02:	83 e0       	ldi	r24, 0x03	; 3
     b04:	39 de       	rcall	.-910    	; 0x778 <FM_getRegister>
     b06:	28 2f       	mov	r18, r24
     b08:	2f 70       	andi	r18, 0x0F	; 15
	if (band & RDA5807M_BAND_MASK == BAND_EAST && !(FM_getRegister(RDA5807M_REG_BLEND) & RDA5807M_FLG_EASTBAND65M))
	// Lower band limit is 50MHz
	band = (band >> RDA5807M_BAND_SHIFT) + 1;
	else
	band >>= RDA5807M_BAND_SHIFT;
	return ((uint16_t)space<<8 | band);
     b0a:	83 70       	andi	r24, 0x03	; 3
     b0c:	90 e0       	ldi	r25, 0x00	; 0
     b0e:	98 2f       	mov	r25, r24
     b10:	88 27       	eor	r24, r24
     b12:	26 95       	lsr	r18
     b14:	26 95       	lsr	r18
}
     b16:	82 2b       	or	r24, r18
     b18:	08 95       	ret

00000b1a <FM_setFrequency>:

uint8_t FM_setFrequency(uint16_t frequency) {
     b1a:	cf 93       	push	r28
     b1c:	df 93       	push	r29
     b1e:	ec 01       	movw	r28, r24
	uint16_t spaceandband = FM_getBandAndSpacing();
     b20:	f0 df       	rcall	.-32     	; 0xb02 <FM_getBandAndSpacing>
	uint16_t origin = pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]);
     b22:	9c 01       	movw	r18, r24
     b24:	33 27       	eor	r19, r19
     b26:	f9 01       	movw	r30, r18
     b28:	ee 0f       	add	r30, r30
     b2a:	ff 1f       	adc	r31, r31
     b2c:	e2 50       	subi	r30, 0x02	; 2
     b2e:	ff 4f       	sbci	r31, 0xFF	; 255
     b30:	45 91       	lpm	r20, Z+
     b32:	54 91       	lpm	r21, Z
	// Check that specified frequency falls within our current band limits
	if (frequency < origin || frequency > pgm_read_word(&RDA5807M_BandHigherLimits[spaceandband & 0x00FF]))
     b34:	c4 17       	cp	r28, r20
     b36:	d5 07       	cpc	r29, r21
     b38:	08 f4       	brcc	.+2      	; 0xb3c <FM_setFrequency+0x22>
     b3a:	38 c0       	rjmp	.+112    	; 0xbac <FM_setFrequency+0x92>
     b3c:	f9 01       	movw	r30, r18
     b3e:	ee 0f       	add	r30, r30
     b40:	ff 1f       	adc	r31, r31
     b42:	ec 50       	subi	r30, 0x0C	; 12
     b44:	ff 4f       	sbci	r31, 0xFF	; 255
     b46:	25 91       	lpm	r18, Z+
     b48:	34 91       	lpm	r19, Z
     b4a:	2c 17       	cp	r18, r28
     b4c:	3d 07       	cpc	r19, r29
     b4e:	80 f1       	brcs	.+96     	; 0xbb0 <FM_setFrequency+0x96>
	return 1;
	// Adjust start offset
	frequency -= origin;
	uint8_t spacing = pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]);
     b50:	e9 2f       	mov	r30, r25
     b52:	ff 27       	eor	r31, r31
     b54:	ee 0f       	add	r30, r30
     b56:	ff 1f       	adc	r31, r31
     b58:	e4 51       	subi	r30, 0x14	; 20
     b5a:	ff 4f       	sbci	r31, 0xFF	; 255
     b5c:	e4 91       	lpm	r30, Z
	// Check that the given frequency can be tuned given current channel spacing
	if (frequency * 10 % spacing) return 1;
     b5e:	c4 1b       	sub	r28, r20
     b60:	d5 0b       	sbc	r29, r21
     b62:	ce 01       	movw	r24, r28
     b64:	88 0f       	add	r24, r24
     b66:	99 1f       	adc	r25, r25
     b68:	cc 0f       	add	r28, r28
     b6a:	dd 1f       	adc	r29, r29
     b6c:	cc 0f       	add	r28, r28
     b6e:	dd 1f       	adc	r29, r29
     b70:	cc 0f       	add	r28, r28
     b72:	dd 1f       	adc	r29, r29
     b74:	c8 0f       	add	r28, r24
     b76:	d9 1f       	adc	r29, r25
     b78:	f0 e0       	ldi	r31, 0x00	; 0
     b7a:	ce 01       	movw	r24, r28
     b7c:	bf 01       	movw	r22, r30
     b7e:	10 d3       	rcall	.+1568   	; 0x11a0 <__udivmodhi4>
     b80:	89 2b       	or	r24, r25
     b82:	c1 f4       	brne	.+48     	; 0xbb4 <FM_setFrequency+0x9a>
	// Attempt to tune to the requested frequency
	FM_updateRegister(RDA5807M_REG_TUNING, RDA5807M_CHAN_MASK | RDA5807M_FLG_TUNE,((frequency * 10 / spacing) << RDA5807M_CHAN_SHIFT) | RDA5807M_FLG_TUNE);
     b84:	ce 01       	movw	r24, r28
     b86:	bf 01       	movw	r22, r30
     b88:	0b d3       	rcall	.+1558   	; 0x11a0 <__udivmodhi4>
     b8a:	ab 01       	movw	r20, r22
     b8c:	00 24       	eor	r0, r0
     b8e:	56 95       	lsr	r21
     b90:	47 95       	ror	r20
     b92:	07 94       	ror	r0
     b94:	56 95       	lsr	r21
     b96:	47 95       	ror	r20
     b98:	07 94       	ror	r0
     b9a:	54 2f       	mov	r21, r20
     b9c:	40 2d       	mov	r20, r0
     b9e:	40 61       	ori	r20, 0x10	; 16
     ba0:	60 ed       	ldi	r22, 0xD0	; 208
     ba2:	7f ef       	ldi	r23, 0xFF	; 255
     ba4:	83 e0       	ldi	r24, 0x03	; 3
     ba6:	fd dd       	rcall	.-1030   	; 0x7a2 <FM_updateRegister>
	return 0;
     ba8:	80 e0       	ldi	r24, 0x00	; 0
     baa:	05 c0       	rjmp	.+10     	; 0xbb6 <FM_setFrequency+0x9c>
uint8_t FM_setFrequency(uint16_t frequency) {
	uint16_t spaceandband = FM_getBandAndSpacing();
	uint16_t origin = pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]);
	// Check that specified frequency falls within our current band limits
	if (frequency < origin || frequency > pgm_read_word(&RDA5807M_BandHigherLimits[spaceandband & 0x00FF]))
	return 1;
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	03 c0       	rjmp	.+6      	; 0xbb6 <FM_setFrequency+0x9c>
     bb0:	81 e0       	ldi	r24, 0x01	; 1
     bb2:	01 c0       	rjmp	.+2      	; 0xbb6 <FM_setFrequency+0x9c>
	// Adjust start offset
	frequency -= origin;
	uint8_t spacing = pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]);
	// Check that the given frequency can be tuned given current channel spacing
	if (frequency * 10 % spacing) return 1;
     bb4:	81 e0       	ldi	r24, 0x01	; 1
	// Attempt to tune to the requested frequency
	FM_updateRegister(RDA5807M_REG_TUNING, RDA5807M_CHAN_MASK | RDA5807M_FLG_TUNE,((frequency * 10 / spacing) << RDA5807M_CHAN_SHIFT) | RDA5807M_FLG_TUNE);
	return 0;
}
     bb6:	df 91       	pop	r29
     bb8:	cf 91       	pop	r28
     bba:	08 95       	ret

00000bbc <FM_getFrequency>:

uint16_t FM_getFrequency(void) {
     bbc:	0f 93       	push	r16
     bbe:	1f 93       	push	r17
     bc0:	cf 93       	push	r28
     bc2:	df 93       	push	r29
	uint16_t spaceandband = FM_getBandAndSpacing();
     bc4:	9e df       	rcall	.-196    	; 0xb02 <FM_getBandAndSpacing>
     bc6:	ec 01       	movw	r28, r24
	return pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]) +
     bc8:	fc 01       	movw	r30, r24
     bca:	ff 27       	eor	r31, r31
     bcc:	ee 0f       	add	r30, r30
     bce:	ff 1f       	adc	r31, r31
     bd0:	e2 50       	subi	r30, 0x02	; 2
     bd2:	ff 4f       	sbci	r31, 0xFF	; 255
     bd4:	05 91       	lpm	r16, Z+
     bd6:	14 91       	lpm	r17, Z
	(FM_getRegister(RDA5807M_REG_STATUS) & RDA5807M_READCHAN_MASK) *
     bd8:	8a e0       	ldi	r24, 0x0A	; 10
     bda:	ce dd       	rcall	.-1124   	; 0x778 <FM_getRegister>
	pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]) /	10;
     bdc:	ed 2f       	mov	r30, r29
     bde:	ff 27       	eor	r31, r31
     be0:	ee 0f       	add	r30, r30
     be2:	ff 1f       	adc	r31, r31
     be4:	e4 51       	subi	r30, 0x14	; 20
     be6:	ff 4f       	sbci	r31, 0xFF	; 255
     be8:	e4 91       	lpm	r30, Z
	return 0;
}

uint16_t FM_getFrequency(void) {
	uint16_t spaceandband = FM_getBandAndSpacing();
	return pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]) +
     bea:	93 70       	andi	r25, 0x03	; 3
     bec:	e8 9f       	mul	r30, r24
     bee:	90 01       	movw	r18, r0
     bf0:	e9 9f       	mul	r30, r25
     bf2:	30 0d       	add	r19, r0
     bf4:	11 24       	eor	r1, r1
     bf6:	ad ec       	ldi	r26, 0xCD	; 205
     bf8:	bc ec       	ldi	r27, 0xCC	; 204
     bfa:	02 d3       	rcall	.+1540   	; 0x1200 <__umulhisi3>
     bfc:	96 95       	lsr	r25
     bfe:	87 95       	ror	r24
     c00:	96 95       	lsr	r25
     c02:	87 95       	ror	r24
     c04:	96 95       	lsr	r25
     c06:	87 95       	ror	r24
	(FM_getRegister(RDA5807M_REG_STATUS) & RDA5807M_READCHAN_MASK) *
	pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]) /	10;
}
     c08:	80 0f       	add	r24, r16
     c0a:	91 1f       	adc	r25, r17
     c0c:	df 91       	pop	r29
     c0e:	cf 91       	pop	r28
     c10:	1f 91       	pop	r17
     c12:	0f 91       	pop	r16
     c14:	08 95       	ret

00000c16 <FM_getRSSI>:

uint8_t FM_getRSSI(void) {
	return (FM_getRegister(RDA5807M_REG_RSSI) & RDA5807M_RSSI_MASK) >> RDA5807M_RSSI_SHIFT;
     c16:	8b e0       	ldi	r24, 0x0B	; 11
     c18:	af dd       	rcall	.-1186   	; 0x778 <FM_getRegister>
}
     c1a:	89 2f       	mov	r24, r25
     c1c:	86 95       	lsr	r24
     c1e:	08 95       	ret

00000c20 <SEEK_FOR_RDS>:

struct max_station station = {0,0};
	
uint16_t SEEK_FOR_RDS()
{
     c20:	2f 92       	push	r2
     c22:	3f 92       	push	r3
     c24:	4f 92       	push	r4
     c26:	5f 92       	push	r5
     c28:	6f 92       	push	r6
     c2a:	7f 92       	push	r7
     c2c:	8f 92       	push	r8
     c2e:	9f 92       	push	r9
     c30:	af 92       	push	r10
     c32:	bf 92       	push	r11
     c34:	cf 92       	push	r12
     c36:	df 92       	push	r13
     c38:	ef 92       	push	r14
     c3a:	ff 92       	push	r15
     c3c:	0f 93       	push	r16
     c3e:	1f 93       	push	r17
     c40:	cf 93       	push	r28
     c42:	df 93       	push	r29
     c44:	00 d0       	rcall	.+0      	; 0xc46 <SEEK_FOR_RDS+0x26>
     c46:	00 d0       	rcall	.+0      	; 0xc48 <SEEK_FOR_RDS+0x28>
     c48:	cd b7       	in	r28, 0x3d	; 61
     c4a:	de b7       	in	r29, 0x3e	; 62
     c4c:	24 e1       	ldi	r18, 0x14	; 20
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	3a 83       	std	Y+2, r19	; 0x02
     c52:	29 83       	std	Y+1, r18	; 0x01
		uint16_t temp1 = tempw%100000;
		uint16_t temp2 = temp1;
		tempw = temp1/1000;
		UART_Send_Char(tempw/10 + 0x30);
		UART_Send_Char(tempw%10 + 0x30);
		temp1 = temp1 % 1000;
     c54:	0f 2e       	mov	r0, r31
     c56:	f8 ee       	ldi	r31, 0xE8	; 232
     c58:	ef 2e       	mov	r14, r31
     c5a:	f3 e0       	ldi	r31, 0x03	; 3
     c5c:	ff 2e       	mov	r15, r31
     c5e:	f0 2d       	mov	r31, r0
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
		tempw = temp1 % 100;
     c60:	0f 2e       	mov	r0, r31
     c62:	f4 e6       	ldi	r31, 0x64	; 100
     c64:	bf 2e       	mov	r11, r31
     c66:	f0 2d       	mov	r31, r0
	char grp, ver;
	uint8_t ending = 0;
	uint16_t iter = 0;
	while(ending==0)
	{
		FM_updateRegister(RDA5807M_REG_CONFIG,(RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE), (RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE));
     c68:	40 e8       	ldi	r20, 0x80	; 128
     c6a:	53 e0       	ldi	r21, 0x03	; 3
     c6c:	60 e8       	ldi	r22, 0x80	; 128
     c6e:	73 e0       	ldi	r23, 0x03	; 3
     c70:	82 e0       	ldi	r24, 0x02	; 2
     c72:	97 dd       	rcall	.-1234   	; 0x7a2 <FM_updateRegister>
     c74:	87 ea       	ldi	r24, 0xA7	; 167
     c76:	91 e6       	ldi	r25, 0x61	; 97
     c78:	01 97       	sbiw	r24, 0x01	; 1
     c7a:	f1 f7       	brne	.-4      	; 0xc78 <SEEK_FOR_RDS+0x58>
     c7c:	00 c0       	rjmp	.+0      	; 0xc7e <SEEK_FOR_RDS+0x5e>
     c7e:	00 00       	nop
		tempw = 0;
		tempq = 0;
		while(!(((tempw&0x4000)>>14)&((tempq&0x0080)>>7)))
		{
			_delay_ms(100);
			tempw = FM_getRegister(0x0A); //РѕР¶РёРґР°РЅРёРµ Р·Р°РІРµСЂС€РµРЅРёСЏ РЅР°СЃС‚СЂРѕР№РєРё
     c80:	8a e0       	ldi	r24, 0x0A	; 10
     c82:	7a dd       	rcall	.-1292   	; 0x778 <FM_getRegister>
     c84:	9c 83       	std	Y+4, r25	; 0x04
     c86:	8b 83       	std	Y+3, r24	; 0x03
			tempq = FM_getRegister(0x0B);
     c88:	8b e0       	ldi	r24, 0x0B	; 11
     c8a:	76 dd       	rcall	.-1300   	; 0x778 <FM_getRegister>
	while(ending==0)
	{
		FM_updateRegister(RDA5807M_REG_CONFIG,(RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE), (RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE));
		tempw = 0;
		tempq = 0;
		while(!(((tempw&0x4000)>>14)&((tempq&0x0080)>>7)))
     c8c:	eb 81       	ldd	r30, Y+3	; 0x03
     c8e:	fc 81       	ldd	r31, Y+4	; 0x04
     c90:	e4 e0       	ldi	r30, 0x04	; 4
     c92:	fe 9f       	mul	r31, r30
     c94:	e1 2d       	mov	r30, r1
     c96:	ff 27       	eor	r31, r31
     c98:	11 24       	eor	r1, r1
     c9a:	87 fb       	bst	r24, 7
     c9c:	00 27       	eor	r16, r16
     c9e:	00 f9       	bld	r16, 0
     ca0:	10 e0       	ldi	r17, 0x00	; 0
     ca2:	e0 23       	and	r30, r16
     ca4:	f1 23       	and	r31, r17
     ca6:	ef 2b       	or	r30, r31
     ca8:	29 f3       	breq	.-54     	; 0xc74 <SEEK_FOR_RDS+0x54>
		{
			_delay_ms(100);
			tempw = FM_getRegister(0x0A); //РѕР¶РёРґР°РЅРёРµ Р·Р°РІРµСЂС€РµРЅРёСЏ РЅР°СЃС‚СЂРѕР№РєРё
			tempq = FM_getRegister(0x0B);
		}
		UART_Send_Str("found! ");
     caa:	86 e8       	ldi	r24, 0x86	; 134
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	6a d2       	rcall	.+1236   	; 0x1184 <UART_Send_Str>
		tempw = FM_getFrequency();
     cb0:	85 df       	rcall	.-246    	; 0xbbc <FM_getFrequency>
			
		uint16_t temp1 = tempw%100000;
     cb2:	bc 01       	movw	r22, r24
     cb4:	80 e0       	ldi	r24, 0x00	; 0
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	20 ea       	ldi	r18, 0xA0	; 160
     cba:	36 e8       	ldi	r19, 0x86	; 134
     cbc:	41 e0       	ldi	r20, 0x01	; 1
     cbe:	50 e0       	ldi	r21, 0x00	; 0
     cc0:	83 d2       	rcall	.+1286   	; 0x11c8 <__divmodsi4>
     cc2:	2b 01       	movw	r4, r22
     cc4:	3c 01       	movw	r6, r24
		uint16_t temp2 = temp1;
		tempw = temp1/1000;
		UART_Send_Char(tempw/10 + 0x30);
     cc6:	9b 01       	movw	r18, r22
     cc8:	32 95       	swap	r19
     cca:	22 95       	swap	r18
     ccc:	2f 70       	andi	r18, 0x0F	; 15
     cce:	23 27       	eor	r18, r19
     cd0:	3f 70       	andi	r19, 0x0F	; 15
     cd2:	23 27       	eor	r18, r19
     cd4:	a7 e4       	ldi	r26, 0x47	; 71
     cd6:	b3 e0       	ldi	r27, 0x03	; 3
     cd8:	93 d2       	rcall	.+1318   	; 0x1200 <__umulhisi3>
     cda:	96 95       	lsr	r25
     cdc:	87 95       	ror	r24
     cde:	96 95       	lsr	r25
     ce0:	87 95       	ror	r24
     ce2:	96 95       	lsr	r25
     ce4:	87 95       	ror	r24
     ce6:	80 5d       	subi	r24, 0xD0	; 208
     ce8:	49 d2       	rcall	.+1170   	; 0x117c <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
     cea:	92 01       	movw	r18, r4
     cec:	36 95       	lsr	r19
     cee:	27 95       	ror	r18
     cf0:	36 95       	lsr	r19
     cf2:	27 95       	ror	r18
     cf4:	36 95       	lsr	r19
     cf6:	27 95       	ror	r18
     cf8:	a5 ec       	ldi	r26, 0xC5	; 197
     cfa:	b0 e2       	ldi	r27, 0x20	; 32
     cfc:	81 d2       	rcall	.+1282   	; 0x1200 <__umulhisi3>
     cfe:	92 95       	swap	r25
     d00:	82 95       	swap	r24
     d02:	8f 70       	andi	r24, 0x0F	; 15
     d04:	89 27       	eor	r24, r25
     d06:	9f 70       	andi	r25, 0x0F	; 15
     d08:	89 27       	eor	r24, r25
     d0a:	9c 83       	std	Y+4, r25	; 0x04
     d0c:	8b 83       	std	Y+3, r24	; 0x03
     d0e:	9c 01       	movw	r18, r24
     d10:	ad ec       	ldi	r26, 0xCD	; 205
     d12:	bc ec       	ldi	r27, 0xCC	; 204
     d14:	75 d2       	rcall	.+1258   	; 0x1200 <__umulhisi3>
     d16:	96 95       	lsr	r25
     d18:	87 95       	ror	r24
     d1a:	96 95       	lsr	r25
     d1c:	87 95       	ror	r24
     d1e:	96 95       	lsr	r25
     d20:	87 95       	ror	r24
     d22:	9c 01       	movw	r18, r24
     d24:	22 0f       	add	r18, r18
     d26:	33 1f       	adc	r19, r19
     d28:	88 0f       	add	r24, r24
     d2a:	99 1f       	adc	r25, r25
     d2c:	88 0f       	add	r24, r24
     d2e:	99 1f       	adc	r25, r25
     d30:	88 0f       	add	r24, r24
     d32:	99 1f       	adc	r25, r25
     d34:	82 0f       	add	r24, r18
     d36:	93 1f       	adc	r25, r19
     d38:	2b 81       	ldd	r18, Y+3	; 0x03
     d3a:	3c 81       	ldd	r19, Y+4	; 0x04
     d3c:	28 1b       	sub	r18, r24
     d3e:	39 0b       	sbc	r19, r25
     d40:	c9 01       	movw	r24, r18
     d42:	80 5d       	subi	r24, 0xD0	; 208
     d44:	1b d2       	rcall	.+1078   	; 0x117c <UART_Send_Char>
		temp1 = temp1 % 1000;
     d46:	eb 81       	ldd	r30, Y+3	; 0x03
     d48:	fc 81       	ldd	r31, Y+4	; 0x04
     d4a:	ee 9d       	mul	r30, r14
     d4c:	c0 01       	movw	r24, r0
     d4e:	ef 9d       	mul	r30, r15
     d50:	90 0d       	add	r25, r0
     d52:	fe 9d       	mul	r31, r14
     d54:	90 0d       	add	r25, r0
     d56:	11 24       	eor	r1, r1
     d58:	92 01       	movw	r18, r4
     d5a:	28 1b       	sub	r18, r24
     d5c:	39 0b       	sbc	r19, r25
     d5e:	3c 83       	std	Y+4, r19	; 0x04
     d60:	2b 83       	std	Y+3, r18	; 0x03
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
     d62:	36 95       	lsr	r19
     d64:	27 95       	ror	r18
     d66:	36 95       	lsr	r19
     d68:	27 95       	ror	r18
     d6a:	ab e7       	ldi	r26, 0x7B	; 123
     d6c:	b4 e1       	ldi	r27, 0x14	; 20
     d6e:	48 d2       	rcall	.+1168   	; 0x1200 <__umulhisi3>
     d70:	6c 01       	movw	r12, r24
     d72:	d6 94       	lsr	r13
     d74:	c7 94       	ror	r12
     d76:	80 e3       	ldi	r24, 0x30	; 48
     d78:	8c 0d       	add	r24, r12
     d7a:	00 d2       	rcall	.+1024   	; 0x117c <UART_Send_Char>
		tempw = temp1 % 100;
     d7c:	bc 9c       	mul	r11, r12
     d7e:	c0 01       	movw	r24, r0
     d80:	bd 9c       	mul	r11, r13
     d82:	90 0d       	add	r25, r0
     d84:	11 24       	eor	r1, r1
     d86:	eb 81       	ldd	r30, Y+3	; 0x03
     d88:	fc 81       	ldd	r31, Y+4	; 0x04
     d8a:	e8 1b       	sub	r30, r24
     d8c:	f9 0b       	sbc	r31, r25
     d8e:	fc 83       	std	Y+4, r31	; 0x04
     d90:	eb 83       	std	Y+3, r30	; 0x03
		UART_Send_Char(tempw/10 + 0x30);
     d92:	9f 01       	movw	r18, r30
     d94:	ad ec       	ldi	r26, 0xCD	; 205
     d96:	bc ec       	ldi	r27, 0xCC	; 204
     d98:	33 d2       	rcall	.+1126   	; 0x1200 <__umulhisi3>
     d9a:	6c 01       	movw	r12, r24
     d9c:	d6 94       	lsr	r13
     d9e:	c7 94       	ror	r12
     da0:	d6 94       	lsr	r13
     da2:	c7 94       	ror	r12
     da4:	d6 94       	lsr	r13
     da6:	c7 94       	ror	r12
     da8:	80 e3       	ldi	r24, 0x30	; 48
     daa:	8c 0d       	add	r24, r12
     dac:	e7 d1       	rcall	.+974    	; 0x117c <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
     dae:	c6 01       	movw	r24, r12
     db0:	88 0f       	add	r24, r24
     db2:	99 1f       	adc	r25, r25
     db4:	cc 0c       	add	r12, r12
     db6:	dd 1c       	adc	r13, r13
     db8:	cc 0c       	add	r12, r12
     dba:	dd 1c       	adc	r13, r13
     dbc:	cc 0c       	add	r12, r12
     dbe:	dd 1c       	adc	r13, r13
     dc0:	c8 0e       	add	r12, r24
     dc2:	d9 1e       	adc	r13, r25
     dc4:	8b 81       	ldd	r24, Y+3	; 0x03
     dc6:	9c 81       	ldd	r25, Y+4	; 0x04
     dc8:	8c 19       	sub	r24, r12
     dca:	9d 09       	sbc	r25, r13
     dcc:	80 5d       	subi	r24, 0xD0	; 208
     dce:	d6 d1       	rcall	.+940    	; 0x117c <UART_Send_Char>
			
		UART_Send_Str(" MHz ");
     dd0:	8e e8       	ldi	r24, 0x8E	; 142
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	d7 d1       	rcall	.+942    	; 0x1184 <UART_Send_Str>
			
		tempw = FM_getRSSI();
     dd6:	1f df       	rcall	.-450    	; 0xc16 <FM_getRSSI>
     dd8:	a8 2e       	mov	r10, r24
     dda:	88 2e       	mov	r8, r24
     ddc:	91 2c       	mov	r9, r1
		temp1 = tempw;
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
     dde:	94 01       	movw	r18, r8
     de0:	36 95       	lsr	r19
     de2:	27 95       	ror	r18
     de4:	36 95       	lsr	r19
     de6:	27 95       	ror	r18
     de8:	ab e7       	ldi	r26, 0x7B	; 123
     dea:	b4 e1       	ldi	r27, 0x14	; 20
     dec:	09 d2       	rcall	.+1042   	; 0x1200 <__umulhisi3>
     dee:	96 95       	lsr	r25
     df0:	87 95       	ror	r24
     df2:	9c 83       	std	Y+4, r25	; 0x04
     df4:	8b 83       	std	Y+3, r24	; 0x03
     df6:	8b 81       	ldd	r24, Y+3	; 0x03
     df8:	80 5d       	subi	r24, 0xD0	; 208
     dfa:	c0 d1       	rcall	.+896    	; 0x117c <UART_Send_Char>
		tempw = temp1 % 100;
     dfc:	2b 81       	ldd	r18, Y+3	; 0x03
     dfe:	3c 81       	ldd	r19, Y+4	; 0x04
     e00:	b2 9e       	mul	r11, r18
     e02:	c0 01       	movw	r24, r0
     e04:	b3 9e       	mul	r11, r19
     e06:	90 0d       	add	r25, r0
     e08:	11 24       	eor	r1, r1
     e0a:	64 01       	movw	r12, r8
     e0c:	c8 1a       	sub	r12, r24
     e0e:	d9 0a       	sbc	r13, r25
		UART_Send_Char(tempw/10 + 0x30);
     e10:	96 01       	movw	r18, r12
     e12:	ad ec       	ldi	r26, 0xCD	; 205
     e14:	bc ec       	ldi	r27, 0xCC	; 204
     e16:	f4 d1       	rcall	.+1000   	; 0x1200 <__umulhisi3>
     e18:	96 95       	lsr	r25
     e1a:	87 95       	ror	r24
     e1c:	96 95       	lsr	r25
     e1e:	87 95       	ror	r24
     e20:	96 95       	lsr	r25
     e22:	87 95       	ror	r24
     e24:	9c 83       	std	Y+4, r25	; 0x04
     e26:	8b 83       	std	Y+3, r24	; 0x03
     e28:	8b 81       	ldd	r24, Y+3	; 0x03
     e2a:	80 5d       	subi	r24, 0xD0	; 208
     e2c:	a7 d1       	rcall	.+846    	; 0x117c <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
     e2e:	8b 81       	ldd	r24, Y+3	; 0x03
     e30:	9c 81       	ldd	r25, Y+4	; 0x04
     e32:	88 0f       	add	r24, r24
     e34:	99 1f       	adc	r25, r25
     e36:	eb 81       	ldd	r30, Y+3	; 0x03
     e38:	fc 81       	ldd	r31, Y+4	; 0x04
     e3a:	ee 0f       	add	r30, r30
     e3c:	ff 1f       	adc	r31, r31
     e3e:	ee 0f       	add	r30, r30
     e40:	ff 1f       	adc	r31, r31
     e42:	ee 0f       	add	r30, r30
     e44:	ff 1f       	adc	r31, r31
     e46:	e8 0f       	add	r30, r24
     e48:	f9 1f       	adc	r31, r25
     e4a:	c6 01       	movw	r24, r12
     e4c:	8e 1b       	sub	r24, r30
     e4e:	9f 0b       	sbc	r25, r31
     e50:	80 5d       	subi	r24, 0xD0	; 208
     e52:	94 d1       	rcall	.+808    	; 0x117c <UART_Send_Char>
		UART_Send_Str(" LEVEL \r\n");
     e54:	84 e9       	ldi	r24, 0x94	; 148
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	95 d1       	rcall	.+810    	; 0x1184 <UART_Send_Str>
		
		tempw = FM_getRegister(0x0A);
     e5a:	8a e0       	ldi	r24, 0x0A	; 10
     e5c:	8d dc       	rcall	.-1766   	; 0x778 <FM_getRegister>
		if((tempw&0x8000)>>15)
     e5e:	99 23       	and	r25, r25
     e60:	0c f0       	brlt	.+2      	; 0xe64 <SEEK_FOR_RDS+0x244>
     e62:	02 cf       	rjmp	.-508    	; 0xc68 <SEEK_FOR_RDS+0x48>
		{
			UART_Send_Str("RDS! \r\n");
     e64:	8e e9       	ldi	r24, 0x9E	; 158
     e66:	90 e0       	ldi	r25, 0x00	; 0
     e68:	8d d1       	rcall	.+794    	; 0x1184 <UART_Send_Str>
			iter++;
			if(temp1>station.rssi)
     e6a:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <station+0x2>
     e6e:	90 e0       	ldi	r25, 0x00	; 0
     e70:	88 15       	cp	r24, r8
     e72:	99 05       	cpc	r25, r9
     e74:	30 f4       	brcc	.+12     	; 0xe82 <SEEK_FOR_RDS+0x262>
			{
				station.rssi = temp1;
     e76:	a0 92 d9 00 	sts	0x00D9, r10	; 0x8000d9 <station+0x2>
				station.freq = temp2;
     e7a:	e7 ed       	ldi	r30, 0xD7	; 215
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	51 82       	std	Z+1, r5	; 0x01
     e80:	40 82       	st	Z, r4
     e82:	29 81       	ldd	r18, Y+1	; 0x01
     e84:	3a 81       	ldd	r19, Y+2	; 0x02
     e86:	21 50       	subi	r18, 0x01	; 1
     e88:	31 09       	sbc	r19, r1
     e8a:	3a 83       	std	Y+2, r19	; 0x02
     e8c:	29 83       	std	Y+1, r18	; 0x01
			}
				
			if(iter == SEARCH_ITER)
     e8e:	23 2b       	or	r18, r19
     e90:	09 f0       	breq	.+2      	; 0xe94 <SEEK_FOR_RDS+0x274>
     e92:	ea ce       	rjmp	.-556    	; 0xc68 <SEEK_FOR_RDS+0x48>
			{
				UART_Send_Str("\nSet: ");
     e94:	86 ea       	ldi	r24, 0xA6	; 166
     e96:	90 e0       	ldi	r25, 0x00	; 0
     e98:	75 d1       	rcall	.+746    	; 0x1184 <UART_Send_Str>
				UART_Send_Char(station.freq/10000 + 0x30);
     e9a:	e7 ed       	ldi	r30, 0xD7	; 215
     e9c:	f0 e0       	ldi	r31, 0x00	; 0
     e9e:	20 81       	ld	r18, Z
     ea0:	31 81       	ldd	r19, Z+1	; 0x01
     ea2:	32 95       	swap	r19
     ea4:	22 95       	swap	r18
     ea6:	2f 70       	andi	r18, 0x0F	; 15
     ea8:	23 27       	eor	r18, r19
     eaa:	3f 70       	andi	r19, 0x0F	; 15
     eac:	23 27       	eor	r18, r19
     eae:	a7 e4       	ldi	r26, 0x47	; 71
     eb0:	b3 e0       	ldi	r27, 0x03	; 3
     eb2:	a6 d1       	rcall	.+844    	; 0x1200 <__umulhisi3>
     eb4:	96 95       	lsr	r25
     eb6:	87 95       	ror	r24
     eb8:	96 95       	lsr	r25
     eba:	87 95       	ror	r24
     ebc:	96 95       	lsr	r25
     ebe:	87 95       	ror	r24
     ec0:	80 5d       	subi	r24, 0xD0	; 208
     ec2:	5c d1       	rcall	.+696    	; 0x117c <UART_Send_Char>
				UART_Send_Char(((station.freq%10000)/1000) + 0x30);
     ec4:	e7 ed       	ldi	r30, 0xD7	; 215
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	40 81       	ld	r20, Z
     eca:	51 81       	ldd	r21, Z+1	; 0x01
     ecc:	9a 01       	movw	r18, r20
     ece:	32 95       	swap	r19
     ed0:	22 95       	swap	r18
     ed2:	2f 70       	andi	r18, 0x0F	; 15
     ed4:	23 27       	eor	r18, r19
     ed6:	3f 70       	andi	r19, 0x0F	; 15
     ed8:	23 27       	eor	r18, r19
     eda:	a7 e4       	ldi	r26, 0x47	; 71
     edc:	b3 e0       	ldi	r27, 0x03	; 3
     ede:	90 d1       	rcall	.+800    	; 0x1200 <__umulhisi3>
     ee0:	96 95       	lsr	r25
     ee2:	87 95       	ror	r24
     ee4:	96 95       	lsr	r25
     ee6:	87 95       	ror	r24
     ee8:	96 95       	lsr	r25
     eea:	87 95       	ror	r24
     eec:	0f 2e       	mov	r0, r31
     eee:	f0 e1       	ldi	r31, 0x10	; 16
     ef0:	ef 2e       	mov	r14, r31
     ef2:	f7 e2       	ldi	r31, 0x27	; 39
     ef4:	ff 2e       	mov	r15, r31
     ef6:	f0 2d       	mov	r31, r0
     ef8:	8e 9d       	mul	r24, r14
     efa:	90 01       	movw	r18, r0
     efc:	8f 9d       	mul	r24, r15
     efe:	30 0d       	add	r19, r0
     f00:	9e 9d       	mul	r25, r14
     f02:	30 0d       	add	r19, r0
     f04:	11 24       	eor	r1, r1
     f06:	ca 01       	movw	r24, r20
     f08:	82 1b       	sub	r24, r18
     f0a:	93 0b       	sbc	r25, r19
     f0c:	9c 01       	movw	r18, r24
     f0e:	36 95       	lsr	r19
     f10:	27 95       	ror	r18
     f12:	36 95       	lsr	r19
     f14:	27 95       	ror	r18
     f16:	36 95       	lsr	r19
     f18:	27 95       	ror	r18
     f1a:	a5 ec       	ldi	r26, 0xC5	; 197
     f1c:	b0 e2       	ldi	r27, 0x20	; 32
     f1e:	70 d1       	rcall	.+736    	; 0x1200 <__umulhisi3>
     f20:	92 95       	swap	r25
     f22:	82 95       	swap	r24
     f24:	8f 70       	andi	r24, 0x0F	; 15
     f26:	89 27       	eor	r24, r25
     f28:	9f 70       	andi	r25, 0x0F	; 15
     f2a:	89 27       	eor	r24, r25
     f2c:	80 5d       	subi	r24, 0xD0	; 208
     f2e:	26 d1       	rcall	.+588    	; 0x117c <UART_Send_Char>
				UART_Send_Char(((station.freq%10000)%1000)/100 + 0x30);
     f30:	e7 ed       	ldi	r30, 0xD7	; 215
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	40 81       	ld	r20, Z
     f36:	51 81       	ldd	r21, Z+1	; 0x01
     f38:	9a 01       	movw	r18, r20
     f3a:	32 95       	swap	r19
     f3c:	22 95       	swap	r18
     f3e:	2f 70       	andi	r18, 0x0F	; 15
     f40:	23 27       	eor	r18, r19
     f42:	3f 70       	andi	r19, 0x0F	; 15
     f44:	23 27       	eor	r18, r19
     f46:	a7 e4       	ldi	r26, 0x47	; 71
     f48:	b3 e0       	ldi	r27, 0x03	; 3
     f4a:	5a d1       	rcall	.+692    	; 0x1200 <__umulhisi3>
     f4c:	96 95       	lsr	r25
     f4e:	87 95       	ror	r24
     f50:	96 95       	lsr	r25
     f52:	87 95       	ror	r24
     f54:	96 95       	lsr	r25
     f56:	87 95       	ror	r24
     f58:	8e 9d       	mul	r24, r14
     f5a:	90 01       	movw	r18, r0
     f5c:	8f 9d       	mul	r24, r15
     f5e:	30 0d       	add	r19, r0
     f60:	9e 9d       	mul	r25, r14
     f62:	30 0d       	add	r19, r0
     f64:	11 24       	eor	r1, r1
     f66:	42 1b       	sub	r20, r18
     f68:	53 0b       	sbc	r21, r19
     f6a:	9a 01       	movw	r18, r20
     f6c:	36 95       	lsr	r19
     f6e:	27 95       	ror	r18
     f70:	36 95       	lsr	r19
     f72:	27 95       	ror	r18
     f74:	36 95       	lsr	r19
     f76:	27 95       	ror	r18
     f78:	a5 ec       	ldi	r26, 0xC5	; 197
     f7a:	b0 e2       	ldi	r27, 0x20	; 32
     f7c:	41 d1       	rcall	.+642    	; 0x1200 <__umulhisi3>
     f7e:	92 95       	swap	r25
     f80:	82 95       	swap	r24
     f82:	8f 70       	andi	r24, 0x0F	; 15
     f84:	89 27       	eor	r24, r25
     f86:	9f 70       	andi	r25, 0x0F	; 15
     f88:	89 27       	eor	r24, r25
     f8a:	08 ee       	ldi	r16, 0xE8	; 232
     f8c:	13 e0       	ldi	r17, 0x03	; 3
     f8e:	80 9f       	mul	r24, r16
     f90:	90 01       	movw	r18, r0
     f92:	81 9f       	mul	r24, r17
     f94:	30 0d       	add	r19, r0
     f96:	90 9f       	mul	r25, r16
     f98:	30 0d       	add	r19, r0
     f9a:	11 24       	eor	r1, r1
     f9c:	ca 01       	movw	r24, r20
     f9e:	82 1b       	sub	r24, r18
     fa0:	93 0b       	sbc	r25, r19
     fa2:	9c 01       	movw	r18, r24
     fa4:	36 95       	lsr	r19
     fa6:	27 95       	ror	r18
     fa8:	36 95       	lsr	r19
     faa:	27 95       	ror	r18
     fac:	ab e7       	ldi	r26, 0x7B	; 123
     fae:	b4 e1       	ldi	r27, 0x14	; 20
     fb0:	27 d1       	rcall	.+590    	; 0x1200 <__umulhisi3>
     fb2:	96 95       	lsr	r25
     fb4:	87 95       	ror	r24
     fb6:	80 5d       	subi	r24, 0xD0	; 208
     fb8:	e1 d0       	rcall	.+450    	; 0x117c <UART_Send_Char>
				UART_Send_Char((((station.freq%10000)%1000)%100)/10 + 0x30);
     fba:	e7 ed       	ldi	r30, 0xD7	; 215
     fbc:	f0 e0       	ldi	r31, 0x00	; 0
     fbe:	40 81       	ld	r20, Z
     fc0:	51 81       	ldd	r21, Z+1	; 0x01
     fc2:	9a 01       	movw	r18, r20
     fc4:	32 95       	swap	r19
     fc6:	22 95       	swap	r18
     fc8:	2f 70       	andi	r18, 0x0F	; 15
     fca:	23 27       	eor	r18, r19
     fcc:	3f 70       	andi	r19, 0x0F	; 15
     fce:	23 27       	eor	r18, r19
     fd0:	a7 e4       	ldi	r26, 0x47	; 71
     fd2:	b3 e0       	ldi	r27, 0x03	; 3
     fd4:	15 d1       	rcall	.+554    	; 0x1200 <__umulhisi3>
     fd6:	96 95       	lsr	r25
     fd8:	87 95       	ror	r24
     fda:	96 95       	lsr	r25
     fdc:	87 95       	ror	r24
     fde:	96 95       	lsr	r25
     fe0:	87 95       	ror	r24
     fe2:	8e 9d       	mul	r24, r14
     fe4:	90 01       	movw	r18, r0
     fe6:	8f 9d       	mul	r24, r15
     fe8:	30 0d       	add	r19, r0
     fea:	9e 9d       	mul	r25, r14
     fec:	30 0d       	add	r19, r0
     fee:	11 24       	eor	r1, r1
     ff0:	42 1b       	sub	r20, r18
     ff2:	53 0b       	sbc	r21, r19
     ff4:	9a 01       	movw	r18, r20
     ff6:	36 95       	lsr	r19
     ff8:	27 95       	ror	r18
     ffa:	36 95       	lsr	r19
     ffc:	27 95       	ror	r18
     ffe:	36 95       	lsr	r19
    1000:	27 95       	ror	r18
    1002:	a5 ec       	ldi	r26, 0xC5	; 197
    1004:	b0 e2       	ldi	r27, 0x20	; 32
    1006:	fc d0       	rcall	.+504    	; 0x1200 <__umulhisi3>
    1008:	92 95       	swap	r25
    100a:	82 95       	swap	r24
    100c:	8f 70       	andi	r24, 0x0F	; 15
    100e:	89 27       	eor	r24, r25
    1010:	9f 70       	andi	r25, 0x0F	; 15
    1012:	89 27       	eor	r24, r25
    1014:	80 9f       	mul	r24, r16
    1016:	90 01       	movw	r18, r0
    1018:	81 9f       	mul	r24, r17
    101a:	30 0d       	add	r19, r0
    101c:	90 9f       	mul	r25, r16
    101e:	30 0d       	add	r19, r0
    1020:	11 24       	eor	r1, r1
    1022:	42 1b       	sub	r20, r18
    1024:	53 0b       	sbc	r21, r19
    1026:	9a 01       	movw	r18, r20
    1028:	36 95       	lsr	r19
    102a:	27 95       	ror	r18
    102c:	36 95       	lsr	r19
    102e:	27 95       	ror	r18
    1030:	ab e7       	ldi	r26, 0x7B	; 123
    1032:	b4 e1       	ldi	r27, 0x14	; 20
    1034:	e5 d0       	rcall	.+458    	; 0x1200 <__umulhisi3>
    1036:	96 95       	lsr	r25
    1038:	87 95       	ror	r24
    103a:	0f 2e       	mov	r0, r31
    103c:	f4 e6       	ldi	r31, 0x64	; 100
    103e:	df 2e       	mov	r13, r31
    1040:	f0 2d       	mov	r31, r0
    1042:	d8 9e       	mul	r13, r24
    1044:	90 01       	movw	r18, r0
    1046:	d9 9e       	mul	r13, r25
    1048:	30 0d       	add	r19, r0
    104a:	11 24       	eor	r1, r1
    104c:	ca 01       	movw	r24, r20
    104e:	82 1b       	sub	r24, r18
    1050:	93 0b       	sbc	r25, r19
    1052:	9c 01       	movw	r18, r24
    1054:	ad ec       	ldi	r26, 0xCD	; 205
    1056:	bc ec       	ldi	r27, 0xCC	; 204
    1058:	d3 d0       	rcall	.+422    	; 0x1200 <__umulhisi3>
    105a:	96 95       	lsr	r25
    105c:	87 95       	ror	r24
    105e:	96 95       	lsr	r25
    1060:	87 95       	ror	r24
    1062:	96 95       	lsr	r25
    1064:	87 95       	ror	r24
    1066:	80 5d       	subi	r24, 0xD0	; 208
    1068:	89 d0       	rcall	.+274    	; 0x117c <UART_Send_Char>
				UART_Send_Char((((station.freq%10000)%1000)%100)%10 + 0x30);
    106a:	e7 ed       	ldi	r30, 0xD7	; 215
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	40 81       	ld	r20, Z
    1070:	51 81       	ldd	r21, Z+1	; 0x01
    1072:	9a 01       	movw	r18, r20
    1074:	32 95       	swap	r19
    1076:	22 95       	swap	r18
    1078:	2f 70       	andi	r18, 0x0F	; 15
    107a:	23 27       	eor	r18, r19
    107c:	3f 70       	andi	r19, 0x0F	; 15
    107e:	23 27       	eor	r18, r19
    1080:	a7 e4       	ldi	r26, 0x47	; 71
    1082:	b3 e0       	ldi	r27, 0x03	; 3
    1084:	bd d0       	rcall	.+378    	; 0x1200 <__umulhisi3>
    1086:	96 95       	lsr	r25
    1088:	87 95       	ror	r24
    108a:	96 95       	lsr	r25
    108c:	87 95       	ror	r24
    108e:	96 95       	lsr	r25
    1090:	87 95       	ror	r24
    1092:	8e 9d       	mul	r24, r14
    1094:	90 01       	movw	r18, r0
    1096:	8f 9d       	mul	r24, r15
    1098:	30 0d       	add	r19, r0
    109a:	9e 9d       	mul	r25, r14
    109c:	30 0d       	add	r19, r0
    109e:	11 24       	eor	r1, r1
    10a0:	42 1b       	sub	r20, r18
    10a2:	53 0b       	sbc	r21, r19
    10a4:	9a 01       	movw	r18, r20
    10a6:	36 95       	lsr	r19
    10a8:	27 95       	ror	r18
    10aa:	36 95       	lsr	r19
    10ac:	27 95       	ror	r18
    10ae:	36 95       	lsr	r19
    10b0:	27 95       	ror	r18
    10b2:	a5 ec       	ldi	r26, 0xC5	; 197
    10b4:	b0 e2       	ldi	r27, 0x20	; 32
    10b6:	a4 d0       	rcall	.+328    	; 0x1200 <__umulhisi3>
    10b8:	92 95       	swap	r25
    10ba:	82 95       	swap	r24
    10bc:	8f 70       	andi	r24, 0x0F	; 15
    10be:	89 27       	eor	r24, r25
    10c0:	9f 70       	andi	r25, 0x0F	; 15
    10c2:	89 27       	eor	r24, r25
    10c4:	80 9f       	mul	r24, r16
    10c6:	90 01       	movw	r18, r0
    10c8:	81 9f       	mul	r24, r17
    10ca:	30 0d       	add	r19, r0
    10cc:	90 9f       	mul	r25, r16
    10ce:	30 0d       	add	r19, r0
    10d0:	11 24       	eor	r1, r1
    10d2:	42 1b       	sub	r20, r18
    10d4:	53 0b       	sbc	r21, r19
    10d6:	9a 01       	movw	r18, r20
    10d8:	36 95       	lsr	r19
    10da:	27 95       	ror	r18
    10dc:	36 95       	lsr	r19
    10de:	27 95       	ror	r18
    10e0:	ab e7       	ldi	r26, 0x7B	; 123
    10e2:	b4 e1       	ldi	r27, 0x14	; 20
    10e4:	8d d0       	rcall	.+282    	; 0x1200 <__umulhisi3>
    10e6:	96 95       	lsr	r25
    10e8:	87 95       	ror	r24
    10ea:	d8 9e       	mul	r13, r24
    10ec:	90 01       	movw	r18, r0
    10ee:	d9 9e       	mul	r13, r25
    10f0:	30 0d       	add	r19, r0
    10f2:	11 24       	eor	r1, r1
    10f4:	42 1b       	sub	r20, r18
    10f6:	53 0b       	sbc	r21, r19
    10f8:	9a 01       	movw	r18, r20
    10fa:	ad ec       	ldi	r26, 0xCD	; 205
    10fc:	bc ec       	ldi	r27, 0xCC	; 204
    10fe:	80 d0       	rcall	.+256    	; 0x1200 <__umulhisi3>
    1100:	96 95       	lsr	r25
    1102:	87 95       	ror	r24
    1104:	96 95       	lsr	r25
    1106:	87 95       	ror	r24
    1108:	96 95       	lsr	r25
    110a:	87 95       	ror	r24
    110c:	9c 01       	movw	r18, r24
    110e:	22 0f       	add	r18, r18
    1110:	33 1f       	adc	r19, r19
    1112:	88 0f       	add	r24, r24
    1114:	99 1f       	adc	r25, r25
    1116:	88 0f       	add	r24, r24
    1118:	99 1f       	adc	r25, r25
    111a:	88 0f       	add	r24, r24
    111c:	99 1f       	adc	r25, r25
    111e:	82 0f       	add	r24, r18
    1120:	93 1f       	adc	r25, r19
    1122:	9a 01       	movw	r18, r20
    1124:	28 1b       	sub	r18, r24
    1126:	39 0b       	sbc	r19, r25
    1128:	c9 01       	movw	r24, r18
    112a:	80 5d       	subi	r24, 0xD0	; 208
    112c:	27 d0       	rcall	.+78     	; 0x117c <UART_Send_Char>
				UART_Send_Str(" MHz\n");
    112e:	8d ea       	ldi	r24, 0xAD	; 173
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	28 d0       	rcall	.+80     	; 0x1184 <UART_Send_Str>
			}
			
		}
	}
	return station.freq;
    1134:	e7 ed       	ldi	r30, 0xD7	; 215
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	80 81       	ld	r24, Z
    113a:	91 81       	ldd	r25, Z+1	; 0x01
    113c:	0f 90       	pop	r0
    113e:	0f 90       	pop	r0
    1140:	0f 90       	pop	r0
    1142:	0f 90       	pop	r0
    1144:	df 91       	pop	r29
    1146:	cf 91       	pop	r28
    1148:	1f 91       	pop	r17
    114a:	0f 91       	pop	r16
    114c:	ff 90       	pop	r15
    114e:	ef 90       	pop	r14
    1150:	df 90       	pop	r13
    1152:	cf 90       	pop	r12
    1154:	bf 90       	pop	r11
    1156:	af 90       	pop	r10
    1158:	9f 90       	pop	r9
    115a:	8f 90       	pop	r8
    115c:	7f 90       	pop	r7
    115e:	6f 90       	pop	r6
    1160:	5f 90       	pop	r5
    1162:	4f 90       	pop	r4
    1164:	3f 90       	pop	r3
    1166:	2f 90       	pop	r2
    1168:	08 95       	ret

0000116a <UART_Init>:
п»ї#include <avr/io.h>
#include "uart.h"

void UART_Init(void)
{
	UBRRL = MYUBRR;
    116a:	83 e3       	ldi	r24, 0x33	; 51
    116c:	89 b9       	out	0x09, r24	; 9
	UBRRH = MYUBRR>>8;
    116e:	10 bc       	out	0x20, r1	; 32
	UCSRB = (1<<RXEN)|(1<<TXEN);
    1170:	88 e1       	ldi	r24, 0x18	; 24
    1172:	8a b9       	out	0x0a, r24	; 10
	UCSRC |=(1<< URSEL)|(1<< UCSZ0)|(1<< UCSZ1);
    1174:	80 b5       	in	r24, 0x20	; 32
    1176:	86 68       	ori	r24, 0x86	; 134
    1178:	80 bd       	out	0x20, r24	; 32
    117a:	08 95       	ret

0000117c <UART_Send_Char>:
}

void UART_Send_Char(unsigned char c)
{
	while (!(UCSRA&(1<<UDRE)));
    117c:	5d 9b       	sbis	0x0b, 5	; 11
    117e:	fe cf       	rjmp	.-4      	; 0x117c <UART_Send_Char>
	UDR = c;
    1180:	8c b9       	out	0x0c, r24	; 12
    1182:	08 95       	ret

00001184 <UART_Send_Str>:
}

void UART_Send_Str(unsigned char* str)
{
    1184:	cf 93       	push	r28
    1186:	df 93       	push	r29
    1188:	ec 01       	movw	r28, r24
	while (*str != 0) UART_Send_Char(*str++);
    118a:	88 81       	ld	r24, Y
    118c:	88 23       	and	r24, r24
    118e:	29 f0       	breq	.+10     	; 0x119a <UART_Send_Str+0x16>
    1190:	21 96       	adiw	r28, 0x01	; 1
    1192:	f4 df       	rcall	.-24     	; 0x117c <UART_Send_Char>
    1194:	89 91       	ld	r24, Y+
    1196:	81 11       	cpse	r24, r1
    1198:	fc cf       	rjmp	.-8      	; 0x1192 <UART_Send_Str+0xe>
    119a:	df 91       	pop	r29
    119c:	cf 91       	pop	r28
    119e:	08 95       	ret

000011a0 <__udivmodhi4>:
    11a0:	aa 1b       	sub	r26, r26
    11a2:	bb 1b       	sub	r27, r27
    11a4:	51 e1       	ldi	r21, 0x11	; 17
    11a6:	07 c0       	rjmp	.+14     	; 0x11b6 <__udivmodhi4_ep>

000011a8 <__udivmodhi4_loop>:
    11a8:	aa 1f       	adc	r26, r26
    11aa:	bb 1f       	adc	r27, r27
    11ac:	a6 17       	cp	r26, r22
    11ae:	b7 07       	cpc	r27, r23
    11b0:	10 f0       	brcs	.+4      	; 0x11b6 <__udivmodhi4_ep>
    11b2:	a6 1b       	sub	r26, r22
    11b4:	b7 0b       	sbc	r27, r23

000011b6 <__udivmodhi4_ep>:
    11b6:	88 1f       	adc	r24, r24
    11b8:	99 1f       	adc	r25, r25
    11ba:	5a 95       	dec	r21
    11bc:	a9 f7       	brne	.-22     	; 0x11a8 <__udivmodhi4_loop>
    11be:	80 95       	com	r24
    11c0:	90 95       	com	r25
    11c2:	bc 01       	movw	r22, r24
    11c4:	cd 01       	movw	r24, r26
    11c6:	08 95       	ret

000011c8 <__divmodsi4>:
    11c8:	05 2e       	mov	r0, r21
    11ca:	97 fb       	bst	r25, 7
    11cc:	16 f4       	brtc	.+4      	; 0x11d2 <__divmodsi4+0xa>
    11ce:	00 94       	com	r0
    11d0:	0f d0       	rcall	.+30     	; 0x11f0 <__negsi2>
    11d2:	57 fd       	sbrc	r21, 7
    11d4:	05 d0       	rcall	.+10     	; 0x11e0 <__divmodsi4_neg2>
    11d6:	20 d0       	rcall	.+64     	; 0x1218 <__udivmodsi4>
    11d8:	07 fc       	sbrc	r0, 7
    11da:	02 d0       	rcall	.+4      	; 0x11e0 <__divmodsi4_neg2>
    11dc:	46 f4       	brtc	.+16     	; 0x11ee <__divmodsi4_exit>
    11de:	08 c0       	rjmp	.+16     	; 0x11f0 <__negsi2>

000011e0 <__divmodsi4_neg2>:
    11e0:	50 95       	com	r21
    11e2:	40 95       	com	r20
    11e4:	30 95       	com	r19
    11e6:	21 95       	neg	r18
    11e8:	3f 4f       	sbci	r19, 0xFF	; 255
    11ea:	4f 4f       	sbci	r20, 0xFF	; 255
    11ec:	5f 4f       	sbci	r21, 0xFF	; 255

000011ee <__divmodsi4_exit>:
    11ee:	08 95       	ret

000011f0 <__negsi2>:
    11f0:	90 95       	com	r25
    11f2:	80 95       	com	r24
    11f4:	70 95       	com	r23
    11f6:	61 95       	neg	r22
    11f8:	7f 4f       	sbci	r23, 0xFF	; 255
    11fa:	8f 4f       	sbci	r24, 0xFF	; 255
    11fc:	9f 4f       	sbci	r25, 0xFF	; 255
    11fe:	08 95       	ret

00001200 <__umulhisi3>:
    1200:	a2 9f       	mul	r26, r18
    1202:	b0 01       	movw	r22, r0
    1204:	b3 9f       	mul	r27, r19
    1206:	c0 01       	movw	r24, r0
    1208:	a3 9f       	mul	r26, r19
    120a:	01 d0       	rcall	.+2      	; 0x120e <__umulhisi3+0xe>
    120c:	b2 9f       	mul	r27, r18
    120e:	70 0d       	add	r23, r0
    1210:	81 1d       	adc	r24, r1
    1212:	11 24       	eor	r1, r1
    1214:	91 1d       	adc	r25, r1
    1216:	08 95       	ret

00001218 <__udivmodsi4>:
    1218:	a1 e2       	ldi	r26, 0x21	; 33
    121a:	1a 2e       	mov	r1, r26
    121c:	aa 1b       	sub	r26, r26
    121e:	bb 1b       	sub	r27, r27
    1220:	fd 01       	movw	r30, r26
    1222:	0d c0       	rjmp	.+26     	; 0x123e <__udivmodsi4_ep>

00001224 <__udivmodsi4_loop>:
    1224:	aa 1f       	adc	r26, r26
    1226:	bb 1f       	adc	r27, r27
    1228:	ee 1f       	adc	r30, r30
    122a:	ff 1f       	adc	r31, r31
    122c:	a2 17       	cp	r26, r18
    122e:	b3 07       	cpc	r27, r19
    1230:	e4 07       	cpc	r30, r20
    1232:	f5 07       	cpc	r31, r21
    1234:	20 f0       	brcs	.+8      	; 0x123e <__udivmodsi4_ep>
    1236:	a2 1b       	sub	r26, r18
    1238:	b3 0b       	sbc	r27, r19
    123a:	e4 0b       	sbc	r30, r20
    123c:	f5 0b       	sbc	r31, r21

0000123e <__udivmodsi4_ep>:
    123e:	66 1f       	adc	r22, r22
    1240:	77 1f       	adc	r23, r23
    1242:	88 1f       	adc	r24, r24
    1244:	99 1f       	adc	r25, r25
    1246:	1a 94       	dec	r1
    1248:	69 f7       	brne	.-38     	; 0x1224 <__udivmodsi4_loop>
    124a:	60 95       	com	r22
    124c:	70 95       	com	r23
    124e:	80 95       	com	r24
    1250:	90 95       	com	r25
    1252:	9b 01       	movw	r18, r22
    1254:	ac 01       	movw	r20, r24
    1256:	bd 01       	movw	r22, r26
    1258:	cf 01       	movw	r24, r30
    125a:	08 95       	ret

0000125c <_exit>:
    125c:	f8 94       	cli

0000125e <__stop_program>:
    125e:	ff cf       	rjmp	.-2      	; 0x125e <__stop_program>
