<html><body>
<pre>
 
cpldfit:  version P.40xd                            Xilinx Inc.
                                  Fitter Report
Design Name: skosnoere                           Date:  5- 9-2014, 10:05AM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
18 /72  ( 25%) 51  /360  ( 14%) 31 /216 ( 14%)   17 /72  ( 24%) 14 /34  ( 41%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       11/54       24/90       8/ 9
FB2           5/18       11/54       16/90       5/ 9
FB3           4/18        9/54       11/90       0/ 9
FB4           0/18        0/54        0/90       1/ 7
             -----       -----       -----      -----    
             18/72       31/216      51/360     14/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   11          11    |  I/O              :    12      28
Output        :    3           3    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     14          14

** Power Data **

There are 18 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'skosnoere.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CAMERA_DATA<6>' based upon the
   LOC constraint 'P5'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'CAMERA_DATA<7>' based upon the
   LOC constraint 'P6'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_6<7>' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_6<6>' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 3 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
FIFO_RESET          2     9     FB1_15  8    I/O     O       STD  SLOW SET
READ_STROBE         1     2     FB1_17  9    I/O     O       STD  SLOW 
MISO                4     4     FB2_2   35   I/O     O       STD  SLOW RESET

** 15 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
MOSI_P<7>           3     3     FB1_10  STD  RESET
MOSI_P<6>           3     3     FB1_11  STD  RESET
MOSI_P<5>           3     3     FB1_12  STD  RESET
MOSI_P<4>           3     3     FB1_13  STD  RESET
MOSI_P<3>           3     3     FB1_14  STD  RESET
MOSI_P<2>           3     3     FB1_16  STD  RESET
MOSI_P<1>           3     3     FB1_18  STD  RESET
XLXI_26/Q<3>        3     4     FB2_15  STD  RESET
XLXI_26/Q<2>        3     4     FB2_16  STD  RESET
XLXI_26/Q<1>        3     4     FB2_17  STD  RESET
MOSI_P<0>           3     3     FB2_18  STD  RESET
XLXI_26/Q<0>        2     3     FB3_15  STD  RESET
XLXI_26/Q<6>        3     4     FB3_16  STD  RESET
XLXI_26/Q<5>        3     4     FB3_17  STD  RESET
XLXI_26/Q<4>        3     4     FB3_18  STD  RESET

** 11 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
CAMERA_DATA<2>      FB1_2   1    I/O     I
CAMERA_DATA<3>      FB1_5   2    I/O     I
CAMERA_DATA<4>      FB1_6   3    I/O     I
CAMERA_DATA<5>      FB1_8   4    I/O     I
CAMERA_DATA<6>      FB1_9   5    GCK/I/O I
CAMERA_DATA<7>      FB1_11  6    GCK/I/O I
MOSI                FB2_5   36   I/O     I
SCK                 FB2_6   37   I/O     I
CAMERA_DATA<0>      FB2_15  43   I/O     I
CAMERA_DATA<1>      FB2_17  44   I/O     I
nSLAVE_SELECT       FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     I
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     I
(unused)              0       0     0   5     FB1_6   3     I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     I
(unused)              0       0     0   5     FB1_9   5     GCK/I/O I
MOSI_P<7>             3       0     0   2     FB1_10        (b)     (b)
MOSI_P<6>             3       0     0   2     FB1_11  6     GCK/I/O I
MOSI_P<5>             3       0     0   2     FB1_12        (b)     (b)
MOSI_P<4>             3       0     0   2     FB1_13        (b)     (b)
MOSI_P<3>             3       0     0   2     FB1_14  7     GCK/I/O (b)
FIFO_RESET            2       0     0   3     FB1_15  8     I/O     O
MOSI_P<2>             3       0     0   2     FB1_16        (b)     (b)
READ_STROBE           1       0     0   4     FB1_17  9     I/O     O
MOSI_P<1>             3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: FIFO_RESET         5: MOSI_P<3>          9: MOSI_P<7> 
  2: MOSI_P<0>          6: MOSI_P<4>         10: nSLAVE_SELECT 
  3: MOSI_P<1>          7: MOSI_P<5>         11: SCK 
  4: MOSI_P<2>          8: MOSI_P<6>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
MOSI_P<7>            .......X.XX............................. 3
MOSI_P<6>            ......X..XX............................. 3
MOSI_P<5>            .....X...XX............................. 3
MOSI_P<4>            ....X....XX............................. 3
MOSI_P<3>            ...X.....XX............................. 3
FIFO_RESET           .XXXXXXXXX.............................. 9
MOSI_P<2>            ..X......XX............................. 3
READ_STROBE          X........X.............................. 2
MOSI_P<1>            .X.......XX............................. 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
MISO                  4       0     0   1     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
XLXI_26/Q<3>          3       0     0   2     FB2_15  43    I/O     I
XLXI_26/Q<2>          3       0     0   2     FB2_16        (b)     (b)
XLXI_26/Q<1>          3       0     0   2     FB2_17  44    I/O     I
MOSI_P<0>             3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_26/Q<0>       5: nSLAVE_SELECT      9: CAMERA_DATA<3> 
  2: XLXI_26/Q<1>       6: MOSI              10: CAMERA_DATA<7> 
  3: XLXI_26/Q<2>       7: CAMERA_DATA<1>    11: SCK 
  4: XLXI_26/Q<6>       8: CAMERA_DATA<2>   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
MISO                 ...XX....XX............................. 4
XLXI_26/Q<3>         ..X.X...X.X............................. 4
XLXI_26/Q<2>         .X..X..X..X............................. 4
XLXI_26/Q<1>         X...X.X...X............................. 4
MOSI_P<0>            ....XX....X............................. 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
XLXI_26/Q<0>          2       0     0   3     FB3_15  20    I/O     (b)
XLXI_26/Q<6>          3       0     0   2     FB3_16  24    I/O     (b)
XLXI_26/Q<5>          3       0     0   2     FB3_17  22    I/O     (b)
XLXI_26/Q<4>          3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_26/Q<3>       4: nSLAVE_SELECT      7: CAMERA_DATA<5> 
  2: XLXI_26/Q<4>       5: CAMERA_DATA<0>     8: CAMERA_DATA<6> 
  3: XLXI_26/Q<5>       6: CAMERA_DATA<4>     9: SCK 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_26/Q<0>         ...XX...X............................... 3
XLXI_26/Q<6>         ..XX...XX............................... 4
XLXI_26/Q<5>         .X.X..X.X............................... 4
XLXI_26/Q<4>         X..X.X..X............................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_FIFO_RESET: FDCPE port map (FIFO_RESET,FIFO_RESET_D,nSLAVE_SELECT,'0','0');
FIFO_RESET_D <= (NOT MOSI_P(0) AND NOT MOSI_P(1) AND NOT MOSI_P(2) AND NOT MOSI_P(3) AND 
	NOT MOSI_P(4) AND NOT MOSI_P(5) AND NOT MOSI_P(6) AND NOT MOSI_P(7));

FDCPE_MISO: FDCPE port map (MISO_I,MISO,SCK,'0','0');
MISO <= ((nSLAVE_SELECT AND CAMERA_DATA(7))
	OR (NOT nSLAVE_SELECT AND XLXI_26/Q(6)));
MISO <= MISO_I when MISO_OE = '1' else 'Z';
MISO_OE <= NOT nSLAVE_SELECT;

FDCPE_MOSI_P0: FDCPE port map (MOSI_P(0),MOSI,SCK,'0','0',NOT nSLAVE_SELECT);

FDCPE_MOSI_P1: FDCPE port map (MOSI_P(1),MOSI_P(0),SCK,'0','0',NOT nSLAVE_SELECT);

FDCPE_MOSI_P2: FDCPE port map (MOSI_P(2),MOSI_P(1),SCK,'0','0',NOT nSLAVE_SELECT);

FDCPE_MOSI_P3: FDCPE port map (MOSI_P(3),MOSI_P(2),SCK,'0','0',NOT nSLAVE_SELECT);

FDCPE_MOSI_P4: FDCPE port map (MOSI_P(4),MOSI_P(3),SCK,'0','0',NOT nSLAVE_SELECT);

FDCPE_MOSI_P5: FDCPE port map (MOSI_P(5),MOSI_P(4),SCK,'0','0',NOT nSLAVE_SELECT);

FDCPE_MOSI_P6: FDCPE port map (MOSI_P(6),MOSI_P(5),SCK,'0','0',NOT nSLAVE_SELECT);

FDCPE_MOSI_P7: FDCPE port map (MOSI_P(7),MOSI_P(6),SCK,'0','0',NOT nSLAVE_SELECT);


READ_STROBE <= (NOT nSLAVE_SELECT AND NOT FIFO_RESET);

FDCPE_XLXI_26/Q0: FDCPE port map (XLXI_26/Q(0),XLXI_26/Q_D(0),SCK,'0','0');
XLXI_26/Q_D(0) <= (nSLAVE_SELECT AND CAMERA_DATA(0));

FDCPE_XLXI_26/Q1: FDCPE port map (XLXI_26/Q(1),XLXI_26/Q_D(1),SCK,'0','0');
XLXI_26/Q_D(1) <= ((nSLAVE_SELECT AND CAMERA_DATA(1))
	OR (NOT nSLAVE_SELECT AND XLXI_26/Q(0)));

FDCPE_XLXI_26/Q2: FDCPE port map (XLXI_26/Q(2),XLXI_26/Q_D(2),SCK,'0','0');
XLXI_26/Q_D(2) <= ((nSLAVE_SELECT AND CAMERA_DATA(2))
	OR (NOT nSLAVE_SELECT AND XLXI_26/Q(1)));

FDCPE_XLXI_26/Q3: FDCPE port map (XLXI_26/Q(3),XLXI_26/Q_D(3),SCK,'0','0');
XLXI_26/Q_D(3) <= ((nSLAVE_SELECT AND CAMERA_DATA(3))
	OR (NOT nSLAVE_SELECT AND XLXI_26/Q(2)));

FDCPE_XLXI_26/Q4: FDCPE port map (XLXI_26/Q(4),XLXI_26/Q_D(4),SCK,'0','0');
XLXI_26/Q_D(4) <= ((nSLAVE_SELECT AND CAMERA_DATA(4))
	OR (NOT nSLAVE_SELECT AND XLXI_26/Q(3)));

FDCPE_XLXI_26/Q5: FDCPE port map (XLXI_26/Q(5),XLXI_26/Q_D(5),SCK,'0','0');
XLXI_26/Q_D(5) <= ((nSLAVE_SELECT AND CAMERA_DATA(5))
	OR (NOT nSLAVE_SELECT AND XLXI_26/Q(4)));

FDCPE_XLXI_26/Q6: FDCPE port map (XLXI_26/Q(6),XLXI_26/Q_D(6),SCK,'0','0');
XLXI_26/Q_D(6) <= ((nSLAVE_SELECT AND CAMERA_DATA(6))
	OR (NOT nSLAVE_SELECT AND XLXI_26/Q(5)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 CAMERA_DATA<2>                   23 GND                           
  2 CAMERA_DATA<3>                   24 KPR                           
  3 CAMERA_DATA<4>                   25 KPR                           
  4 CAMERA_DATA<5>                   26 KPR                           
  5 CAMERA_DATA<6>                   27 KPR                           
  6 CAMERA_DATA<7>                   28 KPR                           
  7 KPR                              29 KPR                           
  8 FIFO_RESET                       30 TDO                           
  9 READ_STROBE                      31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 nSLAVE_SELECT                 
 13 KPR                              35 MISO                          
 14 KPR                              36 MOSI                          
 15 TDI                              37 SCK                           
 16 TMS                              38 KPR                           
 17 TCK                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 CAMERA_DATA<0>                
 22 KPR                              44 CAMERA_DATA<1>                


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
