#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 31 11:36:15 2021
# Process ID: 12456
# Current directory: C:/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22444 C:\verilog\verilog_v2.xpr
# Log file: C:/verilog/vivado.log
# Journal file: C:/verilog\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project C:/verilog/verilog_v2.xpr
WARNING: [Board 49-91] Board repository path '{C:Xilinxivado-boards-masterivado-boards-master
ewoard_files"}' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Harisankar Sadasivan/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/verilog/{C:Xilinx'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/verilog/ivado-boards-master'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/verilog/ivado-boards-master'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/verilog/ewoard_files"}'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 666.246 ; gain = 76.766
launch_runs synth_1 -jobs 4
[Wed Mar 31 11:53:04 2021] Launched synth_1...
Run output will be captured here: C:/verilog/verilog_v2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_norm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_norm_vlog.prj"
"xvhdl --incr --relax -prj testbench_norm_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 718.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L axi_utils_v2_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_norm_behav xil_defaultlib.testbench_norm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L axi_utils_v2_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_norm_behav xil_defaultlib.testbench_norm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/verilog/verilog_v2.srcs/sources_1/new/mean_mad_normalizer.sv:76]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 718.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_norm_behav -key {Behavioral:sim_1:Functional:testbench_norm} -tclbatch {testbench_norm.tcl} -view {C:/verilog/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/verilog/testbench_behav.wcfg
source testbench_norm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 9000000ns
file opened succesfully: -20000
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 738.527 ; gain = 0.141
xsim: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 738.527 ; gain = 19.211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_norm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 9000000ns
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 738.527 ; gain = 32.961
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench_norm/ntop}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 741.973 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_norm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_norm_vlog.prj"
"xvhdl --incr --relax -prj testbench_norm_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 741.973 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 741.973 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L axi_utils_v2_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_norm_behav xil_defaultlib.testbench_norm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L axi_utils_v2_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_norm_behav xil_defaultlib.testbench_norm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/verilog/verilog_v2.srcs/sources_1/new/mean_mad_normalizer.sv:76]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench_norm/ntop/mmn}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_norm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_norm_vlog.prj"
"xvhdl --incr --relax -prj testbench_norm_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 741.973 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 741.973 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/verilog/verilog_v2.sim/sim_1/behav/xsim'
"xelab -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L axi_utils_v2_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_norm_behav xil_defaultlib.testbench_norm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89d7605952a24057b2151880802bfea9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L axi_utils_v2_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L floating_point_v7_0_16 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_norm_behav xil_defaultlib.testbench_norm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'b' [C:/verilog/verilog_v2.srcs/sources_1/new/mean_mad_normalizer.sv:76]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 741.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 741.973 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
file opened succesfully: -20000
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 741.973 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 741.973 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 741.973 ; gain = 0.000
add_files -norecurse C:/verilog/verilog_v2.srcs/sources_1/new/PE_v2.sv
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_3 -dir c:/verilog/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {7} CONFIG.B_Width {4} CONFIG.Out_Width {7} CONFIG.Latency {1} CONFIG.B_Value {0000}] [get_ips c_addsub_3]
generate_target {instantiation_template} [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_3'...
set_property generate_synth_checkpoint false [get_files  c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci]
generate_target all [get_files  c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_3'...
export_ip_user_files -of_objects [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/c_addsub_3/c_addsub_3.xci] -directory C:/verilog/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property is_enabled true [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/testbench_PE.sv]
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/testbench_norm.sv]
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/normalizer_top.sv]
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/mean_mad_normalizer.sv]
set_property top testbench_PE [current_fileset]
set_property top testbench_PE [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/verilog/verilog_v2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/verilog/verilog_v2.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 817.789 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 10:47:54 2021...
