;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* IDAC */
IDAC_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
IDAC_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_cy_psoc4_idac__POLARITY_SHIFT EQU 16
IDAC_IN__0__DM__MASK EQU 0xE00000
IDAC_IN__0__DM__SHIFT EQU 21
IDAC_IN__0__DR EQU CYREG_PRT1_DR
IDAC_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
IDAC_IN__0__HSIOM_MASK EQU 0xF0000000
IDAC_IN__0__HSIOM_SHIFT EQU 28
IDAC_IN__0__INTCFG EQU CYREG_PRT1_INTCFG
IDAC_IN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
IDAC_IN__0__MASK EQU 0x80
IDAC_IN__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
IDAC_IN__0__OUT_SEL_SHIFT EQU 14
IDAC_IN__0__OUT_SEL_VAL EQU 2
IDAC_IN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
IDAC_IN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
IDAC_IN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
IDAC_IN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
IDAC_IN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
IDAC_IN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
IDAC_IN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
IDAC_IN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
IDAC_IN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
IDAC_IN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
IDAC_IN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
IDAC_IN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
IDAC_IN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
IDAC_IN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
IDAC_IN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
IDAC_IN__0__PC EQU CYREG_PRT1_PC
IDAC_IN__0__PC2 EQU CYREG_PRT1_PC2
IDAC_IN__0__PORT EQU 1
IDAC_IN__0__PS EQU CYREG_PRT1_PS
IDAC_IN__0__SHIFT EQU 7
IDAC_IN__DR EQU CYREG_PRT1_DR
IDAC_IN__INTCFG EQU CYREG_PRT1_INTCFG
IDAC_IN__INTSTAT EQU CYREG_PRT1_INTSTAT
IDAC_IN__MASK EQU 0x80
IDAC_IN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
IDAC_IN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
IDAC_IN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
IDAC_IN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
IDAC_IN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
IDAC_IN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
IDAC_IN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
IDAC_IN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
IDAC_IN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
IDAC_IN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
IDAC_IN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
IDAC_IN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
IDAC_IN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
IDAC_IN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
IDAC_IN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
IDAC_IN__PC EQU CYREG_PRT1_PC
IDAC_IN__PC2 EQU CYREG_PRT1_PC2
IDAC_IN__PORT EQU 1
IDAC_IN__PS EQU CYREG_PRT1_PS
IDAC_IN__SHIFT EQU 7

/* SPIS */
SPIS_miso_s__0__DM__MASK EQU 0x38000
SPIS_miso_s__0__DM__SHIFT EQU 15
SPIS_miso_s__0__DR EQU CYREG_PRT0_DR
SPIS_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPIS_miso_s__0__HSIOM_GPIO EQU 0
SPIS_miso_s__0__HSIOM_I2C EQU 14
SPIS_miso_s__0__HSIOM_I2C_SDA EQU 14
SPIS_miso_s__0__HSIOM_MASK EQU 0x00F00000
SPIS_miso_s__0__HSIOM_SHIFT EQU 20
SPIS_miso_s__0__HSIOM_SPI EQU 15
SPIS_miso_s__0__HSIOM_SPI_MISO EQU 15
SPIS_miso_s__0__HSIOM_UART EQU 9
SPIS_miso_s__0__HSIOM_UART_TX EQU 9
SPIS_miso_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_miso_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_miso_s__0__MASK EQU 0x20
SPIS_miso_s__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPIS_miso_s__0__OUT_SEL_SHIFT EQU 10
SPIS_miso_s__0__OUT_SEL_VAL EQU -1
SPIS_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_miso_s__0__PC EQU CYREG_PRT0_PC
SPIS_miso_s__0__PC2 EQU CYREG_PRT0_PC2
SPIS_miso_s__0__PORT EQU 0
SPIS_miso_s__0__PS EQU CYREG_PRT0_PS
SPIS_miso_s__0__SHIFT EQU 5
SPIS_miso_s__DR EQU CYREG_PRT0_DR
SPIS_miso_s__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_miso_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_miso_s__MASK EQU 0x20
SPIS_miso_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_miso_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_miso_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_miso_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_miso_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_miso_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_miso_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_miso_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_miso_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_miso_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_miso_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_miso_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_miso_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_miso_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_miso_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_miso_s__PC EQU CYREG_PRT0_PC
SPIS_miso_s__PC2 EQU CYREG_PRT0_PC2
SPIS_miso_s__PORT EQU 0
SPIS_miso_s__PS EQU CYREG_PRT0_PS
SPIS_miso_s__SHIFT EQU 5
SPIS_mosi_s__0__DM__MASK EQU 0x7000
SPIS_mosi_s__0__DM__SHIFT EQU 12
SPIS_mosi_s__0__DR EQU CYREG_PRT0_DR
SPIS_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPIS_mosi_s__0__HSIOM_GPIO EQU 0
SPIS_mosi_s__0__HSIOM_I2C EQU 14
SPIS_mosi_s__0__HSIOM_I2C_SCL EQU 14
SPIS_mosi_s__0__HSIOM_MASK EQU 0x000F0000
SPIS_mosi_s__0__HSIOM_SHIFT EQU 16
SPIS_mosi_s__0__HSIOM_SPI EQU 15
SPIS_mosi_s__0__HSIOM_SPI_MOSI EQU 15
SPIS_mosi_s__0__HSIOM_UART EQU 9
SPIS_mosi_s__0__HSIOM_UART_RX EQU 9
SPIS_mosi_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_mosi_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_mosi_s__0__MASK EQU 0x10
SPIS_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_mosi_s__0__PC EQU CYREG_PRT0_PC
SPIS_mosi_s__0__PC2 EQU CYREG_PRT0_PC2
SPIS_mosi_s__0__PORT EQU 0
SPIS_mosi_s__0__PS EQU CYREG_PRT0_PS
SPIS_mosi_s__0__SHIFT EQU 4
SPIS_mosi_s__DR EQU CYREG_PRT0_DR
SPIS_mosi_s__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_mosi_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_mosi_s__MASK EQU 0x10
SPIS_mosi_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_mosi_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_mosi_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_mosi_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_mosi_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_mosi_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_mosi_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_mosi_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_mosi_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_mosi_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_mosi_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_mosi_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_mosi_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_mosi_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_mosi_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_mosi_s__PC EQU CYREG_PRT0_PC
SPIS_mosi_s__PC2 EQU CYREG_PRT0_PC2
SPIS_mosi_s__PORT EQU 0
SPIS_mosi_s__PS EQU CYREG_PRT0_PS
SPIS_mosi_s__SHIFT EQU 4
SPIS_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPIS_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPIS_SCB__CTRL EQU CYREG_SCB1_CTRL
SPIS_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPIS_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPIS_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPIS_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPIS_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPIS_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPIS_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPIS_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPIS_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPIS_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPIS_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPIS_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPIS_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPIS_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPIS_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPIS_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPIS_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPIS_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPIS_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPIS_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPIS_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPIS_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPIS_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPIS_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPIS_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPIS_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPIS_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPIS_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPIS_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPIS_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPIS_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPIS_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPIS_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPIS_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPIS_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPIS_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPIS_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPIS_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPIS_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPIS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPIS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPIS_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPIS_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPIS_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPIS_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPIS_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPIS_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPIS_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPIS_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPIS_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPIS_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPIS_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPIS_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPIS_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPIS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPIS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPIS_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPIS_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPIS_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPIS_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPIS_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPIS_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPIS_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPIS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPIS_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPIS_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPIS_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPIS_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPIS_SCB__SS0_POSISTION EQU 0
SPIS_SCB__SS1_POSISTION EQU 1
SPIS_SCB__SS2_POSISTION EQU 2
SPIS_SCB__SS3_POSISTION EQU 3
SPIS_SCB__STATUS EQU CYREG_SCB1_STATUS
SPIS_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPIS_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPIS_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPIS_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPIS_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPIS_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPIS_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPIS_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPIS_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPIS_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPIS_SCB_IRQ__INTC_MASK EQU 0x800
SPIS_SCB_IRQ__INTC_NUMBER EQU 11
SPIS_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SPIS_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPIS_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPIS_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPIS_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPIS_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPIS_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPIS_SCBCLK__ENABLE_MASK EQU 0x80000000
SPIS_SCBCLK__MASK EQU 0x80000000
SPIS_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00
SPIS_sclk_s__0__DM__MASK EQU 0x1C0000
SPIS_sclk_s__0__DM__SHIFT EQU 18
SPIS_sclk_s__0__DR EQU CYREG_PRT0_DR
SPIS_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPIS_sclk_s__0__HSIOM_GPIO EQU 0
SPIS_sclk_s__0__HSIOM_MASK EQU 0x0F000000
SPIS_sclk_s__0__HSIOM_SHIFT EQU 24
SPIS_sclk_s__0__HSIOM_SPI EQU 15
SPIS_sclk_s__0__HSIOM_SPI_CLK EQU 15
SPIS_sclk_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_sclk_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_sclk_s__0__MASK EQU 0x40
SPIS_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_sclk_s__0__PC EQU CYREG_PRT0_PC
SPIS_sclk_s__0__PC2 EQU CYREG_PRT0_PC2
SPIS_sclk_s__0__PORT EQU 0
SPIS_sclk_s__0__PS EQU CYREG_PRT0_PS
SPIS_sclk_s__0__SHIFT EQU 6
SPIS_sclk_s__DR EQU CYREG_PRT0_DR
SPIS_sclk_s__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_sclk_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_sclk_s__MASK EQU 0x40
SPIS_sclk_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_sclk_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_sclk_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_sclk_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_sclk_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_sclk_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_sclk_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_sclk_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_sclk_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_sclk_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_sclk_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_sclk_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_sclk_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_sclk_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_sclk_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_sclk_s__PC EQU CYREG_PRT0_PC
SPIS_sclk_s__PC2 EQU CYREG_PRT0_PC2
SPIS_sclk_s__PORT EQU 0
SPIS_sclk_s__PS EQU CYREG_PRT0_PS
SPIS_sclk_s__SHIFT EQU 6
SPIS_ss_s__0__DM__MASK EQU 0xE00000
SPIS_ss_s__0__DM__SHIFT EQU 21
SPIS_ss_s__0__DR EQU CYREG_PRT0_DR
SPIS_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPIS_ss_s__0__HSIOM_GPIO EQU 0
SPIS_ss_s__0__HSIOM_MASK EQU 0xF0000000
SPIS_ss_s__0__HSIOM_SHIFT EQU 28
SPIS_ss_s__0__HSIOM_SPI EQU 15
SPIS_ss_s__0__HSIOM_SPI_SSEL0 EQU 15
SPIS_ss_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_ss_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_ss_s__0__MASK EQU 0x80
SPIS_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_ss_s__0__PC EQU CYREG_PRT0_PC
SPIS_ss_s__0__PC2 EQU CYREG_PRT0_PC2
SPIS_ss_s__0__PORT EQU 0
SPIS_ss_s__0__PS EQU CYREG_PRT0_PS
SPIS_ss_s__0__SHIFT EQU 7
SPIS_ss_s__DR EQU CYREG_PRT0_DR
SPIS_ss_s__INTCFG EQU CYREG_PRT0_INTCFG
SPIS_ss_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPIS_ss_s__MASK EQU 0x80
SPIS_ss_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPIS_ss_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPIS_ss_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPIS_ss_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPIS_ss_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPIS_ss_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPIS_ss_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPIS_ss_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPIS_ss_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPIS_ss_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPIS_ss_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPIS_ss_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPIS_ss_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPIS_ss_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPIS_ss_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPIS_ss_s__PC EQU CYREG_PRT0_PC
SPIS_ss_s__PC2 EQU CYREG_PRT0_PC2
SPIS_ss_s__PORT EQU 0
SPIS_ss_s__PS EQU CYREG_PRT0_PS
SPIS_ss_s__SHIFT EQU 7

/* ADC_SAR */
ADC_SAR_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_cy_psoc4_sarmux_8__CH_0_PIN EQU 2
ADC_SAR_cy_psoc4_sarmux_8__CH_0_PORT EQU 1
ADC_SAR_cy_psoc4_sarmux_8__CH_1_PIN EQU 0
ADC_SAR_cy_psoc4_sarmux_8__CH_1_PORT EQU 7
ADC_SAR_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_SAR_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_SAR_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_intClock__MASK EQU 0x80000000
ADC_SAR_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_IRQ__INTC_NUMBER EQU 14
ADC_SAR_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* GPIO_EN */
GPIO_EN__0__DM__MASK EQU 0x38
GPIO_EN__0__DM__SHIFT EQU 3
GPIO_EN__0__DR EQU CYREG_PRT2_DR
GPIO_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GPIO_EN__0__HSIOM_MASK EQU 0x000000F0
GPIO_EN__0__HSIOM_SHIFT EQU 4
GPIO_EN__0__INTCFG EQU CYREG_PRT2_INTCFG
GPIO_EN__0__INTSTAT EQU CYREG_PRT2_INTSTAT
GPIO_EN__0__MASK EQU 0x02
GPIO_EN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_EN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_EN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_EN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_EN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_EN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_EN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_EN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_EN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_EN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_EN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_EN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_EN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_EN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_EN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_EN__0__PC EQU CYREG_PRT2_PC
GPIO_EN__0__PC2 EQU CYREG_PRT2_PC2
GPIO_EN__0__PORT EQU 2
GPIO_EN__0__PS EQU CYREG_PRT2_PS
GPIO_EN__0__SHIFT EQU 1
GPIO_EN__DR EQU CYREG_PRT2_DR
GPIO_EN__INTCFG EQU CYREG_PRT2_INTCFG
GPIO_EN__INTSTAT EQU CYREG_PRT2_INTSTAT
GPIO_EN__MASK EQU 0x02
GPIO_EN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_EN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_EN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_EN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_EN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_EN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_EN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_EN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_EN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_EN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_EN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_EN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_EN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_EN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_EN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_EN__PC EQU CYREG_PRT2_PC
GPIO_EN__PC2 EQU CYREG_PRT2_PC2
GPIO_EN__PORT EQU 2
GPIO_EN__PS EQU CYREG_PRT2_PS
GPIO_EN__SHIFT EQU 1

/* GPIO_S0 */
GPIO_S0__0__DM__MASK EQU 0x1C0
GPIO_S0__0__DM__SHIFT EQU 6
GPIO_S0__0__DR EQU CYREG_PRT2_DR
GPIO_S0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GPIO_S0__0__HSIOM_MASK EQU 0x00000F00
GPIO_S0__0__HSIOM_SHIFT EQU 8
GPIO_S0__0__INTCFG EQU CYREG_PRT2_INTCFG
GPIO_S0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
GPIO_S0__0__MASK EQU 0x04
GPIO_S0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_S0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_S0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_S0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_S0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_S0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_S0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_S0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_S0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_S0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_S0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_S0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_S0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_S0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_S0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_S0__0__PC EQU CYREG_PRT2_PC
GPIO_S0__0__PC2 EQU CYREG_PRT2_PC2
GPIO_S0__0__PORT EQU 2
GPIO_S0__0__PS EQU CYREG_PRT2_PS
GPIO_S0__0__SHIFT EQU 2
GPIO_S0__DR EQU CYREG_PRT2_DR
GPIO_S0__INTCFG EQU CYREG_PRT2_INTCFG
GPIO_S0__INTSTAT EQU CYREG_PRT2_INTSTAT
GPIO_S0__MASK EQU 0x04
GPIO_S0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_S0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_S0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_S0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_S0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_S0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_S0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_S0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_S0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_S0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_S0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_S0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_S0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_S0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_S0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_S0__PC EQU CYREG_PRT2_PC
GPIO_S0__PC2 EQU CYREG_PRT2_PC2
GPIO_S0__PORT EQU 2
GPIO_S0__PS EQU CYREG_PRT2_PS
GPIO_S0__SHIFT EQU 2

/* GPIO_S1 */
GPIO_S1__0__DM__MASK EQU 0xE00
GPIO_S1__0__DM__SHIFT EQU 9
GPIO_S1__0__DR EQU CYREG_PRT2_DR
GPIO_S1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GPIO_S1__0__HSIOM_MASK EQU 0x0000F000
GPIO_S1__0__HSIOM_SHIFT EQU 12
GPIO_S1__0__INTCFG EQU CYREG_PRT2_INTCFG
GPIO_S1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
GPIO_S1__0__MASK EQU 0x08
GPIO_S1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_S1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_S1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_S1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_S1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_S1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_S1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_S1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_S1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_S1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_S1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_S1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_S1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_S1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_S1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_S1__0__PC EQU CYREG_PRT2_PC
GPIO_S1__0__PC2 EQU CYREG_PRT2_PC2
GPIO_S1__0__PORT EQU 2
GPIO_S1__0__PS EQU CYREG_PRT2_PS
GPIO_S1__0__SHIFT EQU 3
GPIO_S1__DR EQU CYREG_PRT2_DR
GPIO_S1__INTCFG EQU CYREG_PRT2_INTCFG
GPIO_S1__INTSTAT EQU CYREG_PRT2_INTSTAT
GPIO_S1__MASK EQU 0x08
GPIO_S1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPIO_S1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPIO_S1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPIO_S1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPIO_S1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPIO_S1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPIO_S1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPIO_S1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPIO_S1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPIO_S1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPIO_S1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPIO_S1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPIO_S1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPIO_S1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPIO_S1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPIO_S1__PC EQU CYREG_PRT2_PC
GPIO_S1__PC2 EQU CYREG_PRT2_PC2
GPIO_S1__PORT EQU 2
GPIO_S1__PS EQU CYREG_PRT2_PS
GPIO_S1__SHIFT EQU 3

/* Opamp_1 */
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM_OA0_SW
Opamp_1_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM_OA0_SW_CLEAR

/* Opamp_2 */
Opamp_2_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_2_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_2_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA1_COMP_TRIM
Opamp_2_cy_psoc4_abuf__OA_NUMBER EQU 1
Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA1_OFFSET_TRIM
Opamp_2_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES1_CTRL
Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM
Opamp_2_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM_OA1_SW
Opamp_2_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM_OA1_SW_CLEAR

/* GPIO_VREF */
GPIO_VREF__0__DM__MASK EQU 0x38000
GPIO_VREF__0__DM__SHIFT EQU 15
GPIO_VREF__0__DR EQU CYREG_PRT3_DR
GPIO_VREF__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GPIO_VREF__0__HSIOM_MASK EQU 0x00F00000
GPIO_VREF__0__HSIOM_SHIFT EQU 20
GPIO_VREF__0__INTCFG EQU CYREG_PRT3_INTCFG
GPIO_VREF__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GPIO_VREF__0__MASK EQU 0x20
GPIO_VREF__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GPIO_VREF__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GPIO_VREF__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GPIO_VREF__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GPIO_VREF__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GPIO_VREF__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GPIO_VREF__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GPIO_VREF__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GPIO_VREF__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GPIO_VREF__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GPIO_VREF__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GPIO_VREF__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GPIO_VREF__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GPIO_VREF__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GPIO_VREF__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GPIO_VREF__0__PC EQU CYREG_PRT3_PC
GPIO_VREF__0__PC2 EQU CYREG_PRT3_PC2
GPIO_VREF__0__PORT EQU 3
GPIO_VREF__0__PS EQU CYREG_PRT3_PS
GPIO_VREF__0__SHIFT EQU 5
GPIO_VREF__DR EQU CYREG_PRT3_DR
GPIO_VREF__INTCFG EQU CYREG_PRT3_INTCFG
GPIO_VREF__INTSTAT EQU CYREG_PRT3_INTSTAT
GPIO_VREF__MASK EQU 0x20
GPIO_VREF__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GPIO_VREF__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GPIO_VREF__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GPIO_VREF__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GPIO_VREF__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GPIO_VREF__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GPIO_VREF__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GPIO_VREF__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GPIO_VREF__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GPIO_VREF__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GPIO_VREF__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GPIO_VREF__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GPIO_VREF__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GPIO_VREF__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GPIO_VREF__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GPIO_VREF__PC EQU CYREG_PRT3_PC
GPIO_VREF__PC2 EQU CYREG_PRT3_PC2
GPIO_VREF__PORT EQU 3
GPIO_VREF__PS EQU CYREG_PRT3_PS
GPIO_VREF__SHIFT EQU 5

/* Pin_Sens_Low */
Pin_Sens_Low__0__DM__MASK EQU 0x38000
Pin_Sens_Low__0__DM__SHIFT EQU 15
Pin_Sens_Low__0__DR EQU CYREG_PRT1_DR
Pin_Sens_Low__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Sens_Low__0__HSIOM_MASK EQU 0x00F00000
Pin_Sens_Low__0__HSIOM_SHIFT EQU 20
Pin_Sens_Low__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Sens_Low__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Sens_Low__0__MASK EQU 0x20
Pin_Sens_Low__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Sens_Low__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Sens_Low__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Sens_Low__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Sens_Low__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Sens_Low__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Sens_Low__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Sens_Low__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Sens_Low__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Sens_Low__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Sens_Low__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Sens_Low__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Sens_Low__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Sens_Low__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Sens_Low__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Sens_Low__0__PC EQU CYREG_PRT1_PC
Pin_Sens_Low__0__PC2 EQU CYREG_PRT1_PC2
Pin_Sens_Low__0__PORT EQU 1
Pin_Sens_Low__0__PS EQU CYREG_PRT1_PS
Pin_Sens_Low__0__SHIFT EQU 5
Pin_Sens_Low__DR EQU CYREG_PRT1_DR
Pin_Sens_Low__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Sens_Low__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Sens_Low__MASK EQU 0x20
Pin_Sens_Low__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Sens_Low__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Sens_Low__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Sens_Low__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Sens_Low__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Sens_Low__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Sens_Low__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Sens_Low__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Sens_Low__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Sens_Low__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Sens_Low__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Sens_Low__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Sens_Low__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Sens_Low__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Sens_Low__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Sens_Low__PC EQU CYREG_PRT1_PC
Pin_Sens_Low__PC2 EQU CYREG_PRT1_PC2
Pin_Sens_Low__PORT EQU 1
Pin_Sens_Low__PS EQU CYREG_PRT1_PS
Pin_Sens_Low__SHIFT EQU 5

/* Pin_Sens_High */
Pin_Sens_High__0__DM__MASK EQU 0x07
Pin_Sens_High__0__DM__SHIFT EQU 0
Pin_Sens_High__0__DR EQU CYREG_PRT1_DR
Pin_Sens_High__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Sens_High__0__HSIOM_MASK EQU 0x0000000F
Pin_Sens_High__0__HSIOM_SHIFT EQU 0
Pin_Sens_High__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Sens_High__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Sens_High__0__MASK EQU 0x01
Pin_Sens_High__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Sens_High__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Sens_High__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Sens_High__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Sens_High__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Sens_High__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Sens_High__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Sens_High__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Sens_High__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Sens_High__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Sens_High__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Sens_High__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Sens_High__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Sens_High__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Sens_High__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Sens_High__0__PC EQU CYREG_PRT1_PC
Pin_Sens_High__0__PC2 EQU CYREG_PRT1_PC2
Pin_Sens_High__0__PORT EQU 1
Pin_Sens_High__0__PS EQU CYREG_PRT1_PS
Pin_Sens_High__0__SHIFT EQU 0
Pin_Sens_High__DR EQU CYREG_PRT1_DR
Pin_Sens_High__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Sens_High__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Sens_High__MASK EQU 0x01
Pin_Sens_High__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Sens_High__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Sens_High__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Sens_High__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Sens_High__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Sens_High__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Sens_High__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Sens_High__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Sens_High__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Sens_High__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Sens_High__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Sens_High__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Sens_High__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Sens_High__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Sens_High__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Sens_High__PC EQU CYREG_PRT1_PC
Pin_Sens_High__PC2 EQU CYREG_PRT1_PC2
Pin_Sens_High__PORT EQU 1
Pin_Sens_High__PS EQU CYREG_PRT1_PS
Pin_Sens_High__SHIFT EQU 0

/* ISR_TurnOn_Sink */
ISR_TurnOn_Sink__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_TurnOn_Sink__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_TurnOn_Sink__INTC_MASK EQU 0x04
ISR_TurnOn_Sink__INTC_NUMBER EQU 2
ISR_TurnOn_Sink__INTC_PRIOR_MASK EQU 0xC00000
ISR_TurnOn_Sink__INTC_PRIOR_NUM EQU 3
ISR_TurnOn_Sink__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISR_TurnOn_Sink__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_TurnOn_Sink__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Pin_TurnOn_Sink */
Pin_TurnOn_Sink__0__DM__MASK EQU 0x07
Pin_TurnOn_Sink__0__DM__SHIFT EQU 0
Pin_TurnOn_Sink__0__DR EQU CYREG_PRT0_DR
Pin_TurnOn_Sink__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_TurnOn_Sink__0__HSIOM_MASK EQU 0x0000000F
Pin_TurnOn_Sink__0__HSIOM_SHIFT EQU 0
Pin_TurnOn_Sink__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_TurnOn_Sink__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_TurnOn_Sink__0__MASK EQU 0x01
Pin_TurnOn_Sink__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_TurnOn_Sink__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_TurnOn_Sink__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_TurnOn_Sink__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_TurnOn_Sink__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_TurnOn_Sink__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_TurnOn_Sink__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_TurnOn_Sink__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_TurnOn_Sink__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_TurnOn_Sink__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_TurnOn_Sink__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_TurnOn_Sink__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_TurnOn_Sink__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_TurnOn_Sink__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_TurnOn_Sink__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_TurnOn_Sink__0__PC EQU CYREG_PRT0_PC
Pin_TurnOn_Sink__0__PC2 EQU CYREG_PRT0_PC2
Pin_TurnOn_Sink__0__PORT EQU 0
Pin_TurnOn_Sink__0__PS EQU CYREG_PRT0_PS
Pin_TurnOn_Sink__0__SHIFT EQU 0
Pin_TurnOn_Sink__DR EQU CYREG_PRT0_DR
Pin_TurnOn_Sink__INTCFG EQU CYREG_PRT0_INTCFG
Pin_TurnOn_Sink__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_TurnOn_Sink__MASK EQU 0x01
Pin_TurnOn_Sink__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_TurnOn_Sink__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_TurnOn_Sink__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_TurnOn_Sink__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_TurnOn_Sink__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_TurnOn_Sink__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_TurnOn_Sink__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_TurnOn_Sink__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_TurnOn_Sink__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_TurnOn_Sink__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_TurnOn_Sink__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_TurnOn_Sink__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_TurnOn_Sink__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_TurnOn_Sink__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_TurnOn_Sink__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_TurnOn_Sink__PC EQU CYREG_PRT0_PC
Pin_TurnOn_Sink__PC2 EQU CYREG_PRT0_PC2
Pin_TurnOn_Sink__PORT EQU 0
Pin_TurnOn_Sink__PS EQU CYREG_PRT0_PS
Pin_TurnOn_Sink__SHIFT EQU 0

/* ISR_TurnOff_Sink */
ISR_TurnOff_Sink__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_TurnOff_Sink__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_TurnOff_Sink__INTC_MASK EQU 0x01
ISR_TurnOff_Sink__INTC_NUMBER EQU 0
ISR_TurnOff_Sink__INTC_PRIOR_MASK EQU 0xC0
ISR_TurnOff_Sink__INTC_PRIOR_NUM EQU 3
ISR_TurnOff_Sink__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ISR_TurnOff_Sink__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_TurnOff_Sink__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Pin_TurnOff_Sink */
Pin_TurnOff_Sink__0__DM__MASK EQU 0xE00000
Pin_TurnOff_Sink__0__DM__SHIFT EQU 21
Pin_TurnOff_Sink__0__DR EQU CYREG_PRT3_DR
Pin_TurnOff_Sink__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_TurnOff_Sink__0__HSIOM_MASK EQU 0xF0000000
Pin_TurnOff_Sink__0__HSIOM_SHIFT EQU 28
Pin_TurnOff_Sink__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_TurnOff_Sink__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_TurnOff_Sink__0__MASK EQU 0x80
Pin_TurnOff_Sink__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_TurnOff_Sink__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_TurnOff_Sink__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_TurnOff_Sink__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_TurnOff_Sink__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_TurnOff_Sink__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_TurnOff_Sink__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_TurnOff_Sink__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_TurnOff_Sink__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_TurnOff_Sink__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_TurnOff_Sink__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_TurnOff_Sink__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_TurnOff_Sink__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_TurnOff_Sink__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_TurnOff_Sink__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_TurnOff_Sink__0__PC EQU CYREG_PRT3_PC
Pin_TurnOff_Sink__0__PC2 EQU CYREG_PRT3_PC2
Pin_TurnOff_Sink__0__PORT EQU 3
Pin_TurnOff_Sink__0__PS EQU CYREG_PRT3_PS
Pin_TurnOff_Sink__0__SHIFT EQU 7
Pin_TurnOff_Sink__DR EQU CYREG_PRT3_DR
Pin_TurnOff_Sink__INTCFG EQU CYREG_PRT3_INTCFG
Pin_TurnOff_Sink__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_TurnOff_Sink__MASK EQU 0x80
Pin_TurnOff_Sink__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_TurnOff_Sink__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_TurnOff_Sink__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_TurnOff_Sink__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_TurnOff_Sink__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_TurnOff_Sink__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_TurnOff_Sink__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_TurnOff_Sink__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_TurnOff_Sink__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_TurnOff_Sink__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_TurnOff_Sink__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_TurnOff_Sink__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_TurnOff_Sink__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_TurnOff_Sink__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_TurnOff_Sink__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_TurnOff_Sink__PC EQU CYREG_PRT3_PC
Pin_TurnOff_Sink__PC2 EQU CYREG_PRT3_PC2
Pin_TurnOff_Sink__PORT EQU 3
Pin_TurnOff_Sink__PS EQU CYREG_PRT3_PS
Pin_TurnOff_Sink__SHIFT EQU 7

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 36000000
CYDEV_BCLK__HFCLK__KHZ EQU 36000
CYDEV_BCLK__HFCLK__MHZ EQU 36
CYDEV_BCLK__SYSCLK__HZ EQU 36000000
CYDEV_BCLK__SYSCLK__KHZ EQU 36000
CYDEV_BCLK__SYSCLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
