

================================================================
== Vitis HLS Report for 'rasterization2_Pipeline_RAST2'
================================================================
* Date:           Tue Dec 17 15:07:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.574 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65558|  20.000 ns|  0.656 ms|    2|  65558|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- RAST2   |        0|    65556|        23|          1|          1|  0 ~ 65535|       yes|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      223|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|     1270|     1061|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      442|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     1712|     1425|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_9s_9s_18_1_1_U41      |mul_9s_9s_18_1_1      |        0|   0|    0|   49|    0|
    |mul_9s_9s_18_1_1_U42      |mul_9s_9s_18_1_1      |        0|   0|    0|   49|    0|
    |mul_9s_9s_18_1_1_U43      |mul_9s_9s_18_1_1      |        0|   0|    0|   49|    0|
    |udiv_16ns_8ns_8_20_1_U40  |udiv_16ns_8ns_8_20_1  |        0|   0|  635|  457|    0|
    |urem_16ns_8ns_8_20_1_U39  |urem_16ns_8ns_8_20_1  |        0|   0|  635|  457|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|   0| 1270| 1061|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +---------------------------------+-----------------------------+--------------+
    |             Instance            |            Module           |  Expression  |
    +---------------------------------+-----------------------------+--------------+
    |mac_mulsub_9s_9s_18s_18_4_1_U44  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    |mac_mulsub_9s_9s_18s_18_4_1_U45  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    |mac_mulsub_9s_9s_18s_18_4_1_U46  |mac_mulsub_9s_9s_18s_18_4_1  |  i0 - i1 * i2|
    +---------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_321_p2    |         +|   0|  0|  23|          16|           1|
    |i_V_2_fu_466_p2        |         +|   0|  0|  23|          16|           1|
    |x_V_fu_348_p2          |         +|   0|  0|  15|           8|           8|
    |y_V_fu_357_p2          |         +|   0|  0|  15|           8|           8|
    |ret_V_17_fu_396_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_19_fu_366_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_21_fu_410_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_23_fu_375_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_25_fu_424_p2     |         -|   0|  0|  16|           9|           9|
    |ret_V_27_fu_384_p2     |         -|   0|  0|  16|           9|           9|
    |icmp_ln1027_fu_315_p2  |      icmp|   0|  0|  13|          16|          16|
    |or_ln61_1_fu_442_p2    |        or|   0|  0|  18|          18|          18|
    |or_ln61_fu_438_p2      |        or|   0|  0|  18|          18|          18|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 223|         155|         126|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_V_1   |   9|          2|   16|         32|
    |i_V_fu_84                |   9|          2|   16|         32|
    |k_V_fu_80                |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |i_V_fu_84                              |  16|   0|   16|          0|
    |icmp_ln1027_reg_607                    |   1|   0|    1|          0|
    |k_V_fu_80                              |  16|   0|   16|          0|
    |rhs_1_cast_reg_575                     |  18|   0|   18|          0|
    |rhs_V_1_cast_reg_555                   |  18|   0|   18|          0|
    |rhs_V_3_cast_reg_545                   |  18|   0|   18|          0|
    |rhs_V_4_cast_reg_535                   |  18|   0|   18|          0|
    |rhs_V_cast_reg_565                     |  18|   0|   18|          0|
    |rhs_cast_reg_585                       |  18|   0|   18|          0|
    |triangle_2d_same_x0_cast_cast_reg_590  |   8|   0|    9|          1|
    |triangle_2d_same_x1_cast_cast_reg_570  |   8|   0|    9|          1|
    |triangle_2d_same_x2_cast_cast_reg_550  |   8|   0|    9|          1|
    |triangle_2d_same_y0_cast_cast_reg_580  |   8|   0|    9|          1|
    |triangle_2d_same_y1_cast_cast_reg_560  |   8|   0|    9|          1|
    |triangle_2d_same_y2_cast_cast_reg_540  |   8|   0|    9|          1|
    |x_V_reg_611                            |   8|   0|    8|          0|
    |y_V_reg_617                            |   8|   0|    8|          0|
    |icmp_ln1027_reg_607                    |  64|  32|    1|          0|
    |x_V_reg_611                            |  64|  32|    8|          0|
    |y_V_reg_617                            |  64|  32|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 442|  96|  273|          6|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  rasterization2_Pipeline_RAST2|  return value|
|p_read4                   |   in|   16|     ap_none|                        p_read4|        scalar|
|p_read3_cast              |   in|    8|     ap_none|                   p_read3_cast|        scalar|
|p_read1                   |   in|    8|     ap_none|                        p_read1|        scalar|
|p_read2                   |   in|    8|     ap_none|                        p_read2|        scalar|
|triangle_2d_same_x0_cast  |   in|    8|     ap_none|       triangle_2d_same_x0_cast|        scalar|
|rhs                       |   in|    9|     ap_none|                            rhs|        scalar|
|triangle_2d_same_y0_cast  |   in|    8|     ap_none|       triangle_2d_same_y0_cast|        scalar|
|rhs_1                     |   in|    9|     ap_none|                          rhs_1|        scalar|
|triangle_2d_same_x1_cast  |   in|    8|     ap_none|       triangle_2d_same_x1_cast|        scalar|
|rhs_V                     |   in|    9|     ap_none|                          rhs_V|        scalar|
|triangle_2d_same_y1_cast  |   in|    8|     ap_none|       triangle_2d_same_y1_cast|        scalar|
|rhs_V_1                   |   in|    9|     ap_none|                        rhs_V_1|        scalar|
|triangle_2d_same_x2_cast  |   in|    8|     ap_none|       triangle_2d_same_x2_cast|        scalar|
|rhs_V_3                   |   in|    9|     ap_none|                        rhs_V_3|        scalar|
|triangle_2d_same_y2_cast  |   in|    8|     ap_none|       triangle_2d_same_y2_cast|        scalar|
|rhs_V_4                   |   in|    9|     ap_none|                        rhs_V_4|        scalar|
|fragment2_x_address0      |  out|    9|   ap_memory|                    fragment2_x|         array|
|fragment2_x_ce0           |  out|    1|   ap_memory|                    fragment2_x|         array|
|fragment2_x_we0           |  out|    1|   ap_memory|                    fragment2_x|         array|
|fragment2_x_d0            |  out|    8|   ap_memory|                    fragment2_x|         array|
|fragment2_y_address0      |  out|    9|   ap_memory|                    fragment2_y|         array|
|fragment2_y_ce0           |  out|    1|   ap_memory|                    fragment2_y|         array|
|fragment2_y_we0           |  out|    1|   ap_memory|                    fragment2_y|         array|
|fragment2_y_d0            |  out|    8|   ap_memory|                    fragment2_y|         array|
|fragment2_z_address0      |  out|    9|   ap_memory|                    fragment2_z|         array|
|fragment2_z_ce0           |  out|    1|   ap_memory|                    fragment2_z|         array|
|fragment2_z_we0           |  out|    1|   ap_memory|                    fragment2_z|         array|
|fragment2_z_d0            |  out|    8|   ap_memory|                    fragment2_z|         array|
|triangle_2d_same_z        |   in|    8|     ap_none|             triangle_2d_same_z|        scalar|
|fragment2_color_address0  |  out|    9|   ap_memory|                fragment2_color|         array|
|fragment2_color_ce0       |  out|    1|   ap_memory|                fragment2_color|         array|
|fragment2_color_we0       |  out|    1|   ap_memory|                fragment2_color|         array|
|fragment2_color_d0        |  out|    6|   ap_memory|                fragment2_color|         array|
|i_V_out                   |  out|   16|      ap_vld|                        i_V_out|       pointer|
|i_V_out_ap_vld            |  out|    1|      ap_vld|                        i_V_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 26 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 27 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%triangle_2d_same_z_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_z"   --->   Operation 28 'read' 'triangle_2d_same_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rhs_V_4_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V_4"   --->   Operation 29 'read' 'rhs_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y2_cast"   --->   Operation 30 'read' 'triangle_2d_same_y2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V_3"   --->   Operation 31 'read' 'rhs_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x2_cast"   --->   Operation 32 'read' 'triangle_2d_same_x2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rhs_V_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V_1"   --->   Operation 33 'read' 'rhs_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y1_cast"   --->   Operation 34 'read' 'triangle_2d_same_y1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V"   --->   Operation 35 'read' 'rhs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x1_cast"   --->   Operation 36 'read' 'triangle_2d_same_x1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rhs_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_1"   --->   Operation 37 'read' 'rhs_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y0_cast"   --->   Operation 38 'read' 'triangle_2d_same_y0_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%rhs_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs"   --->   Operation 39 'read' 'rhs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x0_cast"   --->   Operation 40 'read' 'triangle_2d_same_x0_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 41 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 42 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3_cast"   --->   Operation 43 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 44 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = sext i9 %rhs_V_4_read"   --->   Operation 45 'sext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_cast_cast = zext i8 %triangle_2d_same_y2_cast_read"   --->   Operation 46 'zext' 'triangle_2d_same_y2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = sext i9 %rhs_V_3_read"   --->   Operation 47 'sext' 'rhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_cast_cast = zext i8 %triangle_2d_same_x2_cast_read"   --->   Operation 48 'zext' 'triangle_2d_same_x2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = sext i9 %rhs_V_1_read"   --->   Operation 49 'sext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_cast_cast = zext i8 %triangle_2d_same_y1_cast_read"   --->   Operation 50 'zext' 'triangle_2d_same_y1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_V_cast = sext i9 %rhs_V_read"   --->   Operation 51 'sext' 'rhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_cast_cast = zext i8 %triangle_2d_same_x1_cast_read"   --->   Operation 52 'zext' 'triangle_2d_same_x1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_1_cast = sext i9 %rhs_1_read"   --->   Operation 53 'sext' 'rhs_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_cast_cast = zext i8 %triangle_2d_same_y0_cast_read"   --->   Operation 54 'zext' 'triangle_2d_same_y0_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_cast = sext i9 %rhs_read"   --->   Operation 55 'sext' 'rhs_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_cast_cast = zext i8 %triangle_2d_same_x0_cast_read"   --->   Operation 56 'zext' 'triangle_2d_same_x0_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read3_cast_cast = zext i8 %p_read_2"   --->   Operation 57 'zext' 'p_read3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i_V"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %k_V"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%k_V_1 = load i16 %k_V"   --->   Operation 61 'load' 'k_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "%icmp_ln1027 = icmp_eq  i16 %k_V_1, i16 %p_read_3"   --->   Operation 62 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.78ns)   --->   "%add_ln840 = add i16 %k_V_1, i16 1"   --->   Operation 64 'add' 'add_ln840' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln1027, void %for.body.split, void %return.loopexit.exitStub" [rendering.cpp:191]   --->   Operation 65 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [20/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 66 'urem' 'rem_i_urem' <Predicate = (!icmp_ln1027)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [20/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 67 'udiv' 'div_i_udiv' <Predicate = (!icmp_ln1027)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln191 = store i16 %add_ln840, i16 %k_V" [rendering.cpp:191]   --->   Operation 68 'store' 'store_ln191' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.body" [rendering.cpp:191]   --->   Operation 69 'br' 'br_ln191' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 70 [19/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 70 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [19/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 71 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 72 [18/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 72 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [18/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 73 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 74 [17/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 74 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [17/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 75 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 76 [16/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 76 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [16/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 77 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 78 [15/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 78 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [15/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 79 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 80 [14/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 80 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [14/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 81 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 82 [13/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 82 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [13/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 83 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 84 [12/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 84 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [12/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 85 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 86 [11/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 86 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [11/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 87 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 88 [10/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 88 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [10/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 89 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 90 [9/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 90 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [9/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 91 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 92 [8/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 92 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [8/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 93 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 94 [7/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 94 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [7/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 95 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 96 [6/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 96 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [6/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 97 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 98 [5/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 98 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [5/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 99 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 100 [4/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 100 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 101 [4/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 101 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 102 [3/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 102 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 103 [3/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 103 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 104 [2/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 104 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [2/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 105 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 106 [1/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 106 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%ret_V = trunc i8 %rem_i_urem"   --->   Operation 107 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.70ns)   --->   "%x_V = add i8 %ret_V, i8 %p_read_1"   --->   Operation 108 'add' 'x_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 109 [1/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 109 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i8 %div_i_udiv"   --->   Operation 110 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.70ns)   --->   "%y_V = add i8 %trunc_ln186, i8 %p_read"   --->   Operation 111 'add' 'y_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1496_1 = zext i8 %y_V"   --->   Operation 112 'zext' 'zext_ln1496_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.70ns)   --->   "%ret_V_19 = sub i9 %zext_ln1496_1, i9 %triangle_2d_same_y0_cast_cast"   --->   Operation 113 'sub' 'ret_V_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i9 %ret_V_19"   --->   Operation 114 'sext' 'sext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [3/3] (0.99ns) (grouped into DSP with root node sub_ln61)   --->   "%ret_V_20 = mul i18 %sext_ln186_3, i18 %rhs_1_cast"   --->   Operation 115 'mul' 'ret_V_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 116 [1/1] (0.70ns)   --->   "%ret_V_23 = sub i9 %zext_ln1496_1, i9 %triangle_2d_same_y1_cast_cast"   --->   Operation 116 'sub' 'ret_V_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i9 %ret_V_23"   --->   Operation 117 'sext' 'sext_ln186_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node sub_ln61_1)   --->   "%ret_V_24 = mul i18 %sext_ln186_5, i18 %rhs_V_1_cast"   --->   Operation 118 'mul' 'ret_V_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 119 [1/1] (0.70ns)   --->   "%ret_V_27 = sub i9 %zext_ln1496_1, i9 %triangle_2d_same_y2_cast_cast"   --->   Operation 119 'sub' 'ret_V_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln186_7 = sext i9 %ret_V_27"   --->   Operation 120 'sext' 'sext_ln186_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [3/3] (0.99ns) (grouped into DSP with root node ret_V_16)   --->   "%ret_V_28 = mul i18 %sext_ln186_7, i18 %rhs_V_4_cast"   --->   Operation 121 'mul' 'ret_V_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 0.99>
ST_21 : Operation 122 [2/3] (0.99ns) (grouped into DSP with root node sub_ln61)   --->   "%ret_V_20 = mul i18 %sext_ln186_3, i18 %rhs_1_cast"   --->   Operation 122 'mul' 'ret_V_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 123 [2/3] (0.99ns) (grouped into DSP with root node sub_ln61_1)   --->   "%ret_V_24 = mul i18 %sext_ln186_5, i18 %rhs_V_1_cast"   --->   Operation 123 'mul' 'ret_V_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 124 [2/3] (0.99ns) (grouped into DSP with root node ret_V_16)   --->   "%ret_V_28 = mul i18 %sext_ln186_7, i18 %rhs_V_4_cast"   --->   Operation 124 'mul' 'ret_V_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.81>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i8 %x_V"   --->   Operation 125 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.70ns)   --->   "%ret_V_17 = sub i9 %zext_ln1496, i9 %triangle_2d_same_x0_cast_cast"   --->   Operation 126 'sub' 'ret_V_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i9 %ret_V_17"   --->   Operation 127 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (1.46ns)   --->   "%ret_V_18 = mul i18 %sext_ln186, i18 %rhs_cast"   --->   Operation 128 'mul' 'ret_V_18' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node sub_ln61)   --->   "%ret_V_20 = mul i18 %sext_ln186_3, i18 %rhs_1_cast"   --->   Operation 129 'mul' 'ret_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 130 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln61 = sub i18 %ret_V_18, i18 %ret_V_20" [rendering.cpp:61]   --->   Operation 130 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 131 [1/1] (0.70ns)   --->   "%ret_V_21 = sub i9 %zext_ln1496, i9 %triangle_2d_same_x1_cast_cast"   --->   Operation 131 'sub' 'ret_V_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i9 %ret_V_21"   --->   Operation 132 'sext' 'sext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (1.46ns)   --->   "%ret_V_22 = mul i18 %sext_ln186_4, i18 %rhs_V_cast"   --->   Operation 133 'mul' 'ret_V_22' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node sub_ln61_1)   --->   "%ret_V_24 = mul i18 %sext_ln186_5, i18 %rhs_V_1_cast"   --->   Operation 134 'mul' 'ret_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 135 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln61_1 = sub i18 %ret_V_22, i18 %ret_V_24" [rendering.cpp:61]   --->   Operation 135 'sub' 'sub_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 136 [1/1] (0.70ns)   --->   "%ret_V_25 = sub i9 %zext_ln1496, i9 %triangle_2d_same_x2_cast_cast"   --->   Operation 136 'sub' 'ret_V_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln186_6 = sext i9 %ret_V_25"   --->   Operation 137 'sext' 'sext_ln186_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (1.46ns)   --->   "%ret_V_26 = mul i18 %sext_ln186_6, i18 %rhs_V_3_cast"   --->   Operation 138 'mul' 'ret_V_26' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%ret_V_28 = mul i18 %sext_ln186_7, i18 %rhs_V_4_cast"   --->   Operation 139 'mul' 'ret_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 140 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_16 = sub i18 %ret_V_26, i18 %ret_V_28"   --->   Operation 140 'sub' 'ret_V_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%i_V_load_1 = load i16 %i_V"   --->   Operation 163 'load' 'i_V_load_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %i_V_out, i16 %i_V_load_1"   --->   Operation 164 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.08>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [rendering.cpp:193]   --->   Operation 141 'specpipeline' 'specpipeline_ln193' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [rendering.cpp:189]   --->   Operation 142 'specloopname' 'specloopname_ln189' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln61 = sub i18 %ret_V_18, i18 %ret_V_20" [rendering.cpp:61]   --->   Operation 143 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 144 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln61_1 = sub i18 %ret_V_22, i18 %ret_V_24" [rendering.cpp:61]   --->   Operation 144 'sub' 'sub_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 145 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_16 = sub i18 %ret_V_26, i18 %ret_V_28"   --->   Operation 145 'sub' 'ret_V_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln61_1)   --->   "%or_ln61 = or i18 %sub_ln61_1, i18 %sub_ln61" [rendering.cpp:61]   --->   Operation 146 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [1/1] (0.26ns) (out node of the LUT)   --->   "%or_ln61_1 = or i18 %or_ln61, i18 %ret_V_16" [rendering.cpp:61]   --->   Operation 147 'or' 'or_ln61_1' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %or_ln61_1, i32 17" [rendering.cpp:61]   --->   Operation 148 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %tmp, void %if.then13, void %for.inc" [rendering.cpp:197]   --->   Operation 149 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%i_V_load = load i16 %i_V"   --->   Operation 150 'load' 'i_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %i_V_load"   --->   Operation 151 'zext' 'zext_ln541' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%fragment2_x_addr = getelementptr i8 %fragment2_x, i64 0, i64 %zext_ln541" [rendering.cpp:199]   --->   Operation 152 'getelementptr' 'fragment2_x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (1.17ns)   --->   "%store_ln199 = store i8 %x_V, i9 %fragment2_x_addr" [rendering.cpp:199]   --->   Operation 153 'store' 'store_ln199' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%fragment2_y_addr = getelementptr i8 %fragment2_y, i64 0, i64 %zext_ln541" [rendering.cpp:200]   --->   Operation 154 'getelementptr' 'fragment2_y_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (1.17ns)   --->   "%store_ln200 = store i8 %y_V, i9 %fragment2_y_addr" [rendering.cpp:200]   --->   Operation 155 'store' 'store_ln200' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%fragment2_z_addr = getelementptr i8 %fragment2_z, i64 0, i64 %zext_ln541" [rendering.cpp:201]   --->   Operation 156 'getelementptr' 'fragment2_z_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (1.17ns)   --->   "%store_ln201 = store i8 %triangle_2d_same_z_read, i9 %fragment2_z_addr" [rendering.cpp:201]   --->   Operation 157 'store' 'store_ln201' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%fragment2_color_addr = getelementptr i6 %fragment2_color, i64 0, i64 %zext_ln541" [rendering.cpp:202]   --->   Operation 158 'getelementptr' 'fragment2_color_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (1.17ns)   --->   "%store_ln202 = store i6 36, i9 %fragment2_color_addr" [rendering.cpp:202]   --->   Operation 159 'store' 'store_ln202' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 500> <RAM>
ST_23 : Operation 160 [1/1] (0.78ns)   --->   "%i_V_2 = add i16 %i_V_load, i16 1"   --->   Operation 160 'add' 'i_V_2' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 161 [1/1] (0.38ns)   --->   "%store_ln204 = store i16 %i_V_2, i16 %i_V" [rendering.cpp:204]   --->   Operation 161 'store' 'store_ln204' <Predicate = (!tmp)> <Delay = 0.38>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.inc" [rendering.cpp:204]   --->   Operation 162 'br' 'br_ln204' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_x0_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_y0_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_x1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_y1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_x2_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_y2_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fragment2_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fragment2_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fragment2_z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ triangle_2d_same_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fragment2_color]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ i_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_V                           (alloca           ) [ 010000000000000000000000]
i_V                           (alloca           ) [ 011111111111111111111111]
triangle_2d_same_z_read       (read             ) [ 011111111111111111111111]
rhs_V_4_read                  (read             ) [ 000000000000000000000000]
triangle_2d_same_y2_cast_read (read             ) [ 000000000000000000000000]
rhs_V_3_read                  (read             ) [ 000000000000000000000000]
triangle_2d_same_x2_cast_read (read             ) [ 000000000000000000000000]
rhs_V_1_read                  (read             ) [ 000000000000000000000000]
triangle_2d_same_y1_cast_read (read             ) [ 000000000000000000000000]
rhs_V_read                    (read             ) [ 000000000000000000000000]
triangle_2d_same_x1_cast_read (read             ) [ 000000000000000000000000]
rhs_1_read                    (read             ) [ 000000000000000000000000]
triangle_2d_same_y0_cast_read (read             ) [ 000000000000000000000000]
rhs_read                      (read             ) [ 000000000000000000000000]
triangle_2d_same_x0_cast_read (read             ) [ 000000000000000000000000]
p_read                        (read             ) [ 011111111111111111111000]
p_read_1                      (read             ) [ 011111111111111111111000]
p_read_2                      (read             ) [ 000000000000000000000000]
p_read_3                      (read             ) [ 000000000000000000000000]
rhs_V_4_cast                  (sext             ) [ 011111111111111111111110]
triangle_2d_same_y2_cast_cast (zext             ) [ 011111111111111111111000]
rhs_V_3_cast                  (sext             ) [ 011111111111111111111110]
triangle_2d_same_x2_cast_cast (zext             ) [ 011111111111111111111110]
rhs_V_1_cast                  (sext             ) [ 011111111111111111111110]
triangle_2d_same_y1_cast_cast (zext             ) [ 011111111111111111111000]
rhs_V_cast                    (sext             ) [ 011111111111111111111110]
triangle_2d_same_x1_cast_cast (zext             ) [ 011111111111111111111110]
rhs_1_cast                    (sext             ) [ 011111111111111111111110]
triangle_2d_same_y0_cast_cast (zext             ) [ 011111111111111111111000]
rhs_cast                      (sext             ) [ 011111111111111111111110]
triangle_2d_same_x0_cast_cast (zext             ) [ 011111111111111111111110]
p_read3_cast_cast             (zext             ) [ 011111111111111111111000]
store_ln0                     (store            ) [ 000000000000000000000000]
store_ln0                     (store            ) [ 000000000000000000000000]
br_ln0                        (br               ) [ 000000000000000000000000]
k_V_1                         (load             ) [ 011111111111111111111000]
icmp_ln1027                   (icmp             ) [ 011111111111111111111110]
empty                         (speclooptripcount) [ 000000000000000000000000]
add_ln840                     (add              ) [ 000000000000000000000000]
br_ln191                      (br               ) [ 000000000000000000000000]
store_ln191                   (store            ) [ 000000000000000000000000]
br_ln191                      (br               ) [ 000000000000000000000000]
rem_i_urem                    (urem             ) [ 000000000000000000000000]
ret_V                         (trunc            ) [ 000000000000000000000000]
x_V                           (add              ) [ 010000000000000000000111]
div_i_udiv                    (udiv             ) [ 000000000000000000000000]
trunc_ln186                   (trunc            ) [ 000000000000000000000000]
y_V                           (add              ) [ 010000000000000000000111]
zext_ln1496_1                 (zext             ) [ 000000000000000000000000]
ret_V_19                      (sub              ) [ 000000000000000000000000]
sext_ln186_3                  (sext             ) [ 010000000000000000000110]
ret_V_23                      (sub              ) [ 000000000000000000000000]
sext_ln186_5                  (sext             ) [ 010000000000000000000110]
ret_V_27                      (sub              ) [ 000000000000000000000000]
sext_ln186_7                  (sext             ) [ 010000000000000000000110]
zext_ln1496                   (zext             ) [ 000000000000000000000000]
ret_V_17                      (sub              ) [ 000000000000000000000000]
sext_ln186                    (sext             ) [ 000000000000000000000000]
ret_V_18                      (mul              ) [ 010000000000000000000001]
ret_V_20                      (mul              ) [ 010000000000000000000001]
ret_V_21                      (sub              ) [ 000000000000000000000000]
sext_ln186_4                  (sext             ) [ 000000000000000000000000]
ret_V_22                      (mul              ) [ 010000000000000000000001]
ret_V_24                      (mul              ) [ 010000000000000000000001]
ret_V_25                      (sub              ) [ 000000000000000000000000]
sext_ln186_6                  (sext             ) [ 000000000000000000000000]
ret_V_26                      (mul              ) [ 010000000000000000000001]
ret_V_28                      (mul              ) [ 010000000000000000000001]
specpipeline_ln193            (specpipeline     ) [ 000000000000000000000000]
specloopname_ln189            (specloopname     ) [ 000000000000000000000000]
sub_ln61                      (sub              ) [ 000000000000000000000000]
sub_ln61_1                    (sub              ) [ 000000000000000000000000]
ret_V_16                      (sub              ) [ 000000000000000000000000]
or_ln61                       (or               ) [ 000000000000000000000000]
or_ln61_1                     (or               ) [ 000000000000000000000000]
tmp                           (bitselect        ) [ 010000000000000000000001]
br_ln197                      (br               ) [ 000000000000000000000000]
i_V_load                      (load             ) [ 000000000000000000000000]
zext_ln541                    (zext             ) [ 000000000000000000000000]
fragment2_x_addr              (getelementptr    ) [ 000000000000000000000000]
store_ln199                   (store            ) [ 000000000000000000000000]
fragment2_y_addr              (getelementptr    ) [ 000000000000000000000000]
store_ln200                   (store            ) [ 000000000000000000000000]
fragment2_z_addr              (getelementptr    ) [ 000000000000000000000000]
store_ln201                   (store            ) [ 000000000000000000000000]
fragment2_color_addr          (getelementptr    ) [ 000000000000000000000000]
store_ln202                   (store            ) [ 000000000000000000000000]
i_V_2                         (add              ) [ 000000000000000000000000]
store_ln204                   (store            ) [ 000000000000000000000000]
br_ln204                      (br               ) [ 000000000000000000000000]
i_V_load_1                    (load             ) [ 000000000000000000000000]
write_ln0                     (write            ) [ 000000000000000000000000]
ret_ln0                       (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read3_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="triangle_2d_same_x0_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_x0_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rhs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="triangle_2d_same_y0_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_y0_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rhs_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="triangle_2d_same_x1_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_x1_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rhs_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="triangle_2d_same_y1_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_y1_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rhs_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="triangle_2d_same_x2_cast">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_x2_cast"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rhs_V_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="triangle_2d_same_y2_cast">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_y2_cast"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rhs_V_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fragment2_x">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment2_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fragment2_y">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment2_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fragment2_z">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment2_z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="triangle_2d_same_z">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_z"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="fragment2_color">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment2_color"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="i_V_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_V_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="k_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="triangle_2d_same_z_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_z_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rhs_V_4_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="9" slack="0"/>
<pin id="97" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V_4_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="triangle_2d_same_y2_cast_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_y2_cast_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="rhs_V_3_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V_3_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="triangle_2d_same_x2_cast_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_x2_cast_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="rhs_V_1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V_1_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="triangle_2d_same_y1_cast_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_y1_cast_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rhs_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="triangle_2d_same_x1_cast_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_x1_cast_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="rhs_1_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_1_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="triangle_2d_same_y0_cast_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_y0_cast_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="rhs_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="triangle_2d_same_x0_cast_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_x0_cast_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_read_2_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_read_3_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln0_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="197" class="1004" name="fragment2_x_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment2_x_addr/23 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln199_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="3"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/23 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fragment2_y_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment2_y_addr/23 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln200_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="3"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/23 "/>
</bind>
</comp>

<comp id="223" class="1004" name="fragment2_z_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment2_z_addr/23 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln201_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="22"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/23 "/>
</bind>
</comp>

<comp id="236" class="1004" name="fragment2_color_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="16" slack="0"/>
<pin id="240" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fragment2_color_addr/23 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln202_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/23 "/>
</bind>
</comp>

<comp id="250" class="1004" name="rhs_V_4_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="1" index="1" bw="18" slack="19"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4_cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="triangle_2d_same_y2_cast_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="9" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_y2_cast_cast/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="rhs_V_3_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="triangle_2d_same_x2_cast_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_x2_cast_cast/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="rhs_V_1_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="1" index="1" bw="18" slack="19"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1_cast/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="triangle_2d_same_y1_cast_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_y1_cast_cast/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="rhs_V_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_cast/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="triangle_2d_same_x1_cast_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_x1_cast_cast/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="rhs_1_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="18" slack="19"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_1_cast/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="triangle_2d_same_y0_cast_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_y0_cast_cast/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="rhs_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_cast/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="triangle_2d_same_x0_cast_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_x0_cast_cast/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_read3_cast_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read3_cast_cast/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln0_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln0_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="k_V_1_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_V_1/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln1027_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln840_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem_i_urem/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="div_i_udiv/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln191_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="ret_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/20 "/>
</bind>
</comp>

<comp id="348" class="1004" name="x_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="19"/>
<pin id="351" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V/20 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln186_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/20 "/>
</bind>
</comp>

<comp id="357" class="1004" name="y_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="19"/>
<pin id="360" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V/20 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln1496_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496_1/20 "/>
</bind>
</comp>

<comp id="366" class="1004" name="ret_V_19_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="19"/>
<pin id="369" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_19/20 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln186_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_3/20 "/>
</bind>
</comp>

<comp id="375" class="1004" name="ret_V_23_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="19"/>
<pin id="378" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_23/20 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln186_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_5/20 "/>
</bind>
</comp>

<comp id="384" class="1004" name="ret_V_27_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="19"/>
<pin id="387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_27/20 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln186_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_7/20 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln1496_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="2"/>
<pin id="395" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1496/22 "/>
</bind>
</comp>

<comp id="396" class="1004" name="ret_V_17_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="21"/>
<pin id="399" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_17/22 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln186_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/22 "/>
</bind>
</comp>

<comp id="405" class="1004" name="ret_V_18_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="0" index="1" bw="9" slack="21"/>
<pin id="408" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_18/22 "/>
</bind>
</comp>

<comp id="410" class="1004" name="ret_V_21_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="21"/>
<pin id="413" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_21/22 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln186_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_4/22 "/>
</bind>
</comp>

<comp id="419" class="1004" name="ret_V_22_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="0" index="1" bw="9" slack="21"/>
<pin id="422" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_22/22 "/>
</bind>
</comp>

<comp id="424" class="1004" name="ret_V_25_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="21"/>
<pin id="427" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_25/22 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln186_6_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_6/22 "/>
</bind>
</comp>

<comp id="433" class="1004" name="ret_V_26_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="0" index="1" bw="9" slack="21"/>
<pin id="436" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_26/22 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln61_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="18" slack="0"/>
<pin id="440" dir="0" index="1" bw="18" slack="0"/>
<pin id="441" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/23 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln61_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="18" slack="0"/>
<pin id="444" dir="0" index="1" bw="18" slack="0"/>
<pin id="445" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_1/23 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="18" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_V_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="22"/>
<pin id="457" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_load/23 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln541_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/23 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i_V_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/23 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln204_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="22"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/23 "/>
</bind>
</comp>

<comp id="477" class="1004" name="i_V_load_1_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="21"/>
<pin id="479" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_load_1/22 "/>
</bind>
</comp>

<comp id="481" class="1007" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="0" index="1" bw="9" slack="19"/>
<pin id="484" dir="0" index="2" bw="18" slack="0"/>
<pin id="485" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="ret_V_20/20 sub_ln61/22 "/>
</bind>
</comp>

<comp id="489" class="1007" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="0" index="1" bw="9" slack="19"/>
<pin id="492" dir="0" index="2" bw="18" slack="0"/>
<pin id="493" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="ret_V_24/20 sub_ln61_1/22 "/>
</bind>
</comp>

<comp id="497" class="1007" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="0" index="1" bw="9" slack="19"/>
<pin id="500" dir="0" index="2" bw="18" slack="0"/>
<pin id="501" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="ret_V_28/20 ret_V_16/22 "/>
</bind>
</comp>

<comp id="505" class="1005" name="k_V_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="512" class="1005" name="i_V_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="520" class="1005" name="triangle_2d_same_z_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="22"/>
<pin id="522" dir="1" index="1" bw="8" slack="22"/>
</pin_list>
<bind>
<opset="triangle_2d_same_z_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="p_read_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="19"/>
<pin id="527" dir="1" index="1" bw="8" slack="19"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="530" class="1005" name="p_read_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="19"/>
<pin id="532" dir="1" index="1" bw="8" slack="19"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="rhs_V_4_cast_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="18" slack="19"/>
<pin id="537" dir="1" index="1" bw="18" slack="19"/>
</pin_list>
<bind>
<opset="rhs_V_4_cast "/>
</bind>
</comp>

<comp id="540" class="1005" name="triangle_2d_same_y2_cast_cast_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="9" slack="19"/>
<pin id="542" dir="1" index="1" bw="9" slack="19"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y2_cast_cast "/>
</bind>
</comp>

<comp id="545" class="1005" name="rhs_V_3_cast_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="18" slack="21"/>
<pin id="547" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opset="rhs_V_3_cast "/>
</bind>
</comp>

<comp id="550" class="1005" name="triangle_2d_same_x2_cast_cast_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="21"/>
<pin id="552" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x2_cast_cast "/>
</bind>
</comp>

<comp id="555" class="1005" name="rhs_V_1_cast_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="18" slack="19"/>
<pin id="557" dir="1" index="1" bw="18" slack="19"/>
</pin_list>
<bind>
<opset="rhs_V_1_cast "/>
</bind>
</comp>

<comp id="560" class="1005" name="triangle_2d_same_y1_cast_cast_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="19"/>
<pin id="562" dir="1" index="1" bw="9" slack="19"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y1_cast_cast "/>
</bind>
</comp>

<comp id="565" class="1005" name="rhs_V_cast_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="18" slack="21"/>
<pin id="567" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opset="rhs_V_cast "/>
</bind>
</comp>

<comp id="570" class="1005" name="triangle_2d_same_x1_cast_cast_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="21"/>
<pin id="572" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x1_cast_cast "/>
</bind>
</comp>

<comp id="575" class="1005" name="rhs_1_cast_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="18" slack="19"/>
<pin id="577" dir="1" index="1" bw="18" slack="19"/>
</pin_list>
<bind>
<opset="rhs_1_cast "/>
</bind>
</comp>

<comp id="580" class="1005" name="triangle_2d_same_y0_cast_cast_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="19"/>
<pin id="582" dir="1" index="1" bw="9" slack="19"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y0_cast_cast "/>
</bind>
</comp>

<comp id="585" class="1005" name="rhs_cast_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="18" slack="21"/>
<pin id="587" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opset="rhs_cast "/>
</bind>
</comp>

<comp id="590" class="1005" name="triangle_2d_same_x0_cast_cast_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="21"/>
<pin id="592" dir="1" index="1" bw="9" slack="21"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x0_cast_cast "/>
</bind>
</comp>

<comp id="595" class="1005" name="p_read3_cast_cast_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="1"/>
<pin id="597" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read3_cast_cast "/>
</bind>
</comp>

<comp id="601" class="1005" name="k_V_1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="1"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="k_V_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln1027_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="21"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="611" class="1005" name="x_V_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="2"/>
<pin id="613" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="617" class="1005" name="y_V_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="3"/>
<pin id="619" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="622" class="1005" name="sext_ln186_3_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="18" slack="1"/>
<pin id="624" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln186_3 "/>
</bind>
</comp>

<comp id="627" class="1005" name="sext_ln186_5_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="18" slack="1"/>
<pin id="629" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln186_5 "/>
</bind>
</comp>

<comp id="632" class="1005" name="sext_ln186_7_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="18" slack="1"/>
<pin id="634" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln186_7 "/>
</bind>
</comp>

<comp id="637" class="1005" name="ret_V_18_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="18" slack="1"/>
<pin id="639" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="642" class="1005" name="ret_V_22_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="18" slack="1"/>
<pin id="644" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="647" class="1005" name="ret_V_26_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="18" slack="1"/>
<pin id="649" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="78" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="94" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="100" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="106" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="112" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="118" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="124" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="130" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="136" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="142" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="148" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="154" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="160" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="178" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="184" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="312" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="312" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="298" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="312" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="298" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="321" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="327" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="333" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="362" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="362" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="393" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="393" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="470"><net_src comp="455" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="60" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="486"><net_src comp="371" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="405" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="488"><net_src comp="481" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="494"><net_src comp="380" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="419" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="496"><net_src comp="489" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="502"><net_src comp="389" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="433" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="504"><net_src comp="497" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="508"><net_src comp="80" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="515"><net_src comp="84" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="523"><net_src comp="88" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="528"><net_src comp="166" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="533"><net_src comp="172" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="538"><net_src comp="250" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="543"><net_src comp="254" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="548"><net_src comp="258" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="553"><net_src comp="262" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="558"><net_src comp="266" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="563"><net_src comp="270" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="568"><net_src comp="274" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="573"><net_src comp="278" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="578"><net_src comp="282" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="583"><net_src comp="286" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="588"><net_src comp="290" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="593"><net_src comp="294" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="598"><net_src comp="298" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="604"><net_src comp="312" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="610"><net_src comp="315" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="348" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="620"><net_src comp="357" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="625"><net_src comp="371" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="630"><net_src comp="380" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="635"><net_src comp="389" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="640"><net_src comp="405" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="645"><net_src comp="419" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="650"><net_src comp="433" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="497" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fragment2_x | {23 }
	Port: fragment2_y | {23 }
	Port: fragment2_z | {23 }
	Port: fragment2_color | {23 }
	Port: i_V_out | {22 }
 - Input state : 
	Port: rasterization2_Pipeline_RAST2 : p_read4 | {1 }
	Port: rasterization2_Pipeline_RAST2 : p_read3_cast | {1 }
	Port: rasterization2_Pipeline_RAST2 : p_read1 | {1 }
	Port: rasterization2_Pipeline_RAST2 : p_read2 | {1 }
	Port: rasterization2_Pipeline_RAST2 : triangle_2d_same_x0_cast | {1 }
	Port: rasterization2_Pipeline_RAST2 : rhs | {1 }
	Port: rasterization2_Pipeline_RAST2 : triangle_2d_same_y0_cast | {1 }
	Port: rasterization2_Pipeline_RAST2 : rhs_1 | {1 }
	Port: rasterization2_Pipeline_RAST2 : triangle_2d_same_x1_cast | {1 }
	Port: rasterization2_Pipeline_RAST2 : rhs_V | {1 }
	Port: rasterization2_Pipeline_RAST2 : triangle_2d_same_y1_cast | {1 }
	Port: rasterization2_Pipeline_RAST2 : rhs_V_1 | {1 }
	Port: rasterization2_Pipeline_RAST2 : triangle_2d_same_x2_cast | {1 }
	Port: rasterization2_Pipeline_RAST2 : rhs_V_3 | {1 }
	Port: rasterization2_Pipeline_RAST2 : triangle_2d_same_y2_cast | {1 }
	Port: rasterization2_Pipeline_RAST2 : rhs_V_4 | {1 }
	Port: rasterization2_Pipeline_RAST2 : fragment2_x | {}
	Port: rasterization2_Pipeline_RAST2 : fragment2_y | {}
	Port: rasterization2_Pipeline_RAST2 : fragment2_z | {}
	Port: rasterization2_Pipeline_RAST2 : triangle_2d_same_z | {1 }
	Port: rasterization2_Pipeline_RAST2 : fragment2_color | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		k_V_1 : 1
		icmp_ln1027 : 2
		add_ln840 : 2
		br_ln191 : 3
		rem_i_urem : 1
		div_i_udiv : 1
		store_ln191 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		ret_V : 1
		x_V : 2
		trunc_ln186 : 1
		y_V : 2
		zext_ln1496_1 : 3
		ret_V_19 : 4
		sext_ln186_3 : 5
		ret_V_20 : 6
		ret_V_23 : 4
		sext_ln186_5 : 5
		ret_V_24 : 6
		ret_V_27 : 4
		sext_ln186_7 : 5
		ret_V_28 : 6
	State 21
	State 22
		ret_V_17 : 1
		sext_ln186 : 2
		ret_V_18 : 3
		sub_ln61 : 4
		ret_V_21 : 1
		sext_ln186_4 : 2
		ret_V_22 : 3
		sub_ln61_1 : 4
		ret_V_25 : 1
		sext_ln186_6 : 2
		ret_V_26 : 3
		ret_V_16 : 4
		write_ln0 : 1
	State 23
		or_ln61 : 1
		or_ln61_1 : 1
		tmp : 1
		br_ln197 : 2
		zext_ln541 : 1
		fragment2_x_addr : 2
		store_ln199 : 3
		fragment2_y_addr : 2
		store_ln200 : 3
		fragment2_z_addr : 2
		store_ln201 : 3
		fragment2_color_addr : 2
		store_ln202 : 3
		i_V_2 : 1
		store_ln204 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|   urem   |                 grp_fu_327                |    0    |   635   |   457   |
|----------|-------------------------------------------|---------|---------|---------|
|   udiv   |                 grp_fu_333                |    0    |   635   |   457   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              ret_V_18_fu_405              |    0    |    0    |    49   |
|    mul   |              ret_V_22_fu_419              |    0    |    0    |    49   |
|          |              ret_V_26_fu_433              |    0    |    0    |    49   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              ret_V_19_fu_366              |    0    |    0    |    15   |
|          |              ret_V_23_fu_375              |    0    |    0    |    15   |
|    sub   |              ret_V_27_fu_384              |    0    |    0    |    15   |
|          |              ret_V_17_fu_396              |    0    |    0    |    15   |
|          |              ret_V_21_fu_410              |    0    |    0    |    15   |
|          |              ret_V_25_fu_424              |    0    |    0    |    15   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              add_ln840_fu_321             |    0    |    0    |    23   |
|    add   |                 x_V_fu_348                |    0    |    0    |    15   |
|          |                 y_V_fu_357                |    0    |    0    |    15   |
|          |                i_V_2_fu_466               |    0    |    0    |    23   |
|----------|-------------------------------------------|---------|---------|---------|
|    or    |               or_ln61_fu_438              |    0    |    0    |    18   |
|          |              or_ln61_1_fu_442             |    0    |    0    |    18   |
|----------|-------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln1027_fu_315            |    0    |    0    |    13   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                 grp_fu_481                |    1    |    0    |    0    |
|  mulsub  |                 grp_fu_489                |    1    |    0    |    0    |
|          |                 grp_fu_497                |    1    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |     triangle_2d_same_z_read_read_fu_88    |    0    |    0    |    0    |
|          |          rhs_V_4_read_read_fu_94          |    0    |    0    |    0    |
|          | triangle_2d_same_y2_cast_read_read_fu_100 |    0    |    0    |    0    |
|          |          rhs_V_3_read_read_fu_106         |    0    |    0    |    0    |
|          | triangle_2d_same_x2_cast_read_read_fu_112 |    0    |    0    |    0    |
|          |          rhs_V_1_read_read_fu_118         |    0    |    0    |    0    |
|          | triangle_2d_same_y1_cast_read_read_fu_124 |    0    |    0    |    0    |
|          |           rhs_V_read_read_fu_130          |    0    |    0    |    0    |
|   read   | triangle_2d_same_x1_cast_read_read_fu_136 |    0    |    0    |    0    |
|          |           rhs_1_read_read_fu_142          |    0    |    0    |    0    |
|          | triangle_2d_same_y0_cast_read_read_fu_148 |    0    |    0    |    0    |
|          |            rhs_read_read_fu_154           |    0    |    0    |    0    |
|          | triangle_2d_same_x0_cast_read_read_fu_160 |    0    |    0    |    0    |
|          |             p_read_read_fu_166            |    0    |    0    |    0    |
|          |            p_read_1_read_fu_172           |    0    |    0    |    0    |
|          |            p_read_2_read_fu_178           |    0    |    0    |    0    |
|          |            p_read_3_read_fu_184           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   write  |           write_ln0_write_fu_190          |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |            rhs_V_4_cast_fu_250            |    0    |    0    |    0    |
|          |            rhs_V_3_cast_fu_258            |    0    |    0    |    0    |
|          |            rhs_V_1_cast_fu_266            |    0    |    0    |    0    |
|          |             rhs_V_cast_fu_274             |    0    |    0    |    0    |
|          |             rhs_1_cast_fu_282             |    0    |    0    |    0    |
|   sext   |              rhs_cast_fu_290              |    0    |    0    |    0    |
|          |            sext_ln186_3_fu_371            |    0    |    0    |    0    |
|          |            sext_ln186_5_fu_380            |    0    |    0    |    0    |
|          |            sext_ln186_7_fu_389            |    0    |    0    |    0    |
|          |             sext_ln186_fu_401             |    0    |    0    |    0    |
|          |            sext_ln186_4_fu_415            |    0    |    0    |    0    |
|          |            sext_ln186_6_fu_429            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |    triangle_2d_same_y2_cast_cast_fu_254   |    0    |    0    |    0    |
|          |    triangle_2d_same_x2_cast_cast_fu_262   |    0    |    0    |    0    |
|          |    triangle_2d_same_y1_cast_cast_fu_270   |    0    |    0    |    0    |
|          |    triangle_2d_same_x1_cast_cast_fu_278   |    0    |    0    |    0    |
|   zext   |    triangle_2d_same_y0_cast_cast_fu_286   |    0    |    0    |    0    |
|          |    triangle_2d_same_x0_cast_cast_fu_294   |    0    |    0    |    0    |
|          |          p_read3_cast_cast_fu_298         |    0    |    0    |    0    |
|          |            zext_ln1496_1_fu_362           |    0    |    0    |    0    |
|          |             zext_ln1496_fu_393            |    0    |    0    |    0    |
|          |             zext_ln541_fu_458             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   trunc  |                ret_V_fu_344               |    0    |    0    |    0    |
|          |             trunc_ln186_fu_353            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
| bitselect|                 tmp_fu_447                |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    3    |   1270  |   1276  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|             i_V_reg_512             |   16   |
|         icmp_ln1027_reg_607         |    1   |
|            k_V_1_reg_601            |   16   |
|             k_V_reg_505             |   16   |
|      p_read3_cast_cast_reg_595      |   16   |
|           p_read_1_reg_530          |    8   |
|            p_read_reg_525           |    8   |
|           ret_V_18_reg_637          |   18   |
|           ret_V_22_reg_642          |   18   |
|           ret_V_26_reg_647          |   18   |
|          rhs_1_cast_reg_575         |   18   |
|         rhs_V_1_cast_reg_555        |   18   |
|         rhs_V_3_cast_reg_545        |   18   |
|         rhs_V_4_cast_reg_535        |   18   |
|          rhs_V_cast_reg_565         |   18   |
|           rhs_cast_reg_585          |   18   |
|         sext_ln186_3_reg_622        |   18   |
|         sext_ln186_5_reg_627        |   18   |
|         sext_ln186_7_reg_632        |   18   |
|triangle_2d_same_x0_cast_cast_reg_590|    9   |
|triangle_2d_same_x1_cast_cast_reg_570|    9   |
|triangle_2d_same_x2_cast_cast_reg_550|    9   |
|triangle_2d_same_y0_cast_cast_reg_580|    9   |
|triangle_2d_same_y1_cast_cast_reg_560|    9   |
|triangle_2d_same_y2_cast_cast_reg_540|    9   |
|   triangle_2d_same_z_read_reg_520   |    8   |
|             x_V_reg_611             |    8   |
|             y_V_reg_617             |    8   |
+-------------------------------------+--------+
|                Total                |   375  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_327 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_327 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_333 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_333 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_481 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_489 |  p0  |   3  |   9  |   27   ||    14   |
| grp_fu_497 |  p0  |   3  |   9  |   27   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   177  || 2.80757 ||    78   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |  1270  |  1276  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   78   |
|  Register |    -   |    -   |   375  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |  1645  |  1354  |
+-----------+--------+--------+--------+--------+
