-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Thu Oct 29 17:08:31 2020
-- Host        : cse-p322mdl16.cse.psu.edu running 64-bit Ubuntu 16.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ axi_interconnect_sim_netlist.vhdl
-- Design      : axi_interconnect
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku115-flva1517-3-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_addr_arbiter is
  port (
    \gen_arbiter.m_grant_enc_i_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_target_hot_i_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.m_valid_i_reg_0\ : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.s_ready_i_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.s_ready_i_reg[1]_0\ : out STD_LOGIC;
    \gen_arbiter.m_target_hot_i_reg[0]_1\ : out STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[65]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    reset : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    \gen_arbiter.any_grant_reg_0\ : in STD_LOGIC;
    grant_hot0 : in STD_LOGIC;
    \gen_arbiter.last_rr_hot_reg[1]_0\ : in STD_LOGIC;
    \gen_arbiter.last_rr_hot_reg[1]_1\ : in STD_LOGIC;
    sc_sf_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.last_rr_hot_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]_1\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]_2\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt_0\ : in STD_LOGIC;
    \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\ : in STD_LOGIC;
    \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[65]_1\ : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_addr_arbiter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_addr_arbiter is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal any_grant : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.any_grant_reg_n_0\ : STD_LOGIC;
  signal \gen_arbiter.grant_hot[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.grant_hot_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_arbiter.grant_hot_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_arbiter.last_rr_hot_reg_n_0_[0]\ : STD_LOGIC;
  signal \^gen_arbiter.m_grant_enc_i_reg[0]_0\ : STD_LOGIC;
  signal \^gen_arbiter.m_target_hot_i_reg[0]_0\ : STD_LOGIC;
  signal \gen_arbiter.m_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.m_valid_i_reg_0\ : STD_LOGIC;
  signal \^gen_arbiter.qual_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_arbiter.s_ready_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \m_valid_i_i_3__0\ : label is "soft_lutpair0";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gen_arbiter.m_grant_enc_i_reg[0]_0\ <= \^gen_arbiter.m_grant_enc_i_reg[0]_0\;
  \gen_arbiter.m_target_hot_i_reg[0]_0\ <= \^gen_arbiter.m_target_hot_i_reg[0]_0\;
  \gen_arbiter.m_valid_i_reg_0\ <= \^gen_arbiter.m_valid_i_reg_0\;
  \gen_arbiter.qual_reg_reg[1]_0\(1 downto 0) <= \^gen_arbiter.qual_reg_reg[1]_0\(1 downto 0);
\gen_arbiter.any_grant_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044545444445454"
    )
        port map (
      I0 => reset,
      I1 => \gen_arbiter.any_grant_reg_n_0\,
      I2 => grant_hot0,
      I3 => \gen_arbiter.any_grant_reg_0\,
      I4 => \^gen_arbiter.m_valid_i_reg_0\,
      I5 => \^gen_arbiter.m_target_hot_i_reg[0]_0\,
      O => \gen_arbiter.any_grant_i_1__0_n_0\
    );
\gen_arbiter.any_grant_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.any_grant_i_1__0_n_0\,
      Q => \gen_arbiter.any_grant_reg_n_0\,
      R => '0'
    );
\gen_arbiter.grant_hot[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => reset,
      I1 => \gen_arbiter.any_grant_reg_0\,
      I2 => \^gen_arbiter.m_valid_i_reg_0\,
      I3 => \^gen_arbiter.m_target_hot_i_reg[0]_0\,
      O => \gen_arbiter.grant_hot[1]_i_1__0_n_0\
    );
\gen_arbiter.grant_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => any_grant,
      D => \^d\(0),
      Q => \gen_arbiter.grant_hot_reg_n_0_[0]\,
      R => \gen_arbiter.grant_hot[1]_i_1__0_n_0\
    );
\gen_arbiter.grant_hot_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => any_grant,
      D => \^d\(1),
      Q => \gen_arbiter.grant_hot_reg_n_0_[1]\,
      R => \gen_arbiter.grant_hot[1]_i_1__0_n_0\
    );
\gen_arbiter.last_rr_hot[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA2A00000000"
    )
        port map (
      I0 => \gen_arbiter.last_rr_hot_reg_n_0_[0]\,
      I1 => sc_sf_arvalid(0),
      I2 => \^gen_arbiter.qual_reg_reg[1]_0\(1),
      I3 => \^q\(1),
      I4 => p_2_in,
      I5 => \gen_arbiter.last_rr_hot_reg[0]_0\,
      O => \^d\(0)
    );
\gen_arbiter.last_rr_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => any_grant,
      D => \^d\(0),
      Q => \gen_arbiter.last_rr_hot_reg_n_0_[0]\,
      R => reset
    );
\gen_arbiter.last_rr_hot_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => any_grant,
      D => \^d\(1),
      Q => p_2_in,
      S => reset
    );
\gen_arbiter.m_grant_enc_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
        port map (
      I0 => \^gen_arbiter.m_valid_i_reg_0\,
      I1 => \gen_arbiter.any_grant_reg_n_0\,
      I2 => \gen_arbiter.last_rr_hot_reg[1]_0\,
      I3 => \^d\(0),
      I4 => \gen_arbiter.last_rr_hot_reg[1]_1\,
      O => any_grant
    );
\gen_arbiter.m_grant_enc_i[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA2A00000000"
    )
        port map (
      I0 => p_2_in,
      I1 => \gen_arbiter.m_grant_enc_i_reg[0]_1\,
      I2 => \^gen_arbiter.qual_reg_reg[1]_0\(0),
      I3 => \^q\(0),
      I4 => \gen_arbiter.last_rr_hot_reg_n_0_[0]\,
      I5 => \gen_arbiter.m_grant_enc_i_reg[0]_2\,
      O => \^d\(1)
    );
\gen_arbiter.m_grant_enc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => any_grant,
      D => \^d\(1),
      Q => \^gen_arbiter.m_grant_enc_i_reg[0]_0\,
      R => reset
    );
\gen_arbiter.m_mesg_i[65]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_arbiter.m_valid_i_reg_0\,
      O => p_1_in
    );
\gen_arbiter.m_mesg_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \^gen_arbiter.m_grant_enc_i_reg[0]_0\,
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(0),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(6),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(7),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(7),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(8),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(8),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(9),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(9),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(10),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(10),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(11),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(11),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(12),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(12),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(13),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(13),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(14),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(14),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(15),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(15),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(16),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(16),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(17),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(17),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(18),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(18),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(19),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(19),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(20),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(20),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(21),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(21),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(22),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(22),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(23),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(23),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(24),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(24),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(25),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(25),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(26),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(26),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(27),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(27),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(28),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(28),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(29),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(29),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(30),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(30),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(31),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(31),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(32),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(32),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(33),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(33),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(34),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(34),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(35),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(35),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(36),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(36),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(37),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(37),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(38),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(38),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(39),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(39),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(40),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(40),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(41),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(41),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(42),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(42),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(43),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(43),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(44),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(44),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(45),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(0),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(1),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(45),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(46),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(46),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(47),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(47),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(48),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(48),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(49),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(49),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(50),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(50),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(51),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(1),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(2),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(51),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(52),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(52),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(53),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(53),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(54),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(54),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(55),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(55),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(56),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(56),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(57),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(2),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(3),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(3),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(4),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(4),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(5),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(5),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(6),
      R => '0'
    );
\gen_arbiter.m_target_hot_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => any_grant,
      D => '1',
      Q => \^gen_arbiter.m_target_hot_i_reg[0]_0\,
      R => reset
    );
\gen_arbiter.m_valid_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => \gen_arbiter.any_grant_reg_0\,
      I1 => \^gen_arbiter.m_target_hot_i_reg[0]_0\,
      I2 => \^gen_arbiter.m_valid_i_reg_0\,
      I3 => \gen_arbiter.any_grant_reg_n_0\,
      O => \gen_arbiter.m_valid_i_i_1__0_n_0\
    );
\gen_arbiter.m_valid_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.m_valid_i_i_1__0_n_0\,
      Q => \^gen_arbiter.m_valid_i_reg_0\,
      R => reset
    );
\gen_arbiter.qual_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.qual_reg_reg[1]_1\(0),
      Q => \^gen_arbiter.qual_reg_reg[1]_0\(0),
      R => reset
    );
\gen_arbiter.qual_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.qual_reg_reg[1]_1\(1),
      Q => \^gen_arbiter.qual_reg_reg[1]_0\(1),
      R => reset
    );
\gen_arbiter.s_ready_i[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => reset,
      I1 => \^gen_arbiter.m_valid_i_reg_0\,
      I2 => \gen_arbiter.any_grant_reg_n_0\,
      O => \gen_arbiter.s_ready_i[1]_i_1__0_n_0\
    );
\gen_arbiter.s_ready_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.grant_hot_reg_n_0_[0]\,
      Q => \^q\(0),
      R => \gen_arbiter.s_ready_i[1]_i_1__0_n_0\
    );
\gen_arbiter.s_ready_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.grant_hot_reg_n_0_[1]\,
      Q => \^q\(1),
      R => \gen_arbiter.s_ready_i[1]_i_1__0_n_0\
    );
\gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F0080"
    )
        port map (
      I0 => \^gen_arbiter.m_target_hot_i_reg[0]_0\,
      I1 => \^gen_arbiter.m_valid_i_reg_0\,
      I2 => \gen_arbiter.any_grant_reg_0\,
      I3 => \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\,
      I4 => \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]_0\,
      O => \gen_arbiter.m_target_hot_i_reg[0]_1\
    );
\gen_single_issue.accept_cnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_single_issue.accept_cnt_reg\,
      I2 => \gen_single_issue.accept_cnt\,
      O => \gen_arbiter.s_ready_i_reg[0]_0\
    );
\gen_single_issue.accept_cnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_single_issue.accept_cnt_reg_0\,
      I2 => \gen_single_issue.accept_cnt_0\,
      O => \gen_arbiter.s_ready_i_reg[1]_0\
    );
\m_valid_i_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_arbiter.any_grant_reg_0\,
      I1 => \^gen_arbiter.m_target_hot_i_reg[0]_0\,
      I2 => \^gen_arbiter.m_valid_i_reg_0\,
      O => s_ready_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_addr_arbiter_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aa_mi_awtarget_hot : out STD_LOGIC_VECTOR ( 0 to 0 );
    aa_sa_awvalid : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    \gen_arbiter.s_ready_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_valid_i_reg_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.m_valid_i_reg_1\ : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[65]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    reset : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_grant_enc_i_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]_1\ : in STD_LOGIC;
    \gen_arbiter.grant_hot_reg[1]_0\ : in STD_LOGIC;
    \gen_arbiter.grant_hot_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sc_sf_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.grant_hot_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]_0\ : in STD_LOGIC;
    \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]_1\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[65]_1\ : in STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_addr_arbiter_49 : entity is "axi_interconnect_v1_7_15_addr_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_addr_arbiter_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_addr_arbiter_49 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^aa_mi_awtarget_hot\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^aa_sa_awvalid\ : STD_LOGIC;
  signal f_hot2enc_return : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.any_grant_reg_n_0\ : STD_LOGIC;
  signal \gen_arbiter.grant_hot[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.last_rr_hot[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.last_rr_hot_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_arbiter.m_grant_enc_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_grant_enc_i[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.s_ready_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.s_ready_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grant_hot : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grant_hot0 : STD_LOGIC;
  signal grant_hot_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal qual_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_2__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gen_arbiter.any_grant_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_arbiter.last_rr_hot[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_arbiter.m_grant_enc_i[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \m_ready_d[0]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_ready_d[1]_i_2__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of m_valid_i_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \s_ready_i_i_2__1\ : label is "soft_lutpair1";
begin
  D(0) <= \^d\(0);
  aa_mi_awtarget_hot(0) <= \^aa_mi_awtarget_hot\(0);
  aa_sa_awvalid <= \^aa_sa_awvalid\;
  \gen_arbiter.s_ready_i_reg[1]_0\(1 downto 0) <= \^gen_arbiter.s_ready_i_reg[1]_0\(1 downto 0);
\FSM_onehot_state[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(0),
      I1 => \^aa_mi_awtarget_hot\(0),
      I2 => \^aa_sa_awvalid\,
      O => \m_ready_d_reg[0]\
    );
\gen_arbiter.any_grant_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CE"
    )
        port map (
      I0 => grant_hot0,
      I1 => \gen_arbiter.any_grant_reg_n_0\,
      I2 => \^aa_sa_awvalid\,
      I3 => \gen_arbiter.grant_hot[1]_i_1_n_0\,
      O => \gen_arbiter.any_grant_i_1_n_0\
    );
\gen_arbiter.any_grant_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.any_grant_i_1_n_0\,
      Q => \gen_arbiter.any_grant_reg_n_0\,
      R => '0'
    );
\gen_arbiter.grant_hot[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8A0A800"
    )
        port map (
      I0 => \^aa_sa_awvalid\,
      I1 => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]\,
      I2 => Q(1),
      I3 => \^aa_mi_awtarget_hot\(0),
      I4 => Q(0),
      I5 => reset,
      O => \gen_arbiter.grant_hot[1]_i_1_n_0\
    );
\gen_arbiter.grant_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => grant_hot_0,
      D => \gen_arbiter.last_rr_hot[0]_i_1_n_0\,
      Q => grant_hot(0),
      R => \gen_arbiter.grant_hot[1]_i_1_n_0\
    );
\gen_arbiter.grant_hot_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => grant_hot_0,
      D => f_hot2enc_return,
      Q => grant_hot(1),
      R => \gen_arbiter.grant_hot[1]_i_1_n_0\
    );
\gen_arbiter.last_rr_hot[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \gen_arbiter.last_rr_hot_reg_n_0_[0]\,
      I1 => \gen_arbiter.m_grant_enc_i[0]_i_5__0_n_0\,
      I2 => p_2_in,
      I3 => \gen_arbiter.m_grant_enc_i[0]_i_4_n_0\,
      O => \gen_arbiter.last_rr_hot[0]_i_1_n_0\
    );
\gen_arbiter.last_rr_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => grant_hot_0,
      D => \gen_arbiter.last_rr_hot[0]_i_1_n_0\,
      Q => \gen_arbiter.last_rr_hot_reg_n_0_[0]\,
      R => reset
    );
\gen_arbiter.last_rr_hot_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => grant_hot_0,
      D => f_hot2enc_return,
      Q => p_2_in,
      S => reset
    );
\gen_arbiter.m_grant_enc_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^aa_sa_awvalid\,
      I1 => \gen_arbiter.any_grant_reg_n_0\,
      I2 => grant_hot0,
      O => grant_hot_0
    );
\gen_arbiter.m_grant_enc_i[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => p_2_in,
      I1 => \gen_arbiter.m_grant_enc_i[0]_i_4_n_0\,
      I2 => \gen_arbiter.last_rr_hot_reg_n_0_[0]\,
      I3 => \gen_arbiter.m_grant_enc_i[0]_i_5__0_n_0\,
      O => f_hot2enc_return
    );
\gen_arbiter.m_grant_enc_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCA0C0AA00A000"
    )
        port map (
      I0 => \gen_arbiter.m_grant_enc_i_reg[0]_0\,
      I1 => \gen_arbiter.m_grant_enc_i_reg[0]_1\,
      I2 => p_2_in,
      I3 => \gen_arbiter.m_grant_enc_i[0]_i_4_n_0\,
      I4 => \gen_arbiter.last_rr_hot_reg_n_0_[0]\,
      I5 => \gen_arbiter.m_grant_enc_i[0]_i_5__0_n_0\,
      O => grant_hot0
    );
\gen_arbiter.m_grant_enc_i[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \gen_arbiter.grant_hot_reg[1]_0\,
      I1 => qual_reg(0),
      I2 => \gen_arbiter.grant_hot_reg[1]_1\(0),
      I3 => \^gen_arbiter.s_ready_i_reg[1]_0\(0),
      O => \gen_arbiter.m_grant_enc_i[0]_i_4_n_0\
    );
\gen_arbiter.m_grant_enc_i[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sc_sf_awvalid(0),
      I1 => qual_reg(1),
      I2 => \gen_arbiter.grant_hot_reg[1]_2\(0),
      I3 => \^gen_arbiter.s_ready_i_reg[1]_0\(1),
      O => \gen_arbiter.m_grant_enc_i[0]_i_5__0_n_0\
    );
\gen_arbiter.m_grant_enc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => grant_hot_0,
      D => f_hot2enc_return,
      Q => \^d\(0),
      R => reset
    );
\gen_arbiter.m_mesg_i[65]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aa_sa_awvalid\,
      O => p_1_in
    );
\gen_arbiter.m_mesg_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \^d\(0),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(0),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(6),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(7),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(7),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(8),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(8),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(9),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(9),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(10),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(10),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(11),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(11),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(12),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(12),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(13),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(13),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(14),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(14),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(15),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(15),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(16),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(16),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(17),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(17),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(18),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(18),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(19),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(19),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(20),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(20),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(21),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(21),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(22),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(22),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(23),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(23),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(24),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(24),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(25),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(25),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(26),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(26),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(27),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(27),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(28),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(28),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(29),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(29),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(30),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(30),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(31),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(31),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(32),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(32),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(33),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(33),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(34),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(34),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(35),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(35),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(36),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(36),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(37),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(37),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(38),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(38),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(39),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(39),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(40),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(40),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(41),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(41),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(42),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(42),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(43),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(43),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(44),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(44),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(45),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(0),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(1),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(45),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(46),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(46),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(47),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(47),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(48),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(48),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(49),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(49),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(50),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(50),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(51),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(1),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(2),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(51),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(52),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(52),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(53),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(53),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(54),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(54),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(55),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(55),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(56),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(56),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(57),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(2),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(3),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(3),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(4),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(4),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(5),
      R => '0'
    );
\gen_arbiter.m_mesg_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_1_in,
      D => \gen_arbiter.m_mesg_i_reg[65]_1\(5),
      Q => \gen_arbiter.m_mesg_i_reg[65]_0\(6),
      R => '0'
    );
\gen_arbiter.m_target_hot_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => grant_hot_0,
      D => '1',
      Q => \^aa_mi_awtarget_hot\(0),
      R => reset
    );
\gen_arbiter.m_valid_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"131FFFFF131F0000"
    )
        port map (
      I0 => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]\,
      I1 => Q(1),
      I2 => \^aa_mi_awtarget_hot\(0),
      I3 => Q(0),
      I4 => \^aa_sa_awvalid\,
      I5 => \gen_arbiter.any_grant_reg_n_0\,
      O => \gen_arbiter.m_valid_i_i_1_n_0\
    );
\gen_arbiter.m_valid_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.m_valid_i_i_1_n_0\,
      Q => \^aa_sa_awvalid\,
      R => reset
    );
\gen_arbiter.qual_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.qual_reg_reg[1]_0\(0),
      Q => qual_reg(0),
      R => reset
    );
\gen_arbiter.qual_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_arbiter.qual_reg_reg[1]_0\(1),
      Q => qual_reg(1),
      R => reset
    );
\gen_arbiter.s_ready_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => reset,
      I1 => \^aa_sa_awvalid\,
      I2 => \gen_arbiter.any_grant_reg_n_0\,
      O => \gen_arbiter.s_ready_i[1]_i_1_n_0\
    );
\gen_arbiter.s_ready_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => grant_hot(0),
      Q => \^gen_arbiter.s_ready_i_reg[1]_0\(0),
      R => \gen_arbiter.s_ready_i[1]_i_1_n_0\
    );
\gen_arbiter.s_ready_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => grant_hot(1),
      Q => \^gen_arbiter.s_ready_i_reg[1]_0\(1),
      R => \gen_arbiter.s_ready_i[1]_i_1_n_0\
    );
\gen_crossbar.gen_master_slots[0].w_issuing_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040000000"
    )
        port map (
      I0 => Q(1),
      I1 => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]\,
      I2 => \^aa_mi_awtarget_hot\(0),
      I3 => \^aa_sa_awvalid\,
      I4 => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]_0\,
      I5 => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]_1\,
      O => \m_ready_d_reg[1]\
    );
\m_ready_d[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(0),
      I1 => \^aa_mi_awtarget_hot\(0),
      I2 => \^aa_sa_awvalid\,
      O => \gen_arbiter.m_valid_i_reg_0\(0)
    );
\m_ready_d[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^aa_sa_awvalid\,
      I1 => \^aa_mi_awtarget_hot\(0),
      I2 => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]\,
      I3 => Q(1),
      O => \gen_arbiter.m_valid_i_reg_0\(1)
    );
m_valid_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]\,
      I1 => Q(1),
      I2 => \^aa_sa_awvalid\,
      I3 => \^aa_mi_awtarget_hot\(0),
      O => s_ready_i_reg
    );
\s_ready_i_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^aa_sa_awvalid\,
      I1 => \^aa_mi_awtarget_hot\(0),
      O => \gen_arbiter.m_valid_i_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARESET_OUT_N : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    \interconnect_aresetn_resync_reg[3]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal interconnect_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of interconnect_aresetn_pipe : signal is "yes";
  attribute shreg_extract : string;
  attribute shreg_extract of interconnect_aresetn_pipe : signal is "no";
  signal \interconnect_aresetn_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \interconnect_aresetn_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal interconnect_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of interconnect_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of interconnect_aresetn_resync : signal is "no";
  attribute shreg_extract of interconnect_aresetn_resync : signal is "no";
  signal m_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of m_async_conv_reset : signal is "true";
  attribute async_reg of m_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of m_async_conv_reset : signal is "no";
  attribute shreg_extract of m_async_conv_reset : signal is "no";
  attribute syn_keep : string;
  attribute syn_keep of m_async_conv_reset : signal is "true";
  signal m_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of m_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of m_axi_aresetn_pipe : signal is "no";
  signal m_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of m_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of m_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of m_axi_aresetn_resync : signal is "no";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal s_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP of s_async_conv_reset : signal is "true";
  attribute async_reg of s_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of s_async_conv_reset : signal is "no";
  attribute shreg_extract of s_async_conv_reset : signal is "no";
  attribute syn_keep of s_async_conv_reset : signal is "true";
  signal s_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of s_axi_aresetn_pipe : signal is "no";
  signal s_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of s_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of s_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of s_axi_aresetn_resync : signal is "no";
  attribute IOB : string;
  attribute IOB of i_2 : label is "FALSE";
  attribute IOB of i_3 : label is "FALSE";
  attribute IOB of i_4 : label is "FALSE";
  attribute IOB of i_5 : label is "FALSE";
  attribute IOB of i_6 : label is "FALSE";
  attribute IOB of i_7 : label is "FALSE";
  attribute IOB of i_8 : label is "FALSE";
  attribute IOB of i_9 : label is "FALSE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \interconnect_aresetn_pipe_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[0]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[0]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[1]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[1]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[2]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[2]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[3]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[3]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of m_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of m_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of m_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of m_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of m_async_conv_reset_reg : label is "no";
  attribute syn_keep of m_async_conv_reset_reg : label is "true";
  attribute ASYNC_REG_boolean of s_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of s_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of s_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of s_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of s_async_conv_reset_reg : label is "no";
  attribute syn_keep of s_async_conv_reset_reg : label is "true";
begin
  AR(0) <= \^ar\(0);
  \out\(0) <= interconnect_aresetn_pipe(2);
S_AXI_AREADY_I_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => interconnect_aresetn_pipe(2),
      O => SR(0)
    );
\gen_no_aresetn_sync.s_axi_reset_out_n_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK(0),
      CE => '1',
      D => interconnect_aresetn_pipe(2),
      Q => S_AXI_ARESET_OUT_N(0),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_pipe(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_pipe(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_pipe(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_pipe(2)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_pipe(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_pipe(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(3)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(0)
    );
\interconnect_aresetn_pipe[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(0),
      O => \interconnect_aresetn_pipe[1]_i_1_n_0\
    );
\interconnect_aresetn_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(1),
      O => \interconnect_aresetn_pipe[2]_i_1_n_0\
    );
\interconnect_aresetn_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => interconnect_aresetn_resync(3),
      Q => interconnect_aresetn_pipe(0),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[1]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(1),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[2]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(2),
      R => '0'
    );
\interconnect_aresetn_resync[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \interconnect_aresetn_resync_reg[3]_0\,
      O => \^ar\(0)
    );
\interconnect_aresetn_resync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => '1',
      Q => interconnect_aresetn_resync(0)
    );
\interconnect_aresetn_resync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => interconnect_aresetn_resync(0),
      Q => interconnect_aresetn_resync(1)
    );
\interconnect_aresetn_resync_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => interconnect_aresetn_resync(1),
      Q => interconnect_aresetn_resync(2)
    );
\interconnect_aresetn_resync_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => \^ar\(0),
      D => interconnect_aresetn_resync(2),
      Q => interconnect_aresetn_resync(3)
    );
m_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => n_0_0,
      Q => m_async_conv_reset,
      R => '0'
    );
s_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK(0),
      CE => '1',
      D => n_0_1,
      Q => s_async_conv_reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter_0 is
  port (
    S_AXI_ARESET_OUT_N : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter_0 : entity is "axi_interconnect_v1_7_15_axi_clock_converter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter_0 is
  signal interconnect_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of interconnect_aresetn_pipe : signal is "yes";
  attribute shreg_extract : string;
  attribute shreg_extract of interconnect_aresetn_pipe : signal is "no";
  signal \interconnect_aresetn_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \interconnect_aresetn_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal interconnect_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of interconnect_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of interconnect_aresetn_resync : signal is "no";
  attribute shreg_extract of interconnect_aresetn_resync : signal is "no";
  signal m_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of m_async_conv_reset : signal is "true";
  attribute async_reg of m_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of m_async_conv_reset : signal is "no";
  attribute shreg_extract of m_async_conv_reset : signal is "no";
  attribute syn_keep : string;
  attribute syn_keep of m_async_conv_reset : signal is "true";
  signal m_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of m_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of m_axi_aresetn_pipe : signal is "no";
  signal m_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of m_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of m_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of m_axi_aresetn_resync : signal is "no";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal s_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP of s_async_conv_reset : signal is "true";
  attribute async_reg of s_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of s_async_conv_reset : signal is "no";
  attribute shreg_extract of s_async_conv_reset : signal is "no";
  attribute syn_keep of s_async_conv_reset : signal is "true";
  signal s_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of s_axi_aresetn_pipe : signal is "no";
  signal s_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of s_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of s_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of s_axi_aresetn_resync : signal is "no";
  attribute IOB : string;
  attribute IOB of i_2 : label is "FALSE";
  attribute IOB of i_3 : label is "FALSE";
  attribute IOB of i_4 : label is "FALSE";
  attribute IOB of i_5 : label is "FALSE";
  attribute IOB of i_6 : label is "FALSE";
  attribute IOB of i_7 : label is "FALSE";
  attribute IOB of i_8 : label is "FALSE";
  attribute IOB of i_9 : label is "FALSE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \interconnect_aresetn_pipe_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[0]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[0]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[1]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[1]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[2]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[2]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[3]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[3]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of m_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of m_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of m_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of m_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of m_async_conv_reset_reg : label is "no";
  attribute syn_keep of m_async_conv_reset_reg : label is "true";
  attribute ASYNC_REG_boolean of s_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of s_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of s_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of s_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of s_async_conv_reset_reg : label is "no";
  attribute syn_keep of s_async_conv_reset_reg : label is "true";
begin
\gen_no_aresetn_sync.s_axi_reset_out_n_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK(0),
      CE => '1',
      D => \out\(0),
      Q => S_AXI_ARESET_OUT_N(0),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_pipe(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_pipe(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_pipe(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_pipe(2)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_pipe(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_pipe(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(3)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(0)
    );
\interconnect_aresetn_pipe[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(0),
      O => \interconnect_aresetn_pipe[1]_i_1_n_0\
    );
\interconnect_aresetn_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(1),
      O => \interconnect_aresetn_pipe[2]_i_1_n_0\
    );
\interconnect_aresetn_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => interconnect_aresetn_resync(3),
      Q => interconnect_aresetn_pipe(0),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[1]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(1),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[2]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(2),
      R => '0'
    );
\interconnect_aresetn_resync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => interconnect_aresetn_resync(0)
    );
\interconnect_aresetn_resync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => interconnect_aresetn_resync(0),
      Q => interconnect_aresetn_resync(1)
    );
\interconnect_aresetn_resync_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => interconnect_aresetn_resync(1),
      Q => interconnect_aresetn_resync(2)
    );
\interconnect_aresetn_resync_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => interconnect_aresetn_resync(2),
      Q => interconnect_aresetn_resync(3)
    );
m_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => n_0_0,
      Q => m_async_conv_reset,
      R => '0'
    );
s_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK(0),
      CE => '1',
      D => n_0_1,
      Q => s_async_conv_reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\ is
  port (
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    M00_AXI_ACLK : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\ : entity is "axi_interconnect_v1_7_15_axi_clock_converter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\ is
  signal interconnect_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of interconnect_aresetn_pipe : signal is "yes";
  attribute shreg_extract : string;
  attribute shreg_extract of interconnect_aresetn_pipe : signal is "no";
  signal \interconnect_aresetn_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \interconnect_aresetn_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal interconnect_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of interconnect_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of interconnect_aresetn_resync : signal is "no";
  attribute shreg_extract of interconnect_aresetn_resync : signal is "no";
  signal m_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of m_async_conv_reset : signal is "true";
  attribute async_reg of m_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of m_async_conv_reset : signal is "no";
  attribute shreg_extract of m_async_conv_reset : signal is "no";
  attribute syn_keep : string;
  attribute syn_keep of m_async_conv_reset : signal is "true";
  signal m_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of m_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of m_axi_aresetn_pipe : signal is "no";
  signal m_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of m_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of m_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of m_axi_aresetn_resync : signal is "no";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal s_async_conv_reset : STD_LOGIC;
  attribute RTL_KEEP of s_async_conv_reset : signal is "true";
  attribute async_reg of s_async_conv_reset : signal is "yes";
  attribute equivalent_register_removal of s_async_conv_reset : signal is "no";
  attribute shreg_extract of s_async_conv_reset : signal is "no";
  attribute syn_keep of s_async_conv_reset : signal is "true";
  signal s_axi_aresetn_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_axi_aresetn_pipe : signal is "yes";
  attribute shreg_extract of s_axi_aresetn_pipe : signal is "no";
  signal s_axi_aresetn_resync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of s_axi_aresetn_resync : signal is "yes";
  attribute equivalent_register_removal of s_axi_aresetn_resync : signal is "no";
  attribute shreg_extract of s_axi_aresetn_resync : signal is "no";
  attribute IOB : string;
  attribute IOB of i_2 : label is "FALSE";
  attribute IOB of i_3 : label is "FALSE";
  attribute IOB of i_4 : label is "FALSE";
  attribute IOB of i_5 : label is "FALSE";
  attribute IOB of i_6 : label is "FALSE";
  attribute IOB of i_7 : label is "FALSE";
  attribute IOB of i_8 : label is "FALSE";
  attribute IOB of i_9 : label is "FALSE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \interconnect_aresetn_pipe_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \interconnect_aresetn_pipe_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_pipe_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[0]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[0]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[1]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[1]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[2]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[2]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \interconnect_aresetn_resync_reg[3]\ : label is std.standard.true;
  attribute IOB of \interconnect_aresetn_resync_reg[3]\ : label is "FALSE";
  attribute KEEP of \interconnect_aresetn_resync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \interconnect_aresetn_resync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of m_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of m_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of m_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of m_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of m_async_conv_reset_reg : label is "no";
  attribute syn_keep of m_async_conv_reset_reg : label is "true";
  attribute ASYNC_REG_boolean of s_async_conv_reset_reg : label is std.standard.true;
  attribute IOB of s_async_conv_reset_reg : label is "FALSE";
  attribute KEEP of s_async_conv_reset_reg : label is "yes";
  attribute SHREG_EXTRACT of s_async_conv_reset_reg : label is "no";
  attribute equivalent_register_removal of s_async_conv_reset_reg : label is "no";
  attribute syn_keep of s_async_conv_reset_reg : label is "true";
begin
\gen_no_aresetn_sync.m_axi_reset_out_n_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      D => \out\(0),
      Q => M00_AXI_ARESET_OUT_N,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_pipe(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_pipe(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_pipe(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_pipe(2)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_pipe(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_pipe(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(3)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => m_axi_aresetn_resync(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_axi_aresetn_resync(0)
    );
\interconnect_aresetn_pipe[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(0),
      O => \interconnect_aresetn_pipe[1]_i_1_n_0\
    );
\interconnect_aresetn_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => interconnect_aresetn_resync(3),
      I1 => interconnect_aresetn_pipe(1),
      O => \interconnect_aresetn_pipe[2]_i_1_n_0\
    );
\interconnect_aresetn_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => interconnect_aresetn_resync(3),
      Q => interconnect_aresetn_pipe(0),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[1]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(1),
      R => '0'
    );
\interconnect_aresetn_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \interconnect_aresetn_pipe[2]_i_1_n_0\,
      Q => interconnect_aresetn_pipe(2),
      R => '0'
    );
\interconnect_aresetn_resync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => interconnect_aresetn_resync(0)
    );
\interconnect_aresetn_resync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => interconnect_aresetn_resync(0),
      Q => interconnect_aresetn_resync(1)
    );
\interconnect_aresetn_resync_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => interconnect_aresetn_resync(1),
      Q => interconnect_aresetn_resync(2)
    );
\interconnect_aresetn_resync_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      CLR => AR(0),
      D => interconnect_aresetn_resync(2),
      Q => interconnect_aresetn_resync(3)
    );
m_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => M00_AXI_ACLK,
      CE => '1',
      D => n_0_0,
      Q => m_async_conv_reset,
      R => '0'
    );
s_async_conv_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => n_0_1,
      Q => s_async_conv_reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_RREADY : out STD_LOGIC;
    M00_AXI_RVALID_0 : out STD_LOGIC;
    \storage_data1_reg[70]_0\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    M00_AXI_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 70 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized10\ : entity is "axi_interconnect_v1_7_15_axic_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized10\ is
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^m00_axi_rready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal areset_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal load_s1 : STD_LOGIC;
  signal load_s2 : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[10]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[11]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[12]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[13]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[14]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[15]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[16]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[17]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[18]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[19]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[1]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[20]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[21]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[22]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[23]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[24]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[25]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[26]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[27]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[28]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[29]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[2]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[30]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[31]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[32]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[33]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[34]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[35]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[36]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[37]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[38]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[39]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[3]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[40]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[41]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[42]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[43]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[44]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[45]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[46]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[47]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[48]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[49]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[4]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[50]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[51]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[52]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[53]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[54]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[55]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[56]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[57]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[58]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[59]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[5]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[60]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[61]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[63]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[64]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[65]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[66]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[67]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[68]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[69]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[6]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[70]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data1[7]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[8]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[9]_i_1_n_0\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC_VECTOR ( 70 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_2\ : label is "soft_lutpair85";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \storage_data1[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \storage_data1[10]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \storage_data1[11]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \storage_data1[12]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \storage_data1[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \storage_data1[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \storage_data1[15]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \storage_data1[16]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \storage_data1[17]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \storage_data1[18]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \storage_data1[19]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \storage_data1[20]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \storage_data1[21]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \storage_data1[22]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \storage_data1[23]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \storage_data1[24]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \storage_data1[25]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \storage_data1[26]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \storage_data1[27]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \storage_data1[28]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \storage_data1[29]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \storage_data1[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \storage_data1[30]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \storage_data1[31]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \storage_data1[32]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \storage_data1[33]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \storage_data1[34]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \storage_data1[35]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \storage_data1[36]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \storage_data1[37]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \storage_data1[38]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \storage_data1[39]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \storage_data1[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \storage_data1[40]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \storage_data1[41]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \storage_data1[42]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \storage_data1[43]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \storage_data1[44]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \storage_data1[45]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \storage_data1[46]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \storage_data1[47]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \storage_data1[48]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \storage_data1[49]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \storage_data1[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \storage_data1[50]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \storage_data1[51]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \storage_data1[52]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \storage_data1[53]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \storage_data1[54]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \storage_data1[55]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \storage_data1[56]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \storage_data1[57]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \storage_data1[58]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \storage_data1[59]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \storage_data1[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \storage_data1[60]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \storage_data1[61]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \storage_data1[62]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \storage_data1[63]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \storage_data1[64]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \storage_data1[65]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \storage_data1[66]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \storage_data1[67]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \storage_data1[68]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \storage_data1[69]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \storage_data1[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \storage_data1[70]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \storage_data1[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \storage_data1[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \storage_data1[9]_i_1\ : label is "soft_lutpair118";
begin
  \FSM_onehot_state_reg[0]_0\(0) <= \^fsm_onehot_state_reg[0]_0\(0);
  M00_AXI_RREADY <= \^m00_axi_rready\;
  Q(0) <= \^q\(0);
\FSM_onehot_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => M00_AXI_RVALID,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      O => M00_AXI_RVALID_0
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => M00_AXI_RVALID,
      I2 => \FSM_onehot_state_reg[3]_0\,
      I3 => \^fsm_onehot_state_reg[0]_0\(0),
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A8A0AA800880"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg[3]_0\,
      I3 => M00_AXI_RVALID,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \^fsm_onehot_state_reg[0]_0\(0),
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => M00_AXI_RVALID,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => areset_d(0),
      I1 => areset_d(1),
      O => \FSM_onehot_state[3]_i_3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \FSM_onehot_state_reg[0]_1\(0),
      Q => \^fsm_onehot_state_reg[0]_0\(0),
      R => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \FSM_onehot_state[3]_i_2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      S => SR(0)
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => SR(0),
      Q => areset_d(0),
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => areset_d(0),
      Q => areset_d(1),
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAFACAE"
    )
        port map (
      I0 => \^m00_axi_rready\,
      I1 => areset_d(1),
      I2 => areset_d(0),
      I3 => \FSM_onehot_state_reg[0]_1\(0),
      I4 => s_ready_i_reg_0,
      I5 => SR(0),
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^m00_axi_rready\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F40"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => \^q\(0),
      I3 => M00_AXI_RVALID,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFE0"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => M00_AXI_RVALID,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => SR(0)
    );
\storage_data1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(0),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(0),
      O => \storage_data1[0]_i_1_n_0\
    );
\storage_data1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(10),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(10),
      O => \storage_data1[10]_i_1_n_0\
    );
\storage_data1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(11),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(11),
      O => \storage_data1[11]_i_1_n_0\
    );
\storage_data1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(12),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(12),
      O => \storage_data1[12]_i_1_n_0\
    );
\storage_data1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(13),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(13),
      O => \storage_data1[13]_i_1_n_0\
    );
\storage_data1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(14),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(14),
      O => \storage_data1[14]_i_1_n_0\
    );
\storage_data1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(15),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(15),
      O => \storage_data1[15]_i_1_n_0\
    );
\storage_data1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(16),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(16),
      O => \storage_data1[16]_i_1_n_0\
    );
\storage_data1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(17),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(17),
      O => \storage_data1[17]_i_1_n_0\
    );
\storage_data1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(18),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(18),
      O => \storage_data1[18]_i_1_n_0\
    );
\storage_data1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(19),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(19),
      O => \storage_data1[19]_i_1_n_0\
    );
\storage_data1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(1),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(1),
      O => \storage_data1[1]_i_1_n_0\
    );
\storage_data1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(20),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(20),
      O => \storage_data1[20]_i_1_n_0\
    );
\storage_data1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(21),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(21),
      O => \storage_data1[21]_i_1_n_0\
    );
\storage_data1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(22),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(22),
      O => \storage_data1[22]_i_1_n_0\
    );
\storage_data1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(23),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(23),
      O => \storage_data1[23]_i_1_n_0\
    );
\storage_data1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(24),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(24),
      O => \storage_data1[24]_i_1_n_0\
    );
\storage_data1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(25),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(25),
      O => \storage_data1[25]_i_1_n_0\
    );
\storage_data1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(26),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(26),
      O => \storage_data1[26]_i_1_n_0\
    );
\storage_data1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(27),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(27),
      O => \storage_data1[27]_i_1_n_0\
    );
\storage_data1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(28),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(28),
      O => \storage_data1[28]_i_1_n_0\
    );
\storage_data1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(29),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(29),
      O => \storage_data1[29]_i_1_n_0\
    );
\storage_data1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(2),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(2),
      O => \storage_data1[2]_i_1_n_0\
    );
\storage_data1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(30),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(30),
      O => \storage_data1[30]_i_1_n_0\
    );
\storage_data1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(31),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(31),
      O => \storage_data1[31]_i_1_n_0\
    );
\storage_data1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(32),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(32),
      O => \storage_data1[32]_i_1_n_0\
    );
\storage_data1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(33),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(33),
      O => \storage_data1[33]_i_1_n_0\
    );
\storage_data1[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(34),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(34),
      O => \storage_data1[34]_i_1_n_0\
    );
\storage_data1[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(35),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(35),
      O => \storage_data1[35]_i_1_n_0\
    );
\storage_data1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(36),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(36),
      O => \storage_data1[36]_i_1_n_0\
    );
\storage_data1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(37),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(37),
      O => \storage_data1[37]_i_1_n_0\
    );
\storage_data1[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(38),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(38),
      O => \storage_data1[38]_i_1_n_0\
    );
\storage_data1[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(39),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(39),
      O => \storage_data1[39]_i_1_n_0\
    );
\storage_data1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(3),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(3),
      O => \storage_data1[3]_i_1_n_0\
    );
\storage_data1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(40),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(40),
      O => \storage_data1[40]_i_1_n_0\
    );
\storage_data1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(41),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(41),
      O => \storage_data1[41]_i_1_n_0\
    );
\storage_data1[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(42),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(42),
      O => \storage_data1[42]_i_1_n_0\
    );
\storage_data1[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(43),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(43),
      O => \storage_data1[43]_i_1_n_0\
    );
\storage_data1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(44),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(44),
      O => \storage_data1[44]_i_1_n_0\
    );
\storage_data1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(45),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(45),
      O => \storage_data1[45]_i_1_n_0\
    );
\storage_data1[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(46),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(46),
      O => \storage_data1[46]_i_1_n_0\
    );
\storage_data1[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(47),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(47),
      O => \storage_data1[47]_i_1_n_0\
    );
\storage_data1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(48),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(48),
      O => \storage_data1[48]_i_1_n_0\
    );
\storage_data1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(49),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(49),
      O => \storage_data1[49]_i_1_n_0\
    );
\storage_data1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(4),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(4),
      O => \storage_data1[4]_i_1_n_0\
    );
\storage_data1[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(50),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(50),
      O => \storage_data1[50]_i_1_n_0\
    );
\storage_data1[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(51),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(51),
      O => \storage_data1[51]_i_1_n_0\
    );
\storage_data1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(52),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(52),
      O => \storage_data1[52]_i_1_n_0\
    );
\storage_data1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(53),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(53),
      O => \storage_data1[53]_i_1_n_0\
    );
\storage_data1[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(54),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(54),
      O => \storage_data1[54]_i_1_n_0\
    );
\storage_data1[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(55),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(55),
      O => \storage_data1[55]_i_1_n_0\
    );
\storage_data1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(56),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(56),
      O => \storage_data1[56]_i_1_n_0\
    );
\storage_data1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(57),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(57),
      O => \storage_data1[57]_i_1_n_0\
    );
\storage_data1[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(58),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(58),
      O => \storage_data1[58]_i_1_n_0\
    );
\storage_data1[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(59),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(59),
      O => \storage_data1[59]_i_1_n_0\
    );
\storage_data1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(5),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(5),
      O => \storage_data1[5]_i_1_n_0\
    );
\storage_data1[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(60),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(60),
      O => \storage_data1[60]_i_1_n_0\
    );
\storage_data1[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(61),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(61),
      O => \storage_data1[61]_i_1_n_0\
    );
\storage_data1[62]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(62),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(62),
      O => \storage_data1[62]_i_1__1_n_0\
    );
\storage_data1[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(63),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(63),
      O => \storage_data1[63]_i_1_n_0\
    );
\storage_data1[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(64),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(64),
      O => \storage_data1[64]_i_1_n_0\
    );
\storage_data1[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(65),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(65),
      O => \storage_data1[65]_i_1_n_0\
    );
\storage_data1[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(66),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(66),
      O => \storage_data1[66]_i_1_n_0\
    );
\storage_data1[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(67),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(67),
      O => \storage_data1[67]_i_1_n_0\
    );
\storage_data1[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(68),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(68),
      O => \storage_data1[68]_i_1_n_0\
    );
\storage_data1[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(69),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(69),
      O => \storage_data1[69]_i_1_n_0\
    );
\storage_data1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(6),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(6),
      O => \storage_data1[6]_i_1_n_0\
    );
\storage_data1[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEAC0C0"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[0]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => M00_AXI_RVALID,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \FSM_onehot_state_reg[3]_0\,
      O => load_s1
    );
\storage_data1[70]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(70),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(70),
      O => \storage_data1[70]_i_2_n_0\
    );
\storage_data1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(7),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(7),
      O => \storage_data1[7]_i_1_n_0\
    );
\storage_data1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(8),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(8),
      O => \storage_data1[8]_i_1_n_0\
    );
\storage_data1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(9),
      I1 => \^fsm_onehot_state_reg[0]_0\(0),
      I2 => D(9),
      O => \storage_data1[9]_i_1_n_0\
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[0]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(0),
      R => '0'
    );
\storage_data1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[10]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(10),
      R => '0'
    );
\storage_data1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[11]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(11),
      R => '0'
    );
\storage_data1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[12]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(12),
      R => '0'
    );
\storage_data1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[13]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(13),
      R => '0'
    );
\storage_data1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[14]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(14),
      R => '0'
    );
\storage_data1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[15]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(15),
      R => '0'
    );
\storage_data1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[16]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(16),
      R => '0'
    );
\storage_data1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[17]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(17),
      R => '0'
    );
\storage_data1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[18]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(18),
      R => '0'
    );
\storage_data1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[19]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(19),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[1]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(1),
      R => '0'
    );
\storage_data1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[20]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(20),
      R => '0'
    );
\storage_data1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[21]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(21),
      R => '0'
    );
\storage_data1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[22]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(22),
      R => '0'
    );
\storage_data1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[23]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(23),
      R => '0'
    );
\storage_data1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[24]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(24),
      R => '0'
    );
\storage_data1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[25]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(25),
      R => '0'
    );
\storage_data1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[26]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(26),
      R => '0'
    );
\storage_data1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[27]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(27),
      R => '0'
    );
\storage_data1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[28]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(28),
      R => '0'
    );
\storage_data1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[29]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(29),
      R => '0'
    );
\storage_data1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[2]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(2),
      R => '0'
    );
\storage_data1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[30]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(30),
      R => '0'
    );
\storage_data1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[31]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(31),
      R => '0'
    );
\storage_data1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[32]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(32),
      R => '0'
    );
\storage_data1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[33]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(33),
      R => '0'
    );
\storage_data1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[34]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(34),
      R => '0'
    );
\storage_data1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[35]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(35),
      R => '0'
    );
\storage_data1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[36]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(36),
      R => '0'
    );
\storage_data1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[37]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(37),
      R => '0'
    );
\storage_data1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[38]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(38),
      R => '0'
    );
\storage_data1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[39]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(39),
      R => '0'
    );
\storage_data1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[3]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(3),
      R => '0'
    );
\storage_data1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[40]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(40),
      R => '0'
    );
\storage_data1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[41]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(41),
      R => '0'
    );
\storage_data1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[42]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(42),
      R => '0'
    );
\storage_data1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[43]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(43),
      R => '0'
    );
\storage_data1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[44]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(44),
      R => '0'
    );
\storage_data1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[45]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(45),
      R => '0'
    );
\storage_data1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[46]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(46),
      R => '0'
    );
\storage_data1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[47]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(47),
      R => '0'
    );
\storage_data1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[48]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(48),
      R => '0'
    );
\storage_data1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[49]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(49),
      R => '0'
    );
\storage_data1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[4]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(4),
      R => '0'
    );
\storage_data1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[50]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(50),
      R => '0'
    );
\storage_data1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[51]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(51),
      R => '0'
    );
\storage_data1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[52]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(52),
      R => '0'
    );
\storage_data1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[53]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(53),
      R => '0'
    );
\storage_data1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[54]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(54),
      R => '0'
    );
\storage_data1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[55]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(55),
      R => '0'
    );
\storage_data1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[56]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(56),
      R => '0'
    );
\storage_data1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[57]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(57),
      R => '0'
    );
\storage_data1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[58]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(58),
      R => '0'
    );
\storage_data1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[59]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(59),
      R => '0'
    );
\storage_data1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[5]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(5),
      R => '0'
    );
\storage_data1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[60]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(60),
      R => '0'
    );
\storage_data1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[61]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(61),
      R => '0'
    );
\storage_data1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[62]_i_1__1_n_0\,
      Q => \storage_data1_reg[70]_0\(62),
      R => '0'
    );
\storage_data1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[63]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(63),
      R => '0'
    );
\storage_data1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[64]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(64),
      R => '0'
    );
\storage_data1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[65]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(65),
      R => '0'
    );
\storage_data1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[66]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(66),
      R => '0'
    );
\storage_data1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[67]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(67),
      R => '0'
    );
\storage_data1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[68]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(68),
      R => '0'
    );
\storage_data1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[69]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(69),
      R => '0'
    );
\storage_data1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[6]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(6),
      R => '0'
    );
\storage_data1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[70]_i_2_n_0\,
      Q => \storage_data1_reg[70]_0\(70),
      R => '0'
    );
\storage_data1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[7]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(7),
      R => '0'
    );
\storage_data1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[8]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(8),
      R => '0'
    );
\storage_data1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[9]_i_1_n_0\,
      Q => \storage_data1_reg[70]_0\(9),
      R => '0'
    );
\storage_data2[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M00_AXI_RVALID,
      I1 => \^m00_axi_rready\,
      O => load_s2
    );
\storage_data2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(0),
      Q => storage_data2(0),
      R => '0'
    );
\storage_data2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(10),
      Q => storage_data2(10),
      R => '0'
    );
\storage_data2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(11),
      Q => storage_data2(11),
      R => '0'
    );
\storage_data2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(12),
      Q => storage_data2(12),
      R => '0'
    );
\storage_data2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(13),
      Q => storage_data2(13),
      R => '0'
    );
\storage_data2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(14),
      Q => storage_data2(14),
      R => '0'
    );
\storage_data2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(15),
      Q => storage_data2(15),
      R => '0'
    );
\storage_data2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(16),
      Q => storage_data2(16),
      R => '0'
    );
\storage_data2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(17),
      Q => storage_data2(17),
      R => '0'
    );
\storage_data2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(18),
      Q => storage_data2(18),
      R => '0'
    );
\storage_data2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(19),
      Q => storage_data2(19),
      R => '0'
    );
\storage_data2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(1),
      Q => storage_data2(1),
      R => '0'
    );
\storage_data2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(20),
      Q => storage_data2(20),
      R => '0'
    );
\storage_data2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(21),
      Q => storage_data2(21),
      R => '0'
    );
\storage_data2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(22),
      Q => storage_data2(22),
      R => '0'
    );
\storage_data2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(23),
      Q => storage_data2(23),
      R => '0'
    );
\storage_data2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(24),
      Q => storage_data2(24),
      R => '0'
    );
\storage_data2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(25),
      Q => storage_data2(25),
      R => '0'
    );
\storage_data2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(26),
      Q => storage_data2(26),
      R => '0'
    );
\storage_data2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(27),
      Q => storage_data2(27),
      R => '0'
    );
\storage_data2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(28),
      Q => storage_data2(28),
      R => '0'
    );
\storage_data2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(29),
      Q => storage_data2(29),
      R => '0'
    );
\storage_data2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(2),
      Q => storage_data2(2),
      R => '0'
    );
\storage_data2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(30),
      Q => storage_data2(30),
      R => '0'
    );
\storage_data2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(31),
      Q => storage_data2(31),
      R => '0'
    );
\storage_data2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(32),
      Q => storage_data2(32),
      R => '0'
    );
\storage_data2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(33),
      Q => storage_data2(33),
      R => '0'
    );
\storage_data2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(34),
      Q => storage_data2(34),
      R => '0'
    );
\storage_data2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(35),
      Q => storage_data2(35),
      R => '0'
    );
\storage_data2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(36),
      Q => storage_data2(36),
      R => '0'
    );
\storage_data2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(37),
      Q => storage_data2(37),
      R => '0'
    );
\storage_data2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(38),
      Q => storage_data2(38),
      R => '0'
    );
\storage_data2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(39),
      Q => storage_data2(39),
      R => '0'
    );
\storage_data2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(3),
      Q => storage_data2(3),
      R => '0'
    );
\storage_data2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(40),
      Q => storage_data2(40),
      R => '0'
    );
\storage_data2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(41),
      Q => storage_data2(41),
      R => '0'
    );
\storage_data2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(42),
      Q => storage_data2(42),
      R => '0'
    );
\storage_data2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(43),
      Q => storage_data2(43),
      R => '0'
    );
\storage_data2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(44),
      Q => storage_data2(44),
      R => '0'
    );
\storage_data2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(45),
      Q => storage_data2(45),
      R => '0'
    );
\storage_data2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(46),
      Q => storage_data2(46),
      R => '0'
    );
\storage_data2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(47),
      Q => storage_data2(47),
      R => '0'
    );
\storage_data2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(48),
      Q => storage_data2(48),
      R => '0'
    );
\storage_data2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(49),
      Q => storage_data2(49),
      R => '0'
    );
\storage_data2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(4),
      Q => storage_data2(4),
      R => '0'
    );
\storage_data2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(50),
      Q => storage_data2(50),
      R => '0'
    );
\storage_data2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(51),
      Q => storage_data2(51),
      R => '0'
    );
\storage_data2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(52),
      Q => storage_data2(52),
      R => '0'
    );
\storage_data2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(53),
      Q => storage_data2(53),
      R => '0'
    );
\storage_data2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(54),
      Q => storage_data2(54),
      R => '0'
    );
\storage_data2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(55),
      Q => storage_data2(55),
      R => '0'
    );
\storage_data2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(56),
      Q => storage_data2(56),
      R => '0'
    );
\storage_data2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(57),
      Q => storage_data2(57),
      R => '0'
    );
\storage_data2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(58),
      Q => storage_data2(58),
      R => '0'
    );
\storage_data2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(59),
      Q => storage_data2(59),
      R => '0'
    );
\storage_data2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(5),
      Q => storage_data2(5),
      R => '0'
    );
\storage_data2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(60),
      Q => storage_data2(60),
      R => '0'
    );
\storage_data2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(61),
      Q => storage_data2(61),
      R => '0'
    );
\storage_data2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(62),
      Q => storage_data2(62),
      R => '0'
    );
\storage_data2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(63),
      Q => storage_data2(63),
      R => '0'
    );
\storage_data2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(64),
      Q => storage_data2(64),
      R => '0'
    );
\storage_data2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(65),
      Q => storage_data2(65),
      R => '0'
    );
\storage_data2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(66),
      Q => storage_data2(66),
      R => '0'
    );
\storage_data2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(67),
      Q => storage_data2(67),
      R => '0'
    );
\storage_data2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(68),
      Q => storage_data2(68),
      R => '0'
    );
\storage_data2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(69),
      Q => storage_data2(69),
      R => '0'
    );
\storage_data2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(6),
      Q => storage_data2(6),
      R => '0'
    );
\storage_data2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(70),
      Q => storage_data2(70),
      R => '0'
    );
\storage_data2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(7),
      Q => storage_data2(7),
      R => '0'
    );
\storage_data2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(8),
      Q => storage_data2(8),
      R => '0'
    );
\storage_data2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s2,
      D => D(9),
      Q => storage_data2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized12\ is
  port (
    areset_d : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_0 : out STD_LOGIC;
    s_ready_i_reg_1 : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \areset_d_reg[0]_0\ : out STD_LOGIC;
    s_ready_i_reg_2 : out STD_LOGIC;
    \storage_data1_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    sc_sf_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC;
    \storage_data1_reg[0]_1\ : in STD_LOGIC;
    m_avalid : in STD_LOGIC;
    \storage_data1_reg[0]_2\ : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    \storage_data1_reg[0]_3\ : in STD_LOGIC;
    s_ready_i_reg_3 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    \storage_data2_reg[36]_0\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    areset_d_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_4 : in STD_LOGIC;
    \storage_data2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized12\ : entity is "axi_interconnect_v1_7_15_axic_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized12\ is
  signal \FSM_onehot_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^areset_d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^areset_d_reg[0]_0\ : STD_LOGIC;
  signal load_s1 : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_i_reg_1\ : STD_LOGIC;
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \storage_data1[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \storage_data1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[36]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC_VECTOR ( 36 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \storage_data1[10]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \storage_data1[11]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \storage_data1[12]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \storage_data1[13]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \storage_data1[14]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \storage_data1[15]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \storage_data1[16]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \storage_data1[17]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \storage_data1[18]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \storage_data1[19]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \storage_data1[1]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \storage_data1[20]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \storage_data1[21]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \storage_data1[22]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \storage_data1[23]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \storage_data1[24]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \storage_data1[25]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \storage_data1[26]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \storage_data1[27]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \storage_data1[28]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \storage_data1[29]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \storage_data1[2]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \storage_data1[30]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \storage_data1[31]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \storage_data1[32]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \storage_data1[33]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \storage_data1[34]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \storage_data1[35]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \storage_data1[36]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \storage_data1[3]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \storage_data1[4]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \storage_data1[5]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \storage_data1[6]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \storage_data1[7]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \storage_data1[8]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \storage_data1[9]_i_1__0\ : label is "soft_lutpair30";
begin
  Q(0) <= \^q\(0);
  areset_d(0) <= \^areset_d\(0);
  \areset_d_reg[0]_0\ <= \^areset_d_reg[0]_0\;
  s_ready_i_reg_1 <= \^s_ready_i_reg_1\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_onehot_state[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => s_ready_i_reg_3,
      O => \FSM_onehot_state[0]_i_1__2_n_0\
    );
\FSM_onehot_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_onehot_state_reg[1]_1\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg[1]_0\,
      I3 => \^q\(0),
      O => \FSM_onehot_state[1]_i_1__2_n_0\
    );
\FSM_onehot_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C08CCCC0C088C80"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \^areset_d_reg[0]_0\,
      I2 => \FSM_onehot_state_reg[1]_1\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state_reg[1]_0\,
      I5 => \^q\(0),
      O => \FSM_onehot_state[3]_i_1__2_n_0\
    );
\FSM_onehot_state[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => s_ready_i_reg_3,
      O => \FSM_onehot_state[3]_i_2__2_n_0\
    );
\FSM_onehot_state[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^areset_d\(0),
      I1 => areset_d_0(0),
      O => \^areset_d_reg[0]_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__2_n_0\,
      D => \FSM_onehot_state[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__2_n_0\,
      D => \FSM_onehot_state[1]_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__2_n_0\,
      D => \FSM_onehot_state[3]_i_2__2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      S => SR(0)
    );
S00_AXI_WREADY_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^s_ready_i_reg_1\,
      I1 => m_avalid,
      O => s_ready_i_reg_2
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => SR(0),
      Q => \^areset_d\(0),
      R => '0'
    );
\gen_srls[0].srl_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => \^s_ready_i_reg_1\,
      I1 => m_avalid,
      I2 => \storage_data1_reg[0]_2\,
      I3 => S01_AXI_WVALID,
      I4 => sc_sf_wlast(0),
      I5 => \storage_data1_reg[0]_3\,
      O => s_ready_i_reg_0
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00FF00AA"
    )
        port map (
      I0 => s_ready_i_reg_4,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => s_ready_i_reg_3,
      I3 => \^areset_d\(0),
      I4 => areset_d_0(0),
      I5 => \^s_ready_i_reg_1\,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^s_ready_i_reg_1\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"190F"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[1]_0\,
      I2 => \FSM_onehot_state_reg[1]_1\,
      I3 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D50F"
    )
        port map (
      I0 => \FSM_onehot_state_reg[1]_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg[1]_1\,
      I3 => \^state_reg[0]_0\(0),
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__2_n_0\,
      D => \state[0]_i_1__0_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__2_n_0\,
      D => \state[1]_i_1__0_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => SR(0)
    );
\storage_data1[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => sc_sf_wlast(0),
      I1 => \storage_data1_reg[0]_0\,
      I2 => \storage_data1_reg[0]_1\,
      I3 => storage_data2(0),
      I4 => \^q\(0),
      O => \storage_data1[0]_i_1__4_n_0\
    );
\storage_data1[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(10),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(10),
      O => \storage_data1[10]_i_1__0_n_0\
    );
\storage_data1[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(11),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(11),
      O => \storage_data1[11]_i_1__0_n_0\
    );
\storage_data1[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(12),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(12),
      O => \storage_data1[12]_i_1__0_n_0\
    );
\storage_data1[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(13),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(13),
      O => \storage_data1[13]_i_1__0_n_0\
    );
\storage_data1[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(14),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(14),
      O => \storage_data1[14]_i_1__0_n_0\
    );
\storage_data1[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(15),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(15),
      O => \storage_data1[15]_i_1__0_n_0\
    );
\storage_data1[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(16),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(16),
      O => \storage_data1[16]_i_1__0_n_0\
    );
\storage_data1[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(17),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(17),
      O => \storage_data1[17]_i_1__0_n_0\
    );
\storage_data1[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(18),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(18),
      O => \storage_data1[18]_i_1__0_n_0\
    );
\storage_data1[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(19),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(19),
      O => \storage_data1[19]_i_1__0_n_0\
    );
\storage_data1[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(1),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(1),
      O => \storage_data1[1]_i_1__0_n_0\
    );
\storage_data1[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(20),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(20),
      O => \storage_data1[20]_i_1__0_n_0\
    );
\storage_data1[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(21),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(21),
      O => \storage_data1[21]_i_1__0_n_0\
    );
\storage_data1[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(22),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(22),
      O => \storage_data1[22]_i_1__0_n_0\
    );
\storage_data1[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(23),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(23),
      O => \storage_data1[23]_i_1__0_n_0\
    );
\storage_data1[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(24),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(24),
      O => \storage_data1[24]_i_1__0_n_0\
    );
\storage_data1[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(25),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(25),
      O => \storage_data1[25]_i_1__0_n_0\
    );
\storage_data1[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(26),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(26),
      O => \storage_data1[26]_i_1__0_n_0\
    );
\storage_data1[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(27),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(27),
      O => \storage_data1[27]_i_1__0_n_0\
    );
\storage_data1[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(28),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(28),
      O => \storage_data1[28]_i_1__0_n_0\
    );
\storage_data1[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(29),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(29),
      O => \storage_data1[29]_i_1__0_n_0\
    );
\storage_data1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(2),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(2),
      O => \storage_data1[2]_i_1__0_n_0\
    );
\storage_data1[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(30),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(30),
      O => \storage_data1[30]_i_1__0_n_0\
    );
\storage_data1[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(31),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(31),
      O => \storage_data1[31]_i_1__0_n_0\
    );
\storage_data1[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(32),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(32),
      O => \storage_data1[32]_i_1__0_n_0\
    );
\storage_data1[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(33),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(33),
      O => \storage_data1[33]_i_1__0_n_0\
    );
\storage_data1[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(34),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(34),
      O => \storage_data1[34]_i_1__0_n_0\
    );
\storage_data1[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(35),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(35),
      O => \storage_data1[35]_i_1__0_n_0\
    );
\storage_data1[36]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0CFF0E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg[1]_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state_reg[1]_1\,
      O => load_s1
    );
\storage_data1[36]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(36),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(36),
      O => \storage_data1[36]_i_2_n_0\
    );
\storage_data1[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(3),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(3),
      O => \storage_data1[3]_i_1__0_n_0\
    );
\storage_data1[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(4),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(4),
      O => \storage_data1[4]_i_1__0_n_0\
    );
\storage_data1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(5),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(5),
      O => \storage_data1[5]_i_1__0_n_0\
    );
\storage_data1[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(6),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(6),
      O => \storage_data1[6]_i_1__0_n_0\
    );
\storage_data1[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(7),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(7),
      O => \storage_data1[7]_i_1__0_n_0\
    );
\storage_data1[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(8),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(8),
      O => \storage_data1[8]_i_1__0_n_0\
    );
\storage_data1[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(9),
      I1 => \^q\(0),
      I2 => \storage_data2_reg[36]_0\(9),
      O => \storage_data1[9]_i_1__0_n_0\
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[0]_i_1__4_n_0\,
      Q => \storage_data1_reg[36]_0\(0),
      R => '0'
    );
\storage_data1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[10]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(10),
      R => '0'
    );
\storage_data1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[11]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(11),
      R => '0'
    );
\storage_data1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[12]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(12),
      R => '0'
    );
\storage_data1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[13]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(13),
      R => '0'
    );
\storage_data1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[14]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(14),
      R => '0'
    );
\storage_data1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[15]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(15),
      R => '0'
    );
\storage_data1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[16]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(16),
      R => '0'
    );
\storage_data1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[17]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(17),
      R => '0'
    );
\storage_data1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[18]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(18),
      R => '0'
    );
\storage_data1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[19]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(19),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[1]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(1),
      R => '0'
    );
\storage_data1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[20]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(20),
      R => '0'
    );
\storage_data1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[21]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(21),
      R => '0'
    );
\storage_data1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[22]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(22),
      R => '0'
    );
\storage_data1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[23]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(23),
      R => '0'
    );
\storage_data1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[24]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(24),
      R => '0'
    );
\storage_data1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[25]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(25),
      R => '0'
    );
\storage_data1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[26]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(26),
      R => '0'
    );
\storage_data1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[27]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(27),
      R => '0'
    );
\storage_data1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[28]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(28),
      R => '0'
    );
\storage_data1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[29]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(29),
      R => '0'
    );
\storage_data1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[2]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(2),
      R => '0'
    );
\storage_data1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[30]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(30),
      R => '0'
    );
\storage_data1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[31]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(31),
      R => '0'
    );
\storage_data1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[32]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(32),
      R => '0'
    );
\storage_data1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[33]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(33),
      R => '0'
    );
\storage_data1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[34]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(34),
      R => '0'
    );
\storage_data1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[35]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(35),
      R => '0'
    );
\storage_data1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[36]_i_2_n_0\,
      Q => \storage_data1_reg[36]_0\(36),
      R => '0'
    );
\storage_data1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[3]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(3),
      R => '0'
    );
\storage_data1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[4]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(4),
      R => '0'
    );
\storage_data1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[5]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(5),
      R => '0'
    );
\storage_data1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[6]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(6),
      R => '0'
    );
\storage_data1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[7]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(7),
      R => '0'
    );
\storage_data1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[8]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(8),
      R => '0'
    );
\storage_data1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[9]_i_1__0_n_0\,
      Q => \storage_data1_reg[36]_0\(9),
      R => '0'
    );
\storage_data2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(0),
      Q => storage_data2(0),
      R => '0'
    );
\storage_data2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(10),
      Q => storage_data2(10),
      R => '0'
    );
\storage_data2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(11),
      Q => storage_data2(11),
      R => '0'
    );
\storage_data2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(12),
      Q => storage_data2(12),
      R => '0'
    );
\storage_data2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(13),
      Q => storage_data2(13),
      R => '0'
    );
\storage_data2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(14),
      Q => storage_data2(14),
      R => '0'
    );
\storage_data2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(15),
      Q => storage_data2(15),
      R => '0'
    );
\storage_data2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(16),
      Q => storage_data2(16),
      R => '0'
    );
\storage_data2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(17),
      Q => storage_data2(17),
      R => '0'
    );
\storage_data2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(18),
      Q => storage_data2(18),
      R => '0'
    );
\storage_data2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(19),
      Q => storage_data2(19),
      R => '0'
    );
\storage_data2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(1),
      Q => storage_data2(1),
      R => '0'
    );
\storage_data2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(20),
      Q => storage_data2(20),
      R => '0'
    );
\storage_data2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(21),
      Q => storage_data2(21),
      R => '0'
    );
\storage_data2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(22),
      Q => storage_data2(22),
      R => '0'
    );
\storage_data2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(23),
      Q => storage_data2(23),
      R => '0'
    );
\storage_data2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(24),
      Q => storage_data2(24),
      R => '0'
    );
\storage_data2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(25),
      Q => storage_data2(25),
      R => '0'
    );
\storage_data2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(26),
      Q => storage_data2(26),
      R => '0'
    );
\storage_data2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(27),
      Q => storage_data2(27),
      R => '0'
    );
\storage_data2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(28),
      Q => storage_data2(28),
      R => '0'
    );
\storage_data2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(29),
      Q => storage_data2(29),
      R => '0'
    );
\storage_data2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(2),
      Q => storage_data2(2),
      R => '0'
    );
\storage_data2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(30),
      Q => storage_data2(30),
      R => '0'
    );
\storage_data2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(31),
      Q => storage_data2(31),
      R => '0'
    );
\storage_data2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(32),
      Q => storage_data2(32),
      R => '0'
    );
\storage_data2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(33),
      Q => storage_data2(33),
      R => '0'
    );
\storage_data2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(34),
      Q => storage_data2(34),
      R => '0'
    );
\storage_data2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(35),
      Q => storage_data2(35),
      R => '0'
    );
\storage_data2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(36),
      Q => storage_data2(36),
      R => '0'
    );
\storage_data2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(3),
      Q => storage_data2(3),
      R => '0'
    );
\storage_data2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(4),
      Q => storage_data2(4),
      R => '0'
    );
\storage_data2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(5),
      Q => storage_data2(5),
      R => '0'
    );
\storage_data2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(6),
      Q => storage_data2(6),
      R => '0'
    );
\storage_data2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(7),
      Q => storage_data2(7),
      R => '0'
    );
\storage_data2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(8),
      Q => storage_data2(8),
      R => '0'
    );
\storage_data2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[36]_0\(9),
      Q => storage_data2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized13\ is
  port (
    M00_AXI_BREADY : out STD_LOGIC;
    S00_AXI_BVALID : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_BVALID : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC;
    S01_AXI_BREADY_0 : out STD_LOGIC;
    \gen_single_issue.accept_cnt_reg\ : out STD_LOGIC;
    S00_AXI_BREADY_0 : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_0\ : out STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : out STD_LOGIC;
    S01_AXI_BREADY_1 : out STD_LOGIC;
    \storage_data1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_cnt_reg[0]\ : in STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    \repeat_cnt_reg[3]\ : in STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    \gen_single_issue.accept_cnt\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]\ : in STD_LOGIC;
    M00_AXI_BVALID : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    \gen_single_issue.accept_cnt_0\ : in STD_LOGIC;
    \repeat_cnt_reg[0]_0\ : in STD_LOGIC;
    \repeat_cnt_reg[3]_0\ : in STD_LOGIC;
    areset_d : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized13\ : entity is "axi_interconnect_v1_7_15_axic_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized13\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m00_axi_bready\ : STD_LOGIC;
  signal \^s00_axi_bready_0\ : STD_LOGIC;
  signal \^s01_axi_bready_0\ : STD_LOGIC;
  signal \^s01_axi_bready_1\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]_0\ : STD_LOGIC;
  signal \m_valid_i_i_1__1_n_0\ : STD_LOGIC;
  signal \^m_valid_i_reg_0\ : STD_LOGIC;
  signal \s_ready_i_i_1__1_n_0\ : STD_LOGIC;
  signal s_ready_i_i_3_n_0 : STD_LOGIC;
  signal st_mr_bid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal st_mr_bvalid : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \storage_data1[5]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S00_AXI_BVALID_INST_0 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of S01_AXI_BVALID_INST_0 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \first_mi_word_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \first_mi_word_i_1__2\ : label is "soft_lutpair6";
begin
  E(0) <= \^e\(0);
  M00_AXI_BREADY <= \^m00_axi_bready\;
  S00_AXI_BREADY_0 <= \^s00_axi_bready_0\;
  S01_AXI_BREADY_0 <= \^s01_axi_bready_0\;
  S01_AXI_BREADY_1 <= \^s01_axi_bready_1\;
  \gen_single_issue.active_target_hot_reg[0]\ <= \^gen_single_issue.active_target_hot_reg[0]\;
  \gen_single_issue.active_target_hot_reg[0]_0\ <= \^gen_single_issue.active_target_hot_reg[0]_0\;
  m_valid_i_reg_0 <= \^m_valid_i_reg_0\;
S00_AXI_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_single_issue.active_target_hot_reg[0]\,
      I1 => \repeat_cnt_reg[0]\,
      O => S00_AXI_BVALID
    );
S00_AXI_BVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777777F7777"
    )
        port map (
      I0 => \repeat_cnt_reg[0]_0\,
      I1 => st_mr_bvalid(0),
      I2 => st_mr_bid(2),
      I3 => st_mr_bid(3),
      I4 => st_mr_bid(0),
      I5 => st_mr_bid(1),
      O => \^gen_single_issue.active_target_hot_reg[0]\
    );
S01_AXI_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      I1 => \repeat_cnt_reg[3]\,
      O => S01_AXI_BVALID
    );
S01_AXI_BVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => st_mr_bvalid(0),
      I1 => \repeat_cnt_reg[3]_0\,
      I2 => st_mr_bid(2),
      I3 => st_mr_bid(3),
      I4 => st_mr_bid(0),
      I5 => st_mr_bid(1),
      O => \^m_valid_i_reg_0\
    );
\first_mi_word_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^gen_single_issue.active_target_hot_reg[0]\,
      I1 => \repeat_cnt_reg[0]\,
      I2 => S00_AXI_BREADY,
      O => \^e\(0)
    );
\first_mi_word_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      I1 => \repeat_cnt_reg[3]\,
      I2 => S01_AXI_BREADY,
      O => \^s01_axi_bready_0\
    );
\gen_arbiter.qual_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \gen_single_issue.accept_cnt\,
      I1 => \^s00_axi_bready_0\,
      I2 => \gen_arbiter.qual_reg_reg[1]\,
      I3 => \^gen_single_issue.active_target_hot_reg[0]_0\,
      O => \gen_single_issue.accept_cnt_reg\
    );
\gen_arbiter.qual_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \gen_single_issue.accept_cnt_0\,
      I1 => \^s01_axi_bready_1\,
      I2 => \gen_arbiter.qual_reg_reg[1]\,
      I3 => \^gen_single_issue.active_target_hot_reg[0]_0\,
      O => \gen_single_issue.accept_cnt_reg_0\
    );
\gen_single_issue.accept_cnt_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^gen_single_issue.active_target_hot_reg[0]\,
      O => \^s00_axi_bready_0\
    );
\gen_single_issue.accept_cnt_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s01_axi_bready_0\,
      I1 => \^m_valid_i_reg_0\,
      O => \^s01_axi_bready_1\
    );
\m_valid_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540550000005500"
    )
        port map (
      I0 => SR(0),
      I1 => \^m00_axi_bready\,
      I2 => M00_AXI_BVALID,
      I3 => st_mr_bvalid(0),
      I4 => m_valid_i_reg_1,
      I5 => \^gen_single_issue.active_target_hot_reg[0]_0\,
      O => \m_valid_i_i_1__1_n_0\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \m_valid_i_i_1__1_n_0\,
      Q => st_mr_bvalid(0),
      R => '0'
    );
\s_ready_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0FF75"
    )
        port map (
      I0 => \^gen_single_issue.active_target_hot_reg[0]_0\,
      I1 => M00_AXI_BVALID,
      I2 => \^m00_axi_bready\,
      I3 => areset_d(0),
      I4 => areset_d_0(0),
      O => \s_ready_i_i_1__1_n_0\
    );
\s_ready_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF7F7FFFFF7F7F"
    )
        port map (
      I0 => \repeat_cnt_reg[0]_0\,
      I1 => \^e\(0),
      I2 => st_mr_bvalid(0),
      I3 => \repeat_cnt_reg[3]_0\,
      I4 => s_ready_i_i_3_n_0,
      I5 => \^s01_axi_bready_0\,
      O => \^gen_single_issue.active_target_hot_reg[0]_0\
    );
s_ready_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => st_mr_bid(1),
      I1 => st_mr_bid(0),
      I2 => st_mr_bid(3),
      I3 => st_mr_bid(2),
      O => s_ready_i_i_3_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \s_ready_i_i_1__1_n_0\,
      Q => \^m00_axi_bready\,
      R => SR(0)
    );
\storage_data1[5]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => st_mr_bvalid(0),
      O => \storage_data1[5]_i_1__2_n_0\
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[5]_i_1__2_n_0\,
      D => \storage_data1_reg[5]_0\(0),
      Q => \storage_data1_reg[1]_0\(0),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[5]_i_1__2_n_0\,
      D => \storage_data1_reg[5]_0\(1),
      Q => \storage_data1_reg[1]_0\(1),
      R => '0'
    );
\storage_data1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[5]_i_1__2_n_0\,
      D => \storage_data1_reg[5]_0\(2),
      Q => st_mr_bid(0),
      R => '0'
    );
\storage_data1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[5]_i_1__2_n_0\,
      D => \storage_data1_reg[5]_0\(3),
      Q => st_mr_bid(1),
      R => '0'
    );
\storage_data1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[5]_i_1__2_n_0\,
      D => \storage_data1_reg[5]_0\(4),
      Q => st_mr_bid(2),
      R => '0'
    );
\storage_data1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[5]_i_1__2_n_0\,
      D => \storage_data1_reg[5]_0\(5),
      Q => st_mr_bid(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized14\ is
  port (
    areset_d : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[36]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grant_hot0 : out STD_LOGIC;
    \storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\ : out STD_LOGIC;
    \storage_data1_reg[0]_1\ : out STD_LOGIC;
    \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_single_issue.accept_cnt_reg\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_2\ : out STD_LOGIC;
    \storage_data1_reg[34]_0\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    sf_cb_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_0 : out STD_LOGIC;
    \storage_data2_reg[38]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S00_AXI_RLAST : out STD_LOGIC;
    S01_AXI_RLAST : out STD_LOGIC;
    areset_d_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ : in STD_LOGIC;
    first_mi_word_reg : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    first_mi_word_reg_0 : in STD_LOGIC;
    empty : in STD_LOGIC;
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ : in STD_LOGIC;
    first_mi_word_reg_1 : in STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    first_mi_word_reg_2 : in STD_LOGIC;
    first_mi_word_reg_3 : in STD_LOGIC;
    \gen_single_issue.accept_cnt_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[1]\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt_2\ : in STD_LOGIC;
    sc_sf_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_1 : in STD_LOGIC;
    \USE_READ.rd_cmd_valid\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_wrap_buffer : in STD_LOGIC;
    \state_reg[0]_5\ : in STD_LOGIC;
    \storage_data1_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_2_0\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_2_1\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_0\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_1\ : in STD_LOGIC;
    \storage_data2_reg[38]_1\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_ready_i_reg_2 : in STD_LOGIC;
    \storage_data2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[38]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RLAST_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized14\ : entity is "axi_interconnect_v1_7_15_axic_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized14\ is
  signal \FSM_onehot_state[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^areset_d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_arbiter.any_grant_i_3_n_0\ : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_4_n_0\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal load_s1 : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_i_reg_0\ : STD_LOGIC;
  signal st_mr_rid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \storage_data1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \storage_data1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \^storage_data1_reg[0]_0\ : STD_LOGIC;
  signal \^storage_data1_reg[0]_1\ : STD_LOGIC;
  signal \^storage_data1_reg[34]_0\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^storage_data1_reg[36]_0\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[0]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[10]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[11]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[12]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[13]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[14]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[15]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[16]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[17]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[18]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[19]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[20]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[21]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[22]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[23]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[24]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[25]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[26]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[27]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[28]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[29]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[30]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[31]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[32]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[33]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[34]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[3]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[4]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[5]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[6]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[7]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[8]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[9]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S00_AXI_RLAST_INST_0 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of S01_AXI_RLAST_INST_0 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \WORD_LANE[0].S_AXI_RDATA_II[31]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \WORD_LANE[0].S_AXI_RDATA_II[31]_i_2__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \WORD_LANE[1].S_AXI_RDATA_II[63]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \WORD_LANE[1].S_AXI_RDATA_II[63]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_arbiter.qual_reg[1]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \storage_data1[0]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \storage_data1[10]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \storage_data1[11]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \storage_data1[12]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \storage_data1[13]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \storage_data1[14]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \storage_data1[15]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \storage_data1[16]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \storage_data1[17]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \storage_data1[18]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \storage_data1[19]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \storage_data1[20]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \storage_data1[21]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \storage_data1[22]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \storage_data1[23]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \storage_data1[24]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \storage_data1[25]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \storage_data1[26]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \storage_data1[27]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \storage_data1[28]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \storage_data1[29]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \storage_data1[30]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \storage_data1[31]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \storage_data1[33]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \storage_data1[34]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \storage_data1[3]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \storage_data1[4]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \storage_data1[5]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \storage_data1[6]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \storage_data1[7]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \storage_data1[8]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \storage_data1[9]_i_1__1\ : label is "soft_lutpair9";
begin
  \FSM_onehot_state_reg[3]_0\(2 downto 0) <= \^fsm_onehot_state_reg[3]_0\(2 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  areset_d(0) <= \^areset_d\(0);
  \gen_single_issue.active_target_hot_reg[0]_0\(0) <= \^gen_single_issue.active_target_hot_reg[0]_0\(0);
  s_ready_i_reg_0 <= \^s_ready_i_reg_0\;
  \state_reg[0]_1\(0) <= \^state_reg[0]_1\(0);
  \storage_data1_reg[0]_0\ <= \^storage_data1_reg[0]_0\;
  \storage_data1_reg[0]_1\ <= \^storage_data1_reg[0]_1\;
  \storage_data1_reg[34]_0\(34 downto 0) <= \^storage_data1_reg[34]_0\(34 downto 0);
  \storage_data1_reg[36]_0\ <= \^storage_data1_reg[36]_0\;
\FSM_onehot_state[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C08CCCC0C088C80"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(1),
      I1 => \state_reg[0]_5\,
      I2 => \storage_data1_reg[0]_2\,
      I3 => \^fsm_onehot_state_reg[3]_0\(2),
      I4 => s_ready_i_reg_1,
      I5 => \^fsm_onehot_state_reg[3]_0\(0),
      O => \FSM_onehot_state[3]_i_1__4_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__4_n_0\,
      D => \FSM_onehot_state_reg[3]_1\(0),
      Q => \^fsm_onehot_state_reg[3]_0\(0),
      R => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__4_n_0\,
      D => \FSM_onehot_state_reg[3]_1\(1),
      Q => \^fsm_onehot_state_reg[3]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__4_n_0\,
      D => \FSM_onehot_state_reg[3]_1\(2),
      Q => \^fsm_onehot_state_reg[3]_0\(2),
      S => SR(0)
    );
S00_AXI_RLAST_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^storage_data1_reg[34]_0\(0),
      I1 => dout(0),
      O => S00_AXI_RLAST
    );
S00_AXI_RVALID_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888808888"
    )
        port map (
      I0 => \^q\(0),
      I1 => first_mi_word_reg,
      I2 => st_mr_rid(2),
      I3 => st_mr_rid(3),
      I4 => st_mr_rid(0),
      I5 => st_mr_rid(1),
      O => \state_reg[0]_3\
    );
S01_AXI_RLAST_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^storage_data1_reg[34]_0\(0),
      I1 => S01_AXI_RLAST_0(0),
      O => S01_AXI_RLAST
    );
S01_AXI_RVALID_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => first_mi_word_reg_1,
      I1 => \^q\(0),
      I2 => st_mr_rid(2),
      I3 => st_mr_rid(3),
      I4 => st_mr_rid(0),
      I5 => st_mr_rid(1),
      O => sf_cb_rvalid(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_single_issue.active_target_hot_reg[0]_0\(0),
      I1 => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\,
      O => \gen_single_issue.active_target_hot_reg[0]\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg[0]_1\(0),
      I1 => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\,
      O => \state_reg[0]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_single_issue.active_target_hot_reg[0]_0\(0),
      I1 => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\,
      O => \gen_single_issue.active_target_hot_reg[0]_1\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[0]_1\(0),
      I1 => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\,
      O => \state_reg[0]_2\(0)
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => areset_d_0(0),
      Q => \^areset_d\(0),
      R => '0'
    );
first_mi_word_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040404000"
    )
        port map (
      I0 => \^storage_data1_reg[36]_0\,
      I1 => first_mi_word_reg,
      I2 => \^q\(0),
      I3 => S00_AXI_RREADY,
      I4 => first_mi_word_reg_0,
      I5 => empty,
      O => \^gen_single_issue.active_target_hot_reg[0]_0\(0)
    );
\first_mi_word_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080808000"
    )
        port map (
      I0 => \^storage_data1_reg[36]_0\,
      I1 => \^q\(0),
      I2 => first_mi_word_reg_1,
      I3 => S01_AXI_RREADY,
      I4 => first_mi_word_reg_2,
      I5 => first_mi_word_reg_3,
      O => \^state_reg[0]_1\(0)
    );
\first_mi_word_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => st_mr_rid(1),
      I1 => st_mr_rid(0),
      I2 => st_mr_rid(3),
      I3 => st_mr_rid(2),
      O => \^storage_data1_reg[36]_0\
    );
\gen_arbiter.any_grant_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD000D000D000"
    )
        port map (
      I0 => \gen_single_issue.accept_cnt_1\,
      I1 => \^storage_data1_reg[0]_0\,
      I2 => \gen_arbiter.any_grant_i_3_n_0\,
      I3 => D(0),
      I4 => \gen_arbiter.any_grant_i_4_n_0\,
      I5 => D(1),
      O => grant_hot0
    );
\gen_arbiter.any_grant_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2808080FFFFFFFF"
    )
        port map (
      I0 => \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_5_n_0\,
      I1 => \^storage_data1_reg[36]_0\,
      I2 => \gen_arbiter.any_grant_i_2_0\,
      I3 => \gen_arbiter.qual_reg_reg[1]_0\,
      I4 => first_mi_word_reg,
      I5 => \gen_arbiter.qual_reg_reg[1]\,
      O => \gen_arbiter.any_grant_i_3_n_0\
    );
\gen_arbiter.any_grant_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C404C000D555D555"
    )
        port map (
      I0 => \gen_single_issue.accept_cnt_2\,
      I1 => \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_5_n_0\,
      I2 => \^storage_data1_reg[36]_0\,
      I3 => \gen_arbiter.any_grant_i_2_0\,
      I4 => \gen_arbiter.any_grant_i_2_1\,
      I5 => \gen_arbiter.qual_reg_reg[1]\,
      O => \gen_arbiter.any_grant_i_4_n_0\
    );
\gen_arbiter.m_grant_enc_i[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AAA2"
    )
        port map (
      I0 => D(1),
      I1 => \gen_arbiter.qual_reg_reg[1]\,
      I2 => \^storage_data1_reg[0]_0\,
      I3 => \^storage_data1_reg[0]_1\,
      I4 => \gen_single_issue.accept_cnt_2\,
      O => \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\
    );
\gen_arbiter.m_grant_enc_i[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDD"
    )
        port map (
      I0 => \gen_single_issue.accept_cnt_1\,
      I1 => \^storage_data1_reg[0]_0\,
      I2 => \^storage_data1_reg[0]_1\,
      I3 => \gen_arbiter.qual_reg_reg[1]\,
      O => \gen_single_issue.accept_cnt_reg\
    );
\gen_arbiter.qual_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FDFFFF"
    )
        port map (
      I0 => \gen_arbiter.qual_reg_reg[1]\,
      I1 => \^storage_data1_reg[0]_0\,
      I2 => \^storage_data1_reg[0]_1\,
      I3 => \gen_single_issue.accept_cnt_2\,
      I4 => sc_sf_arvalid(0),
      O => \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]_0\(0)
    );
\gen_arbiter.qual_reg[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^storage_data1_reg[34]_0\(0),
      I1 => \^q\(0),
      I2 => \^storage_data1_reg[36]_0\,
      I3 => \gen_arbiter.qual_reg_reg[1]_0\,
      I4 => first_mi_word_reg,
      O => \^storage_data1_reg[0]_0\
    );
\gen_arbiter.qual_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^storage_data1_reg[34]_0\(0),
      I1 => \^q\(0),
      I2 => \^storage_data1_reg[36]_0\,
      I3 => \gen_arbiter.qual_reg_reg[1]_1\,
      I4 => first_mi_word_reg_1,
      O => \^storage_data1_reg[0]_1\
    );
\gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000888800000000"
    )
        port map (
      I0 => first_mi_word_reg,
      I1 => \gen_arbiter.qual_reg_reg[1]_0\,
      I2 => first_mi_word_reg_1,
      I3 => \gen_arbiter.qual_reg_reg[1]_1\,
      I4 => \^storage_data1_reg[36]_0\,
      I5 => \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_5_n_0\,
      O => \gen_single_issue.active_target_hot_reg[0]_2\
    );
\gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^storage_data1_reg[34]_0\(0),
      O => \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_5_n_0\
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7700FF0050"
    )
        port map (
      I0 => s_ready_i_reg_1,
      I1 => s_ready_i_reg_2,
      I2 => \^fsm_onehot_state_reg[3]_0\(0),
      I3 => areset_d_0(0),
      I4 => \^areset_d\(0),
      I5 => \^s_ready_i_reg_0\,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^s_ready_i_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80FFC05555FFC0"
    )
        port map (
      I0 => s_ready_i_reg_1,
      I1 => \USE_READ.rd_cmd_valid\,
      I2 => \state_reg[0]_4\(0),
      I3 => use_wrap_buffer,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \state[0]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__4_n_0\,
      D => \state[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \FSM_onehot_state[3]_i_1__4_n_0\,
      D => \state_reg[1]_0\(0),
      Q => \^q\(1),
      S => SR(0)
    );
\storage_data1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[0]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(0),
      O => \storage_data1[0]_i_1__0_n_0\
    );
\storage_data1[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[10]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(10),
      O => \storage_data1[10]_i_1__1_n_0\
    );
\storage_data1[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[11]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(11),
      O => \storage_data1[11]_i_1__1_n_0\
    );
\storage_data1[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[12]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(12),
      O => \storage_data1[12]_i_1__1_n_0\
    );
\storage_data1[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[13]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(13),
      O => \storage_data1[13]_i_1__1_n_0\
    );
\storage_data1[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[14]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(14),
      O => \storage_data1[14]_i_1__1_n_0\
    );
\storage_data1[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[15]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(15),
      O => \storage_data1[15]_i_1__1_n_0\
    );
\storage_data1[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[16]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(16),
      O => \storage_data1[16]_i_1__1_n_0\
    );
\storage_data1[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[17]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(17),
      O => \storage_data1[17]_i_1__1_n_0\
    );
\storage_data1[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[18]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(18),
      O => \storage_data1[18]_i_1__1_n_0\
    );
\storage_data1[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[19]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(19),
      O => \storage_data1[19]_i_1__1_n_0\
    );
\storage_data1[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[20]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(20),
      O => \storage_data1[20]_i_1__1_n_0\
    );
\storage_data1[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[21]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(21),
      O => \storage_data1[21]_i_1__1_n_0\
    );
\storage_data1[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[22]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(22),
      O => \storage_data1[22]_i_1__1_n_0\
    );
\storage_data1[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[23]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(23),
      O => \storage_data1[23]_i_1__1_n_0\
    );
\storage_data1[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[24]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(24),
      O => \storage_data1[24]_i_1__1_n_0\
    );
\storage_data1[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[25]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(25),
      O => \storage_data1[25]_i_1__1_n_0\
    );
\storage_data1[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[26]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(26),
      O => \storage_data1[26]_i_1__1_n_0\
    );
\storage_data1[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[27]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(27),
      O => \storage_data1[27]_i_1__1_n_0\
    );
\storage_data1[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[28]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(28),
      O => \storage_data1[28]_i_1__1_n_0\
    );
\storage_data1[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[29]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(29),
      O => \storage_data1[29]_i_1__1_n_0\
    );
\storage_data1[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[30]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(30),
      O => \storage_data1[30]_i_1__1_n_0\
    );
\storage_data1[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[31]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(31),
      O => \storage_data1[31]_i_1__1_n_0\
    );
\storage_data1[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[32]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(32),
      O => \storage_data1[32]_i_1__1_n_0\
    );
\storage_data1[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[33]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(33),
      O => \storage_data1[33]_i_1__1_n_0\
    );
\storage_data1[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[34]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(34),
      O => \storage_data1[34]_i_1__1_n_0\
    );
\storage_data1[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0CFF0E"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(1),
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_ready_i_reg_1,
      I3 => \^fsm_onehot_state_reg[3]_0\(2),
      I4 => \storage_data1_reg[0]_2\,
      O => load_s1
    );
\storage_data1[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[3]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(3),
      O => \storage_data1[3]_i_1__1_n_0\
    );
\storage_data1[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(4),
      O => \storage_data1[4]_i_1__1_n_0\
    );
\storage_data1[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[5]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(5),
      O => \storage_data1[5]_i_1__1_n_0\
    );
\storage_data1[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[6]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(6),
      O => \storage_data1[6]_i_1__1_n_0\
    );
\storage_data1[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[7]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(7),
      O => \storage_data1[7]_i_1__1_n_0\
    );
\storage_data1[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[8]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(8),
      O => \storage_data1[8]_i_1__1_n_0\
    );
\storage_data1[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[9]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \storage_data2_reg[38]_1\(9),
      O => \storage_data1[9]_i_1__1_n_0\
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[0]_i_1__0_n_0\,
      Q => \^storage_data1_reg[34]_0\(0),
      R => '0'
    );
\storage_data1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[10]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(10),
      R => '0'
    );
\storage_data1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[11]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(11),
      R => '0'
    );
\storage_data1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[12]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(12),
      R => '0'
    );
\storage_data1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[13]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(13),
      R => '0'
    );
\storage_data1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[14]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(14),
      R => '0'
    );
\storage_data1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[15]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(15),
      R => '0'
    );
\storage_data1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[16]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(16),
      R => '0'
    );
\storage_data1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[17]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(17),
      R => '0'
    );
\storage_data1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[18]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(18),
      R => '0'
    );
\storage_data1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[19]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(19),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1_reg[38]_0\(0),
      Q => \^storage_data1_reg[34]_0\(1),
      R => '0'
    );
\storage_data1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[20]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(20),
      R => '0'
    );
\storage_data1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[21]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(21),
      R => '0'
    );
\storage_data1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[22]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(22),
      R => '0'
    );
\storage_data1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[23]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(23),
      R => '0'
    );
\storage_data1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[24]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(24),
      R => '0'
    );
\storage_data1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[25]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(25),
      R => '0'
    );
\storage_data1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[26]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(26),
      R => '0'
    );
\storage_data1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[27]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(27),
      R => '0'
    );
\storage_data1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[28]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(28),
      R => '0'
    );
\storage_data1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[29]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(29),
      R => '0'
    );
\storage_data1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1_reg[38]_0\(1),
      Q => \^storage_data1_reg[34]_0\(2),
      R => '0'
    );
\storage_data1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[30]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(30),
      R => '0'
    );
\storage_data1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[31]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(31),
      R => '0'
    );
\storage_data1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[32]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(32),
      R => '0'
    );
\storage_data1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[33]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(33),
      R => '0'
    );
\storage_data1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[34]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(34),
      R => '0'
    );
\storage_data1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1_reg[38]_0\(2),
      Q => st_mr_rid(0),
      R => '0'
    );
\storage_data1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1_reg[38]_0\(3),
      Q => st_mr_rid(1),
      R => '0'
    );
\storage_data1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1_reg[38]_0\(4),
      Q => st_mr_rid(2),
      R => '0'
    );
\storage_data1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1_reg[38]_0\(5),
      Q => st_mr_rid(3),
      R => '0'
    );
\storage_data1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[3]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(3),
      R => '0'
    );
\storage_data1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[4]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(4),
      R => '0'
    );
\storage_data1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[5]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(5),
      R => '0'
    );
\storage_data1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[6]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(6),
      R => '0'
    );
\storage_data1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[7]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(7),
      R => '0'
    );
\storage_data1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[8]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(8),
      R => '0'
    );
\storage_data1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => load_s1,
      D => \storage_data1[9]_i_1__1_n_0\,
      Q => \^storage_data1_reg[34]_0\(9),
      R => '0'
    );
\storage_data2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(0),
      Q => \storage_data2_reg_n_0_[0]\,
      R => '0'
    );
\storage_data2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(10),
      Q => \storage_data2_reg_n_0_[10]\,
      R => '0'
    );
\storage_data2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(11),
      Q => \storage_data2_reg_n_0_[11]\,
      R => '0'
    );
\storage_data2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(12),
      Q => \storage_data2_reg_n_0_[12]\,
      R => '0'
    );
\storage_data2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(13),
      Q => \storage_data2_reg_n_0_[13]\,
      R => '0'
    );
\storage_data2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(14),
      Q => \storage_data2_reg_n_0_[14]\,
      R => '0'
    );
\storage_data2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(15),
      Q => \storage_data2_reg_n_0_[15]\,
      R => '0'
    );
\storage_data2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(16),
      Q => \storage_data2_reg_n_0_[16]\,
      R => '0'
    );
\storage_data2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(17),
      Q => \storage_data2_reg_n_0_[17]\,
      R => '0'
    );
\storage_data2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(18),
      Q => \storage_data2_reg_n_0_[18]\,
      R => '0'
    );
\storage_data2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(19),
      Q => \storage_data2_reg_n_0_[19]\,
      R => '0'
    );
\storage_data2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(1),
      Q => \storage_data2_reg[38]_0\(0),
      R => '0'
    );
\storage_data2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(20),
      Q => \storage_data2_reg_n_0_[20]\,
      R => '0'
    );
\storage_data2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(21),
      Q => \storage_data2_reg_n_0_[21]\,
      R => '0'
    );
\storage_data2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(22),
      Q => \storage_data2_reg_n_0_[22]\,
      R => '0'
    );
\storage_data2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(23),
      Q => \storage_data2_reg_n_0_[23]\,
      R => '0'
    );
\storage_data2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(24),
      Q => \storage_data2_reg_n_0_[24]\,
      R => '0'
    );
\storage_data2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(25),
      Q => \storage_data2_reg_n_0_[25]\,
      R => '0'
    );
\storage_data2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(26),
      Q => \storage_data2_reg_n_0_[26]\,
      R => '0'
    );
\storage_data2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(27),
      Q => \storage_data2_reg_n_0_[27]\,
      R => '0'
    );
\storage_data2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(28),
      Q => \storage_data2_reg_n_0_[28]\,
      R => '0'
    );
\storage_data2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(29),
      Q => \storage_data2_reg_n_0_[29]\,
      R => '0'
    );
\storage_data2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(2),
      Q => \storage_data2_reg[38]_0\(1),
      R => '0'
    );
\storage_data2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(30),
      Q => \storage_data2_reg_n_0_[30]\,
      R => '0'
    );
\storage_data2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(31),
      Q => \storage_data2_reg_n_0_[31]\,
      R => '0'
    );
\storage_data2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(32),
      Q => \storage_data2_reg_n_0_[32]\,
      R => '0'
    );
\storage_data2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(33),
      Q => \storage_data2_reg_n_0_[33]\,
      R => '0'
    );
\storage_data2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(34),
      Q => \storage_data2_reg_n_0_[34]\,
      R => '0'
    );
\storage_data2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(35),
      Q => \storage_data2_reg[38]_0\(2),
      R => '0'
    );
\storage_data2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(36),
      Q => \storage_data2_reg[38]_0\(3),
      R => '0'
    );
\storage_data2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(37),
      Q => \storage_data2_reg[38]_0\(4),
      R => '0'
    );
\storage_data2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(38),
      Q => \storage_data2_reg[38]_0\(5),
      R => '0'
    );
\storage_data2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(3),
      Q => \storage_data2_reg_n_0_[3]\,
      R => '0'
    );
\storage_data2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(4),
      Q => \storage_data2_reg_n_0_[4]\,
      R => '0'
    );
\storage_data2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(5),
      Q => \storage_data2_reg_n_0_[5]\,
      R => '0'
    );
\storage_data2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(6),
      Q => \storage_data2_reg_n_0_[6]\,
      R => '0'
    );
\storage_data2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(7),
      Q => \storage_data2_reg_n_0_[7]\,
      R => '0'
    );
\storage_data2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(8),
      Q => \storage_data2_reg_n_0_[8]\,
      R => '0'
    );
\storage_data2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data2_reg[0]_0\(0),
      D => \storage_data2_reg[38]_1\(9),
      Q => \storage_data2_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7\ is
  port (
    areset_d : out STD_LOGIC_VECTOR ( 0 to 0 );
    sr_ARVALID : out STD_LOGIC;
    s_ready_i_reg_0 : out STD_LOGIC;
    \storage_data1_reg[17]_0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \storage_data1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_REGISTER.M_AXI_AVALID_q_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    reset : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    \USE_REGISTER.M_AXI_ABURST_q_reg[0]\ : in STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    aa_mi_arvalid : in STD_LOGIC;
    aa_mi_artarget_hot : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[62]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7\ : entity is "axi_interconnect_v1_7_15_axic_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \USE_REGISTER.M_AXI_AADDR_q[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[0]_i_4_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[0]_i_6_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[1]_i_4_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[2]_i_4_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_10_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_8_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_9_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_3__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_5_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_6_n_0\ : STD_LOGIC;
  signal \^areset_d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \m_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal \s_ready_i_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_ready_i_reg_0\ : STD_LOGIC;
  signal sr_ARADDR : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sr_arvalid\ : STD_LOGIC;
  signal \storage_data1[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \^storage_data1_reg[17]_0\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_AADDR_q[2]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ABURST_q[1]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[0]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[0]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[0]_i_5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[1]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[2]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[3]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[3]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[5]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[6]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[7]_i_9\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ASIZE_q[2]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_6\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_i_1__0\ : label is "soft_lutpair135";
begin
  Q(46 downto 0) <= \^q\(46 downto 0);
  areset_d(0) <= \^areset_d\(0);
  s_ready_i_reg_0 <= \^s_ready_i_reg_0\;
  sr_ARVALID <= \^sr_arvalid\;
  \storage_data1_reg[17]_0\(27 downto 0) <= \^storage_data1_reg[17]_0\(27 downto 0);
\USE_REGISTER.M_AXI_AADDR_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3700FF00"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      I1 => \^storage_data1_reg[17]_0\(26),
      I2 => \^storage_data1_reg[17]_0\(24),
      I3 => sr_ARADDR(0),
      I4 => \^storage_data1_reg[17]_0\(11),
      O => \storage_data1_reg[32]_0\(0)
    );
\USE_REGISTER.M_AXI_AADDR_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF003700"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      I1 => \^storage_data1_reg[17]_0\(26),
      I2 => \^storage_data1_reg[17]_0\(24),
      I3 => sr_ARADDR(1),
      I4 => \USE_REGISTER.M_AXI_AADDR_q[1]_i_2__0_n_0\,
      O => \storage_data1_reg[32]_0\(1)
    );
\USE_REGISTER.M_AXI_AADDR_q[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA20AAAAAA2A"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      I1 => sr_ARLEN(0),
      I2 => \^q\(14),
      I3 => \^q\(16),
      I4 => \^q\(15),
      I5 => sr_ARLEN(1),
      O => \USE_REGISTER.M_AXI_AADDR_q[1]_i_2__0_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000F700"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      I1 => \^storage_data1_reg[17]_0\(26),
      I2 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\,
      I3 => sr_ARADDR(2),
      I4 => \^storage_data1_reg[17]_0\(24),
      O => \storage_data1_reg[32]_0\(2)
    );
\USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2__0_n_0\,
      I1 => \^q\(13),
      I2 => \^q\(12),
      O => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFDCDCFCFFDFDF"
    )
        port map (
      I0 => sr_ARLEN(1),
      I1 => \^q\(16),
      I2 => \^q\(14),
      I3 => sr_ARLEN(0),
      I4 => \^q\(15),
      I5 => sr_ARLEN(2),
      O => \USE_REGISTER.M_AXI_AADDR_q[2]_i_4_n_0\
    );
\USE_REGISTER.M_AXI_ABURST_q[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      I1 => \USE_REGISTER.M_AXI_ABURST_q_reg[0]\,
      I2 => M00_AXI_ARREADY,
      I3 => \^storage_data1_reg[17]_0\(26),
      O => \USE_REGISTER.M_AXI_AVALID_q_reg\(0)
    );
\USE_REGISTER.M_AXI_ALEN_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55105000AAEFAFFF"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_3_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_4_n_0\,
      I4 => sr_ARADDR(2),
      I5 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_5_n_0\,
      O => \^storage_data1_reg[17]_0\(0)
    );
\USE_REGISTER.M_AXI_ALEN_q[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4__0_n_0\,
      I1 => \^q\(12),
      I2 => \^q\(13),
      O => \USE_REGISTER.M_AXI_ALEN_q[0]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F220F220F2202020"
    )
        port map (
      I0 => sr_ARADDR(1),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4__0_n_0\,
      I2 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3__0_n_0\,
      I3 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2_n_0\,
      I4 => \^q\(13),
      I5 => \^q\(12),
      O => \USE_REGISTER.M_AXI_ALEN_q[0]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[0]_i_4_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_6_n_0\,
      I1 => \^storage_data1_reg[17]_0\(26),
      I2 => sr_ARLEN(0),
      O => \USE_REGISTER.M_AXI_ALEN_q[0]_i_5_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FFFFF5533"
    )
        port map (
      I0 => sr_ARLEN(1),
      I1 => sr_ARLEN(3),
      I2 => sr_ARLEN(2),
      I3 => \^q\(15),
      I4 => \^q\(16),
      I5 => \^q\(14),
      O => \USE_REGISTER.M_AXI_ALEN_q[0]_i_6_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[1]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[1]_i_3_n_0\,
      O => \^storage_data1_reg[17]_0\(1)
    );
\USE_REGISTER.M_AXI_ALEN_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF3717"
    )
        port map (
      I0 => sr_ARADDR(2),
      I1 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_4_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_3_n_0\,
      I3 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\,
      I4 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_2_n_0\,
      I5 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_5_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[1]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[1]_i_4_n_0\,
      I1 => \^storage_data1_reg[17]_0\(26),
      I2 => sr_ARLEN(1),
      O => \USE_REGISTER.M_AXI_ALEN_q[1]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF503F5F3"
    )
        port map (
      I0 => sr_ARLEN(2),
      I1 => sr_ARLEN(4),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => sr_ARLEN(3),
      I5 => \^q\(16),
      O => \USE_REGISTER.M_AXI_ALEN_q[1]_i_4_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[2]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[2]_i_3_n_0\,
      O => \^storage_data1_reg[17]_0\(2)
    );
\USE_REGISTER.M_AXI_ALEN_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_5_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_7_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_3_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_4_n_0\,
      I4 => sr_ARADDR(2),
      I5 => \USE_REGISTER.M_AXI_ALEN_q[1]_i_3_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[2]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[2]_i_4_n_0\,
      I1 => \^storage_data1_reg[17]_0\(26),
      I2 => sr_ARLEN(2),
      O => \USE_REGISTER.M_AXI_ALEN_q[2]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => sr_ARLEN(5),
      I1 => \^q\(15),
      I2 => sr_ARLEN(3),
      I3 => \^q\(14),
      I4 => sr_ARLEN(4),
      I5 => \^q\(16),
      O => \USE_REGISTER.M_AXI_ALEN_q[2]_i_4_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[3]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[3]_i_3_n_0\,
      O => \^storage_data1_reg[17]_0\(3)
    );
\USE_REGISTER.M_AXI_ALEN_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFABFFFFFFFF"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[1]_i_3_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[3]_i_4_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_3_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_7_n_0\,
      I4 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_5_n_0\,
      I5 => \USE_REGISTER.M_AXI_ALEN_q[2]_i_3_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[3]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[3]_i_5_n_0\,
      I1 => \^storage_data1_reg[17]_0\(26),
      I2 => sr_ARLEN(3),
      O => \USE_REGISTER.M_AXI_ALEN_q[3]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_4_n_0\,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => sr_ARADDR(2),
      O => \USE_REGISTER.M_AXI_ALEN_q[3]_i_4_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF503F5F3"
    )
        port map (
      I0 => sr_ARLEN(4),
      I1 => sr_ARLEN(6),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => sr_ARLEN(5),
      I5 => \^q\(16),
      O => \USE_REGISTER.M_AXI_ALEN_q[3]_i_5_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_4_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_3__0_n_0\,
      O => \^storage_data1_reg[17]_0\(4)
    );
\USE_REGISTER.M_AXI_ALEN_q[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_3__0_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_4_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_5_n_0\,
      O => \^storage_data1_reg[17]_0\(5)
    );
\USE_REGISTER.M_AXI_ALEN_q[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_5_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_4_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_3__0_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_2__0_n_0\,
      O => \^storage_data1_reg[17]_0\(6)
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => sr_ARLEN(0),
      I1 => \^q\(14),
      I2 => \^q\(16),
      I3 => \^q\(15),
      I4 => sr_ARLEN(1),
      I5 => \^storage_data1_reg[17]_0\(27),
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_10_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \^storage_data1_reg[17]_0\(26),
      I1 => sr_ARLEN(7),
      I2 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_2__0_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_3__0_n_0\,
      I4 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_4_n_0\,
      I5 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_5_n_0\,
      O => \^storage_data1_reg[17]_0\(7)
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF0000FDFFFFFF"
    )
        port map (
      I0 => sr_ARLEN(7),
      I1 => \^q\(16),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^storage_data1_reg[17]_0\(26),
      I5 => sr_ARLEN(6),
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_2__0_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_6_n_0\,
      I1 => \^storage_data1_reg[17]_0\(26),
      I2 => sr_ARLEN(4),
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_3__0_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[2]_i_3_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_5_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_7_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_8_n_0\,
      I4 => \USE_REGISTER.M_AXI_ALEN_q[1]_i_3_n_0\,
      I5 => \USE_REGISTER.M_AXI_ALEN_q[3]_i_3_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_4_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
        port map (
      I0 => sr_ARLEN(6),
      I1 => \^storage_data1_reg[17]_0\(10),
      I2 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_9_n_0\,
      I3 => sr_ARLEN(7),
      I4 => \^storage_data1_reg[17]_0\(26),
      I5 => sr_ARLEN(5),
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_5_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => sr_ARLEN(7),
      I1 => \^q\(15),
      I2 => sr_ARLEN(5),
      I3 => \^q\(14),
      I4 => sr_ARLEN(6),
      I5 => \^q\(16),
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_6_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF45FFFF"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_4_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\,
      I2 => sr_ARADDR(2),
      I3 => \^q\(13),
      I4 => \^q\(12),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4__0_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_7_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F000"
    )
        port map (
      I0 => sr_ARADDR(1),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4__0_n_0\,
      I2 => sr_ARADDR(2),
      I3 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_4_n_0\,
      I4 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_10_n_0\,
      I5 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3__0_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_8_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      I2 => \^q\(14),
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_9_n_0\
    );
\USE_REGISTER.M_AXI_ASIZE_q[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^storage_data1_reg[17]_0\(26),
      I1 => M00_AXI_ARREADY,
      I2 => \USE_REGISTER.M_AXI_ABURST_q_reg[0]\,
      O => SR(0)
    );
\USE_RTL_FIFO.data_srl_reg[31][10]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      I2 => \^q\(16),
      O => \^storage_data1_reg[17]_0\(10)
    );
\USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => sr_ARLEN(0),
      I1 => \^q\(14),
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      O => \^storage_data1_reg[17]_0\(11)
    );
\USE_RTL_FIFO.data_srl_reg[31][12]_srl32_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03020002FFFFFFFF"
    )
        port map (
      I0 => sr_ARLEN(1),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^q\(14),
      I4 => sr_ARLEN(0),
      I5 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      O => \^storage_data1_reg[17]_0\(12)
    );
\USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\,
      O => \^storage_data1_reg[17]_0\(13)
    );
\USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\,
      I1 => sr_ARADDR(2),
      O => \^storage_data1_reg[17]_0\(14)
    );
\USE_RTL_FIFO.data_srl_reg[31][17]_srl32_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C4C8080808080"
    )
        port map (
      I0 => \^storage_data1_reg[17]_0\(11),
      I1 => \^storage_data1_reg[17]_0\(8),
      I2 => sr_ARADDR(0),
      I3 => \^q\(13),
      I4 => \^q\(12),
      I5 => sr_ARLEN(0),
      O => \^storage_data1_reg[17]_0\(15)
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A95556AA"
    )
        port map (
      I0 => sr_ARADDR(1),
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2_n_0\,
      I4 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3__0_n_0\,
      I5 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4__0_n_0\,
      O => \^storage_data1_reg[17]_0\(16)
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020002"
    )
        port map (
      I0 => sr_ARLEN(1),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^q\(14),
      I4 => sr_ARLEN(0),
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => sr_ARADDR(0),
      I1 => \^storage_data1_reg[17]_0\(11),
      I2 => \^storage_data1_reg[17]_0\(8),
      I3 => sr_ARLEN(0),
      I4 => \^q\(12),
      I5 => \^q\(13),
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3__0_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFDFFFDFCFCFCFC"
    )
        port map (
      I0 => sr_ARLEN(1),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => \^q\(14),
      I4 => sr_ARLEN(0),
      I5 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4__0_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0906"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_3_n_0\,
      I1 => sr_ARADDR(2),
      I2 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[0]_i_4_n_0\,
      O => \^storage_data1_reg[17]_0\(17)
    );
\USE_RTL_FIFO.data_srl_reg[31][20]_srl32_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sr_ARADDR(0),
      I1 => \^storage_data1_reg[17]_0\(11),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^q\(16),
      O => \^storage_data1_reg[17]_0\(18)
    );
\USE_RTL_FIFO.data_srl_reg[31][21]_srl32_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCFD0302"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => sr_ARADDR(0),
      I4 => sr_ARADDR(1),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4__0_n_0\,
      O => \^storage_data1_reg[17]_0\(19)
    );
\USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006966"
    )
        port map (
      I0 => sr_ARADDR(2),
      I1 => \^storage_data1_reg[17]_0\(10),
      I2 => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2__0_n_0\,
      I3 => sr_ARADDR(1),
      I4 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\,
      O => \^storage_data1_reg[17]_0\(20)
    );
\USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCFD"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => sr_ARADDR(0),
      O => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2__0_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][23]_srl32_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^storage_data1_reg[17]_0\(11),
      I1 => \^q\(14),
      I2 => \^q\(15),
      I3 => \^q\(16),
      I4 => sr_ARADDR(0),
      O => \^storage_data1_reg[17]_0\(21)
    );
\USE_RTL_FIFO.data_srl_reg[31][24]_srl32_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sr_ARADDR(1),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4__0_n_0\,
      O => \^storage_data1_reg[17]_0\(22)
    );
\USE_RTL_FIFO.data_srl_reg[31][25]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sr_ARADDR(2),
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3__0_n_0\,
      O => \^storage_data1_reg[17]_0\(23)
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222220"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2__0_n_0\,
      I1 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_3__0_n_0\,
      I2 => sr_ARADDR(2),
      I3 => sr_ARADDR(1),
      I4 => sr_ARADDR(0),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4__0_n_0\,
      O => \^storage_data1_reg[17]_0\(24)
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => sr_ARLEN(2),
      I4 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_5_n_0\,
      I5 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_6_n_0\,
      O => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2__0_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_3__0_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555557"
    )
        port map (
      I0 => \^q\(8),
      I1 => sr_ARLEN(2),
      I2 => sr_ARLEN(0),
      I3 => sr_ARLEN(1),
      I4 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_5_n_0\,
      O => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4__0_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sr_ARLEN(3),
      I1 => sr_ARLEN(4),
      I2 => sr_ARLEN(5),
      I3 => sr_ARLEN(7),
      I4 => sr_ARLEN(6),
      O => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_5_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCECFC00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(16),
      I2 => \^q\(15),
      I3 => sr_ARLEN(1),
      I4 => sr_ARLEN(0),
      O => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_6_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][27]_srl32_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2__0_n_0\,
      I1 => \^storage_data1_reg[17]_0\(26),
      O => \^storage_data1_reg[17]_0\(25)
    );
\USE_RTL_FIFO.data_srl_reg[31][28]_srl32_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4__0_n_0\,
      O => \^storage_data1_reg[17]_0\(26)
    );
\USE_RTL_FIFO.data_srl_reg[31][29]_srl32_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \^storage_data1_reg[17]_0\(27)
    );
\USE_RTL_FIFO.data_srl_reg[31][8]_srl32_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^q\(16),
      O => \^storage_data1_reg[17]_0\(8)
    );
\USE_RTL_FIFO.data_srl_reg[31][9]_srl32_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(16),
      I2 => \^q\(15),
      O => \^storage_data1_reg[17]_0\(9)
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => areset_d_0(0),
      Q => \^areset_d\(0),
      R => '0'
    );
\m_valid_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF50004"
    )
        port map (
      I0 => m_valid_i_reg_0,
      I1 => m_valid_i_reg_1,
      I2 => areset_d_0(0),
      I3 => \^areset_d\(0),
      I4 => \^sr_arvalid\,
      I5 => reset,
      O => \m_valid_i_i_1__0_n_0\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \m_valid_i_i_1__0_n_0\,
      Q => \^sr_arvalid\,
      R => '0'
    );
\s_ready_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF54545454"
    )
        port map (
      I0 => areset_d_0(0),
      I1 => m_valid_i_reg_0,
      I2 => \^areset_d\(0),
      I3 => aa_mi_arvalid,
      I4 => aa_mi_artarget_hot(0),
      I5 => \^s_ready_i_reg_0\,
      O => \s_ready_i_i_1__0_n_0\
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \s_ready_i_i_1__0_n_0\,
      Q => \^s_ready_i_reg_0\,
      R => reset
    );
\storage_data1[62]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sr_arvalid\,
      O => \storage_data1[62]_i_1__0_n_0\
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\storage_data1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\storage_data1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\storage_data1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\storage_data1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\storage_data1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\storage_data1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\storage_data1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\storage_data1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\storage_data1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\storage_data1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\storage_data1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\storage_data1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(17),
      Q => sr_ARLEN(0),
      R => '0'
    );
\storage_data1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(18),
      Q => sr_ARLEN(1),
      R => '0'
    );
\storage_data1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(19),
      Q => sr_ARLEN(2),
      R => '0'
    );
\storage_data1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(20),
      Q => sr_ARLEN(3),
      R => '0'
    );
\storage_data1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(21),
      Q => sr_ARLEN(4),
      R => '0'
    );
\storage_data1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(22),
      Q => sr_ARLEN(5),
      R => '0'
    );
\storage_data1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(23),
      Q => sr_ARLEN(6),
      R => '0'
    );
\storage_data1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(24),
      Q => sr_ARLEN(7),
      R => '0'
    );
\storage_data1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\storage_data1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(25),
      Q => sr_ARADDR(0),
      R => '0'
    );
\storage_data1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(26),
      Q => sr_ARADDR(1),
      R => '0'
    );
\storage_data1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(27),
      Q => sr_ARADDR(2),
      R => '0'
    );
\storage_data1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(28),
      Q => \^q\(17),
      R => '0'
    );
\storage_data1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(29),
      Q => \^q\(18),
      R => '0'
    );
\storage_data1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(30),
      Q => \^q\(19),
      R => '0'
    );
\storage_data1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(31),
      Q => \^q\(20),
      R => '0'
    );
\storage_data1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(32),
      Q => \^q\(21),
      R => '0'
    );
\storage_data1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(33),
      Q => \^q\(22),
      R => '0'
    );
\storage_data1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(34),
      Q => \^q\(23),
      R => '0'
    );
\storage_data1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\storage_data1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(35),
      Q => \^q\(24),
      R => '0'
    );
\storage_data1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(36),
      Q => \^q\(25),
      R => '0'
    );
\storage_data1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(37),
      Q => \^q\(26),
      R => '0'
    );
\storage_data1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(38),
      Q => \^q\(27),
      R => '0'
    );
\storage_data1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(39),
      Q => \^q\(28),
      R => '0'
    );
\storage_data1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(40),
      Q => \^q\(29),
      R => '0'
    );
\storage_data1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(41),
      Q => \^q\(30),
      R => '0'
    );
\storage_data1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(42),
      Q => \^q\(31),
      R => '0'
    );
\storage_data1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(43),
      Q => \^q\(32),
      R => '0'
    );
\storage_data1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(44),
      Q => \^q\(33),
      R => '0'
    );
\storage_data1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(45),
      Q => \^q\(34),
      R => '0'
    );
\storage_data1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(46),
      Q => \^q\(35),
      R => '0'
    );
\storage_data1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(47),
      Q => \^q\(36),
      R => '0'
    );
\storage_data1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(48),
      Q => \^q\(37),
      R => '0'
    );
\storage_data1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(49),
      Q => \^q\(38),
      R => '0'
    );
\storage_data1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(50),
      Q => \^q\(39),
      R => '0'
    );
\storage_data1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(51),
      Q => \^q\(40),
      R => '0'
    );
\storage_data1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(52),
      Q => \^q\(41),
      R => '0'
    );
\storage_data1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(53),
      Q => \^q\(42),
      R => '0'
    );
\storage_data1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(54),
      Q => \^q\(43),
      R => '0'
    );
\storage_data1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(55),
      Q => \^q\(44),
      R => '0'
    );
\storage_data1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(56),
      Q => \^q\(45),
      R => '0'
    );
\storage_data1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(57),
      Q => \^q\(46),
      R => '0'
    );
\storage_data1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\storage_data1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1__0_n_0\,
      D => \storage_data1_reg[62]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7_47\ is
  port (
    areset_d : out STD_LOGIC_VECTOR ( 0 to 0 );
    sr_AWVALID : out STD_LOGIC;
    s_ready_i_reg_0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \storage_data1_reg[35]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \USE_REGISTER.M_AXI_AVALID_q_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_AWREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    areset_d_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_REGISTER.M_AXI_ABURST_q_reg[0]\ : in STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC;
    s_ready_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[62]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7_47\ : entity is "axi_interconnect_v1_7_15_axic_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7_47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7_47\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \USE_REGISTER.M_AXI_AADDR_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[1]_i_4_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AADDR_q[5]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_10_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_11_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_12_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_13_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_14_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_15_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_6_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_8_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[4]_i_9_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ALEN_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4_n_0\ : STD_LOGIC;
  signal \^areset_d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_i_reg_0\ : STD_LOGIC;
  signal sr_AWADDR : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sr_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sr_awvalid\ : STD_LOGIC;
  signal \storage_data1[62]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_AADDR_q[0]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_AADDR_q[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_AADDR_q[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_AADDR_q[2]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_AADDR_q[3]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_AADDR_q[3]_i_3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_AADDR_q[4]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ABURST_q[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[1]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[2]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[3]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[4]_i_10\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[4]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[4]_i_5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[4]_i_6\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ALEN_q[4]_i_7\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_ASIZE_q[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_i_1\ : label is "soft_lutpair145";
begin
  Q(43 downto 0) <= \^q\(43 downto 0);
  areset_d(0) <= \^areset_d\(0);
  \in\(27 downto 0) <= \^in\(27 downto 0);
  s_ready_i_reg_0 <= \^s_ready_i_reg_0\;
  sr_AWVALID <= \^sr_awvalid\;
\USE_REGISTER.M_AXI_AADDR_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000B00"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I2 => \^in\(24),
      I3 => sr_AWADDR(0),
      I4 => \USE_REGISTER.M_AXI_AADDR_q[0]_i_2_n_0\,
      O => \storage_data1_reg[35]_0\(0)
    );
\USE_REGISTER.M_AXI_AADDR_q[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => sr_AWLEN(0),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^q\(16),
      O => \USE_REGISTER.M_AXI_AADDR_q[0]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000B00"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I2 => \^in\(24),
      I3 => sr_AWADDR(1),
      I4 => \USE_REGISTER.M_AXI_AADDR_q[1]_i_3_n_0\,
      O => \storage_data1_reg[35]_0\(1)
    );
\USE_REGISTER.M_AXI_AADDR_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555557"
    )
        port map (
      I0 => \^q\(8),
      I1 => sr_AWLEN(0),
      I2 => sr_AWLEN(2),
      I3 => sr_AWLEN(1),
      I4 => \USE_REGISTER.M_AXI_AADDR_q[1]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAAAAA"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => \^q\(16),
      I2 => \^q\(15),
      I3 => sr_AWLEN(0),
      I4 => \^q\(14),
      I5 => sr_AWLEN(1),
      O => \USE_REGISTER.M_AXI_AADDR_q[1]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sr_AWLEN(4),
      I1 => sr_AWLEN(3),
      I2 => sr_AWLEN(7),
      I3 => sr_AWLEN(6),
      I4 => sr_AWLEN(5),
      O => \USE_REGISTER.M_AXI_AADDR_q[1]_i_4_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000DF00"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\,
      I2 => \^in\(26),
      I3 => sr_AWADDR(2),
      I4 => \^in\(24),
      O => \storage_data1_reg[35]_0\(2)
    );
\USE_REGISTER.M_AXI_AADDR_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2_n_0\,
      O => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFDCDCFCFFDFDF"
    )
        port map (
      I0 => sr_AWLEN(0),
      I1 => \^q\(16),
      I2 => \^q\(15),
      I3 => sr_AWLEN(1),
      I4 => \^q\(14),
      I5 => sr_AWLEN(2),
      O => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A5A6AAAAAAAAAA"
    )
        port map (
      I0 => sr_AWADDR(3),
      I1 => \USE_REGISTER.M_AXI_AADDR_q[3]_i_2_n_0\,
      I2 => \^q\(16),
      I3 => \^q\(15),
      I4 => \USE_REGISTER.M_AXI_AADDR_q[3]_i_3_n_0\,
      I5 => \^in\(24),
      O => \storage_data1_reg[35]_0\(3)
    );
\USE_REGISTER.M_AXI_AADDR_q[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sr_AWLEN(0),
      I1 => \^q\(14),
      I2 => sr_AWLEN(1),
      O => \USE_REGISTER.M_AXI_AADDR_q[3]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sr_AWLEN(2),
      I1 => \^q\(14),
      I2 => sr_AWLEN(3),
      O => \USE_REGISTER.M_AXI_AADDR_q[3]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A6AAAAAAAAAAAA"
    )
        port map (
      I0 => sr_AWADDR(4),
      I1 => \USE_REGISTER.M_AXI_AADDR_q[4]_i_2_n_0\,
      I2 => \^q\(16),
      I3 => \USE_REGISTER.M_AXI_AADDR_q[4]_i_3_n_0\,
      I4 => sr_AWADDR(3),
      I5 => \^in\(24),
      O => \storage_data1_reg[35]_0\(4)
    );
\USE_REGISTER.M_AXI_AADDR_q[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sr_AWLEN(4),
      I1 => \^q\(14),
      I2 => sr_AWLEN(3),
      I3 => \^q\(15),
      O => \USE_REGISTER.M_AXI_AADDR_q[4]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0ACFC00000"
    )
        port map (
      I0 => sr_AWLEN(0),
      I1 => sr_AWLEN(1),
      I2 => \^q\(14),
      I3 => sr_AWLEN(2),
      I4 => \^q\(15),
      I5 => \^q\(16),
      O => \USE_REGISTER.M_AXI_AADDR_q[4]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sr_AWADDR(5),
      I1 => sr_AWADDR(4),
      I2 => \USE_REGISTER.M_AXI_AADDR_q[5]_i_2_n_0\,
      I3 => sr_AWADDR(3),
      I4 => \^in\(24),
      O => \storage_data1_reg[35]_0\(5)
    );
\USE_REGISTER.M_AXI_AADDR_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAACFC0AAAA"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[5]_i_3_n_0\,
      I1 => sr_AWLEN(0),
      I2 => \^q\(14),
      I3 => sr_AWLEN(1),
      I4 => \^q\(16),
      I5 => \^q\(15),
      O => \USE_REGISTER.M_AXI_AADDR_q[5]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_AADDR_q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sr_AWLEN(2),
      I1 => sr_AWLEN(3),
      I2 => \^q\(15),
      I3 => sr_AWLEN(4),
      I4 => \^q\(14),
      I5 => sr_AWLEN(5),
      O => \USE_REGISTER.M_AXI_AADDR_q[5]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_ABURST_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_ABURST_q_reg[0]\,
      I2 => M00_AXI_AWREADY,
      I3 => \^in\(26),
      O => \USE_REGISTER.M_AXI_AVALID_q_reg\(0)
    );
\USE_REGISTER.M_AXI_ALEN_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_3_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_4_n_0\,
      O => \^in\(0)
    );
\USE_REGISTER.M_AXI_ALEN_q[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_4_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_3_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_5_n_0\,
      O => \^in\(1)
    );
\USE_REGISTER.M_AXI_ALEN_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_3_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_4_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_5_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_2_n_0\,
      O => \^in\(2)
    );
\USE_REGISTER.M_AXI_ALEN_q[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_5_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_4_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_3_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_2_n_0\,
      I4 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_6_n_0\,
      O => \^in\(3)
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_10_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA2FFFF"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\,
      I1 => sr_AWADDR(2),
      I2 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I3 => \^q\(13),
      I4 => \^q\(12),
      I5 => \USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_11_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5FFFF303F"
    )
        port map (
      I0 => sr_AWLEN(2),
      I1 => sr_AWLEN(1),
      I2 => \^q\(15),
      I3 => sr_AWLEN(3),
      I4 => \^q\(16),
      I5 => \^q\(14),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_12_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^q\(16),
      I1 => sr_AWLEN(4),
      I2 => \^q\(14),
      I3 => sr_AWLEN(3),
      I4 => \^q\(15),
      I5 => sr_AWLEN(2),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_13_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^q\(16),
      I1 => sr_AWLEN(6),
      I2 => \^q\(15),
      I3 => sr_AWLEN(4),
      I4 => \^q\(14),
      I5 => sr_AWLEN(5),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_14_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^q\(16),
      I1 => sr_AWLEN(7),
      I2 => \^q\(15),
      I3 => sr_AWLEN(5),
      I4 => \^q\(14),
      I5 => sr_AWLEN(6),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_15_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004FFFFFFFB"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_3_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_4_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_5_n_0\,
      I4 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_6_n_0\,
      I5 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_7_n_0\,
      O => \^in\(4)
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_8_n_0\,
      I1 => \^in\(26),
      I2 => sr_AWLEN(2),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB2B2B2"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_9_n_0\,
      I1 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2__0_n_0\,
      I2 => \^in\(22),
      I3 => sr_AWADDR(2),
      I4 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_10_n_0\,
      I5 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_11_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_12_n_0\,
      I1 => \^in\(26),
      I2 => sr_AWLEN(0),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_4_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_13_n_0\,
      I1 => \^in\(26),
      I2 => sr_AWLEN(1),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_5_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_14_n_0\,
      I1 => \^in\(26),
      I2 => sr_AWLEN(3),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_6_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_15_n_0\,
      I1 => \^in\(26),
      I2 => sr_AWLEN(4),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_7_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \^q\(16),
      I1 => sr_AWLEN(5),
      I2 => \^q\(14),
      I3 => sr_AWLEN(4),
      I4 => \^q\(15),
      I5 => sr_AWLEN(3),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_8_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5_n_0\,
      I1 => sr_AWLEN(0),
      I2 => \^q\(14),
      I3 => sr_AWLEN(1),
      I4 => \^q\(13),
      I5 => \^q\(12),
      O => \USE_REGISTER.M_AXI_ALEN_q[4]_i_9_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_3_n_0\,
      O => \^in\(5)
    );
\USE_REGISTER.M_AXI_ALEN_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7778887888788878"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_3_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_2_n_0\,
      I2 => sr_AWLEN(6),
      I3 => \^in\(26),
      I4 => \^in\(10),
      I5 => sr_AWLEN(7),
      O => \^in\(6)
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8A0A0A0A0A0A0A"
    )
        port map (
      I0 => sr_AWLEN(7),
      I1 => \^in\(10),
      I2 => \^in\(26),
      I3 => sr_AWLEN(6),
      I4 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_2_n_0\,
      I5 => \USE_REGISTER.M_AXI_ALEN_q[7]_i_3_n_0\,
      O => \^in\(7)
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_6_n_0\,
      I1 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_5_n_0\,
      I2 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_4_n_0\,
      I3 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_3_n_0\,
      I4 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_2_n_0\,
      I5 => \USE_REGISTER.M_AXI_ALEN_q[4]_i_7_n_0\,
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_2_n_0\
    );
\USE_REGISTER.M_AXI_ALEN_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => sr_AWLEN(6),
      I1 => \^in\(10),
      I2 => \^in\(9),
      I3 => sr_AWLEN(7),
      I4 => \^in\(26),
      I5 => sr_AWLEN(5),
      O => \USE_REGISTER.M_AXI_ALEN_q[7]_i_3_n_0\
    );
\USE_REGISTER.M_AXI_ASIZE_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^in\(26),
      I1 => M00_AXI_AWREADY,
      I2 => \USE_REGISTER.M_AXI_ABURST_q_reg[0]\,
      O => M00_AXI_AWREADY_0(0)
    );
\USE_RTL_FIFO.data_srl_reg[31][10]_srl32_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(16),
      I2 => \^q\(15),
      O => \^in\(10)
    );
\USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      I2 => \^q\(14),
      I3 => sr_AWLEN(0),
      I4 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      O => \^in\(11)
    );
\USE_RTL_FIFO.data_srl_reg[31][12]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2FFFFFFFF"
    )
        port map (
      I0 => sr_AWLEN(1),
      I1 => \^q\(14),
      I2 => sr_AWLEN(0),
      I3 => \^q\(15),
      I4 => \^q\(16),
      I5 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      O => \^in\(12)
    );
\USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\,
      O => \^in\(13)
    );
\USE_RTL_FIFO.data_srl_reg[31][16]_srl32_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\,
      I2 => sr_AWADDR(2),
      O => \^in\(14)
    );
\USE_RTL_FIFO.data_srl_reg[31][17]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1012101210122022"
    )
        port map (
      I0 => sr_AWADDR(0),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_i_2_n_0\,
      I2 => sr_AWLEN(0),
      I3 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I4 => \^q\(13),
      I5 => \^q\(12),
      O => \^in\(15)
    );
\USE_RTL_FIFO.data_srl_reg[31][17]_srl32_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^q\(16),
      O => \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069696999"
    )
        port map (
      I0 => sr_AWADDR(1),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2__0_n_0\,
      I2 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3_n_0\,
      I3 => \^q\(13),
      I4 => \^q\(12),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4_n_0\,
      O => \^in\(16)
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFFFFFFFFFF"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5_n_0\,
      I1 => \^q\(14),
      I2 => sr_AWLEN(0),
      I3 => \^q\(12),
      I4 => \^q\(13),
      I5 => sr_AWADDR(0),
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2__0_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => sr_AWLEN(1),
      I1 => \^q\(14),
      I2 => sr_AWLEN(0),
      I3 => \^q\(15),
      I4 => \^q\(16),
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_3_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1DFFFFFF00"
    )
        port map (
      I0 => sr_AWLEN(1),
      I1 => \^q\(14),
      I2 => sr_AWLEN(0),
      I3 => \^q\(15),
      I4 => \^q\(16),
      I5 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      O => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4343434C1C1C1C13"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => sr_AWADDR(2),
      I2 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\,
      I3 => \^q\(12),
      I4 => \^q\(13),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_2_n_0\,
      O => \^in\(17)
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBF0000FFFFBBBF"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_5_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[3]_i_2_n_0\,
      I2 => \^q\(13),
      I3 => \^q\(12),
      I4 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_2__0_n_0\,
      I5 => \^in\(22),
      O => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][20]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000051"
    )
        port map (
      I0 => sr_AWADDR(0),
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I2 => sr_AWLEN(0),
      I3 => \^q\(14),
      I4 => \^q\(15),
      I5 => \^q\(16),
      O => \^in\(18)
    );
\USE_RTL_FIFO.data_srl_reg[31][21]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCFD0302"
    )
        port map (
      I0 => sr_AWADDR(0),
      I1 => \^q\(16),
      I2 => \^q\(15),
      I3 => \^q\(14),
      I4 => sr_AWADDR(1),
      I5 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4_n_0\,
      O => \^in\(19)
    );
\USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770700707700770"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\,
      I2 => sr_AWADDR(2),
      I3 => \^in\(10),
      I4 => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2_n_0\,
      I5 => sr_AWADDR(1),
      O => \^in\(20)
    );
\USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCFD"
    )
        port map (
      I0 => sr_AWADDR(0),
      I1 => \^q\(16),
      I2 => \^q\(15),
      I3 => \^q\(14),
      O => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][23]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020002"
    )
        port map (
      I0 => sr_AWADDR(0),
      I1 => \^q\(16),
      I2 => \^q\(15),
      I3 => \^q\(14),
      I4 => sr_AWLEN(0),
      I5 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      O => \^in\(21)
    );
\USE_RTL_FIFO.data_srl_reg[31][24]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sr_AWADDR(1),
      I1 => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_i_4_n_0\,
      O => \^in\(22)
    );
\USE_RTL_FIFO.data_srl_reg[31][25]_srl32_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_3_n_0\,
      I2 => sr_AWADDR(2),
      O => \^in\(23)
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808000"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2_n_0\,
      I1 => \^q\(8),
      I2 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_3_n_0\,
      I3 => sr_AWADDR(0),
      I4 => sr_AWADDR(1),
      I5 => sr_AWADDR(2),
      O => \^in\(24)
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4_n_0\,
      I1 => sr_AWLEN(5),
      I2 => sr_AWLEN(6),
      I3 => sr_AWLEN(7),
      I4 => sr_AWLEN(3),
      I5 => sr_AWLEN(4),
      O => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_2_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_3_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFAF8AAA0"
    )
        port map (
      I0 => \^q\(15),
      I1 => sr_AWLEN(0),
      I2 => sr_AWLEN(2),
      I3 => sr_AWLEN(1),
      I4 => \^q\(14),
      I5 => \^q\(16),
      O => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_i_4_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][27]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[2]_i_2_n_0\,
      I1 => \USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0\,
      O => \^in\(25)
    );
\USE_RTL_FIFO.data_srl_reg[31][28]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AADDR_q[1]_i_2_n_0\,
      I1 => \^q\(13),
      I2 => \^q\(12),
      O => \^in\(26)
    );
\USE_RTL_FIFO.data_srl_reg[31][29]_srl32_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \^in\(27)
    );
\USE_RTL_FIFO.data_srl_reg[31][8]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      I2 => \^q\(14),
      O => \^in\(8)
    );
\USE_RTL_FIFO.data_srl_reg[31][9]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^q\(16),
      O => \^in\(9)
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => reset,
      Q => \^areset_d\(0),
      R => '0'
    );
m_valid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF50004"
    )
        port map (
      I0 => m_valid_i_reg_0,
      I1 => m_valid_i_reg_1,
      I2 => \^areset_d\(0),
      I3 => areset_d_0(0),
      I4 => \^sr_awvalid\,
      I5 => reset,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^sr_awvalid\,
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE54545454"
    )
        port map (
      I0 => \^areset_d\(0),
      I1 => m_valid_i_reg_0,
      I2 => areset_d_0(0),
      I3 => s_ready_i_reg_1,
      I4 => s_ready_i_reg_2(0),
      I5 => \^s_ready_i_reg_0\,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^s_ready_i_reg_0\,
      R => reset
    );
\storage_data1[62]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sr_awvalid\,
      O => \storage_data1[62]_i_1_n_0\
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\storage_data1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\storage_data1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\storage_data1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\storage_data1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\storage_data1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\storage_data1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\storage_data1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\storage_data1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\storage_data1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\storage_data1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\storage_data1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\storage_data1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(17),
      Q => sr_AWLEN(0),
      R => '0'
    );
\storage_data1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(18),
      Q => sr_AWLEN(1),
      R => '0'
    );
\storage_data1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(19),
      Q => sr_AWLEN(2),
      R => '0'
    );
\storage_data1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(20),
      Q => sr_AWLEN(3),
      R => '0'
    );
\storage_data1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(21),
      Q => sr_AWLEN(4),
      R => '0'
    );
\storage_data1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(22),
      Q => sr_AWLEN(5),
      R => '0'
    );
\storage_data1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(23),
      Q => sr_AWLEN(6),
      R => '0'
    );
\storage_data1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(24),
      Q => sr_AWLEN(7),
      R => '0'
    );
\storage_data1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\storage_data1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(25),
      Q => sr_AWADDR(0),
      R => '0'
    );
\storage_data1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(26),
      Q => sr_AWADDR(1),
      R => '0'
    );
\storage_data1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(27),
      Q => sr_AWADDR(2),
      R => '0'
    );
\storage_data1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(28),
      Q => sr_AWADDR(3),
      R => '0'
    );
\storage_data1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(29),
      Q => sr_AWADDR(4),
      R => '0'
    );
\storage_data1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(30),
      Q => sr_AWADDR(5),
      R => '0'
    );
\storage_data1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(31),
      Q => \^q\(17),
      R => '0'
    );
\storage_data1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(32),
      Q => \^q\(18),
      R => '0'
    );
\storage_data1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(33),
      Q => \^q\(19),
      R => '0'
    );
\storage_data1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(34),
      Q => \^q\(20),
      R => '0'
    );
\storage_data1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\storage_data1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(35),
      Q => \^q\(21),
      R => '0'
    );
\storage_data1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(36),
      Q => \^q\(22),
      R => '0'
    );
\storage_data1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(37),
      Q => \^q\(23),
      R => '0'
    );
\storage_data1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(38),
      Q => \^q\(24),
      R => '0'
    );
\storage_data1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(39),
      Q => \^q\(25),
      R => '0'
    );
\storage_data1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(40),
      Q => \^q\(26),
      R => '0'
    );
\storage_data1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(41),
      Q => \^q\(27),
      R => '0'
    );
\storage_data1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(42),
      Q => \^q\(28),
      R => '0'
    );
\storage_data1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(43),
      Q => \^q\(29),
      R => '0'
    );
\storage_data1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(44),
      Q => \^q\(30),
      R => '0'
    );
\storage_data1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(45),
      Q => \^q\(31),
      R => '0'
    );
\storage_data1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(46),
      Q => \^q\(32),
      R => '0'
    );
\storage_data1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(47),
      Q => \^q\(33),
      R => '0'
    );
\storage_data1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(48),
      Q => \^q\(34),
      R => '0'
    );
\storage_data1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(49),
      Q => \^q\(35),
      R => '0'
    );
\storage_data1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(50),
      Q => \^q\(36),
      R => '0'
    );
\storage_data1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(51),
      Q => \^q\(37),
      R => '0'
    );
\storage_data1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(52),
      Q => \^q\(38),
      R => '0'
    );
\storage_data1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(53),
      Q => \^q\(39),
      R => '0'
    );
\storage_data1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(54),
      Q => \^q\(40),
      R => '0'
    );
\storage_data1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(55),
      Q => \^q\(41),
      R => '0'
    );
\storage_data1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(56),
      Q => \^q\(42),
      R => '0'
    );
\storage_data1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(57),
      Q => \^q\(43),
      R => '0'
    );
\storage_data1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\storage_data1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \storage_data1[62]_i_1_n_0\,
      D => \storage_data1_reg[62]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_b_downsizer is
  port (
    rd_en : out STD_LOGIC;
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC;
    S01_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_dm.dout_i_reg[4]_0\ : in STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    empty : in STD_LOGIC;
    \S_AXI_BRESP_ACC_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_b_downsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_b_downsizer is
  signal \^s01_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_BRESP_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal first_mi_word : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[4]\ : STD_LOGIC;
  signal last_word : STD_LOGIC;
  signal \next_repeat_cnt__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \repeat_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \repeat_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \repeat_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal repeat_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \repeat_cnt[0]_i_1__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \repeat_cnt[1]_i_1__0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \repeat_cnt[2]_i_2__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \repeat_cnt[3]_i_2__0\ : label is "soft_lutpair415";
begin
  S01_AXI_BRESP(1 downto 0) <= \^s01_axi_bresp\(1 downto 0);
  \goreg_dm.dout_i_reg[4]\ <= \^goreg_dm.dout_i_reg[4]\;
\S01_AXI_BRESP[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAECAEAAAA"
    )
        port map (
      I0 => \S_AXI_BRESP_ACC_reg[0]_0\(0),
      I1 => S_AXI_BRESP_ACC(0),
      I2 => \S_AXI_BRESP_ACC_reg[0]_0\(1),
      I3 => S_AXI_BRESP_ACC(1),
      I4 => dout(4),
      I5 => first_mi_word,
      O => \^s01_axi_bresp\(0)
    );
\S01_AXI_BRESP[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \S_AXI_BRESP_ACC_reg[0]_0\(1),
      I1 => dout(4),
      I2 => first_mi_word,
      I3 => S_AXI_BRESP_ACC(1),
      O => \^s01_axi_bresp\(1)
    );
S01_AXI_BVALID_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dout(4),
      I1 => repeat_cnt_reg(3),
      I2 => repeat_cnt_reg(2),
      I3 => repeat_cnt_reg(0),
      I4 => repeat_cnt_reg(1),
      I5 => first_mi_word,
      O => \^goreg_dm.dout_i_reg[4]\
    );
\S_AXI_BRESP_ACC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \repeat_cnt_reg[3]_0\(0),
      D => \^s01_axi_bresp\(0),
      Q => S_AXI_BRESP_ACC(0),
      R => SR(0)
    );
\S_AXI_BRESP_ACC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \repeat_cnt_reg[3]_0\(0),
      D => \^s01_axi_bresp\(1),
      Q => S_AXI_BRESP_ACC(1),
      R => SR(0)
    );
\fifo_gen_inst_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[4]\,
      I1 => \goreg_dm.dout_i_reg[4]_0\,
      I2 => S01_AXI_BREADY,
      I3 => empty,
      O => rd_en
    );
\first_mi_word_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => first_mi_word,
      I1 => repeat_cnt_reg(1),
      I2 => repeat_cnt_reg(0),
      I3 => repeat_cnt_reg(2),
      I4 => repeat_cnt_reg(3),
      I5 => dout(4),
      O => last_word
    );
first_mi_word_reg: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \repeat_cnt_reg[3]_0\(0),
      D => last_word,
      Q => first_mi_word,
      S => SR(0)
    );
\repeat_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => repeat_cnt_reg(0),
      I1 => first_mi_word,
      I2 => dout(0),
      O => \next_repeat_cnt__0\(0)
    );
\repeat_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => repeat_cnt_reg(1),
      I1 => dout(1),
      I2 => repeat_cnt_reg(0),
      I3 => first_mi_word,
      I4 => dout(0),
      O => \repeat_cnt[1]_i_1__0_n_0\
    );
\repeat_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA051111FA05"
    )
        port map (
      I0 => \repeat_cnt[2]_i_2__0_n_0\,
      I1 => dout(1),
      I2 => repeat_cnt_reg(1),
      I3 => repeat_cnt_reg(2),
      I4 => first_mi_word,
      I5 => dout(2),
      O => \next_repeat_cnt__0\(2)
    );
\repeat_cnt[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => first_mi_word,
      I2 => repeat_cnt_reg(0),
      O => \repeat_cnt[2]_i_2__0_n_0\
    );
\repeat_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(2),
      I1 => repeat_cnt_reg(2),
      I2 => \repeat_cnt[3]_i_2__0_n_0\,
      I3 => repeat_cnt_reg(3),
      I4 => first_mi_word,
      I5 => dout(3),
      O => \next_repeat_cnt__0\(3)
    );
\repeat_cnt[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => repeat_cnt_reg(1),
      I1 => dout(1),
      I2 => repeat_cnt_reg(0),
      I3 => first_mi_word,
      I4 => dout(0),
      O => \repeat_cnt[3]_i_2__0_n_0\
    );
\repeat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \repeat_cnt_reg[3]_0\(0),
      D => \next_repeat_cnt__0\(0),
      Q => repeat_cnt_reg(0),
      R => SR(0)
    );
\repeat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \repeat_cnt_reg[3]_0\(0),
      D => \repeat_cnt[1]_i_1__0_n_0\,
      Q => repeat_cnt_reg(1),
      R => SR(0)
    );
\repeat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \repeat_cnt_reg[3]_0\(0),
      D => \next_repeat_cnt__0\(2),
      Q => repeat_cnt_reg(2),
      R => SR(0)
    );
\repeat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \repeat_cnt_reg[3]_0\(0),
      D => \next_repeat_cnt__0\(3),
      Q => repeat_cnt_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_b_downsizer_18 is
  port (
    rd_en : out STD_LOGIC;
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC;
    S00_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \goreg_dm.dout_i_reg[4]_0\ : in STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    empty : in STD_LOGIC;
    \S_AXI_BRESP_ACC_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_b_downsizer_18 : entity is "axi_interconnect_v1_7_15_b_downsizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_b_downsizer_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_b_downsizer_18 is
  signal \^s00_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_BRESP_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal first_mi_word : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[4]\ : STD_LOGIC;
  signal last_word : STD_LOGIC;
  signal next_repeat_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \repeat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \repeat_cnt[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \repeat_cnt[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \repeat_cnt[2]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \repeat_cnt[3]_i_2\ : label is "soft_lutpair261";
begin
  S00_AXI_BRESP(1 downto 0) <= \^s00_axi_bresp\(1 downto 0);
  \goreg_dm.dout_i_reg[4]\ <= \^goreg_dm.dout_i_reg[4]\;
\S00_AXI_BRESP[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAECAEAAAA"
    )
        port map (
      I0 => \S_AXI_BRESP_ACC_reg[0]_0\(0),
      I1 => S_AXI_BRESP_ACC(0),
      I2 => \S_AXI_BRESP_ACC_reg[0]_0\(1),
      I3 => S_AXI_BRESP_ACC(1),
      I4 => dout(4),
      I5 => first_mi_word,
      O => \^s00_axi_bresp\(0)
    );
\S00_AXI_BRESP[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \S_AXI_BRESP_ACC_reg[0]_0\(1),
      I1 => dout(4),
      I2 => first_mi_word,
      I3 => S_AXI_BRESP_ACC(1),
      O => \^s00_axi_bresp\(1)
    );
S00_AXI_BVALID_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dout(4),
      I1 => \repeat_cnt_reg__0\(3),
      I2 => \repeat_cnt_reg__0\(2),
      I3 => \repeat_cnt_reg__0\(0),
      I4 => \repeat_cnt_reg__0\(1),
      I5 => first_mi_word,
      O => \^goreg_dm.dout_i_reg[4]\
    );
\S_AXI_BRESP_ACC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \^s00_axi_bresp\(0),
      Q => S_AXI_BRESP_ACC(0),
      R => SR(0)
    );
\S_AXI_BRESP_ACC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \^s00_axi_bresp\(1),
      Q => S_AXI_BRESP_ACC(1),
      R => SR(0)
    );
fifo_gen_inst_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[4]\,
      I1 => \goreg_dm.dout_i_reg[4]_0\,
      I2 => S00_AXI_BREADY,
      I3 => empty,
      O => rd_en
    );
first_mi_word_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => first_mi_word,
      I1 => \repeat_cnt_reg__0\(1),
      I2 => \repeat_cnt_reg__0\(0),
      I3 => \repeat_cnt_reg__0\(2),
      I4 => \repeat_cnt_reg__0\(3),
      I5 => dout(4),
      O => last_word
    );
first_mi_word_reg: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => last_word,
      Q => first_mi_word,
      S => SR(0)
    );
\repeat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \repeat_cnt_reg__0\(0),
      I1 => first_mi_word,
      I2 => dout(0),
      O => next_repeat_cnt(0)
    );
\repeat_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \repeat_cnt_reg__0\(1),
      I1 => dout(1),
      I2 => \repeat_cnt_reg__0\(0),
      I3 => first_mi_word,
      I4 => dout(0),
      O => \repeat_cnt[1]_i_1_n_0\
    );
\repeat_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA051111FA05"
    )
        port map (
      I0 => \repeat_cnt[2]_i_2_n_0\,
      I1 => dout(1),
      I2 => \repeat_cnt_reg__0\(1),
      I3 => \repeat_cnt_reg__0\(2),
      I4 => first_mi_word,
      I5 => dout(2),
      O => next_repeat_cnt(2)
    );
\repeat_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => first_mi_word,
      I2 => \repeat_cnt_reg__0\(0),
      O => \repeat_cnt[2]_i_2_n_0\
    );
\repeat_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(2),
      I1 => \repeat_cnt_reg__0\(2),
      I2 => \repeat_cnt[3]_i_2_n_0\,
      I3 => \repeat_cnt_reg__0\(3),
      I4 => first_mi_word,
      I5 => dout(3),
      O => next_repeat_cnt(3)
    );
\repeat_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \repeat_cnt_reg__0\(1),
      I1 => dout(1),
      I2 => \repeat_cnt_reg__0\(0),
      I3 => first_mi_word,
      I4 => dout(0),
      O => \repeat_cnt[3]_i_2_n_0\
    );
\repeat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => next_repeat_cnt(0),
      Q => \repeat_cnt_reg__0\(0),
      R => SR(0)
    );
\repeat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \repeat_cnt[1]_i_1_n_0\,
      Q => \repeat_cnt_reg__0\(1),
      R => SR(0)
    );
\repeat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => next_repeat_cnt(2),
      Q => \repeat_cnt_reg__0\(2),
      R => SR(0)
    );
\repeat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => next_repeat_cnt(3),
      Q => \repeat_cnt_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_command_fifo is
  port (
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    cmd_push : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC;
    m_valid_i_reg_1 : out STD_LOGIC;
    wrap_buffer_available_reg : out STD_LOGIC;
    wrap_buffer_available_reg_0 : out STD_LOGIC;
    wrap_buffer_available_reg_1 : out STD_LOGIC;
    wrap_buffer_available_reg_2 : out STD_LOGIC;
    wrap_buffer_available_reg_3 : out STD_LOGIC;
    wrap_buffer_available_reg_4 : out STD_LOGIC;
    wrap_buffer_available_reg_5 : out STD_LOGIC;
    wrap_buffer_available_reg_6 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[28]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[20]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[12]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[36]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[28]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[20]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_103_in : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]_0\ : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\ : in STD_LOGIC;
    wrap_buffer_available : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_RTL_CURR_WORD.first_word_q_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sr_AWVALID : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]\ : in STD_LOGIC;
    wstrb_wrap_buffer_1 : in STD_LOGIC;
    wstrb_wrap_buffer_2 : in STD_LOGIC;
    wstrb_wrap_buffer_3 : in STD_LOGIC;
    wstrb_wrap_buffer_4 : in STD_LOGIC;
    wstrb_wrap_buffer_5 : in STD_LOGIC;
    wstrb_wrap_buffer_6 : in STD_LOGIC;
    wstrb_wrap_buffer_7 : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\ : in STD_LOGIC;
    \USE_REGISTER.M_AXI_AVALID_q_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    queue_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_RTL_LENGTH.first_mi_word_q\ : in STD_LOGIC;
    \USE_RTL_LENGTH.length_counter_q_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_REGISTER.M_AXI_WVALID_q_i_2_0\ : in STD_LOGIC;
    \USE_RTL_CURR_WORD.current_word_q_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_RTL_CURR_WORD.first_word_q\ : in STD_LOGIC;
    \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]\ : in STD_LOGIC;
    \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\ : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_command_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_command_fifo is
  signal M_READY_I : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\ : STD_LOGIC;
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[27]_0\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AVALID_q_i_2_n_0\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_WVALID_q_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \USE_RTL_CURR_WORD.pre_next_word_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_CURR_WORD.pre_next_word_q[2]_i_3_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][21]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][24]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][6]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][7]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q_i_2_n_0\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_complete_wrap\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_first_word\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_WRITE.wr_cmd_mask\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_WRITE.wr_cmd_modified\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_offset\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\ : STD_LOGIC;
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\ : STD_LOGIC;
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\ : STD_LOGIC;
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_8_n_0\ : STD_LOGIC;
  signal cmd_last_word : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^cmd_push\ : STD_LOGIC;
  signal cmd_step : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_Exists_I : STD_LOGIC;
  signal data_Exists_I_i_2_n_0 : STD_LOGIC;
  signal next_Data_Exists : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC;
  signal \^wrap_buffer_available_reg\ : STD_LOGIC;
  signal \^wrap_buffer_available_reg_0\ : STD_LOGIC;
  signal \^wrap_buffer_available_reg_1\ : STD_LOGIC;
  signal \^wrap_buffer_available_reg_2\ : STD_LOGIC;
  signal \^wrap_buffer_available_reg_3\ : STD_LOGIC;
  signal \^wrap_buffer_available_reg_4\ : STD_LOGIC;
  signal \^wrap_buffer_available_reg_5\ : STD_LOGIC;
  signal \^wrap_buffer_available_reg_6\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][10]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][11]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][12]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][13]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][16]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][17]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][18]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][19]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][1]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][20]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][21]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][22]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][23]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][24]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][25]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][26]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][27]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][28]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][29]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][2]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][3]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][4]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][5]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][6]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][7]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][8]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][9]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_REGISTER.M_AXI_WVALID_q_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \USE_RTL_CURR_WORD.current_word_q[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \USE_RTL_CURR_WORD.pre_next_word_q[1]_i_2\ : label is "soft_lutpair69";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][0]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name : string;
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][0]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][10]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][10]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][11]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][11]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][12]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][12]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][13]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][13]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][16]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][16]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][16]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][17]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][17]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][19]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][19]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][1]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][1]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][20]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][20]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][21]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][21]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][21]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][22]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][22]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][22]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][23]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][23]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][23]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][24]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][24]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][24]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][25]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][25]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][25]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][26]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][26]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][26]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][27]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][27]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][27]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][28]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][28]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][28]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][29]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][29]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][29]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][2]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][2]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][3]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][3]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][4]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][4]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][5]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][5]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][6]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][6]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][7]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][7]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][8]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][8]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][9]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][9]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32 ";
  attribute SOFT_HLUTNM of \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \cmd_push_block_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of data_Exists_I_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of m_valid_i_i_2 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of wrap_buffer_available_i_2 : label is "soft_lutpair72";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\(2 downto 0) <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(2 downto 0);
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]_0\ <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\;
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]_0\ <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[27]_0\;
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ <= \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\;
  cmd_push <= \^cmd_push\;
  \state_reg[0]\ <= \^state_reg[0]\;
  wrap_buffer_available_reg <= \^wrap_buffer_available_reg\;
  wrap_buffer_available_reg_0 <= \^wrap_buffer_available_reg_0\;
  wrap_buffer_available_reg_1 <= \^wrap_buffer_available_reg_1\;
  wrap_buffer_available_reg_2 <= \^wrap_buffer_available_reg_2\;
  wrap_buffer_available_reg_3 <= \^wrap_buffer_available_reg_3\;
  wrap_buffer_available_reg_4 <= \^wrap_buffer_available_reg_4\;
  wrap_buffer_available_reg_5 <= \^wrap_buffer_available_reg_5\;
  wrap_buffer_available_reg_6 <= \^wrap_buffer_available_reg_6\;
\FSM_onehot_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075755575"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I1 => M00_AXI_WREADY,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I3 => \^q\(11),
      I4 => wrap_buffer_available,
      I5 => s_ready_i_reg,
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\,
      Q => \^q\(0),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_n_0\,
      Q => cmd_step(2),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_n_0\,
      Q => \USE_WRITE.wr_cmd_mask\(0),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_n_0\,
      Q => \USE_WRITE.wr_cmd_mask\(1),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_n_0\,
      Q => \USE_WRITE.wr_cmd_mask\(2),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_n_0\,
      Q => \USE_WRITE.wr_cmd_offset\(2),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_n_0\,
      Q => cmd_last_word(0),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_n_0\,
      Q => cmd_last_word(1),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_n_0\,
      Q => cmd_last_word(2),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\,
      Q => \^q\(1),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][21]_srl32_n_0\,
      Q => \^q\(8),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_n_0\,
      Q => \^q\(9),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_n_0\,
      Q => \USE_WRITE.wr_cmd_first_word\(0),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][24]_srl32_n_0\,
      Q => \USE_WRITE.wr_cmd_first_word\(1),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_n_0\,
      Q => \^q\(10),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_n_0\,
      Q => \^q\(11),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_n_0\,
      Q => \USE_WRITE.wr_cmd_complete_wrap\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_n_0\,
      Q => \USE_WRITE.wr_cmd_modified\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_n_0\,
      Q => \^q\(12),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\,
      Q => \^q\(2),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\,
      Q => \^q\(3),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0\,
      Q => \^q\(4),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0\,
      Q => \^q\(5),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][6]_srl32_n_0\,
      Q => \^q\(6),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][7]_srl32_n_0\,
      Q => \^q\(7),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_n_0\,
      Q => cmd_step(0),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_n_0\,
      Q => cmd_step(1),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[27]_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(0),
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      O => M_READY_I
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_READY_I,
      D => data_Exists_I,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      R => ARESET
    );
\USE_REGISTER.M_AXI_AVALID_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => sr_AWVALID,
      I1 => \USE_REGISTER.M_AXI_AVALID_q_i_2_n_0\,
      I2 => M00_AXI_AWREADY,
      I3 => cmd_push_block_reg,
      O => m_valid_i_reg_1
    );
\USE_REGISTER.M_AXI_AVALID_q_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF6660"
    )
        port map (
      I0 => \USE_REGISTER.M_AXI_AVALID_q_reg\(0),
      I1 => queue_id(0),
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I3 => data_Exists_I,
      I4 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      I5 => cmd_push_block,
      O => \USE_REGISTER.M_AXI_AVALID_q_i_2_n_0\
    );
\USE_REGISTER.M_AXI_WVALID_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[27]_0\,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I3 => \^q\(11),
      I4 => wrap_buffer_available,
      O => p_103_in
    );
\USE_REGISTER.M_AXI_WVALID_q_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FFFFFFFFFFFF"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(0),
      I1 => \USE_WRITE.wr_cmd_complete_wrap\,
      I2 => \USE_REGISTER.M_AXI_WVALID_q_i_3_n_0\,
      I3 => \^q\(12),
      I4 => \USE_WRITE.wr_cmd_modified\,
      I5 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\,
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[27]_0\
    );
\USE_REGISTER.M_AXI_WVALID_q_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\,
      I1 => \USE_WRITE.wr_cmd_mask\(1),
      I2 => \USE_RTL_CURR_WORD.current_word_q_reg[2]\(2),
      I3 => \USE_RTL_CURR_WORD.pre_next_word_q[1]_i_2_n_0\,
      I4 => \^q\(9),
      I5 => \USE_WRITE.wr_cmd_mask\(2),
      O => \USE_REGISTER.M_AXI_WVALID_q_i_3_n_0\
    );
\USE_RTL_ADDR.addr_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      O => \USE_RTL_ADDR.addr_q[0]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I1 => \^cmd_push\,
      I2 => M_READY_I,
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      O => \USE_RTL_ADDR.addr_q[1]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => M_READY_I,
      I1 => \^cmd_push\,
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      O => \USE_RTL_ADDR.addr_q[2]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFBA0045"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I1 => M_READY_I,
      I2 => \^cmd_push\,
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I5 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      O => \USE_RTL_ADDR.addr_q[3]_i_1_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => data_Exists_I_i_2_n_0,
      I1 => data_Exists_I,
      I2 => M_READY_I,
      I3 => \^cmd_push\,
      O => \USE_RTL_ADDR.addr_q\
    );
\USE_RTL_ADDR.addr_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(4),
      I1 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I3 => \USE_RTL_ADDR.addr_q[4]_i_3_n_0\,
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I5 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      O => \USE_RTL_ADDR.addr_q[4]_i_2_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => \^cmd_push\,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(0),
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[27]_0\,
      I4 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      O => \USE_RTL_ADDR.addr_q[4]_i_3_n_0\
    );
\USE_RTL_ADDR.addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[0]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(0),
      R => ARESET
    );
\USE_RTL_ADDR.addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[1]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(1),
      R => ARESET
    );
\USE_RTL_ADDR.addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[2]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(2),
      R => ARESET
    );
\USE_RTL_ADDR.addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[3]_i_1_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(3),
      R => ARESET
    );
\USE_RTL_ADDR.addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[4]_i_2_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(4),
      R => ARESET
    );
\USE_RTL_CURR_WORD.current_word_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(0),
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\,
      I2 => \USE_RTL_CURR_WORD.first_word_q\,
      I3 => \^q\(12),
      I4 => \USE_RTL_CURR_WORD.current_word_q_reg[2]\(0),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(0)
    );
\USE_RTL_CURR_WORD.current_word_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(1),
      I1 => \^q\(8),
      I2 => \USE_RTL_CURR_WORD.first_word_q\,
      I3 => \^q\(12),
      I4 => \USE_RTL_CURR_WORD.current_word_q_reg[2]\(1),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(1)
    );
\USE_RTL_CURR_WORD.current_word_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(2),
      I1 => \^q\(9),
      I2 => \USE_RTL_CURR_WORD.first_word_q\,
      I3 => \^q\(12),
      I4 => \USE_RTL_CURR_WORD.current_word_q_reg[2]\(2),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(2)
    );
\USE_RTL_CURR_WORD.first_word_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808888888088"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I4 => \^q\(11),
      I5 => wrap_buffer_available,
      O => \^state_reg[0]\
    );
\USE_RTL_CURR_WORD.pre_next_word_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002AAA2AAA80008"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(0),
      I1 => \USE_RTL_CURR_WORD.current_word_q_reg[2]\(0),
      I2 => \^q\(12),
      I3 => \USE_RTL_CURR_WORD.first_word_q\,
      I4 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\,
      I5 => cmd_step(0),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_1\(0)
    );
\USE_RTL_CURR_WORD.pre_next_word_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882228222288828"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(1),
      I1 => cmd_step(1),
      I2 => \^q\(8),
      I3 => \USE_RTL_CURR_WORD.pre_next_word_q[1]_i_2_n_0\,
      I4 => \USE_RTL_CURR_WORD.current_word_q_reg[2]\(1),
      I5 => \USE_RTL_CURR_WORD.pre_next_word_q[2]_i_3_n_0\,
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_1\(1)
    );
\USE_RTL_CURR_WORD.pre_next_word_q[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \USE_RTL_CURR_WORD.first_word_q\,
      O => \USE_RTL_CURR_WORD.pre_next_word_q[1]_i_2_n_0\
    );
\USE_RTL_CURR_WORD.pre_next_word_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882828228282882"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(2),
      I1 => cmd_step(2),
      I2 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]\,
      I3 => cmd_step(1),
      I4 => \USE_RTL_CURR_WORD.pre_next_word_q[2]_i_3_n_0\,
      I5 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\,
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_1\(2)
    );
\USE_RTL_CURR_WORD.pre_next_word_q[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => cmd_step(0),
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[20]\,
      I2 => \USE_RTL_CURR_WORD.first_word_q\,
      I3 => \^q\(12),
      I4 => \USE_RTL_CURR_WORD.current_word_q_reg[2]\(0),
      O => \USE_RTL_CURR_WORD.pre_next_word_q[2]_i_3_n_0\
    );
\USE_RTL_FIFO.data_srl_reg[31][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(0),
      Q => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sr_AWVALID,
      I1 => \USE_REGISTER.M_AXI_AVALID_q_i_2_n_0\,
      I2 => cmd_push_block,
      O => \^cmd_push\
    );
\USE_RTL_FIFO.data_srl_reg[31][10]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(10),
      Q => \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][10]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][11]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(11),
      Q => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][11]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][12]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(12),
      Q => \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][12]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][13]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(13),
      Q => \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][13]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][16]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(14),
      Q => \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][16]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][17]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(15),
      Q => \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][17]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(16),
      Q => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][18]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(17),
      Q => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][19]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(1),
      Q => \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][1]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][20]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(18),
      Q => \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][20]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][21]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(19),
      Q => \USE_RTL_FIFO.data_srl_reg[31][21]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][21]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(20),
      Q => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][22]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(21),
      Q => \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][23]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][24]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(22),
      Q => \USE_RTL_FIFO.data_srl_reg[31][24]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][24]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][25]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(23),
      Q => \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][25]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(24),
      Q => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][26]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][27]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(25),
      Q => \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][27]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][28]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(26),
      Q => \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][28]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][29]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(27),
      Q => \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][29]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(2),
      Q => \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][2]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(3),
      Q => \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][3]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(4),
      Q => \USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][4]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(5),
      Q => \USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][5]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(6),
      Q => \USE_RTL_FIFO.data_srl_reg[31][6]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][6]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(7),
      Q => \USE_RTL_FIFO.data_srl_reg[31][7]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][7]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(8),
      Q => \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][8]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][9]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(9),
      Q => \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][9]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F20"
    )
        port map (
      I0 => \USE_RTL_VALID_WRITE.buffer_Full_q_i_2_n_0\,
      I1 => M_READY_I,
      I2 => data_Exists_I,
      I3 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      O => \USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^cmd_push\,
      I1 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(4),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      I5 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      O => \USE_RTL_VALID_WRITE.buffer_Full_q_i_2_n_0\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_RTL_VALID_WRITE.buffer_Full_q_i_1_n_0\,
      Q => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(5),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0),
      I3 => \^wrap_buffer_available_reg\,
      O => \storage_data1_reg[12]_0\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(6),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(1),
      I3 => \^wrap_buffer_available_reg\,
      O => \storage_data1_reg[12]_0\(1)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(7),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(2),
      I3 => \^wrap_buffer_available_reg\,
      O => \storage_data1_reg[12]_0\(2)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(8),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(3),
      I3 => \^wrap_buffer_available_reg\,
      O => \storage_data1_reg[12]_0\(3)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(9),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(4),
      I3 => \^wrap_buffer_available_reg\,
      O => \storage_data1_reg[12]_0\(4)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(10),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(5),
      I3 => \^wrap_buffer_available_reg\,
      O => \storage_data1_reg[12]_0\(5)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(11),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(6),
      I3 => \^wrap_buffer_available_reg\,
      O => \storage_data1_reg[12]_0\(6)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^wrap_buffer_available_reg\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_WVALID_q_reg_5\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(12),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(7),
      I3 => \^wrap_buffer_available_reg\,
      O => \storage_data1_reg[12]_0\(7)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\,
      I1 => \^state_reg[0]\,
      I2 => wrap_buffer_available,
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]\,
      O => \^wrap_buffer_available_reg\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080F"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(1),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I3 => \USE_WRITE.wr_cmd_modified\,
      O => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_4_n_0\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(0),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[27]_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I3 => ARESET,
      O => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => wrap_buffer_available,
      I3 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I4 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I5 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(1),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_7\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(15),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(2),
      I3 => \^wrap_buffer_available_reg_0\,
      O => \storage_data1_reg[20]_0\(2)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(16),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(3),
      I3 => \^wrap_buffer_available_reg_0\,
      O => \storage_data1_reg[20]_0\(3)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(17),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(4),
      I3 => \^wrap_buffer_available_reg_0\,
      O => \storage_data1_reg[20]_0\(4)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(18),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(5),
      I3 => \^wrap_buffer_available_reg_0\,
      O => \storage_data1_reg[20]_0\(5)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(19),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(6),
      I3 => \^wrap_buffer_available_reg_0\,
      O => \storage_data1_reg[20]_0\(6)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^wrap_buffer_available_reg_0\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_WVALID_q_reg_4\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(20),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(7),
      I3 => \^wrap_buffer_available_reg_0\,
      O => \storage_data1_reg[20]_0\(7)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\,
      I1 => \^state_reg[0]\,
      I2 => wrap_buffer_available,
      I3 => wstrb_wrap_buffer_1,
      O => \^wrap_buffer_available_reg_0\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080F"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(2),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I3 => \USE_WRITE.wr_cmd_modified\,
      O => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(13),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(0),
      I3 => \^wrap_buffer_available_reg_0\,
      O => \storage_data1_reg[20]_0\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(14),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(1),
      I3 => \^wrap_buffer_available_reg_0\,
      O => \storage_data1_reg[20]_0\(1)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => wrap_buffer_available,
      I3 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I4 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I5 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(2),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_6\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(21),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(0),
      I3 => \^wrap_buffer_available_reg_1\,
      O => \storage_data1_reg[28]_0\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(22),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(1),
      I3 => \^wrap_buffer_available_reg_1\,
      O => \storage_data1_reg[28]_0\(1)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(23),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(2),
      I3 => \^wrap_buffer_available_reg_1\,
      O => \storage_data1_reg[28]_0\(2)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(24),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(3),
      I3 => \^wrap_buffer_available_reg_1\,
      O => \storage_data1_reg[28]_0\(3)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(25),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(4),
      I3 => \^wrap_buffer_available_reg_1\,
      O => \storage_data1_reg[28]_0\(4)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(26),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(5),
      I3 => \^wrap_buffer_available_reg_1\,
      O => \storage_data1_reg[28]_0\(5)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(27),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(6),
      I3 => \^wrap_buffer_available_reg_1\,
      O => \storage_data1_reg[28]_0\(6)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^wrap_buffer_available_reg_1\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_WVALID_q_reg_3\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(28),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(7),
      I3 => \^wrap_buffer_available_reg_1\,
      O => \storage_data1_reg[28]_0\(7)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\,
      I1 => \^state_reg[0]\,
      I2 => wrap_buffer_available,
      I3 => wstrb_wrap_buffer_2,
      O => \^wrap_buffer_available_reg_1\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080F"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(3),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I3 => \USE_WRITE.wr_cmd_modified\,
      O => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_4_n_0\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => wrap_buffer_available,
      I3 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I4 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I5 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(3),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_5\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(29),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0),
      I3 => \^wrap_buffer_available_reg_2\,
      O => \storage_data1_reg[36]\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(30),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(1),
      I3 => \^wrap_buffer_available_reg_2\,
      O => \storage_data1_reg[36]\(1)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(31),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(2),
      I3 => \^wrap_buffer_available_reg_2\,
      O => \storage_data1_reg[36]\(2)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(32),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(3),
      I3 => \^wrap_buffer_available_reg_2\,
      O => \storage_data1_reg[36]\(3)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(33),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(4),
      I3 => \^wrap_buffer_available_reg_2\,
      O => \storage_data1_reg[36]\(4)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(34),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(5),
      I3 => \^wrap_buffer_available_reg_2\,
      O => \storage_data1_reg[36]\(5)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(35),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(6),
      I3 => \^wrap_buffer_available_reg_2\,
      O => \storage_data1_reg[36]\(6)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^wrap_buffer_available_reg_2\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_WVALID_q_reg_2\(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(36),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(7),
      I3 => \^wrap_buffer_available_reg_2\,
      O => \storage_data1_reg[36]\(7)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\,
      I1 => \^state_reg[0]\,
      I2 => wrap_buffer_available,
      I3 => wstrb_wrap_buffer_3,
      O => \^wrap_buffer_available_reg_2\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080F"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(4),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I3 => \USE_WRITE.wr_cmd_modified\,
      O => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_4_n_0\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => wrap_buffer_available,
      I3 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I4 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I5 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(4),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_4\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(5),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(0),
      I3 => \^wrap_buffer_available_reg_3\,
      O => \storage_data1_reg[12]\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(6),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(1),
      I3 => \^wrap_buffer_available_reg_3\,
      O => \storage_data1_reg[12]\(1)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(7),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(2),
      I3 => \^wrap_buffer_available_reg_3\,
      O => \storage_data1_reg[12]\(2)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(8),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(3),
      I3 => \^wrap_buffer_available_reg_3\,
      O => \storage_data1_reg[12]\(3)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(9),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(4),
      I3 => \^wrap_buffer_available_reg_3\,
      O => \storage_data1_reg[12]\(4)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(10),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(5),
      I3 => \^wrap_buffer_available_reg_3\,
      O => \storage_data1_reg[12]\(5)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(11),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(6),
      I3 => \^wrap_buffer_available_reg_3\,
      O => \storage_data1_reg[12]\(6)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^wrap_buffer_available_reg_3\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_WVALID_q_reg_1\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(12),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(7),
      I3 => \^wrap_buffer_available_reg_3\,
      O => \storage_data1_reg[12]\(7)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\,
      I1 => \^state_reg[0]\,
      I2 => wrap_buffer_available,
      I3 => wstrb_wrap_buffer_4,
      O => \^wrap_buffer_available_reg_3\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040F"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(1),
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I3 => \USE_WRITE.wr_cmd_modified\,
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_4_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => wrap_buffer_available,
      I3 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I4 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(1),
      I5 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_3\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(13),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(0),
      I3 => \^wrap_buffer_available_reg_4\,
      O => \storage_data1_reg[20]\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(14),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(1),
      I3 => \^wrap_buffer_available_reg_4\,
      O => \storage_data1_reg[20]\(1)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(15),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(2),
      I3 => \^wrap_buffer_available_reg_4\,
      O => \storage_data1_reg[20]\(2)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(16),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(3),
      I3 => \^wrap_buffer_available_reg_4\,
      O => \storage_data1_reg[20]\(3)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(17),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(4),
      I3 => \^wrap_buffer_available_reg_4\,
      O => \storage_data1_reg[20]\(4)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(18),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(5),
      I3 => \^wrap_buffer_available_reg_4\,
      O => \storage_data1_reg[20]\(5)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(19),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(6),
      I3 => \^wrap_buffer_available_reg_4\,
      O => \storage_data1_reg[20]\(6)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^wrap_buffer_available_reg_4\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_WVALID_q_reg_0\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(20),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(7),
      I3 => \^wrap_buffer_available_reg_4\,
      O => \storage_data1_reg[20]\(7)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\,
      I1 => \^state_reg[0]\,
      I2 => wrap_buffer_available,
      I3 => wstrb_wrap_buffer_5,
      O => \^wrap_buffer_available_reg_4\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040F"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(2),
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I3 => \USE_WRITE.wr_cmd_modified\,
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_4_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => wrap_buffer_available,
      I3 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I4 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(2),
      I5 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_2\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(21),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(0),
      I3 => \^wrap_buffer_available_reg_5\,
      O => \storage_data1_reg[28]\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(22),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(1),
      I3 => \^wrap_buffer_available_reg_5\,
      O => \storage_data1_reg[28]\(1)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(23),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(2),
      I3 => \^wrap_buffer_available_reg_5\,
      O => \storage_data1_reg[28]\(2)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(24),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(3),
      I3 => \^wrap_buffer_available_reg_5\,
      O => \storage_data1_reg[28]\(3)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(25),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(4),
      I3 => \^wrap_buffer_available_reg_5\,
      O => \storage_data1_reg[28]\(4)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(26),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(5),
      I3 => \^wrap_buffer_available_reg_5\,
      O => \storage_data1_reg[28]\(5)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(27),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(6),
      I3 => \^wrap_buffer_available_reg_5\,
      O => \storage_data1_reg[28]\(6)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^wrap_buffer_available_reg_5\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\,
      O => \USE_REGISTER.M_AXI_WVALID_q_reg\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(28),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(7),
      I3 => \^wrap_buffer_available_reg_5\,
      O => \storage_data1_reg[28]\(7)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\,
      I1 => \^state_reg[0]\,
      I2 => wrap_buffer_available,
      I3 => wstrb_wrap_buffer_6,
      O => \^wrap_buffer_available_reg_5\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040F"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(3),
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I3 => \USE_WRITE.wr_cmd_modified\,
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_4_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => wrap_buffer_available,
      I3 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I4 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(3),
      I5 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_1\(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(29),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0),
      I3 => \^wrap_buffer_available_reg_6\,
      O => D(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(30),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(1),
      I3 => \^wrap_buffer_available_reg_6\,
      O => D(1)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(31),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(2),
      I3 => \^wrap_buffer_available_reg_6\,
      O => D(2)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(32),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(3),
      I3 => \^wrap_buffer_available_reg_6\,
      O => D(3)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(33),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(4),
      I3 => \^wrap_buffer_available_reg_6\,
      O => D(4)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(34),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(5),
      I3 => \^wrap_buffer_available_reg_6\,
      O => D(5)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(35),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(6),
      I3 => \^wrap_buffer_available_reg_6\,
      O => D(6)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^wrap_buffer_available_reg_6\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\,
      O => E(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(36),
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\,
      I2 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(7),
      I3 => \^wrap_buffer_available_reg_6\,
      O => D(7)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\,
      I1 => \^state_reg[0]\,
      I2 => wrap_buffer_available,
      I3 => wstrb_wrap_buffer_7,
      O => \^wrap_buffer_available_reg_6\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040F"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(4),
      I2 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      I3 => \USE_WRITE.wr_cmd_modified\,
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDDFFFFFFFF"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_modified\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6_n_0\,
      I2 => \^q\(7),
      I3 => \USE_RTL_LENGTH.first_mi_word_q\,
      I4 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I5 => \USE_REGISTER.M_AXI_WVALID_q_i_2_0\,
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_5_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFBFFFEAAAE"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_8_n_0\,
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\(0),
      I2 => \^q\(12),
      I3 => \USE_RTL_CURR_WORD.first_word_q\,
      I4 => \USE_WRITE.wr_cmd_first_word\(0),
      I5 => cmd_last_word(0),
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B847B8FFFF"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\(1),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q[1]_i_2_n_0\,
      I2 => \USE_WRITE.wr_cmd_first_word\(1),
      I3 => cmd_last_word(1),
      I4 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6_0\,
      I5 => cmd_last_word(2),
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_8_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005457"
    )
        port map (
      I0 => \^q\(10),
      I1 => \USE_RTL_CURR_WORD.first_word_q\,
      I2 => \^q\(12),
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\(2),
      I4 => \USE_WRITE.wr_cmd_offset\(2),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => wrap_buffer_available,
      I3 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I4 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(4),
      I5 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[25]_0\,
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0\(0)
    );
\cmd_push_block_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sr_AWVALID,
      I1 => \USE_REGISTER.M_AXI_AVALID_q_i_2_n_0\,
      I2 => M00_AXI_AWREADY,
      I3 => cmd_push_block_reg,
      O => m_valid_i_reg_0
    );
data_Exists_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFC4"
    )
        port map (
      I0 => M_READY_I,
      I1 => data_Exists_I,
      I2 => data_Exists_I_i_2_n_0,
      I3 => \^cmd_push\,
      O => next_Data_Exists
    );
data_Exists_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      I1 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(4),
      O => data_Exists_I_i_2_n_0
    );
data_Exists_I_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => next_Data_Exists,
      Q => data_Exists_I,
      R => ARESET
    );
m_valid_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002202"
    )
        port map (
      I0 => sr_AWVALID,
      I1 => \USE_REGISTER.M_AXI_AVALID_q_i_2_n_0\,
      I2 => cmd_push_block_reg,
      I3 => M00_AXI_AWREADY,
      I4 => ARESET,
      O => m_valid_i_reg
    );
\s_ready_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808888888088"
    )
        port map (
      I0 => s_ready_i_reg_0(0),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => M00_AXI_WREADY,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      I4 => \^q\(11),
      I5 => wrap_buffer_available,
      O => \FSM_onehot_state_reg[0]\
    );
wrap_buffer_available_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      I1 => wrap_buffer_available,
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I3 => \^q\(11),
      O => \state_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_command_fifo_48 is
  port (
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    cmd_push : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC;
    m_valid_i_reg_1 : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0\ : out STD_LOGIC;
    use_wrap_buffer_reg : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]_0\ : out STD_LOGIC;
    \current_word_1_reg[1]\ : out STD_LOGIC;
    wrap_buffer_available_reg : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\ : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_RTL_LENGTH.length_counter_q_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rid_wrap_buffer_reg[3]\ : in STD_LOGIC;
    \pre_next_word_1_reg[2]\ : in STD_LOGIC;
    sr_ARVALID : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    wrap_buffer_available_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_REGISTER.M_AXI_AVALID_q_reg\ : in STD_LOGIC;
    \USE_RTL_LENGTH.first_mi_word_q\ : in STD_LOGIC;
    \pre_next_word_1_reg[2]_0\ : in STD_LOGIC;
    \pre_next_word_1_reg[2]_1\ : in STD_LOGIC;
    use_wrap_buffer_i_2_0 : in STD_LOGIC;
    first_word : in STD_LOGIC;
    \current_word_1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \storage_data2_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrap_buffer_available_reg_1 : in STD_LOGIC;
    wrap_buffer_available_reg_2 : in STD_LOGIC;
    wrap_buffer_available : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_command_fifo_48 : entity is "axi_interconnect_v1_7_15_command_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_command_fifo_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_command_fifo_48 is
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[28]_0\ : STD_LOGIC;
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[9]\ : STD_LOGIC;
  signal \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_complete_wrap\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_mask\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_READ.rd_cmd_modified\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_offset\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \USE_READ.rd_cmd_packed_wrap\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_AVALID_q_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_ADDR.addr_q_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][21]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][24]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][6]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][7]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_n_0\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_VALID_WRITE.buffer_Full_q_i_2__0_n_0\ : STD_LOGIC;
  signal \^cmd_push\ : STD_LOGIC;
  signal data_Exists_I : STD_LOGIC;
  signal \data_Exists_I_i_2__0_n_0\ : STD_LOGIC;
  signal first_word_i_5_n_0 : STD_LOGIC;
  signal next_Data_Exists : STD_LOGIC;
  signal \pre_next_word_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \pre_next_word_1[2]_i_5_n_0\ : STD_LOGIC;
  signal \^s_ready_i_reg\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal use_wrap_buffer_i_4_n_0 : STD_LOGIC;
  signal \^use_wrap_buffer_reg\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][10]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][11]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][12]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][13]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][16]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][17]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][18]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][19]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][1]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][20]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][21]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][22]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][23]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][24]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][25]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][26]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][27]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][28]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][29]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][2]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][3]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][4]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][5]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][6]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][7]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][8]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_RTL_FIFO.data_srl_reg[31][9]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[0]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \USE_RTL_ADDR.addr_q[2]_i_1__0\ : label is "soft_lutpair55";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][0]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name : string;
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][0]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][10]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][10]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][11]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][11]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][12]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][12]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][13]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][13]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][16]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][16]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][16]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][17]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][17]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][18]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][19]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][19]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][1]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][1]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][20]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][20]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][21]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][21]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][21]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][22]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][22]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][22]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][23]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][23]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][23]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][24]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][24]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][24]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][25]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][25]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][25]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][26]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][26]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][26]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][27]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][27]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][27]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][28]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][28]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][28]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][29]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][29]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][29]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][2]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][2]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][3]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][3]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][4]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][4]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][5]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][5]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][6]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][6]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][7]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][7]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][8]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][8]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 ";
  attribute srl_bus_name of \USE_RTL_FIFO.data_srl_reg[31][9]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31] ";
  attribute srl_name of \USE_RTL_FIFO.data_srl_reg[31][9]_srl32\ : label is "inst/\axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32 ";
  attribute SOFT_HLUTNM of \cmd_push_block_i_1__4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_Exists_I_i_2__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of first_word_i_5 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \m_valid_i_i_2__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pre_next_word_1[1]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pre_next_word_1[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \s_ready_i_i_2__3\ : label is "soft_lutpair58";
begin
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\(2 downto 0) <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(2 downto 0);
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0\ <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[28]_0\;
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]_0\(13 downto 0) <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13 downto 0);
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ <= \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\;
  cmd_push <= \^cmd_push\;
  s_ready_i_reg <= \^s_ready_i_reg\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  use_wrap_buffer_reg <= \^use_wrap_buffer_reg\;
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDDF"
    )
        port map (
      I0 => \USE_READ.rd_cmd_modified\,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(1),
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(0),
      I4 => \USE_READ.rd_cmd_complete_wrap\,
      I5 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(2),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[28]_0\
    );
\FSM_onehot_state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888080"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]\,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[28]_0\,
      I3 => \rid_wrap_buffer_reg[3]\,
      I4 => wrap_buffer_available_reg_0,
      O => \^s_ready_i_reg\
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(0),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[10]\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_mask\(0),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_mask\(1),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_mask\(2),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_offset\(2),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[17]\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[18]\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(8),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(1),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(9),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][21]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(10),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(11),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[23]\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][24]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[24]\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(12),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_packed_wrap\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_complete_wrap\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_n_0\,
      Q => \USE_READ.rd_cmd_modified\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(2),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(3),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(4),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(5),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][6]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(6),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][7]_srl32_n_0\,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(7),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[8]\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_n_0\,
      Q => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[9]\,
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      D => data_Exists_I,
      Q => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      R => ARESET
    );
\USE_REGISTER.M_AXI_AVALID_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => sr_ARVALID,
      I1 => \USE_REGISTER.M_AXI_AVALID_q_i_2__0_n_0\,
      I2 => M00_AXI_ARREADY,
      I3 => cmd_push_block_reg,
      O => m_valid_i_reg_1
    );
\USE_REGISTER.M_AXI_AVALID_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF6660"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_REGISTER.M_AXI_AVALID_q_reg\,
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I3 => data_Exists_I,
      I4 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      I5 => cmd_push_block,
      O => \USE_REGISTER.M_AXI_AVALID_q_i_2__0_n_0\
    );
\USE_RTL_ADDR.addr_q[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      O => \USE_RTL_ADDR.addr_q[0]_i_1__0_n_0\
    );
\USE_RTL_ADDR.addr_q[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I1 => \^cmd_push\,
      I2 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      O => \USE_RTL_ADDR.addr_q[1]_i_1__0_n_0\
    );
\USE_RTL_ADDR.addr_q[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40F40B"
    )
        port map (
      I0 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      I1 => \^cmd_push\,
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      O => \USE_RTL_ADDR.addr_q[2]_i_1__0_n_0\
    );
\USE_RTL_ADDR.addr_q[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFBA0045"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      I2 => \^cmd_push\,
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I5 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      O => \USE_RTL_ADDR.addr_q[3]_i_1__0_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => \data_Exists_I_i_2__0_n_0\,
      I1 => data_Exists_I,
      I2 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      I3 => \^cmd_push\,
      O => \USE_RTL_ADDR.addr_q\
    );
\USE_RTL_ADDR.addr_q[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(4),
      I1 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I3 => \USE_RTL_ADDR.addr_q[4]_i_3__0_n_0\,
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I5 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      O => \USE_RTL_ADDR.addr_q[4]_i_2__0_n_0\
    );
\USE_RTL_ADDR.addr_q[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088808888888"
    )
        port map (
      I0 => \^cmd_push\,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => wrap_buffer_available_reg_0,
      I3 => \pre_next_word_1_reg[2]\,
      I4 => \USE_RTL_LENGTH.length_counter_q_reg[7]\(0),
      I5 => \rid_wrap_buffer_reg[3]\,
      O => \USE_RTL_ADDR.addr_q[4]_i_3__0_n_0\
    );
\USE_RTL_ADDR.addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[0]_i_1__0_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(0),
      R => ARESET
    );
\USE_RTL_ADDR.addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[1]_i_1__0_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(1),
      R => ARESET
    );
\USE_RTL_ADDR.addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[2]_i_1__0_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(2),
      R => ARESET
    );
\USE_RTL_ADDR.addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[3]_i_1__0_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(3),
      R => ARESET
    );
\USE_RTL_ADDR.addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_ADDR.addr_q\,
      D => \USE_RTL_ADDR.addr_q[4]_i_2__0_n_0\,
      Q => \USE_RTL_ADDR.addr_q_reg__0\(4),
      R => ARESET
    );
\USE_RTL_FIFO.data_srl_reg[31][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(0),
      Q => \USE_RTL_FIFO.data_srl_reg[31][0]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][0]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sr_ARVALID,
      I1 => \USE_REGISTER.M_AXI_AVALID_q_i_2__0_n_0\,
      I2 => cmd_push_block,
      O => \^cmd_push\
    );
\USE_RTL_FIFO.data_srl_reg[31][10]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(10),
      Q => \USE_RTL_FIFO.data_srl_reg[31][10]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][10]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][11]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(11),
      Q => \USE_RTL_FIFO.data_srl_reg[31][11]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][11]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][12]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(12),
      Q => \USE_RTL_FIFO.data_srl_reg[31][12]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][12]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][13]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(13),
      Q => \USE_RTL_FIFO.data_srl_reg[31][13]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][13]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][16]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(14),
      Q => \USE_RTL_FIFO.data_srl_reg[31][16]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][16]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][17]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(15),
      Q => \USE_RTL_FIFO.data_srl_reg[31][17]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][17]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][18]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(16),
      Q => \USE_RTL_FIFO.data_srl_reg[31][18]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][18]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][19]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(17),
      Q => \USE_RTL_FIFO.data_srl_reg[31][19]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][19]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(1),
      Q => \USE_RTL_FIFO.data_srl_reg[31][1]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][1]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][20]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(18),
      Q => \USE_RTL_FIFO.data_srl_reg[31][20]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][20]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][21]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(19),
      Q => \USE_RTL_FIFO.data_srl_reg[31][21]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][21]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(20),
      Q => \USE_RTL_FIFO.data_srl_reg[31][22]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][22]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(21),
      Q => \USE_RTL_FIFO.data_srl_reg[31][23]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][23]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][24]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(22),
      Q => \USE_RTL_FIFO.data_srl_reg[31][24]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][24]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][25]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(23),
      Q => \USE_RTL_FIFO.data_srl_reg[31][25]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][25]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][26]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(24),
      Q => \USE_RTL_FIFO.data_srl_reg[31][26]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][26]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][27]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(25),
      Q => \USE_RTL_FIFO.data_srl_reg[31][27]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][27]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][28]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(26),
      Q => \USE_RTL_FIFO.data_srl_reg[31][28]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][28]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][29]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(27),
      Q => \USE_RTL_FIFO.data_srl_reg[31][29]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][29]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(2),
      Q => \USE_RTL_FIFO.data_srl_reg[31][2]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][2]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(3),
      Q => \USE_RTL_FIFO.data_srl_reg[31][3]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][3]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(4),
      Q => \USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][4]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(5),
      Q => \USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][5]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(6),
      Q => \USE_RTL_FIFO.data_srl_reg[31][6]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][6]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(7),
      Q => \USE_RTL_FIFO.data_srl_reg[31][7]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][7]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(8),
      Q => \USE_RTL_FIFO.data_srl_reg[31][8]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][8]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_FIFO.data_srl_reg[31][9]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \USE_RTL_ADDR.addr_q_reg__0\(4 downto 0),
      CE => \^cmd_push\,
      CLK => INTERCONNECT_ACLK,
      D => \in\(9),
      Q => \USE_RTL_FIFO.data_srl_reg[31][9]_srl32_n_0\,
      Q31 => \NLW_USE_RTL_FIFO.data_srl_reg[31][9]_srl32_Q31_UNCONNECTED\
    );
\USE_RTL_LENGTH.first_mi_word_q_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_i_reg\,
      I1 => \USE_RTL_LENGTH.length_counter_q_reg[7]\(0),
      O => \state_reg[0]\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F20"
    )
        port map (
      I0 => \USE_RTL_VALID_WRITE.buffer_Full_q_i_2__0_n_0\,
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      I2 => data_Exists_I,
      I3 => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      O => \USE_RTL_VALID_WRITE.buffer_Full_q_i_1__0_n_0\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^cmd_push\,
      I1 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(4),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      I5 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      O => \USE_RTL_VALID_WRITE.buffer_Full_q_i_2__0_n_0\
    );
\USE_RTL_VALID_WRITE.buffer_Full_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_RTL_VALID_WRITE.buffer_Full_q_i_1__0_n_0\,
      Q => \USE_RTL_VALID_WRITE.buffer_Full_q\,
      R => ARESET
    );
\cmd_push_block_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sr_ARVALID,
      I1 => \USE_REGISTER.M_AXI_AVALID_q_i_2__0_n_0\,
      I2 => M00_AXI_ARREADY,
      I3 => cmd_push_block_reg,
      O => m_valid_i_reg_0
    );
\current_word_1[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(0),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(9),
      I2 => first_word,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I4 => \current_word_1_reg[2]\(0),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(0)
    );
\current_word_1[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(1),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(10),
      I2 => first_word,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I4 => \current_word_1_reg[2]\(1),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(1)
    );
\current_word_1[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(2),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(11),
      I2 => first_word,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I4 => \current_word_1_reg[2]\(2),
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(2)
    );
\data_Exists_I_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFC4"
    )
        port map (
      I0 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      I1 => data_Exists_I,
      I2 => \data_Exists_I_i_2__0_n_0\,
      I3 => \^cmd_push\,
      O => next_Data_Exists
    );
\data_Exists_I_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \USE_RTL_ADDR.addr_q_reg__0\(2),
      I1 => \USE_RTL_ADDR.addr_q_reg__0\(1),
      I2 => \USE_RTL_ADDR.addr_q_reg__0\(3),
      I3 => \USE_RTL_ADDR.addr_q_reg__0\(0),
      I4 => \USE_RTL_ADDR.addr_q_reg__0\(4),
      O => \data_Exists_I_i_2__0_n_0\
    );
data_Exists_I_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => next_Data_Exists,
      Q => data_Exists_I,
      R => ARESET
    );
first_word_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01FDFE02"
    )
        port map (
      I0 => \storage_data2_reg[3]\(1),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I2 => first_word,
      I3 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[24]\,
      I4 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[18]\,
      I5 => first_word_i_5_n_0,
      O => \current_word_1_reg[1]\
    );
first_word_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[17]\,
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[23]\,
      I2 => first_word,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I4 => \storage_data2_reg[3]\(0),
      O => first_word_i_5_n_0
    );
\m_valid_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002202"
    )
        port map (
      I0 => sr_ARVALID,
      I1 => \USE_REGISTER.M_AXI_AVALID_q_i_2__0_n_0\,
      I2 => cmd_push_block_reg,
      I3 => M00_AXI_ARREADY,
      I4 => ARESET,
      O => m_valid_i_reg
    );
\pre_next_word_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002AAA2AAA80008"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(0),
      I1 => \current_word_1_reg[2]\(0),
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I3 => first_word,
      I4 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(9),
      I5 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[8]\,
      O => D(0)
    );
\pre_next_word_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882228222288828"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(1),
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[9]\,
      I2 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(10),
      I3 => \pre_next_word_1[1]_i_2_n_0\,
      I4 => \current_word_1_reg[2]\(1),
      I5 => \pre_next_word_1[2]_i_5_n_0\,
      O => D(1)
    );
\pre_next_word_1[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I1 => first_word,
      O => \pre_next_word_1[1]_i_2_n_0\
    );
\pre_next_word_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]\,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => \USE_RTL_LENGTH.length_counter_q_reg[7]\(0),
      I3 => \rid_wrap_buffer_reg[3]\,
      O => E(0)
    );
\pre_next_word_1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828288228828282"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(2),
      I1 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[10]\,
      I2 => \pre_next_word_1_reg[2]_0\,
      I3 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[9]\,
      I4 => \pre_next_word_1_reg[2]_1\,
      I5 => \pre_next_word_1[2]_i_5_n_0\,
      O => D(2)
    );
\pre_next_word_1[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg_n_0_[8]\,
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(9),
      I2 => first_word,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I4 => \current_word_1_reg[2]\(0),
      O => \pre_next_word_1[2]_i_5_n_0\
    );
\rid_wrap_buffer[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg[7]\(0),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => \USE_READ.rd_cmd_packed_wrap\,
      I3 => \rid_wrap_buffer_reg[3]\,
      I4 => \USE_RTL_LENGTH.first_mi_word_q\,
      O => \^state_reg[0]_0\(0)
    );
\s_ready_i_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => s_ready_i_reg_0(0),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I2 => \USE_RTL_LENGTH.length_counter_q_reg[7]\(0),
      I3 => \rid_wrap_buffer_reg[3]\,
      O => \FSM_onehot_state_reg[1]\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFFF8F8F8F8"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg_0\,
      I1 => \USE_RTL_LENGTH.length_counter_q_reg[7]\(0),
      I2 => \rid_wrap_buffer_reg[3]\,
      I3 => \state_reg[1]\(1),
      I4 => \state_reg[1]_0\,
      I5 => \state_reg[1]\(0),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\(0)
    );
\storage_data2[34]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101115"
    )
        port map (
      I0 => \USE_READ.rd_cmd_offset\(2),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(12),
      I2 => first_word,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I4 => \storage_data2_reg[3]\(2),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]_0\
    );
use_wrap_buffer_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => wrap_buffer_available_reg_0,
      I1 => \rid_wrap_buffer_reg[3]\,
      I2 => use_wrap_buffer_i_4_n_0,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[29]_0\(13),
      I4 => \USE_READ.rd_cmd_modified\,
      O => \^use_wrap_buffer_reg\
    );
use_wrap_buffer_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000110111011101"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[13]_0\(2),
      I1 => \USE_READ.rd_cmd_complete_wrap\,
      I2 => \USE_READ.rd_cmd_mask\(0),
      I3 => use_wrap_buffer_i_2_0,
      I4 => \USE_READ.rd_cmd_mask\(1),
      I5 => \pre_next_word_1_reg[2]_1\,
      O => use_wrap_buffer_i_4_n_0
    );
\wrap_buffer_available_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF888888888"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \^s_ready_i_reg\,
      I2 => wrap_buffer_available_reg_1,
      I3 => wrap_buffer_available_reg_2,
      I4 => \^use_wrap_buffer_reg\,
      I5 => wrap_buffer_available,
      O => wrap_buffer_available_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl is
  port (
    push : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \storage_data1_reg[0]\ : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sc_sf_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC;
    \storage_data1_reg[0]_1\ : in STD_LOGIC;
    m_select_enc : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl is
  signal \^push\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC;
  signal \NLW_gen_srls[0].srl_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_srls[0].srl_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_srls[0].srl_inst\ : label is "inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls ";
  attribute srl_name : string;
  attribute srl_name of \gen_srls[0].srl_inst\ : label is "inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst ";
begin
  push <= \^push\;
\gen_srls[0].srl_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 2) => B"000",
      A(1 downto 0) => Q(1 downto 0),
      CE => \^push\,
      CLK => INTERCONNECT_ACLK,
      D => '0',
      Q => storage_data2,
      Q31 => \NLW_gen_srls[0].srl_inst_Q31_UNCONNECTED\
    );
\gen_srls[0].srl_inst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8000000880000"
    )
        port map (
      I0 => s_ready_i_reg,
      I1 => s_ready_i_reg_0(0),
      I2 => \storage_data1_reg[0]\,
      I3 => s_ready_i_reg_1(0),
      I4 => sc_sf_awvalid(0),
      I5 => s_ready_i_reg_0(1),
      O => \^push\
    );
\storage_data1[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8B80888088"
    )
        port map (
      I0 => storage_data2,
      I1 => s_ready_i_reg_0(0),
      I2 => \storage_data1_reg[0]_0\,
      I3 => \storage_data1_reg[0]\,
      I4 => \storage_data1_reg[0]_1\,
      I5 => m_select_enc,
      O => \FSM_onehot_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_54 is
  port (
    push : out STD_LOGIC;
    \storage_data1_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_2 : in STD_LOGIC;
    m_select_enc : in STD_LOGIC;
    \gen_srls[0].srl_inst_i_2__1\ : in STD_LOGIC;
    m_avalid_0 : in STD_LOGIC;
    m_avalid : in STD_LOGIC;
    wm_mr_wready_0 : in STD_LOGIC;
    \storage_data1_reg[0]_1\ : in STD_LOGIC;
    \storage_data1_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_54 : entity is "axi_interconnect_v1_7_15_ndeep_srl";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_54 is
  signal \^push\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC;
  signal \NLW_gen_srls[0].srl_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_srls[0].srl_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_srls[0].srl_inst\ : label is "inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls ";
  attribute srl_name : string;
  attribute srl_name of \gen_srls[0].srl_inst\ : label is "inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst ";
begin
  push <= \^push\;
\gen_srls[0].srl_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 2) => B"000",
      A(1 downto 0) => Q(1 downto 0),
      CE => \^push\,
      CLK => INTERCONNECT_ACLK,
      D => '0',
      Q => storage_data2,
      Q31 => \NLW_gen_srls[0].srl_inst_Q31_UNCONNECTED\
    );
\gen_srls[0].srl_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8000000880000"
    )
        port map (
      I0 => s_ready_i_reg,
      I1 => s_ready_i_reg_0(0),
      I2 => \storage_data1_reg[0]_0\,
      I3 => s_ready_i_reg_1(0),
      I4 => s_ready_i_reg_2,
      I5 => s_ready_i_reg_0(1),
      O => \^push\
    );
\gen_srls[0].srl_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => m_select_enc,
      I1 => \gen_srls[0].srl_inst_i_2__1\,
      I2 => m_avalid_0,
      I3 => m_avalid,
      I4 => wm_mr_wready_0,
      O => \storage_data1_reg[0]\
    );
\storage_data1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8B80888088"
    )
        port map (
      I0 => storage_data2,
      I1 => s_ready_i_reg_0(0),
      I2 => \storage_data1_reg[0]_1\,
      I3 => \storage_data1_reg[0]_0\,
      I4 => \storage_data1_reg[0]_2\,
      I5 => m_select_enc,
      O => \FSM_onehot_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_55 is
  port (
    \storage_data1_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    sc_sf_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    wm_mr_wready_0 : in STD_LOGIC;
    m_avalid : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aa_sa_awvalid : in STD_LOGIC;
    aa_mi_awtarget_hot : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_valid_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_s1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_55 : entity is "axi_interconnect_v1_7_15_ndeep_srl";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_55 is
  signal \^fsm_onehot_state_reg[1]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^storage_data1_reg[0]\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC;
  signal \NLW_gen_srls[0].srl_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_srls[0].srl_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_srls[0].srl_inst\ : label is "inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls ";
  attribute srl_name : string;
  attribute srl_name of \gen_srls[0].srl_inst\ : label is "inst/\axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst ";
begin
  \FSM_onehot_state_reg[1]\ <= \^fsm_onehot_state_reg[1]\;
  \storage_data1_reg[0]\ <= \^storage_data1_reg[0]\;
\FSM_onehot_state[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFFFFFFFFFF"
    )
        port map (
      I0 => sc_sf_wlast(0),
      I1 => \storage_data1_reg[0]_0\,
      I2 => \FSM_onehot_state_reg[1]_0\,
      I3 => wm_mr_wready_0,
      I4 => m_avalid,
      I5 => \FSM_onehot_state_reg[1]_1\,
      O => \^storage_data1_reg[0]\
    );
\gen_srls[0].srl_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 2) => B"000",
      A(1 downto 0) => Q(1 downto 0),
      CE => push,
      CLK => INTERCONNECT_ACLK,
      D => D(0),
      Q => storage_data2,
      Q31 => \NLW_gen_srls[0].srl_inst_Q31_UNCONNECTED\
    );
\gen_srls[0].srl_inst_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[1]\,
      I1 => m_valid_i_reg(0),
      I2 => aa_sa_awvalid,
      I3 => aa_mi_awtarget_hot(0),
      I4 => m_valid_i_reg_0(0),
      O => push
    );
\gen_srls[0].srl_inst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => m_valid_i_reg(1),
      I1 => m_valid_i_reg_0(0),
      I2 => aa_mi_awtarget_hot(0),
      I3 => aa_sa_awvalid,
      I4 => \^storage_data1_reg[0]\,
      O => \^fsm_onehot_state_reg[1]\
    );
\storage_data1[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2,
      I1 => m_valid_i_reg(0),
      I2 => D(0),
      I3 => load_s1,
      I4 => \storage_data1_reg[0]_0\,
      O => \FSM_onehot_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_downsizer is
  port (
    first_word : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    \length_counter_1_reg[4]_0\ : out STD_LOGIC;
    \current_word_1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \S_AXI_RRESP_ACC_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_mi_word_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_downsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_downsizer is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^first_word\ : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_13_n_0\ : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_14_n_0\ : STD_LOGIC;
  signal \length_counter_1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \length_counter_1[7]_i_2__0_n_0\ : STD_LOGIC;
  signal length_counter_1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \next_length_counter__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.any_grant_i_13\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \gen_arbiter.any_grant_i_14\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \length_counter_1[0]_i_1__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \length_counter_1[1]_i_1__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \length_counter_1[2]_i_2__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \length_counter_1[3]_i_2__0\ : label is "soft_lutpair412";
begin
  Q(0) <= \^q\(0);
  first_word <= \^first_word\;
S01_AXI_RVALID_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(6),
      I1 => length_counter_1_reg(6),
      I2 => \length_counter_1[7]_i_2__0_n_0\,
      I3 => \^q\(0),
      I4 => \^first_word\,
      I5 => dout(7),
      O => \goreg_dm.dout_i_reg[9]\
    );
\S_AXI_RRESP_ACC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => S01_AXI_RRESP(0),
      Q => \S_AXI_RRESP_ACC_reg[1]_0\(0),
      R => SR(0)
    );
\S_AXI_RRESP_ACC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => S01_AXI_RRESP(1),
      Q => \S_AXI_RRESP_ACC_reg[1]_0\(1),
      R => SR(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(1),
      Q => p_1_in(0),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(11),
      Q => p_1_in(10),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(12),
      Q => p_1_in(11),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(13),
      Q => p_1_in(12),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(14),
      Q => p_1_in(13),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(15),
      Q => p_1_in(14),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(16),
      Q => p_1_in(15),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(17),
      Q => p_1_in(16),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(18),
      Q => p_1_in(17),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(19),
      Q => p_1_in(18),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(20),
      Q => p_1_in(19),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(2),
      Q => p_1_in(1),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(21),
      Q => p_1_in(20),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(22),
      Q => p_1_in(21),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(23),
      Q => p_1_in(22),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(24),
      Q => p_1_in(23),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(25),
      Q => p_1_in(24),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(26),
      Q => p_1_in(25),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(27),
      Q => p_1_in(26),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(28),
      Q => p_1_in(27),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(29),
      Q => p_1_in(28),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(30),
      Q => p_1_in(29),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(3),
      Q => p_1_in(2),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(31),
      Q => p_1_in(30),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(32),
      Q => p_1_in(31),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(4),
      Q => p_1_in(3),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(5),
      Q => p_1_in(4),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(6),
      Q => p_1_in(5),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(7),
      Q => p_1_in(6),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(8),
      Q => p_1_in(7),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(9),
      Q => p_1_in(8),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(10),
      Q => p_1_in(9),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(1),
      Q => p_1_in(32),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(2),
      Q => p_1_in(33),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(3),
      Q => p_1_in(34),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(4),
      Q => p_1_in(35),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(5),
      Q => p_1_in(36),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(6),
      Q => p_1_in(37),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(7),
      Q => p_1_in(38),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(8),
      Q => p_1_in(39),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(9),
      Q => p_1_in(40),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(10),
      Q => p_1_in(41),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(11),
      Q => p_1_in(42),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(12),
      Q => p_1_in(43),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(13),
      Q => p_1_in(44),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(14),
      Q => p_1_in(45),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(15),
      Q => p_1_in(46),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(16),
      Q => p_1_in(47),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(17),
      Q => p_1_in(48),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(18),
      Q => p_1_in(49),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(19),
      Q => p_1_in(50),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(20),
      Q => p_1_in(51),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(21),
      Q => p_1_in(52),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(22),
      Q => p_1_in(53),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(23),
      Q => p_1_in(54),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(24),
      Q => p_1_in(55),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(25),
      Q => p_1_in(56),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(26),
      Q => p_1_in(57),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(27),
      Q => p_1_in(58),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(28),
      Q => p_1_in(59),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(29),
      Q => p_1_in(60),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(30),
      Q => p_1_in(61),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(31),
      Q => p_1_in(62),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(32),
      Q => p_1_in(63),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\current_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => D(0),
      Q => \current_word_1_reg[2]_0\(0),
      R => SR(0)
    );
\current_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => D(1),
      Q => \current_word_1_reg[2]_0\(1),
      R => SR(0)
    );
\current_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => D(2),
      Q => \current_word_1_reg[2]_0\(2),
      R => SR(0)
    );
first_mi_word_reg: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      Q => \^first_word\,
      S => SR(0)
    );
\gen_arbiter.any_grant_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => \^first_word\,
      I2 => length_counter_1_reg(5),
      O => \gen_arbiter.any_grant_i_13_n_0\
    );
\gen_arbiter.any_grant_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => \^first_word\,
      I2 => length_counter_1_reg(6),
      O => \gen_arbiter.any_grant_i_14_n_0\
    );
\gen_arbiter.any_grant_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => \gen_arbiter.any_grant_i_13_n_0\,
      I1 => \length_counter_1[5]_i_2__0_n_0\,
      I2 => length_counter_1_reg(4),
      I3 => \^first_word\,
      I4 => dout(4),
      I5 => \gen_arbiter.any_grant_i_14_n_0\,
      O => \length_counter_1_reg[4]_0\
    );
\length_counter_1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => \^first_word\,
      I2 => dout(0),
      O => \next_length_counter__2\(0)
    );
\length_counter_1[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => dout(0),
      I2 => length_counter_1_reg(1),
      I3 => \^first_word\,
      I4 => dout(1),
      O => \length_counter_1[1]_i_1__0_n_0\
    );
\length_counter_1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => dout(1),
      I1 => length_counter_1_reg(1),
      I2 => \length_counter_1[2]_i_2__0_n_0\,
      I3 => length_counter_1_reg(2),
      I4 => \^first_word\,
      I5 => dout(2),
      O => \next_length_counter__2\(2)
    );
\length_counter_1[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => \^first_word\,
      I2 => length_counter_1_reg(0),
      O => \length_counter_1[2]_i_2__0_n_0\
    );
\length_counter_1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(2),
      I1 => length_counter_1_reg(2),
      I2 => \length_counter_1[3]_i_2__0_n_0\,
      I3 => length_counter_1_reg(3),
      I4 => \^first_word\,
      I5 => dout(3),
      O => \next_length_counter__2\(3)
    );
\length_counter_1[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => dout(0),
      I2 => length_counter_1_reg(1),
      I3 => \^first_word\,
      I4 => dout(1),
      O => \length_counter_1[3]_i_2__0_n_0\
    );
\length_counter_1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(3),
      I1 => length_counter_1_reg(3),
      I2 => \length_counter_1[4]_i_2__0_n_0\,
      I3 => length_counter_1_reg(4),
      I4 => \^first_word\,
      I5 => dout(4),
      O => \next_length_counter__2\(4)
    );
\length_counter_1[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => dout(1),
      I1 => length_counter_1_reg(1),
      I2 => \length_counter_1[2]_i_2__0_n_0\,
      I3 => length_counter_1_reg(2),
      I4 => \^first_word\,
      I5 => dout(2),
      O => \length_counter_1[4]_i_2__0_n_0\
    );
\length_counter_1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(4),
      I1 => length_counter_1_reg(4),
      I2 => \length_counter_1[5]_i_2__0_n_0\,
      I3 => length_counter_1_reg(5),
      I4 => \^first_word\,
      I5 => dout(5),
      O => \next_length_counter__2\(5)
    );
\length_counter_1[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(2),
      I1 => length_counter_1_reg(2),
      I2 => \length_counter_1[3]_i_2__0_n_0\,
      I3 => length_counter_1_reg(3),
      I4 => \^first_word\,
      I5 => dout(3),
      O => \length_counter_1[5]_i_2__0_n_0\
    );
\length_counter_1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(5),
      I1 => length_counter_1_reg(5),
      I2 => \length_counter_1[6]_i_2__0_n_0\,
      I3 => length_counter_1_reg(6),
      I4 => \^first_word\,
      I5 => dout(6),
      O => \next_length_counter__2\(6)
    );
\length_counter_1[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(3),
      I1 => length_counter_1_reg(3),
      I2 => \length_counter_1[4]_i_2__0_n_0\,
      I3 => length_counter_1_reg(4),
      I4 => \^first_word\,
      I5 => dout(4),
      O => \length_counter_1[6]_i_2__0_n_0\
    );
\length_counter_1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(6),
      I1 => length_counter_1_reg(6),
      I2 => \length_counter_1[7]_i_2__0_n_0\,
      I3 => \^q\(0),
      I4 => \^first_word\,
      I5 => dout(7),
      O => \next_length_counter__2\(7)
    );
\length_counter_1[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(4),
      I1 => length_counter_1_reg(4),
      I2 => \length_counter_1[5]_i_2__0_n_0\,
      I3 => length_counter_1_reg(5),
      I4 => \^first_word\,
      I5 => dout(5),
      O => \length_counter_1[7]_i_2__0_n_0\
    );
\length_counter_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__2\(0),
      Q => length_counter_1_reg(0),
      R => SR(0)
    );
\length_counter_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \length_counter_1[1]_i_1__0_n_0\,
      Q => length_counter_1_reg(1),
      R => SR(0)
    );
\length_counter_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__2\(2),
      Q => length_counter_1_reg(2),
      R => SR(0)
    );
\length_counter_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__2\(3),
      Q => length_counter_1_reg(3),
      R => SR(0)
    );
\length_counter_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__2\(4),
      Q => length_counter_1_reg(4),
      R => SR(0)
    );
\length_counter_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__2\(5),
      Q => length_counter_1_reg(5),
      R => SR(0)
    );
\length_counter_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__2\(6),
      Q => length_counter_1_reg(6),
      R => SR(0)
    );
\length_counter_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__2\(7),
      Q => \^q\(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_downsizer_17 is
  port (
    first_word : out STD_LOGIC;
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : out STD_LOGIC;
    \length_counter_1_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \S_AXI_RRESP_ACC_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_mi_word_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_downsizer_17 : entity is "axi_interconnect_v1_7_15_r_downsizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_downsizer_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_downsizer_17 is
  signal \^first_word\ : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_15_n_0\ : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_16_n_0\ : STD_LOGIC;
  signal \length_counter_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \length_counter_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \next_length_counter__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.any_grant_i_10\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \gen_arbiter.any_grant_i_15\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gen_arbiter.any_grant_i_16\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \length_counter_1[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \length_counter_1[2]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \length_counter_1[3]_i_2\ : label is "soft_lutpair258";
begin
  first_word <= \^first_word\;
S00_AXI_RVALID_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(6),
      I1 => \length_counter_1_reg__0\(6),
      I2 => \length_counter_1[7]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(7),
      I4 => \^first_word\,
      I5 => dout(7),
      O => \goreg_dm.dout_i_reg[9]\
    );
\S_AXI_RRESP_ACC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => S00_AXI_RRESP(0),
      Q => \S_AXI_RRESP_ACC_reg[1]_0\(0),
      R => SR(0)
    );
\S_AXI_RRESP_ACC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => S00_AXI_RRESP(1),
      Q => \S_AXI_RRESP_ACC_reg[1]_0\(1),
      R => SR(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(1),
      Q => p_1_in(0),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(11),
      Q => p_1_in(10),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(12),
      Q => p_1_in(11),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(13),
      Q => p_1_in(12),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(14),
      Q => p_1_in(13),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(15),
      Q => p_1_in(14),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(16),
      Q => p_1_in(15),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(17),
      Q => p_1_in(16),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(18),
      Q => p_1_in(17),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(19),
      Q => p_1_in(18),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(20),
      Q => p_1_in(19),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(2),
      Q => p_1_in(1),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(21),
      Q => p_1_in(20),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(22),
      Q => p_1_in(21),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(23),
      Q => p_1_in(22),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(24),
      Q => p_1_in(23),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(25),
      Q => p_1_in(24),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(26),
      Q => p_1_in(25),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(27),
      Q => p_1_in(26),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(28),
      Q => p_1_in(27),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(29),
      Q => p_1_in(28),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(30),
      Q => p_1_in(29),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(3),
      Q => p_1_in(2),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(31),
      Q => p_1_in(30),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(32),
      Q => p_1_in(31),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(4),
      Q => p_1_in(3),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(5),
      Q => p_1_in(4),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(6),
      Q => p_1_in(5),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(7),
      Q => p_1_in(6),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(8),
      Q => p_1_in(7),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(9),
      Q => p_1_in(8),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[0].S_AXI_RDATA_II_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(10),
      Q => p_1_in(9),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(1),
      Q => p_1_in(32),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(2),
      Q => p_1_in(33),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(3),
      Q => p_1_in(34),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(4),
      Q => p_1_in(35),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(5),
      Q => p_1_in(36),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(6),
      Q => p_1_in(37),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(7),
      Q => p_1_in(38),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(8),
      Q => p_1_in(39),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(9),
      Q => p_1_in(40),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(10),
      Q => p_1_in(41),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(11),
      Q => p_1_in(42),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(12),
      Q => p_1_in(43),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(13),
      Q => p_1_in(44),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(14),
      Q => p_1_in(45),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(15),
      Q => p_1_in(46),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(16),
      Q => p_1_in(47),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(17),
      Q => p_1_in(48),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(18),
      Q => p_1_in(49),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(19),
      Q => p_1_in(50),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(20),
      Q => p_1_in(51),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(21),
      Q => p_1_in(52),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(22),
      Q => p_1_in(53),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(23),
      Q => p_1_in(54),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(24),
      Q => p_1_in(55),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(25),
      Q => p_1_in(56),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(26),
      Q => p_1_in(57),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(27),
      Q => p_1_in(58),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(28),
      Q => p_1_in(59),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(29),
      Q => p_1_in(60),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(30),
      Q => p_1_in(61),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(31),
      Q => p_1_in(62),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\WORD_LANE[1].S_AXI_RDATA_II_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(32),
      Q => p_1_in(63),
      R => \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0)
    );
\current_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\current_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\current_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
first_mi_word_reg: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      Q => \^first_word\,
      S => SR(0)
    );
\gen_arbiter.any_grant_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => \^first_word\,
      I2 => \length_counter_1_reg__0\(7),
      O => \goreg_dm.dout_i_reg[10]\
    );
\gen_arbiter.any_grant_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => \gen_arbiter.any_grant_i_15_n_0\,
      I1 => \length_counter_1[5]_i_2_n_0\,
      I2 => \length_counter_1_reg__0\(4),
      I3 => \^first_word\,
      I4 => dout(4),
      I5 => \gen_arbiter.any_grant_i_16_n_0\,
      O => \length_counter_1_reg[4]_0\
    );
\gen_arbiter.any_grant_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => \^first_word\,
      I2 => \length_counter_1_reg__0\(5),
      O => \gen_arbiter.any_grant_i_15_n_0\
    );
\gen_arbiter.any_grant_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => \^first_word\,
      I2 => \length_counter_1_reg__0\(6),
      O => \gen_arbiter.any_grant_i_16_n_0\
    );
\length_counter_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \length_counter_1_reg__0\(0),
      I1 => \^first_word\,
      I2 => dout(0),
      O => \next_length_counter__0\(0)
    );
\length_counter_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \length_counter_1_reg__0\(0),
      I1 => dout(0),
      I2 => \length_counter_1_reg__0\(1),
      I3 => \^first_word\,
      I4 => dout(1),
      O => \length_counter_1[1]_i_1_n_0\
    );
\length_counter_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => dout(1),
      I1 => \length_counter_1_reg__0\(1),
      I2 => \length_counter_1[2]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(2),
      I4 => \^first_word\,
      I5 => dout(2),
      O => \next_length_counter__0\(2)
    );
\length_counter_1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => \^first_word\,
      I2 => \length_counter_1_reg__0\(0),
      O => \length_counter_1[2]_i_2_n_0\
    );
\length_counter_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(2),
      I1 => \length_counter_1_reg__0\(2),
      I2 => \length_counter_1[3]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(3),
      I4 => \^first_word\,
      I5 => dout(3),
      O => \next_length_counter__0\(3)
    );
\length_counter_1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \length_counter_1_reg__0\(0),
      I1 => dout(0),
      I2 => \length_counter_1_reg__0\(1),
      I3 => \^first_word\,
      I4 => dout(1),
      O => \length_counter_1[3]_i_2_n_0\
    );
\length_counter_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(3),
      I1 => \length_counter_1_reg__0\(3),
      I2 => \length_counter_1[4]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(4),
      I4 => \^first_word\,
      I5 => dout(4),
      O => \next_length_counter__0\(4)
    );
\length_counter_1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => dout(1),
      I1 => \length_counter_1_reg__0\(1),
      I2 => \length_counter_1[2]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(2),
      I4 => \^first_word\,
      I5 => dout(2),
      O => \length_counter_1[4]_i_2_n_0\
    );
\length_counter_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(4),
      I1 => \length_counter_1_reg__0\(4),
      I2 => \length_counter_1[5]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(5),
      I4 => \^first_word\,
      I5 => dout(5),
      O => \next_length_counter__0\(5)
    );
\length_counter_1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(2),
      I1 => \length_counter_1_reg__0\(2),
      I2 => \length_counter_1[3]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(3),
      I4 => \^first_word\,
      I5 => dout(3),
      O => \length_counter_1[5]_i_2_n_0\
    );
\length_counter_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(5),
      I1 => \length_counter_1_reg__0\(5),
      I2 => \length_counter_1[6]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(6),
      I4 => \^first_word\,
      I5 => dout(6),
      O => \next_length_counter__0\(6)
    );
\length_counter_1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(3),
      I1 => \length_counter_1_reg__0\(3),
      I2 => \length_counter_1[4]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(4),
      I4 => \^first_word\,
      I5 => dout(4),
      O => \length_counter_1[6]_i_2_n_0\
    );
\length_counter_1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(6),
      I1 => \length_counter_1_reg__0\(6),
      I2 => \length_counter_1[7]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(7),
      I4 => \^first_word\,
      I5 => dout(7),
      O => \next_length_counter__0\(7)
    );
\length_counter_1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(4),
      I1 => \length_counter_1_reg__0\(4),
      I2 => \length_counter_1[5]_i_2_n_0\,
      I3 => \length_counter_1_reg__0\(5),
      I4 => \^first_word\,
      I5 => dout(5),
      O => \length_counter_1[7]_i_2_n_0\
    );
\length_counter_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__0\(0),
      Q => \length_counter_1_reg__0\(0),
      R => SR(0)
    );
\length_counter_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \length_counter_1[1]_i_1_n_0\,
      Q => \length_counter_1_reg__0\(1),
      R => SR(0)
    );
\length_counter_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__0\(2),
      Q => \length_counter_1_reg__0\(2),
      R => SR(0)
    );
\length_counter_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__0\(3),
      Q => \length_counter_1_reg__0\(3),
      R => SR(0)
    );
\length_counter_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__0\(4),
      Q => \length_counter_1_reg__0\(4),
      R => SR(0)
    );
\length_counter_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__0\(5),
      Q => \length_counter_1_reg__0\(5),
      R => SR(0)
    );
\length_counter_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__0\(6),
      Q => \length_counter_1_reg__0\(6),
      R => SR(0)
    );
\length_counter_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_mi_word_reg_0(0),
      D => \next_length_counter__0\(7),
      Q => \length_counter_1_reg__0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_upsizer is
  port (
    \USE_RTL_LENGTH.first_mi_word_q\ : out STD_LOGIC;
    first_word : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\ : out STD_LOGIC;
    use_wrap_buffer_reg_0 : out STD_LOGIC;
    wrap_buffer_available : out STD_LOGIC;
    use_wrap_buffer_reg_1 : out STD_LOGIC;
    use_wrap_buffer_reg_2 : out STD_LOGIC;
    \USE_RTL_LENGTH.length_counter_q_reg[6]_0\ : out STD_LOGIC;
    use_wrap_buffer_reg_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \pre_next_word_1_reg[2]_0\ : out STD_LOGIC;
    \pre_next_word_1_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pre_next_word_1_reg[1]_0\ : out STD_LOGIC;
    \pre_next_word_1_reg[0]_0\ : out STD_LOGIC;
    \rid_wrap_buffer_reg[3]_0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \current_word_1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \storage_data2_reg[38]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ARESET : in STD_LOGIC;
    \USE_RTL_LENGTH.length_counter_q_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 70 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrap_buffer_available_reg_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \pre_next_word_1_reg[2]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word_reg_0 : in STD_LOGIC;
    \storage_data2_reg[3]\ : in STD_LOGIC;
    use_wrap_buffer_reg_4 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \storage_data1_reg[38]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pre_next_word_1_reg[2]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \current_word_1_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rid_wrap_buffer_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_upsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_upsizer is
  signal M_AXI_RDATA_I : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\ : STD_LOGIC;
  signal \^use_rtl_length.first_mi_word_q\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^use_rtl_length.length_counter_q_reg[6]_0\ : STD_LOGIC;
  signal \^current_word_1_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^first_word\ : STD_LOGIC;
  signal first_word_i_3_n_0 : STD_LOGIC;
  signal \^pre_next_word_1_reg[2]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rid_wrap_buffer : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rresp_wrap_buffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal use_wrap_buffer_i_1_n_0 : STD_LOGIC;
  signal \^use_wrap_buffer_reg_0\ : STD_LOGIC;
  signal \^use_wrap_buffer_reg_3\ : STD_LOGIC;
  signal \^wrap_buffer_available\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_2__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[0]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[2]_i_2__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[3]_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \storage_data1[1]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \storage_data1[2]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \storage_data1[35]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \storage_data1[36]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \storage_data1[37]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \storage_data1[38]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \storage_data2[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \storage_data2[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \storage_data2[35]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \storage_data2[36]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \storage_data2[37]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \storage_data2[38]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of use_wrap_buffer_i_3 : label is "soft_lutpair61";
begin
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\ <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\;
  \USE_RTL_LENGTH.first_mi_word_q\ <= \^use_rtl_length.first_mi_word_q\;
  \USE_RTL_LENGTH.length_counter_q_reg[6]_0\ <= \^use_rtl_length.length_counter_q_reg[6]_0\;
  \current_word_1_reg[2]_0\(2 downto 0) <= \^current_word_1_reg[2]_0\(2 downto 0);
  first_word <= \^first_word\;
  \pre_next_word_1_reg[2]_1\(2 downto 0) <= \^pre_next_word_1_reg[2]_1\(2 downto 0);
  use_wrap_buffer_reg_0 <= \^use_wrap_buffer_reg_0\;
  use_wrap_buffer_reg_3 <= \^use_wrap_buffer_reg_3\;
  wrap_buffer_available <= \^wrap_buffer_available\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000DFFFFFF"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\,
      I1 => \^use_wrap_buffer_reg_0\,
      I2 => \FSM_onehot_state_reg[0]_0\,
      I3 => \FSM_onehot_state_reg[3]_0\,
      I4 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\,
      I5 => \FSM_onehot_state_reg[0]_1\,
      O => D(0)
    );
\FSM_onehot_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA000000"
    )
        port map (
      I0 => \^use_wrap_buffer_reg_0\,
      I1 => \FSM_onehot_state_reg[3]\(0),
      I2 => \FSM_onehot_state_reg[3]_0\,
      I3 => \FSM_onehot_state_reg[1]_0\(1),
      I4 => \FSM_onehot_state_reg[3]_1\,
      O => \FSM_onehot_state_reg[1]\(0)
    );
\FSM_onehot_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00FFFFEA00EA00"
    )
        port map (
      I0 => \^use_wrap_buffer_reg_0\,
      I1 => \FSM_onehot_state_reg[3]\(0),
      I2 => \FSM_onehot_state_reg[3]_0\,
      I3 => \FSM_onehot_state_reg[1]_0\(2),
      I4 => \FSM_onehot_state_reg[3]_1\,
      I5 => \FSM_onehot_state_reg[1]_0\(0),
      O => \FSM_onehot_state_reg[1]\(1)
    );
\FSM_onehot_state[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0222AAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[1]_0\(1),
      I1 => \^use_wrap_buffer_reg_0\,
      I2 => \FSM_onehot_state_reg[3]\(0),
      I3 => \FSM_onehot_state_reg[3]_0\,
      I4 => \FSM_onehot_state_reg[3]_1\,
      O => \FSM_onehot_state_reg[1]\(2)
    );
\FSM_onehot_state[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^use_wrap_buffer_reg_0\,
      I1 => \FSM_onehot_state_reg[3]\(0),
      I2 => \FSM_onehot_state_reg[3]_0\,
      O => use_wrap_buffer_reg_2
    );
\M_AXI_RDATA_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(3),
      Q => M_AXI_RDATA_I(0),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(13),
      Q => M_AXI_RDATA_I(10),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(14),
      Q => M_AXI_RDATA_I(11),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(15),
      Q => M_AXI_RDATA_I(12),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(16),
      Q => M_AXI_RDATA_I(13),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(17),
      Q => M_AXI_RDATA_I(14),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(18),
      Q => M_AXI_RDATA_I(15),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(19),
      Q => M_AXI_RDATA_I(16),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(20),
      Q => M_AXI_RDATA_I(17),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(21),
      Q => M_AXI_RDATA_I(18),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(22),
      Q => M_AXI_RDATA_I(19),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(4),
      Q => M_AXI_RDATA_I(1),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(23),
      Q => M_AXI_RDATA_I(20),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(24),
      Q => M_AXI_RDATA_I(21),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(25),
      Q => M_AXI_RDATA_I(22),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(26),
      Q => M_AXI_RDATA_I(23),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(27),
      Q => M_AXI_RDATA_I(24),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(28),
      Q => M_AXI_RDATA_I(25),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(29),
      Q => M_AXI_RDATA_I(26),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(30),
      Q => M_AXI_RDATA_I(27),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(31),
      Q => M_AXI_RDATA_I(28),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(32),
      Q => M_AXI_RDATA_I(29),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(5),
      Q => M_AXI_RDATA_I(2),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(33),
      Q => M_AXI_RDATA_I(30),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(34),
      Q => M_AXI_RDATA_I(31),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(35),
      Q => M_AXI_RDATA_I(32),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(36),
      Q => M_AXI_RDATA_I(33),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(37),
      Q => M_AXI_RDATA_I(34),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(38),
      Q => M_AXI_RDATA_I(35),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(39),
      Q => M_AXI_RDATA_I(36),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(40),
      Q => M_AXI_RDATA_I(37),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(41),
      Q => M_AXI_RDATA_I(38),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(42),
      Q => M_AXI_RDATA_I(39),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(6),
      Q => M_AXI_RDATA_I(3),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(43),
      Q => M_AXI_RDATA_I(40),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(44),
      Q => M_AXI_RDATA_I(41),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(45),
      Q => M_AXI_RDATA_I(42),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(46),
      Q => M_AXI_RDATA_I(43),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(47),
      Q => M_AXI_RDATA_I(44),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(48),
      Q => M_AXI_RDATA_I(45),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(49),
      Q => M_AXI_RDATA_I(46),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(50),
      Q => M_AXI_RDATA_I(47),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(51),
      Q => M_AXI_RDATA_I(48),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(52),
      Q => M_AXI_RDATA_I(49),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(7),
      Q => M_AXI_RDATA_I(4),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(53),
      Q => M_AXI_RDATA_I(50),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(54),
      Q => M_AXI_RDATA_I(51),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(55),
      Q => M_AXI_RDATA_I(52),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(56),
      Q => M_AXI_RDATA_I(53),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(57),
      Q => M_AXI_RDATA_I(54),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(58),
      Q => M_AXI_RDATA_I(55),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(59),
      Q => M_AXI_RDATA_I(56),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(60),
      Q => M_AXI_RDATA_I(57),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(61),
      Q => M_AXI_RDATA_I(58),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(62),
      Q => M_AXI_RDATA_I(59),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(8),
      Q => M_AXI_RDATA_I(5),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(63),
      Q => M_AXI_RDATA_I(60),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(64),
      Q => M_AXI_RDATA_I(61),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(65),
      Q => M_AXI_RDATA_I(62),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(66),
      Q => M_AXI_RDATA_I(63),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(9),
      Q => M_AXI_RDATA_I(6),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(10),
      Q => M_AXI_RDATA_I(7),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(11),
      Q => M_AXI_RDATA_I(8),
      R => ARESET
    );
\M_AXI_RDATA_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(12),
      Q => M_AXI_RDATA_I(9),
      R => ARESET
    );
\USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000FFFF"
    )
        port map (
      I0 => \^use_wrap_buffer_reg_0\,
      I1 => \FSM_onehot_state_reg[3]\(0),
      I2 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\,
      I3 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\,
      I4 => \FSM_onehot_state_reg[3]_0\,
      O => use_wrap_buffer_reg_1
    );
\USE_RTL_LENGTH.first_mi_word_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_LENGTH.length_counter_q_reg[7]_0\,
      D => Q(0),
      Q => \^use_rtl_length.first_mi_word_q\,
      S => ARESET
    );
\USE_RTL_LENGTH.length_counter_q[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \pre_next_word_1_reg[2]_2\(0),
      O => \USE_RTL_LENGTH.length_counter_q[0]_i_1__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I1 => \pre_next_word_1_reg[2]_2\(1),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \pre_next_word_1_reg[2]_2\(0),
      O => \USE_RTL_LENGTH.length_counter_q[1]_i_1__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA051111FA05"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q[2]_i_2__0_n_0\,
      I1 => \pre_next_word_1_reg[2]_2\(1),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \pre_next_word_1_reg[2]_2\(2),
      O => \USE_RTL_LENGTH.length_counter_q[2]_i_1__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]_2\(0),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      O => \USE_RTL_LENGTH.length_counter_q[2]_i_2__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      I1 => \pre_next_word_1_reg[2]_2\(3),
      I2 => \pre_next_word_1_reg[2]_2\(2),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I5 => \USE_RTL_LENGTH.length_counter_q[3]_i_2__0_n_0\,
      O => \USE_RTL_LENGTH.length_counter_q[3]_i_1__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I1 => \pre_next_word_1_reg[2]_2\(1),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \pre_next_word_1_reg[2]_2\(0),
      O => \USE_RTL_LENGTH.length_counter_q[3]_i_2__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]_2\(3),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      I2 => \USE_RTL_LENGTH.length_counter_q[4]_i_2__0_n_0\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \pre_next_word_1_reg[2]_2\(4),
      O => \USE_RTL_LENGTH.length_counter_q[4]_i_1__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q[2]_i_2__0_n_0\,
      I1 => \pre_next_word_1_reg[2]_2\(1),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \pre_next_word_1_reg[2]_2\(2),
      O => \USE_RTL_LENGTH.length_counter_q[4]_i_2__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF2E33D1CC1D00"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \pre_next_word_1_reg[2]_2\(4),
      I3 => \USE_RTL_LENGTH.length_counter_q[5]_i_2__0_n_0\,
      I4 => \pre_next_word_1_reg[2]_2\(5),
      I5 => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      O => \USE_RTL_LENGTH.length_counter_q[5]_i_1__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \pre_next_word_1_reg[2]_2\(2),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I2 => \USE_RTL_LENGTH.length_counter_q[3]_i_2__0_n_0\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \pre_next_word_1_reg[2]_2\(3),
      O => \USE_RTL_LENGTH.length_counter_q[5]_i_2__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q[7]_i_2__0_n_0\,
      I1 => \pre_next_word_1_reg[2]_2\(6),
      I2 => \^use_rtl_length.first_mi_word_q\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      O => \USE_RTL_LENGTH.length_counter_q[6]_i_1__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2332ECCD1001D"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \pre_next_word_1_reg[2]_2\(6),
      I3 => \USE_RTL_LENGTH.length_counter_q[7]_i_2__0_n_0\,
      I4 => \pre_next_word_1_reg[2]_2\(7),
      I5 => \USE_RTL_LENGTH.length_counter_q_reg\(7),
      O => \USE_RTL_LENGTH.length_counter_q[7]_i_1__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFCFAFAF"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      I1 => \pre_next_word_1_reg[2]_2\(5),
      I2 => \USE_RTL_LENGTH.length_counter_q[5]_i_2__0_n_0\,
      I3 => \pre_next_word_1_reg[2]_2\(4),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      O => \USE_RTL_LENGTH.length_counter_q[7]_i_2__0_n_0\
    );
\USE_RTL_LENGTH.length_counter_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_LENGTH.length_counter_q_reg[7]_0\,
      D => \USE_RTL_LENGTH.length_counter_q[0]_i_1__0_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_LENGTH.length_counter_q_reg[7]_0\,
      D => \USE_RTL_LENGTH.length_counter_q[1]_i_1__0_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_LENGTH.length_counter_q_reg[7]_0\,
      D => \USE_RTL_LENGTH.length_counter_q[2]_i_1__0_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_LENGTH.length_counter_q_reg[7]_0\,
      D => \USE_RTL_LENGTH.length_counter_q[3]_i_1__0_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_LENGTH.length_counter_q_reg[7]_0\,
      D => \USE_RTL_LENGTH.length_counter_q[4]_i_1__0_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_LENGTH.length_counter_q_reg[7]_0\,
      D => \USE_RTL_LENGTH.length_counter_q[5]_i_1__0_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_LENGTH.length_counter_q_reg[7]_0\,
      D => \USE_RTL_LENGTH.length_counter_q[6]_i_1__0_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \USE_RTL_LENGTH.length_counter_q_reg[7]_0\,
      D => \USE_RTL_LENGTH.length_counter_q[7]_i_1__0_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(7),
      R => ARESET
    );
\current_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \current_word_1_reg[2]_1\(0),
      Q => \^current_word_1_reg[2]_0\(0),
      R => ARESET
    );
\current_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \current_word_1_reg[2]_1\(1),
      Q => \^current_word_1_reg[2]_0\(1),
      R => ARESET
    );
\current_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \current_word_1_reg[2]_1\(2),
      Q => \^current_word_1_reg[2]_0\(2),
      R => ARESET
    );
first_word_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141414100000041"
    )
        port map (
      I0 => first_word_reg_0,
      I1 => \pre_next_word_1_reg[2]_2\(8),
      I2 => first_word_i_3_n_0,
      I3 => \^wrap_buffer_available\,
      I4 => \^use_rtl_length.length_counter_q_reg[6]_0\,
      I5 => \^use_wrap_buffer_reg_0\,
      O => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\
    );
first_word_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^current_word_1_reg[2]_0\(2),
      I1 => \pre_next_word_1_reg[2]_2\(13),
      I2 => \^first_word\,
      I3 => \pre_next_word_1_reg[2]_2\(12),
      O => first_word_i_3_n_0
    );
first_word_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFF3FFE2"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \pre_next_word_1_reg[2]_2\(6),
      I3 => \USE_RTL_LENGTH.length_counter_q[7]_i_2__0_n_0\,
      I4 => \USE_RTL_LENGTH.length_counter_q_reg\(7),
      I5 => \pre_next_word_1_reg[2]_2\(7),
      O => \^use_rtl_length.length_counter_q_reg[6]_0\
    );
first_word_reg: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\,
      Q => \^first_word\,
      S => ARESET
    );
\pre_next_word_1[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => \^pre_next_word_1_reg[2]_1\(2),
      I1 => \pre_next_word_1_reg[2]_2\(13),
      I2 => \^first_word\,
      I3 => \pre_next_word_1_reg[2]_2\(11),
      O => \pre_next_word_1_reg[2]_0\
    );
\pre_next_word_1[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^pre_next_word_1_reg[2]_1\(1),
      I1 => \pre_next_word_1_reg[2]_2\(13),
      I2 => \^first_word\,
      I3 => \pre_next_word_1_reg[2]_2\(10),
      O => \pre_next_word_1_reg[1]_0\
    );
\pre_next_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \pre_next_word_1_reg[2]_3\(0),
      Q => \^pre_next_word_1_reg[2]_1\(0),
      R => ARESET
    );
\pre_next_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \pre_next_word_1_reg[2]_3\(1),
      Q => \^pre_next_word_1_reg[2]_1\(1),
      R => ARESET
    );
\pre_next_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \pre_next_word_1_reg[2]_3\(2),
      Q => \^pre_next_word_1_reg[2]_1\(2),
      R => ARESET
    );
\rid_wrap_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(67),
      Q => rid_wrap_buffer(0),
      R => ARESET
    );
\rid_wrap_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(68),
      Q => rid_wrap_buffer(1),
      R => ARESET
    );
\rid_wrap_buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(69),
      Q => rid_wrap_buffer(2),
      R => ARESET
    );
\rid_wrap_buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(70),
      Q => rid_wrap_buffer(3),
      R => ARESET
    );
\rresp_wrap_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(1),
      Q => rresp_wrap_buffer(0),
      R => ARESET
    );
\rresp_wrap_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \rid_wrap_buffer_reg[3]_1\(0),
      D => Q(2),
      Q => rresp_wrap_buffer(1),
      R => ARESET
    );
s_ready_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08000000000000"
    )
        port map (
      I0 => s_ready_i_reg(0),
      I1 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\,
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => \FSM_onehot_state_reg[0]_0\,
      I4 => \FSM_onehot_state_reg[3]_0\,
      I5 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\,
      O => \FSM_onehot_state_reg[0]\
    );
\storage_data1[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \storage_data1_reg[38]\(0),
      I1 => \FSM_onehot_state_reg[1]_0\(0),
      I2 => rresp_wrap_buffer(0),
      I3 => \^use_wrap_buffer_reg_0\,
      I4 => Q(1),
      O => \storage_data2_reg[38]\(0)
    );
\storage_data1[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \storage_data1_reg[38]\(1),
      I1 => \FSM_onehot_state_reg[1]_0\(0),
      I2 => rresp_wrap_buffer(1),
      I3 => \^use_wrap_buffer_reg_0\,
      I4 => Q(2),
      O => \storage_data2_reg[38]\(1)
    );
\storage_data1[35]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \storage_data1_reg[38]\(2),
      I1 => \FSM_onehot_state_reg[1]_0\(0),
      I2 => rid_wrap_buffer(0),
      I3 => \^use_wrap_buffer_reg_0\,
      I4 => Q(67),
      O => \storage_data2_reg[38]\(2)
    );
\storage_data1[36]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \storage_data1_reg[38]\(3),
      I1 => \FSM_onehot_state_reg[1]_0\(0),
      I2 => rid_wrap_buffer(1),
      I3 => \^use_wrap_buffer_reg_0\,
      I4 => Q(68),
      O => \storage_data2_reg[38]\(3)
    );
\storage_data1[37]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \storage_data1_reg[38]\(4),
      I1 => \FSM_onehot_state_reg[1]_0\(0),
      I2 => rid_wrap_buffer(2),
      I3 => \^use_wrap_buffer_reg_0\,
      I4 => Q(69),
      O => \storage_data2_reg[38]\(4)
    );
\storage_data1[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \storage_data1_reg[38]\(5),
      I1 => \FSM_onehot_state_reg[1]_0\(0),
      I2 => rid_wrap_buffer(3),
      I3 => \^use_wrap_buffer_reg_0\,
      I4 => Q(70),
      O => \storage_data2_reg[38]\(5)
    );
\storage_data2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(7),
      I1 => M_AXI_RDATA_I(39),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(10),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(42),
      O => \rid_wrap_buffer_reg[3]_0\(9)
    );
\storage_data2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(8),
      I1 => M_AXI_RDATA_I(40),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(11),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(43),
      O => \rid_wrap_buffer_reg[3]_0\(10)
    );
\storage_data2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(9),
      I1 => M_AXI_RDATA_I(41),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(12),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(44),
      O => \rid_wrap_buffer_reg[3]_0\(11)
    );
\storage_data2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(10),
      I1 => M_AXI_RDATA_I(42),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(13),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(45),
      O => \rid_wrap_buffer_reg[3]_0\(12)
    );
\storage_data2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(11),
      I1 => M_AXI_RDATA_I(43),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(14),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(46),
      O => \rid_wrap_buffer_reg[3]_0\(13)
    );
\storage_data2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(12),
      I1 => M_AXI_RDATA_I(44),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(15),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(47),
      O => \rid_wrap_buffer_reg[3]_0\(14)
    );
\storage_data2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(13),
      I1 => M_AXI_RDATA_I(45),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(16),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(48),
      O => \rid_wrap_buffer_reg[3]_0\(15)
    );
\storage_data2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(14),
      I1 => M_AXI_RDATA_I(46),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(17),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(49),
      O => \rid_wrap_buffer_reg[3]_0\(16)
    );
\storage_data2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(15),
      I1 => M_AXI_RDATA_I(47),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(18),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(50),
      O => \rid_wrap_buffer_reg[3]_0\(17)
    );
\storage_data2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(16),
      I1 => M_AXI_RDATA_I(48),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(19),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(51),
      O => \rid_wrap_buffer_reg[3]_0\(18)
    );
\storage_data2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rresp_wrap_buffer(0),
      I1 => \^use_wrap_buffer_reg_0\,
      I2 => Q(1),
      O => \rid_wrap_buffer_reg[3]_0\(0)
    );
\storage_data2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(17),
      I1 => M_AXI_RDATA_I(49),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(20),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(52),
      O => \rid_wrap_buffer_reg[3]_0\(19)
    );
\storage_data2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(18),
      I1 => M_AXI_RDATA_I(50),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(21),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(53),
      O => \rid_wrap_buffer_reg[3]_0\(20)
    );
\storage_data2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(19),
      I1 => M_AXI_RDATA_I(51),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(22),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(54),
      O => \rid_wrap_buffer_reg[3]_0\(21)
    );
\storage_data2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(20),
      I1 => M_AXI_RDATA_I(52),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(23),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(55),
      O => \rid_wrap_buffer_reg[3]_0\(22)
    );
\storage_data2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(21),
      I1 => M_AXI_RDATA_I(53),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(24),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(56),
      O => \rid_wrap_buffer_reg[3]_0\(23)
    );
\storage_data2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(22),
      I1 => M_AXI_RDATA_I(54),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(25),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(57),
      O => \rid_wrap_buffer_reg[3]_0\(24)
    );
\storage_data2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(23),
      I1 => M_AXI_RDATA_I(55),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(26),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(58),
      O => \rid_wrap_buffer_reg[3]_0\(25)
    );
\storage_data2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(24),
      I1 => M_AXI_RDATA_I(56),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(27),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(59),
      O => \rid_wrap_buffer_reg[3]_0\(26)
    );
\storage_data2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(25),
      I1 => M_AXI_RDATA_I(57),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(28),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(60),
      O => \rid_wrap_buffer_reg[3]_0\(27)
    );
\storage_data2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(26),
      I1 => M_AXI_RDATA_I(58),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(29),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(61),
      O => \rid_wrap_buffer_reg[3]_0\(28)
    );
\storage_data2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rresp_wrap_buffer(1),
      I1 => \^use_wrap_buffer_reg_0\,
      I2 => Q(2),
      O => \rid_wrap_buffer_reg[3]_0\(1)
    );
\storage_data2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(27),
      I1 => M_AXI_RDATA_I(59),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(30),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(62),
      O => \rid_wrap_buffer_reg[3]_0\(29)
    );
\storage_data2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(28),
      I1 => M_AXI_RDATA_I(60),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(31),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(63),
      O => \rid_wrap_buffer_reg[3]_0\(30)
    );
\storage_data2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(29),
      I1 => M_AXI_RDATA_I(61),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(32),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(64),
      O => \rid_wrap_buffer_reg[3]_0\(31)
    );
\storage_data2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(30),
      I1 => M_AXI_RDATA_I(62),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(33),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(65),
      O => \rid_wrap_buffer_reg[3]_0\(32)
    );
\storage_data2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(31),
      I1 => M_AXI_RDATA_I(63),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(34),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(66),
      O => \rid_wrap_buffer_reg[3]_0\(33)
    );
\storage_data2[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rid_wrap_buffer(0),
      I1 => \^use_wrap_buffer_reg_0\,
      I2 => Q(67),
      O => \rid_wrap_buffer_reg[3]_0\(34)
    );
\storage_data2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rid_wrap_buffer(1),
      I1 => \^use_wrap_buffer_reg_0\,
      I2 => Q(68),
      O => \rid_wrap_buffer_reg[3]_0\(35)
    );
\storage_data2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rid_wrap_buffer(2),
      I1 => \^use_wrap_buffer_reg_0\,
      I2 => Q(69),
      O => \rid_wrap_buffer_reg[3]_0\(36)
    );
\storage_data2[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rid_wrap_buffer(3),
      I1 => \^use_wrap_buffer_reg_0\,
      I2 => Q(70),
      O => \rid_wrap_buffer_reg[3]_0\(37)
    );
\storage_data2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(0),
      I1 => M_AXI_RDATA_I(32),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(3),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(35),
      O => \rid_wrap_buffer_reg[3]_0\(2)
    );
\storage_data2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(1),
      I1 => M_AXI_RDATA_I(33),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(4),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(36),
      O => \rid_wrap_buffer_reg[3]_0\(3)
    );
\storage_data2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(2),
      I1 => M_AXI_RDATA_I(34),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(5),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(37),
      O => \rid_wrap_buffer_reg[3]_0\(4)
    );
\storage_data2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(3),
      I1 => M_AXI_RDATA_I(35),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(6),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(38),
      O => \rid_wrap_buffer_reg[3]_0\(5)
    );
\storage_data2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(4),
      I1 => M_AXI_RDATA_I(36),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(7),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(39),
      O => \rid_wrap_buffer_reg[3]_0\(6)
    );
\storage_data2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(5),
      I1 => M_AXI_RDATA_I(37),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(8),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(40),
      O => \rid_wrap_buffer_reg[3]_0\(7)
    );
\storage_data2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => M_AXI_RDATA_I(6),
      I1 => M_AXI_RDATA_I(38),
      I2 => \^use_wrap_buffer_reg_0\,
      I3 => Q(9),
      I4 => \storage_data2_reg[3]\,
      I5 => Q(41),
      O => \rid_wrap_buffer_reg[3]_0\(8)
    );
use_wrap_buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F7F5F500030000"
    )
        port map (
      I0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\,
      I1 => use_wrap_buffer_reg_4,
      I2 => \^use_wrap_buffer_reg_3\,
      I3 => \^use_rtl_length.length_counter_q_reg[6]_0\,
      I4 => \^wrap_buffer_available\,
      I5 => \^use_wrap_buffer_reg_0\,
      O => use_wrap_buffer_i_1_n_0
    );
use_wrap_buffer_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \^use_wrap_buffer_reg_0\,
      I1 => \FSM_onehot_state_reg[3]\(0),
      I2 => \FSM_onehot_state_reg[3]_0\,
      I3 => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\,
      O => \^use_wrap_buffer_reg_3\
    );
use_wrap_buffer_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => \^pre_next_word_1_reg[2]_1\(0),
      I1 => \pre_next_word_1_reg[2]_2\(13),
      I2 => \^first_word\,
      I3 => \pre_next_word_1_reg[2]_2\(9),
      O => \pre_next_word_1_reg[0]_0\
    );
use_wrap_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => use_wrap_buffer_i_1_n_0,
      Q => \^use_wrap_buffer_reg_0\,
      R => ARESET
    );
wrap_buffer_available_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_buffer_available_reg_0,
      Q => \^wrap_buffer_available\,
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor is
  port (
    \gen_single_issue.accept_cnt\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_0\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_1\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    empty : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor is
  signal \gen_single_issue.active_target_hot[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]_1\ : STD_LOGIC;
begin
  \gen_single_issue.active_target_hot_reg[0]_1\ <= \^gen_single_issue.active_target_hot_reg[0]_1\;
\FSM_onehot_state[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDDDF"
    )
        port map (
      I0 => \^gen_single_issue.active_target_hot_reg[0]_1\,
      I1 => empty,
      I2 => s_ready_i_reg,
      I3 => S00_AXI_RREADY,
      I4 => s_ready_i_reg_0,
      I5 => s_ready_i_reg_1,
      O => \gen_single_issue.active_target_hot_reg[0]_0\
    );
\gen_single_issue.accept_cnt_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_single_issue.accept_cnt_reg_0\,
      Q => \gen_single_issue.accept_cnt\,
      R => reset
    );
\gen_single_issue.active_target_hot[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_single_issue.active_target_hot_reg[0]_2\(0),
      I1 => \^gen_single_issue.active_target_hot_reg[0]_1\,
      O => \gen_single_issue.active_target_hot[0]_i_1_n_0\
    );
\gen_single_issue.active_target_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_single_issue.active_target_hot[0]_i_1_n_0\,
      Q => \^gen_single_issue.active_target_hot_reg[0]_1\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized0\ is
  port (
    \gen_single_issue.accept_cnt\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_0\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_single_issue.active_target_hot_reg[0]_1\ : in STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized0\ : entity is "axi_interconnect_v1_7_15_si_transactor";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized0\ is
  signal \gen_single_issue.active_target_hot[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]_0\ : STD_LOGIC;
begin
  \gen_single_issue.active_target_hot_reg[0]_0\ <= \^gen_single_issue.active_target_hot_reg[0]_0\;
\gen_single_issue.accept_cnt_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_single_issue.accept_cnt_reg_0\,
      Q => \gen_single_issue.accept_cnt\,
      R => reset
    );
\gen_single_issue.active_target_hot[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEE0"
    )
        port map (
      I0 => Q(1),
      I1 => \gen_single_issue.active_target_hot_reg[0]_1\,
      I2 => \gen_single_issue.active_target_hot_reg[0]_2\(0),
      I3 => Q(0),
      I4 => \^gen_single_issue.active_target_hot_reg[0]_0\,
      O => \gen_single_issue.active_target_hot[0]_i_1_n_0\
    );
\gen_single_issue.active_target_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_single_issue.active_target_hot[0]_i_1_n_0\,
      Q => \^gen_single_issue.active_target_hot_reg[0]_0\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized1\ is
  port (
    \gen_single_issue.accept_cnt\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_0\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_1\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    \FSM_onehot_state[3]_i_4__1\ : in STD_LOGIC;
    \FSM_onehot_state[3]_i_4__1_0\ : in STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    \FSM_onehot_state[3]_i_4__1_1\ : in STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized1\ : entity is "axi_interconnect_v1_7_15_si_transactor";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized1\ is
  signal \gen_single_issue.active_target_hot[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]_1\ : STD_LOGIC;
begin
  \gen_single_issue.active_target_hot_reg[0]_1\ <= \^gen_single_issue.active_target_hot_reg[0]_1\;
\FSM_onehot_state[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200000"
    )
        port map (
      I0 => \^gen_single_issue.active_target_hot_reg[0]_1\,
      I1 => \FSM_onehot_state[3]_i_4__1\,
      I2 => \FSM_onehot_state[3]_i_4__1_0\,
      I3 => S01_AXI_RREADY,
      I4 => \FSM_onehot_state[3]_i_4__1_1\,
      O => \gen_single_issue.active_target_hot_reg[0]_0\
    );
\gen_single_issue.accept_cnt_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_single_issue.accept_cnt_reg_0\,
      Q => \gen_single_issue.accept_cnt\,
      R => reset
    );
\gen_single_issue.active_target_hot[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_single_issue.active_target_hot_reg[0]_2\(0),
      I1 => \^gen_single_issue.active_target_hot_reg[0]_1\,
      O => \gen_single_issue.active_target_hot[0]_i_1_n_0\
    );
\gen_single_issue.active_target_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_single_issue.active_target_hot[0]_i_1_n_0\,
      Q => \^gen_single_issue.active_target_hot_reg[0]_1\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized2\ is
  port (
    \gen_single_issue.accept_cnt\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_0\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_single_issue.active_target_hot_reg[0]_1\ : in STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized2\ : entity is "axi_interconnect_v1_7_15_si_transactor";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized2\ is
  signal \gen_single_issue.active_target_hot[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]_0\ : STD_LOGIC;
begin
  \gen_single_issue.active_target_hot_reg[0]_0\ <= \^gen_single_issue.active_target_hot_reg[0]_0\;
\gen_single_issue.accept_cnt_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_single_issue.accept_cnt_reg_0\,
      Q => \gen_single_issue.accept_cnt\,
      R => reset
    );
\gen_single_issue.active_target_hot[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEE0"
    )
        port map (
      I0 => Q(1),
      I1 => \gen_single_issue.active_target_hot_reg[0]_1\,
      I2 => \gen_single_issue.active_target_hot_reg[0]_2\(0),
      I3 => Q(0),
      I4 => \^gen_single_issue.active_target_hot_reg[0]_0\,
      O => \gen_single_issue.active_target_hot[0]_i_1_n_0\
    );
\gen_single_issue.active_target_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_single_issue.active_target_hot[0]_i_1_n_0\,
      Q => \^gen_single_issue.active_target_hot_reg[0]_0\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter is
  port (
    \m_ready_d_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[0]_0\ : out STD_LOGIC;
    \m_ready_d_reg[1]_2\ : out STD_LOGIC;
    \gen_single_issue.accept_cnt_reg\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    split_ongoing_reg : in STD_LOGIC;
    S_AXI_AREADY_I_reg : in STD_LOGIC;
    reset : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_1\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt\ : in STD_LOGIC;
    \m_ready_d_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_ready_d[1]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cmd_push_block_i_2 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of split_ongoing_i_1 : label is "soft_lutpair46";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
S_AXI_AREADY_I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE00000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_single_issue.accept_cnt_reg\,
      I2 => \gen_single_issue.accept_cnt_reg_0\(0),
      I3 => \^q\(0),
      I4 => split_ongoing_reg,
      I5 => S_AXI_AREADY_I_reg,
      O => \m_ready_d_reg[1]_0\
    );
cmd_push_block_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_single_issue.accept_cnt_reg_0\(0),
      I2 => \gen_single_issue.accept_cnt_reg\,
      I3 => \^q\(1),
      O => \m_ready_d_reg[0]_0\
    );
\gen_single_issue.accept_cnt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD55FCFCFC00"
    )
        port map (
      I0 => \gen_single_issue.accept_cnt_reg_1\,
      I1 => \^q\(1),
      I2 => \gen_single_issue.accept_cnt_reg\,
      I3 => \gen_single_issue.accept_cnt_reg_0\(0),
      I4 => \^q\(0),
      I5 => \gen_single_issue.accept_cnt\,
      O => \m_ready_d_reg[1]_2\
    );
\m_ready_d[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEAA"
    )
        port map (
      I0 => reset,
      I1 => \^q\(1),
      I2 => \gen_single_issue.accept_cnt_reg\,
      I3 => \gen_single_issue.accept_cnt_reg_0\(0),
      I4 => \^q\(0),
      O => \m_ready_d[1]_i_1__0_n_0\
    );
\m_ready_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \m_ready_d_reg[1]_3\(0),
      Q => \^q\(0),
      R => \m_ready_d[1]_i_1__0_n_0\
    );
\m_ready_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \m_ready_d_reg[1]_3\(1),
      Q => \^q\(1),
      R => \m_ready_d[1]_i_1__0_n_0\
    );
split_ongoing_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_single_issue.accept_cnt_reg\,
      I2 => \gen_single_issue.accept_cnt_reg_0\(0),
      I3 => \^q\(0),
      I4 => split_ongoing_reg,
      O => \m_ready_d_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_50 is
  port (
    \m_ready_d_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sf_cb_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[1]_2\ : out STD_LOGIC;
    \gen_single_issue.accept_cnt_reg\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sc_sf_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg : in STD_LOGIC;
    reset : in STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_1\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt\ : in STD_LOGIC;
    \m_ready_d_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_50 : entity is "axi_interconnect_v1_7_15_splitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_50 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_ready_d[1]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_push_block_i_2__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \split_ongoing_i_1__0\ : label is "soft_lutpair50";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\S_AXI_AREADY_I_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE00000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_single_issue.accept_cnt_reg\,
      I2 => \gen_single_issue.accept_cnt_reg_0\(0),
      I3 => \^q\(0),
      I4 => sc_sf_awvalid(0),
      I5 => command_ongoing_reg,
      O => \m_ready_d_reg[1]_0\
    );
\cmd_push_block_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_single_issue.accept_cnt_reg_0\(0),
      I2 => \gen_single_issue.accept_cnt_reg\,
      I3 => \^q\(1),
      O => sf_cb_awready(0)
    );
\gen_single_issue.accept_cnt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFEEE0EEE0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_single_issue.accept_cnt_reg\,
      I2 => \gen_single_issue.accept_cnt_reg_0\(0),
      I3 => \^q\(0),
      I4 => \gen_single_issue.accept_cnt_reg_1\,
      I5 => \gen_single_issue.accept_cnt\,
      O => \m_ready_d_reg[1]_2\
    );
\m_ready_d[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEAA"
    )
        port map (
      I0 => reset,
      I1 => \^q\(1),
      I2 => \gen_single_issue.accept_cnt_reg\,
      I3 => \gen_single_issue.accept_cnt_reg_0\(0),
      I4 => \^q\(0),
      O => \m_ready_d[1]_i_1__1_n_0\
    );
\m_ready_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \m_ready_d_reg[1]_3\(0),
      Q => \^q\(0),
      R => \m_ready_d[1]_i_1__1_n_0\
    );
\m_ready_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \m_ready_d_reg[1]_3\(1),
      Q => \^q\(1),
      R => \m_ready_d[1]_i_1__1_n_0\
    );
\split_ongoing_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_single_issue.accept_cnt_reg\,
      I2 => \gen_single_issue.accept_cnt_reg_0\(0),
      I3 => \^q\(0),
      I4 => sc_sf_awvalid(0),
      O => \m_ready_d_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_52 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reset : in STD_LOGIC;
    aa_mi_awtarget_hot : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_52 : entity is "axi_interconnect_v1_7_15_splitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_52 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_ready_d[1]_i_1_n_0\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\m_ready_d[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFAFEAA"
    )
        port map (
      I0 => reset,
      I1 => \^q\(0),
      I2 => aa_mi_awtarget_hot(0),
      I3 => \^q\(1),
      I4 => \m_ready_d_reg[0]_0\,
      O => \m_ready_d[1]_i_1_n_0\
    );
\m_ready_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \m_ready_d[1]_i_1_n_0\
    );
\m_ready_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \m_ready_d[1]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_downsizer is
  port (
    first_mi_word : out STD_LOGIC;
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_select_enc : in STD_LOGIC;
    \storage_data2_reg[0]\ : in STD_LOGIC;
    \current_word_1_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_downsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_downsizer is
  signal S01_AXI_WREADY_INST_0_i_4_n_0 : STD_LOGIC;
  signal \^first_mi_word\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[9]\ : STD_LOGIC;
  signal \length_counter_1[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \length_counter_1[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \length_counter_1[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \length_counter_1[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \length_counter_1[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \length_counter_1[6]_i_2__2_n_0\ : STD_LOGIC;
  signal length_counter_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \next_length_counter__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \length_counter_1[0]_i_1__2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \length_counter_1[1]_i_1__2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \length_counter_1[2]_i_2__2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \length_counter_1[3]_i_2__2\ : label is "soft_lutpair492";
begin
  first_mi_word <= \^first_mi_word\;
  \goreg_dm.dout_i_reg[9]\ <= \^goreg_dm.dout_i_reg[9]\;
S01_AXI_WREADY_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(6),
      I1 => length_counter_1_reg(6),
      I2 => S01_AXI_WREADY_INST_0_i_4_n_0,
      I3 => length_counter_1_reg(7),
      I4 => \^first_mi_word\,
      I5 => dout(7),
      O => \^goreg_dm.dout_i_reg[9]\
    );
S01_AXI_WREADY_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(4),
      I1 => length_counter_1_reg(4),
      I2 => \length_counter_1[5]_i_2__2_n_0\,
      I3 => length_counter_1_reg(5),
      I4 => \^first_mi_word\,
      I5 => dout(5),
      O => S01_AXI_WREADY_INST_0_i_4_n_0
    );
\current_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \current_word_1_reg[2]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\current_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \current_word_1_reg[2]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\current_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \current_word_1_reg[2]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
first_word_reg: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \^goreg_dm.dout_i_reg[9]\,
      Q => \^first_mi_word\,
      S => SR(0)
    );
\length_counter_1[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => \^first_mi_word\,
      I2 => dout(0),
      O => \next_length_counter__1\(0)
    );
\length_counter_1[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => dout(0),
      I2 => length_counter_1_reg(1),
      I3 => \^first_mi_word\,
      I4 => dout(1),
      O => \length_counter_1[1]_i_1__2_n_0\
    );
\length_counter_1[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => dout(1),
      I1 => length_counter_1_reg(1),
      I2 => \length_counter_1[2]_i_2__2_n_0\,
      I3 => length_counter_1_reg(2),
      I4 => \^first_mi_word\,
      I5 => dout(2),
      O => \next_length_counter__1\(2)
    );
\length_counter_1[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => \^first_mi_word\,
      I2 => length_counter_1_reg(0),
      O => \length_counter_1[2]_i_2__2_n_0\
    );
\length_counter_1[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(2),
      I1 => length_counter_1_reg(2),
      I2 => \length_counter_1[3]_i_2__2_n_0\,
      I3 => length_counter_1_reg(3),
      I4 => \^first_mi_word\,
      I5 => dout(3),
      O => \next_length_counter__1\(3)
    );
\length_counter_1[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => dout(0),
      I2 => length_counter_1_reg(1),
      I3 => \^first_mi_word\,
      I4 => dout(1),
      O => \length_counter_1[3]_i_2__2_n_0\
    );
\length_counter_1[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(3),
      I1 => length_counter_1_reg(3),
      I2 => \length_counter_1[4]_i_2__2_n_0\,
      I3 => length_counter_1_reg(4),
      I4 => \^first_mi_word\,
      I5 => dout(4),
      O => \next_length_counter__1\(4)
    );
\length_counter_1[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => dout(1),
      I1 => length_counter_1_reg(1),
      I2 => \length_counter_1[2]_i_2__2_n_0\,
      I3 => length_counter_1_reg(2),
      I4 => \^first_mi_word\,
      I5 => dout(2),
      O => \length_counter_1[4]_i_2__2_n_0\
    );
\length_counter_1[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(4),
      I1 => length_counter_1_reg(4),
      I2 => \length_counter_1[5]_i_2__2_n_0\,
      I3 => length_counter_1_reg(5),
      I4 => \^first_mi_word\,
      I5 => dout(5),
      O => \next_length_counter__1\(5)
    );
\length_counter_1[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(2),
      I1 => length_counter_1_reg(2),
      I2 => \length_counter_1[3]_i_2__2_n_0\,
      I3 => length_counter_1_reg(3),
      I4 => \^first_mi_word\,
      I5 => dout(3),
      O => \length_counter_1[5]_i_2__2_n_0\
    );
\length_counter_1[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(5),
      I1 => length_counter_1_reg(5),
      I2 => \length_counter_1[6]_i_2__2_n_0\,
      I3 => length_counter_1_reg(6),
      I4 => \^first_mi_word\,
      I5 => dout(6),
      O => \next_length_counter__1\(6)
    );
\length_counter_1[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(3),
      I1 => length_counter_1_reg(3),
      I2 => \length_counter_1[4]_i_2__2_n_0\,
      I3 => length_counter_1_reg(4),
      I4 => \^first_mi_word\,
      I5 => dout(4),
      O => \length_counter_1[6]_i_2__2_n_0\
    );
\length_counter_1[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(6),
      I1 => length_counter_1_reg(6),
      I2 => S01_AXI_WREADY_INST_0_i_4_n_0,
      I3 => length_counter_1_reg(7),
      I4 => \^first_mi_word\,
      I5 => dout(7),
      O => \next_length_counter__1\(7)
    );
\length_counter_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \next_length_counter__1\(0),
      Q => length_counter_1_reg(0),
      R => SR(0)
    );
\length_counter_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \length_counter_1[1]_i_1__2_n_0\,
      Q => length_counter_1_reg(1),
      R => SR(0)
    );
\length_counter_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \next_length_counter__1\(2),
      Q => length_counter_1_reg(2),
      R => SR(0)
    );
\length_counter_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \next_length_counter__1\(3),
      Q => length_counter_1_reg(3),
      R => SR(0)
    );
\length_counter_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \next_length_counter__1\(4),
      Q => length_counter_1_reg(4),
      R => SR(0)
    );
\length_counter_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \next_length_counter__1\(5),
      Q => length_counter_1_reg(5),
      R => SR(0)
    );
\length_counter_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \next_length_counter__1\(6),
      Q => length_counter_1_reg(6),
      R => SR(0)
    );
\length_counter_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \next_length_counter__1\(7),
      Q => length_counter_1_reg(7),
      R => SR(0)
    );
\storage_data2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[9]\,
      I1 => m_select_enc,
      I2 => \storage_data2_reg[0]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_downsizer_19 is
  port (
    first_mi_word : out STD_LOGIC;
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_downsizer_19 : entity is "axi_interconnect_v1_7_15_w_downsizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_downsizer_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_downsizer_19 is
  signal S00_AXI_WREADY_INST_0_i_5_n_0 : STD_LOGIC;
  signal \^first_mi_word\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[9]\ : STD_LOGIC;
  signal \length_counter_1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \length_counter_1[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \length_counter_1[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \length_counter_1[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \length_counter_1[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \length_counter_1[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \length_counter_1_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_length_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \length_counter_1[0]_i_1__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \length_counter_1[1]_i_1__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \length_counter_1[2]_i_2__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \length_counter_1[3]_i_2__1\ : label is "soft_lutpair330";
begin
  first_mi_word <= \^first_mi_word\;
  \goreg_dm.dout_i_reg[9]\ <= \^goreg_dm.dout_i_reg[9]\;
S00_AXI_WREADY_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(6),
      I1 => \length_counter_1_reg__0\(6),
      I2 => S00_AXI_WREADY_INST_0_i_5_n_0,
      I3 => \length_counter_1_reg__0\(7),
      I4 => \^first_mi_word\,
      I5 => dout(7),
      O => \^goreg_dm.dout_i_reg[9]\
    );
S00_AXI_WREADY_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(4),
      I1 => \length_counter_1_reg__0\(4),
      I2 => \length_counter_1[5]_i_2__1_n_0\,
      I3 => \length_counter_1_reg__0\(5),
      I4 => \^first_mi_word\,
      I5 => dout(5),
      O => S00_AXI_WREADY_INST_0_i_5_n_0
    );
\current_word_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\current_word_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\current_word_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
first_word_reg: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \^goreg_dm.dout_i_reg[9]\,
      Q => \^first_mi_word\,
      S => SR(0)
    );
\length_counter_1[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \length_counter_1_reg__0\(0),
      I1 => \^first_mi_word\,
      I2 => dout(0),
      O => next_length_counter(0)
    );
\length_counter_1[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \length_counter_1_reg__0\(0),
      I1 => dout(0),
      I2 => \length_counter_1_reg__0\(1),
      I3 => \^first_mi_word\,
      I4 => dout(1),
      O => \length_counter_1[1]_i_1__1_n_0\
    );
\length_counter_1[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => dout(1),
      I1 => \length_counter_1_reg__0\(1),
      I2 => \length_counter_1[2]_i_2__1_n_0\,
      I3 => \length_counter_1_reg__0\(2),
      I4 => \^first_mi_word\,
      I5 => dout(2),
      O => next_length_counter(2)
    );
\length_counter_1[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => \^first_mi_word\,
      I2 => \length_counter_1_reg__0\(0),
      O => \length_counter_1[2]_i_2__1_n_0\
    );
\length_counter_1[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(2),
      I1 => \length_counter_1_reg__0\(2),
      I2 => \length_counter_1[3]_i_2__1_n_0\,
      I3 => \length_counter_1_reg__0\(3),
      I4 => \^first_mi_word\,
      I5 => dout(3),
      O => next_length_counter(3)
    );
\length_counter_1[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \length_counter_1_reg__0\(0),
      I1 => dout(0),
      I2 => \length_counter_1_reg__0\(1),
      I3 => \^first_mi_word\,
      I4 => dout(1),
      O => \length_counter_1[3]_i_2__1_n_0\
    );
\length_counter_1[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(3),
      I1 => \length_counter_1_reg__0\(3),
      I2 => \length_counter_1[4]_i_2__1_n_0\,
      I3 => \length_counter_1_reg__0\(4),
      I4 => \^first_mi_word\,
      I5 => dout(4),
      O => next_length_counter(4)
    );
\length_counter_1[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => dout(1),
      I1 => \length_counter_1_reg__0\(1),
      I2 => \length_counter_1[2]_i_2__1_n_0\,
      I3 => \length_counter_1_reg__0\(2),
      I4 => \^first_mi_word\,
      I5 => dout(2),
      O => \length_counter_1[4]_i_2__1_n_0\
    );
\length_counter_1[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(4),
      I1 => \length_counter_1_reg__0\(4),
      I2 => \length_counter_1[5]_i_2__1_n_0\,
      I3 => \length_counter_1_reg__0\(5),
      I4 => \^first_mi_word\,
      I5 => dout(5),
      O => next_length_counter(5)
    );
\length_counter_1[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(2),
      I1 => \length_counter_1_reg__0\(2),
      I2 => \length_counter_1[3]_i_2__1_n_0\,
      I3 => \length_counter_1_reg__0\(3),
      I4 => \^first_mi_word\,
      I5 => dout(3),
      O => \length_counter_1[5]_i_2__1_n_0\
    );
\length_counter_1[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(5),
      I1 => \length_counter_1_reg__0\(5),
      I2 => \length_counter_1[6]_i_2__1_n_0\,
      I3 => \length_counter_1_reg__0\(6),
      I4 => \^first_mi_word\,
      I5 => dout(6),
      O => next_length_counter(6)
    );
\length_counter_1[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => dout(3),
      I1 => \length_counter_1_reg__0\(3),
      I2 => \length_counter_1[4]_i_2__1_n_0\,
      I3 => \length_counter_1_reg__0\(4),
      I4 => \^first_mi_word\,
      I5 => dout(4),
      O => \length_counter_1[6]_i_2__1_n_0\
    );
\length_counter_1[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => dout(6),
      I1 => \length_counter_1_reg__0\(6),
      I2 => S00_AXI_WREADY_INST_0_i_5_n_0,
      I3 => \length_counter_1_reg__0\(7),
      I4 => \^first_mi_word\,
      I5 => dout(7),
      O => next_length_counter(7)
    );
\length_counter_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => next_length_counter(0),
      Q => \length_counter_1_reg__0\(0),
      R => SR(0)
    );
\length_counter_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => \length_counter_1[1]_i_1__1_n_0\,
      Q => \length_counter_1_reg__0\(1),
      R => SR(0)
    );
\length_counter_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => next_length_counter(2),
      Q => \length_counter_1_reg__0\(2),
      R => SR(0)
    );
\length_counter_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => next_length_counter(3),
      Q => \length_counter_1_reg__0\(3),
      R => SR(0)
    );
\length_counter_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => next_length_counter(4),
      Q => \length_counter_1_reg__0\(4),
      R => SR(0)
    );
\length_counter_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => next_length_counter(5),
      Q => \length_counter_1_reg__0\(5),
      R => SR(0)
    );
\length_counter_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => next_length_counter(6),
      Q => \length_counter_1_reg__0\(6),
      R => SR(0)
    );
\length_counter_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => first_word_reg_0(0),
      D => next_length_counter(7),
      Q => \length_counter_1_reg__0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_upsizer is
  port (
    \USE_REGISTER.M_AXI_WVALID_q_reg_0\ : out STD_LOGIC;
    \USE_RTL_CURR_WORD.first_word_q\ : out STD_LOGIC;
    \USE_RTL_LENGTH.first_mi_word_q\ : out STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\ : out STD_LOGIC;
    wstrb_wrap_buffer_1 : out STD_LOGIC;
    wstrb_wrap_buffer_2 : out STD_LOGIC;
    wstrb_wrap_buffer_3 : out STD_LOGIC;
    wstrb_wrap_buffer_4 : out STD_LOGIC;
    wstrb_wrap_buffer_5 : out STD_LOGIC;
    wstrb_wrap_buffer_6 : out STD_LOGIC;
    wstrb_wrap_buffer_7 : out STD_LOGIC;
    M00_AXI_WLAST : out STD_LOGIC;
    \USE_RTL_LENGTH.length_counter_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrap_buffer_available : out STD_LOGIC;
    M00_AXI_WSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_WREADY_0 : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]\ : out STD_LOGIC;
    \USE_RTL_CURR_WORD.pre_next_word_q_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\ : out STD_LOGIC;
    \USE_RTL_CURR_WORD.current_word_q_reg[2]_0\ : out STD_LOGIC;
    \USE_RTL_CURR_WORD.current_word_q_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wrap_buffer_available_reg_0 : out STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ARESET : in STD_LOGIC;
    p_103_in : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wrap_buffer_available_reg_1 : in STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    \USE_WRITE.wr_cmd_valid\ : in STD_LOGIC;
    wrap_buffer_available_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrap_buffer_available_reg_3 : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\ : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_1\ : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]_0\ : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]_0\ : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]_0\ : in STD_LOGIC;
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]_0\ : in STD_LOGIC;
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]_0\ : in STD_LOGIC;
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]_0\ : in STD_LOGIC;
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_RTL_CURR_WORD.current_word_q_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_upsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_upsizer is
  signal \^m00_axi_wready_0\ : STD_LOGIC;
  signal \^m00_axi_wstrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal M_AXI_WREADY_I : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^use_register.m_axi_wvalid_q_reg_0\ : STD_LOGIC;
  signal \^use_rtl_curr_word.current_word_q_reg[2]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^use_rtl_curr_word.first_word_q\ : STD_LOGIC;
  signal \^use_rtl_length.first_mi_word_q\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^use_rtl_length.length_counter_q_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[0]_i_1_n_0\ : STD_LOGIC;
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[1]_i_1_n_0\ : STD_LOGIC;
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[2]_i_1_n_0\ : STD_LOGIC;
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_1_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[4]_i_1_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[5]_i_1_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[6]_i_1_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_1_n_0\ : STD_LOGIC;
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\ : STD_LOGIC;
  signal p_104_in : STD_LOGIC;
  signal \^wrap_buffer_available\ : STD_LOGIC;
  signal wrap_buffer_available_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[2]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \USE_RTL_LENGTH.length_counter_q[3]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4\ : label is "soft_lutpair83";
begin
  M00_AXI_WREADY_0 <= \^m00_axi_wready_0\;
  M00_AXI_WSTRB(7 downto 0) <= \^m00_axi_wstrb\(7 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  \USE_REGISTER.M_AXI_WVALID_q_reg_0\ <= \^use_register.m_axi_wvalid_q_reg_0\;
  \USE_RTL_CURR_WORD.current_word_q_reg[2]_1\(2 downto 0) <= \^use_rtl_curr_word.current_word_q_reg[2]_1\(2 downto 0);
  \USE_RTL_CURR_WORD.first_word_q\ <= \^use_rtl_curr_word.first_word_q\;
  \USE_RTL_LENGTH.first_mi_word_q\ <= \^use_rtl_length.first_mi_word_q\;
  \USE_RTL_LENGTH.length_counter_q_reg[7]_0\(0) <= \^use_rtl_length.length_counter_q_reg[7]_0\(0);
  wrap_buffer_available <= \^wrap_buffer_available\;
\FSM_onehot_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFFF"
    )
        port map (
      I0 => \^wrap_buffer_available\,
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(11),
      I2 => \^use_register.m_axi_wvalid_q_reg_0\,
      I3 => M00_AXI_WREADY,
      I4 => \USE_WRITE.wr_cmd_valid\,
      O => wrap_buffer_available_reg_0
    );
\USE_REGISTER.M_AXI_WLAST_q_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => M00_AXI_WREADY,
      I1 => \^use_register.m_axi_wvalid_q_reg_0\,
      O => M_AXI_WREADY_I
    );
\USE_REGISTER.M_AXI_WLAST_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_WREADY_I,
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(0),
      Q => M00_AXI_WLAST,
      R => ARESET
    );
\USE_REGISTER.M_AXI_WVALID_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_WREADY_I,
      D => p_103_in,
      Q => \^use_register.m_axi_wvalid_q_reg_0\,
      R => ARESET
    );
\USE_RTL_CURR_WORD.current_word_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \USE_RTL_CURR_WORD.current_word_q_reg[2]_2\(0),
      Q => \^use_rtl_curr_word.current_word_q_reg[2]_1\(0),
      R => ARESET
    );
\USE_RTL_CURR_WORD.current_word_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \USE_RTL_CURR_WORD.current_word_q_reg[2]_2\(1),
      Q => \^use_rtl_curr_word.current_word_q_reg[2]_1\(1),
      R => ARESET
    );
\USE_RTL_CURR_WORD.current_word_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \USE_RTL_CURR_WORD.current_word_q_reg[2]_2\(2),
      Q => \^use_rtl_curr_word.current_word_q_reg[2]_1\(2),
      R => ARESET
    );
\USE_RTL_CURR_WORD.first_word_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(0),
      Q => \^use_rtl_curr_word.first_word_q\,
      S => ARESET
    );
\USE_RTL_CURR_WORD.pre_next_word_q[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(12),
      I2 => \^use_rtl_curr_word.first_word_q\,
      I3 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(9),
      O => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\
    );
\USE_RTL_CURR_WORD.pre_next_word_q[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => \^q\(1),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(12),
      I2 => \^use_rtl_curr_word.first_word_q\,
      I3 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(8),
      O => \USE_RTL_CURR_WORD.pre_next_word_q_reg[1]_0\
    );
\USE_RTL_CURR_WORD.pre_next_word_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => ARESET
    );
\USE_RTL_CURR_WORD.pre_next_word_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => ARESET
    );
\USE_RTL_CURR_WORD.pre_next_word_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => ARESET
    );
\USE_RTL_LENGTH.first_mi_word_q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^m00_axi_wready_0\,
      I1 => wrap_buffer_available_reg_1,
      O => p_104_in
    );
\USE_RTL_LENGTH.first_mi_word_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_104_in,
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(0),
      Q => \^use_rtl_length.first_mi_word_q\,
      S => ARESET
    );
\USE_RTL_LENGTH.length_counter_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(0),
      O => \USE_RTL_LENGTH.length_counter_q[0]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(0),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(1),
      O => \USE_RTL_LENGTH.length_counter_q[1]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(1),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I2 => \USE_RTL_LENGTH.length_counter_q[2]_i_2_n_0\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(2),
      O => \USE_RTL_LENGTH.length_counter_q[2]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(0),
      I1 => \^use_rtl_length.first_mi_word_q\,
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      O => \USE_RTL_LENGTH.length_counter_q[2]_i_2_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(3),
      I2 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(2),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I5 => \USE_RTL_LENGTH.length_counter_q[3]_i_2_n_0\,
      O => \USE_RTL_LENGTH.length_counter_q[3]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(0),
      I2 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(1),
      O => \USE_RTL_LENGTH.length_counter_q[3]_i_2_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(3),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      I2 => \USE_RTL_LENGTH.length_counter_q[4]_i_2_n_0\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(4),
      O => \USE_RTL_LENGTH.length_counter_q[4]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(1),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      I2 => \USE_RTL_LENGTH.length_counter_q[2]_i_2_n_0\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(2),
      O => \USE_RTL_LENGTH.length_counter_q[4]_i_2_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(5),
      I2 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(4),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      I5 => \USE_RTL_LENGTH.length_counter_q[5]_i_2_n_0\,
      O => \USE_RTL_LENGTH.length_counter_q[5]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(2),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      I2 => \USE_RTL_LENGTH.length_counter_q[3]_i_2_n_0\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(3),
      O => \USE_RTL_LENGTH.length_counter_q[5]_i_2_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
        port map (
      I0 => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(6),
      I2 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(5),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      I5 => \USE_RTL_LENGTH.length_counter_q[6]_i_2_n_0\,
      O => \USE_RTL_LENGTH.length_counter_q[6]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(3),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      I2 => \USE_RTL_LENGTH.length_counter_q[4]_i_2_n_0\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(4),
      O => \USE_RTL_LENGTH.length_counter_q[6]_i_2_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
        port map (
      I0 => \^use_rtl_length.length_counter_q_reg[7]_0\(0),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(7),
      I2 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(6),
      I3 => \^use_rtl_length.first_mi_word_q\,
      I4 => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      I5 => \USE_RTL_LENGTH.length_counter_q[7]_i_2_n_0\,
      O => \USE_RTL_LENGTH.length_counter_q[7]_i_1_n_0\
    );
\USE_RTL_LENGTH.length_counter_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(4),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      I2 => \USE_RTL_LENGTH.length_counter_q[5]_i_2_n_0\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(5),
      O => \USE_RTL_LENGTH.length_counter_q[7]_i_2_n_0\
    );
\USE_RTL_LENGTH.length_counter_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_104_in,
      D => \USE_RTL_LENGTH.length_counter_q[0]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_104_in,
      D => \USE_RTL_LENGTH.length_counter_q[1]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(1),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_104_in,
      D => \USE_RTL_LENGTH.length_counter_q[2]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(2),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_104_in,
      D => \USE_RTL_LENGTH.length_counter_q[3]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(3),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_104_in,
      D => \USE_RTL_LENGTH.length_counter_q[4]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(4),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_104_in,
      D => \USE_RTL_LENGTH.length_counter_q[5]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_104_in,
      D => \USE_RTL_LENGTH.length_counter_q[6]_i_1_n_0\,
      Q => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      R => ARESET
    );
\USE_RTL_LENGTH.length_counter_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_104_in,
      D => \USE_RTL_LENGTH.length_counter_q[7]_i_1_n_0\,
      Q => \^use_rtl_length.length_counter_q_reg[7]_0\(0),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\(0),
      Q => M00_AXI_WDATA(0),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\(1),
      Q => M00_AXI_WDATA(1),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\(2),
      Q => M00_AXI_WDATA(2),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\(3),
      Q => M00_AXI_WDATA(3),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\(4),
      Q => M00_AXI_WDATA(4),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\(5),
      Q => M00_AXI_WDATA(5),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\(6),
      Q => M00_AXI_WDATA(6),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\(7),
      Q => M00_AXI_WDATA(7),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF08FF08"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(1),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\,
      I2 => \^m00_axi_wready_0\,
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_1\,
      I4 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\,
      I5 => \^m00_axi_wstrb\(0),
      O => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[0]_i_1_n_0\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[0]_i_1_n_0\,
      Q => \^m00_axi_wstrb\(0),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(5),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\(0),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(6),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\(1),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(7),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\(2),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(8),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\(3),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(9),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\(4),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(10),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\(5),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(11),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\(6),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(12),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\(7),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(1),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\,
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(2),
      Q => M00_AXI_WDATA(10),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(3),
      Q => M00_AXI_WDATA(11),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(4),
      Q => M00_AXI_WDATA(12),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(5),
      Q => M00_AXI_WDATA(13),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(6),
      Q => M00_AXI_WDATA(14),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(7),
      Q => M00_AXI_WDATA(15),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(0),
      Q => M00_AXI_WDATA(8),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(1),
      Q => M00_AXI_WDATA(9),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF08FF08"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(2),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\,
      I2 => \^m00_axi_wready_0\,
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]_0\,
      I4 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\,
      I5 => \^m00_axi_wstrb\(1),
      O => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[1]_i_1_n_0\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[1]_i_1_n_0\,
      Q => \^m00_axi_wstrb\(1),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(15),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\(2),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(16),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\(3),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(17),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\(4),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(18),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\(5),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(19),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\(6),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(20),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\(7),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(13),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\(0),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(14),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\(1),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(2),
      Q => wstrb_wrap_buffer_1,
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(0),
      Q => M00_AXI_WDATA(16),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(1),
      Q => M00_AXI_WDATA(17),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(2),
      Q => M00_AXI_WDATA(18),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(3),
      Q => M00_AXI_WDATA(19),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(4),
      Q => M00_AXI_WDATA(20),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(5),
      Q => M00_AXI_WDATA(21),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(6),
      Q => M00_AXI_WDATA(22),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(7),
      Q => M00_AXI_WDATA(23),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF08FF08"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(3),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\,
      I2 => \^m00_axi_wready_0\,
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]_0\,
      I4 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\,
      I5 => \^m00_axi_wstrb\(2),
      O => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[2]_i_1_n_0\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[2]_i_1_n_0\,
      Q => \^m00_axi_wstrb\(2),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(21),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\(0),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(22),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\(1),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(23),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\(2),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(24),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\(3),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(25),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\(4),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(26),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\(5),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(27),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\(6),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(28),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\(7),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(3),
      Q => wstrb_wrap_buffer_2,
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(0),
      Q => M00_AXI_WDATA(24),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(1),
      Q => M00_AXI_WDATA(25),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(2),
      Q => M00_AXI_WDATA(26),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(3),
      Q => M00_AXI_WDATA(27),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(4),
      Q => M00_AXI_WDATA(28),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(5),
      Q => M00_AXI_WDATA(29),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(6),
      Q => M00_AXI_WDATA(30),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0),
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(7),
      Q => M00_AXI_WDATA(31),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF08FF08"
    )
        port map (
      I0 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(4),
      I1 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\,
      I2 => \^m00_axi_wready_0\,
      I3 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]_0\,
      I4 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\,
      I5 => \^m00_axi_wstrb\(3),
      O => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_1_n_0\
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_1_n_0\,
      Q => \^m00_axi_wstrb\(3),
      R => ARESET
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(29),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\(0),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(30),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\(1),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(31),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\(2),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(32),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\(3),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(33),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\(4),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(34),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\(5),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(35),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\(6),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(36),
      Q => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\(7),
      R => SR(0)
    );
\WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(4),
      Q => wstrb_wrap_buffer_3,
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(0),
      Q => M00_AXI_WDATA(32),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(1),
      Q => M00_AXI_WDATA(33),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(2),
      Q => M00_AXI_WDATA(34),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(3),
      Q => M00_AXI_WDATA(35),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(4),
      Q => M00_AXI_WDATA(36),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(5),
      Q => M00_AXI_WDATA(37),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(6),
      Q => M00_AXI_WDATA(38),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(7),
      Q => M00_AXI_WDATA(39),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF04FF04"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(1),
      I2 => \^m00_axi_wready_0\,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]_0\,
      I4 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\,
      I5 => \^m00_axi_wstrb\(4),
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[4]_i_1_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[4]_i_1_n_0\,
      Q => \^m00_axi_wstrb\(4),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(5),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\(0),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(6),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\(1),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(7),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\(2),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(8),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\(3),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(9),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\(4),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(10),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\(5),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(11),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\(6),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(12),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\(7),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(1),
      Q => wstrb_wrap_buffer_4,
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(0),
      Q => M00_AXI_WDATA(40),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(1),
      Q => M00_AXI_WDATA(41),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(2),
      Q => M00_AXI_WDATA(42),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(3),
      Q => M00_AXI_WDATA(43),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(4),
      Q => M00_AXI_WDATA(44),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(5),
      Q => M00_AXI_WDATA(45),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(6),
      Q => M00_AXI_WDATA(46),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(7),
      Q => M00_AXI_WDATA(47),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF04FF04"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(2),
      I2 => \^m00_axi_wready_0\,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]_0\,
      I4 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\,
      I5 => \^m00_axi_wstrb\(5),
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[5]_i_1_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[5]_i_1_n_0\,
      Q => \^m00_axi_wstrb\(5),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(13),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\(0),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(14),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\(1),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(15),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\(2),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(16),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\(3),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(17),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\(4),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(18),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\(5),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(19),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\(6),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(20),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\(7),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(2),
      Q => wstrb_wrap_buffer_5,
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(0),
      Q => M00_AXI_WDATA(48),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(1),
      Q => M00_AXI_WDATA(49),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(2),
      Q => M00_AXI_WDATA(50),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(3),
      Q => M00_AXI_WDATA(51),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(4),
      Q => M00_AXI_WDATA(52),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(5),
      Q => M00_AXI_WDATA(53),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(6),
      Q => M00_AXI_WDATA(54),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(7),
      Q => M00_AXI_WDATA(55),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF04FF04"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(3),
      I2 => \^m00_axi_wready_0\,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]_0\,
      I4 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\,
      I5 => \^m00_axi_wstrb\(6),
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[6]_i_1_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[6]_i_1_n_0\,
      Q => \^m00_axi_wstrb\(6),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(21),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\(0),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(22),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\(1),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(23),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\(2),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(24),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\(3),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(25),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\(4),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(26),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\(5),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(27),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\(6),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(28),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\(7),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(3),
      Q => wstrb_wrap_buffer_6,
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(5),
      I1 => \USE_RTL_LENGTH.length_counter_q_reg\(5),
      I2 => \USE_RTL_LENGTH.length_counter_q[6]_i_2_n_0\,
      I3 => \USE_RTL_LENGTH.length_counter_q_reg\(6),
      I4 => \^use_rtl_length.first_mi_word_q\,
      I5 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(6),
      O => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FD"
    )
        port map (
      I0 => \^use_rtl_curr_word.current_word_q_reg[2]_1\(2),
      I1 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(12),
      I2 => \^use_rtl_curr_word.first_word_q\,
      I3 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(10),
      O => \USE_RTL_CURR_WORD.current_word_q_reg[2]_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(0),
      Q => M00_AXI_WDATA(56),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(1),
      Q => M00_AXI_WDATA(57),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(2),
      Q => M00_AXI_WDATA(58),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(3),
      Q => M00_AXI_WDATA(59),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(4),
      Q => M00_AXI_WDATA(60),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(5),
      Q => M00_AXI_WDATA(61),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(6),
      Q => M00_AXI_WDATA(62),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(7),
      Q => M00_AXI_WDATA(63),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF04FF04"
    )
        port map (
      I0 => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(4),
      I2 => \^m00_axi_wready_0\,
      I3 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0\,
      I4 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\,
      I5 => \^m00_axi_wstrb\(7),
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_1_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4FFFFFFF4FFF"
    )
        port map (
      I0 => M00_AXI_WREADY,
      I1 => \^use_register.m_axi_wvalid_q_reg_0\,
      I2 => \USE_WRITE.wr_cmd_valid\,
      I3 => wrap_buffer_available_reg_2(0),
      I4 => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(11),
      I5 => \^wrap_buffer_available\,
      O => \^m00_axi_wready_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_register.m_axi_wvalid_q_reg_0\,
      I1 => M00_AXI_WREADY,
      O => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0\
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_1_n_0\,
      Q => \^m00_axi_wstrb\(7),
      R => ARESET
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(29),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\(0),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(30),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\(1),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(31),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\(2),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(32),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\(3),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(33),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\(4),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(34),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\(5),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(35),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\(6),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(36),
      Q => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\(7),
      R => SR(0)
    );
\WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0),
      D => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(4),
      Q => wstrb_wrap_buffer_7,
      R => SR(0)
    );
wrap_buffer_available_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFF000"
    )
        port map (
      I0 => \^m00_axi_wready_0\,
      I1 => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(0),
      I2 => wrap_buffer_available_reg_3,
      I3 => wrap_buffer_available_reg_1,
      I4 => \^wrap_buffer_available\,
      O => wrap_buffer_available_i_1_n_0
    );
wrap_buffer_available_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_buffer_available_i_1_n_0,
      Q => \^wrap_buffer_available\,
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  signal RAM_reg_0_31_14_25_n_11 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_25_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_25_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_25 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_25 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_25 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_25 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_25 : label is 25;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_31_14_25: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => din(25 downto 24),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1) => p_0_out(25),
      DOF(0) => RAM_reg_0_31_14_25_n_11,
      DOG(1 downto 0) => NLW_RAM_reg_0_31_14_25_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_25_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(10),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(11),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(12),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(13),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(14),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(15),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(16),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(17),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(18),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(19),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(20),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(21),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(22),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(23),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(25),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(4),
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(5),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(6),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(7),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(8),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(9),
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11 is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 25 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11 : entity is "dmem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11 is
  signal p_0_out : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_25_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_25_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_25 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_25 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_25 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_25 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_25 : label is 25;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_31_14_25: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => din(25 downto 24),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1 downto 0) => p_0_out(25 downto 24),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_14_25_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_25_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(10),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(11),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(12),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(13),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(14),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(15),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(16),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(17),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(18),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(19),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(20),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(21),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(22),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(23),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(24),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(25),
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(4),
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(5),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(6),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(7),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(8),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(9),
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_32 is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_32 : entity is "dmem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_32 is
  signal RAM_reg_0_31_14_25_n_11 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_25_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_25_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_25 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_25 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_25 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_25 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_25 : label is 25;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_31_14_25: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => din(25 downto 24),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1) => p_0_out(25),
      DOF(0) => RAM_reg_0_31_14_25_n_11,
      DOG(1 downto 0) => NLW_RAM_reg_0_31_14_25_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_25_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(10),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(11),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(12),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(13),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(14),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(15),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(16),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(17),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(18),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(19),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(20),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(21),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(22),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(23),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(25),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(4),
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(5),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(6),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(7),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(8),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(9),
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_41 is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 25 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_41 : entity is "dmem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_41 is
  signal p_0_out : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_25_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_14_25_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_13 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_13 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_14_25 : label is "";
  attribute ram_addr_begin of RAM_reg_0_31_14_25 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_14_25 : label is 31;
  attribute ram_slice_begin of RAM_reg_0_31_14_25 : label is 14;
  attribute ram_slice_end of RAM_reg_0_31_14_25 : label is 25;
begin
RAM_reg_0_31_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_31_14_25: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => count_d10_in(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => din(25 downto 24),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1 downto 0) => p_0_out(25 downto 24),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_14_25_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_14_25_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(10),
      Q => dout_i(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(11),
      Q => dout_i(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(12),
      Q => dout_i(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(13),
      Q => dout_i(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(14),
      Q => dout_i(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(15),
      Q => dout_i(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(16),
      Q => dout_i(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(17),
      Q => dout_i(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(18),
      Q => dout_i(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(19),
      Q => dout_i(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(20),
      Q => dout_i(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(21),
      Q => dout_i(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(22),
      Q => dout_i(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(23),
      Q => dout_i(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(24),
      Q => dout_i(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(25),
      Q => dout_i(25),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(4),
      Q => dout_i(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(5),
      Q => dout_i(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(6),
      Q => dout_i(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(7),
      Q => dout_i(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(8),
      Q => dout_i(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(9),
      Q => dout_i(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I225 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\ : entity is "dmem";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_4 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_4 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_4 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_4 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_4 : label is 4;
begin
RAM_reg_0_31_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => I225(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1) => '0',
      DIC(0) => din(4),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1) => NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED(1),
      DOC(0) => p_0_out(4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(4),
      Q => dout_i(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0_23\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I222 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0_23\ : entity is "dmem";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0_23\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_4 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_4 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_4 : label is 31;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_4 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_4 : label is 4;
begin
RAM_reg_0_31_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRE(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRF(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRG(4 downto 0) => \gpr1.dout_i_reg[1]_0\(4 downto 0),
      ADDRH(4 downto 0) => I222(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1) => '0',
      DIC(0) => din(4),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1) => NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED(1),
      DOC(0) => p_0_out(4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(1),
      Q => dout_i(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(2),
      Q => dout_i(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(3),
      Q => dout_i(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpr1.dout_i_reg[0]_0\(0),
      D => p_0_out(4),
      Q => dout_i(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair425";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[0]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_16 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_16 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_16 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair332";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[0]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_28 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_28 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_28 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair289";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[0]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair263";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[0]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_46 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_46 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_46 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair153";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[0]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_7 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair417";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[0]_0\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[0]_0\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gc0.count_reg[4]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gc0.count_reg[4]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\gpr1.dout_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gc0.count_reg[4]\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gc0.count_reg[4]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_14 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_14 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_14 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gc0.count_reg[4]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gc0.count_reg[4]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\gpr1.dout_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gc0.count_reg[4]\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gc0.count_reg[4]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_26 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_26 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_26 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gc0.count_reg[4]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gc0.count_reg[4]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\gpr1.dout_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gc0.count_reg[4]\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gc0.count_reg[4]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_35 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_35 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_35 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gc0.count_reg[4]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gc0.count_reg[4]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\gpr1.dout_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gc0.count_reg[4]\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gc0.count_reg[4]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_44 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_44 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_44 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gc0.count_reg[4]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gc0.count_reg[4]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\gpr1.dout_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gc0.count_reg[4]\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gc0.count_reg[4]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_5 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \gpregsm1.user_valid_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_5 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_5 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gc0.count_reg[4]\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm1.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \gc0.count_reg[4]\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg(0)
    );
\gpr1.dout_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \gc0.count_reg[4]\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \gc0.count_reg[4]\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \gpregsm1.user_valid_reg_0\,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_15 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_15 : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_15 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_27 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_27 : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_27 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_36 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_36 : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_36 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_45 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_45 : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_45 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_6 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_6 : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_6 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_fb_i_reg_0,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair427";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_13_out(2),
      I1 => p_13_out(0),
      I2 => p_13_out(1),
      I3 => p_13_out(3),
      I4 => p_13_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => p_13_out(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF08080808"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => ram_empty_i_reg(0),
      I3 => \gwss.wsts/comp0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_13_out(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => p_13_out(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_13_out(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => p_13_out(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => p_13_out(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13 is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair334";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_13_out(2),
      I1 => p_13_out(0),
      I2 => p_13_out(1),
      I3 => p_13_out(3),
      I4 => p_13_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => p_13_out(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF08080808"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => ram_empty_i_reg(0),
      I3 => \gwss.wsts/comp0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_13_out(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => p_13_out(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_13_out(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => p_13_out(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => p_13_out(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_25 is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_25 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_25 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair291";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_13_out(2),
      I1 => p_13_out(0),
      I2 => p_13_out(1),
      I3 => p_13_out(3),
      I4 => p_13_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => p_13_out(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF08080808"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => ram_empty_i_reg(0),
      I3 => \gwss.wsts/comp0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_13_out(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => p_13_out(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_13_out(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => p_13_out(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => p_13_out(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_34 is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_34 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_34 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair265";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_13_out(2),
      I1 => p_13_out(0),
      I2 => p_13_out(1),
      I3 => p_13_out(3),
      I4 => p_13_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => p_13_out(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF08080808"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => ram_empty_i_reg(0),
      I3 => \gwss.wsts/comp0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_13_out(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => p_13_out(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_13_out(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => p_13_out(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => p_13_out(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_4 is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_4 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair419";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_13_out(2),
      I1 => p_13_out(0),
      I2 => p_13_out(1),
      I3 => p_13_out(3),
      I4 => p_13_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => p_13_out(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF08080808"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => ram_empty_i_reg(0),
      I3 => \gwss.wsts/comp0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_13_out(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => p_13_out(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_13_out(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => p_13_out(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => p_13_out(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_43 is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_43 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair155";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_13_out(2),
      I1 => p_13_out(0),
      I2 => p_13_out(1),
      I3 => p_13_out(3),
      I4 => p_13_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => p_13_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => p_13_out(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_empty_i_reg(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => wr_en,
      I5 => ram_empty_i_reg_0,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF08080808"
    )
        port map (
      I0 => wr_en,
      I1 => \gwss.wsts/comp1\,
      I2 => ram_empty_i_reg(0),
      I3 => \gwss.wsts/comp0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_13_out(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => p_13_out(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_13_out(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => p_13_out(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => p_13_out(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12 : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_24 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_24 : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_24 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_3 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_3 : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_3 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_33 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_33 : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_33 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_42 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_42 : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_42 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_upsizer is
  port (
    \USE_WRITE.wr_cmd_valid\ : out STD_LOGIC;
    M00_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_AWLOCK : out STD_LOGIC;
    \USE_REGISTER.M_AXI_AVALID_q_reg_0\ : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    pop_si_data : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    wrap_buffer_available_reg : out STD_LOGIC;
    wrap_buffer_available_reg_0 : out STD_LOGIC;
    wrap_buffer_available_reg_1 : out STD_LOGIC;
    wrap_buffer_available_reg_2 : out STD_LOGIC;
    wrap_buffer_available_reg_3 : out STD_LOGIC;
    wrap_buffer_available_reg_4 : out STD_LOGIC;
    wrap_buffer_available_reg_5 : out STD_LOGIC;
    wrap_buffer_available_reg_6 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[28]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[20]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[12]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[36]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[28]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[20]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_WVALID_q_reg_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_103_in : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]\ : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARESET : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 43 downto 0 );
    M00_AXI_WREADY : in STD_LOGIC;
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\ : in STD_LOGIC;
    wrap_buffer_available : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_RTL_CURR_WORD.first_word_q_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sr_AWVALID : in STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]\ : in STD_LOGIC;
    wstrb_wrap_buffer_1 : in STD_LOGIC;
    wstrb_wrap_buffer_2 : in STD_LOGIC;
    wstrb_wrap_buffer_3 : in STD_LOGIC;
    wstrb_wrap_buffer_4 : in STD_LOGIC;
    wstrb_wrap_buffer_5 : in STD_LOGIC;
    wstrb_wrap_buffer_6 : in STD_LOGIC;
    wstrb_wrap_buffer_7 : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\ : in STD_LOGIC;
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_RTL_LENGTH.first_mi_word_q\ : in STD_LOGIC;
    \USE_RTL_LENGTH.length_counter_q_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_REGISTER.M_AXI_WVALID_q_i_2\ : in STD_LOGIC;
    \USE_RTL_CURR_WORD.current_word_q_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_RTL_CURR_WORD.first_word_q\ : in STD_LOGIC;
    \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]\ : in STD_LOGIC;
    \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\ : in STD_LOGIC;
    \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \USE_REGISTER.M_AXI_AADDR_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \USE_REGISTER.M_AXI_ASIZE_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_upsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_upsizer is
  signal M_AXI_AREADY_I : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_19\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_20\ : STD_LOGIC;
  signal \^use_register.m_axi_avalid_q_reg_0\ : STD_LOGIC;
  signal cmd_push : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal queue_id : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \queue_id[0]_i_1_n_0\ : STD_LOGIC;
begin
  \USE_REGISTER.M_AXI_AVALID_q_reg_0\ <= \^use_register.m_axi_avalid_q_reg_0\;
\USE_BURSTS.cmd_queue\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_command_fifo
     port map (
      ARESET => ARESET,
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \FSM_onehot_state_reg[0]\ => \FSM_onehot_state_reg[0]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_WREADY => M00_AXI_WREADY,
      Q(12 downto 0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(12 downto 0),
      SR(0) => SR(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\(2 downto 0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\(2 downto 0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_1\(2 downto 0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\(2 downto 0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]_0\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_1\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_2\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_1\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_3\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_2\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_4\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_3\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_5\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_4\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_6\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_5\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_7\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_6\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]_0\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ => \USE_WRITE.wr_cmd_valid\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\,
      \USE_REGISTER.M_AXI_AVALID_q_reg\(0) => Q(43),
      \USE_REGISTER.M_AXI_WVALID_q_i_2_0\ => \USE_REGISTER.M_AXI_WVALID_q_i_2\,
      \USE_REGISTER.M_AXI_WVALID_q_reg\(0) => \USE_REGISTER.M_AXI_WVALID_q_reg\(0),
      \USE_REGISTER.M_AXI_WVALID_q_reg_0\(0) => \USE_REGISTER.M_AXI_WVALID_q_reg_0\(0),
      \USE_REGISTER.M_AXI_WVALID_q_reg_1\(0) => \USE_REGISTER.M_AXI_WVALID_q_reg_1\(0),
      \USE_REGISTER.M_AXI_WVALID_q_reg_2\(0) => \USE_REGISTER.M_AXI_WVALID_q_reg_2\(0),
      \USE_REGISTER.M_AXI_WVALID_q_reg_3\(0) => \USE_REGISTER.M_AXI_WVALID_q_reg_3\(0),
      \USE_REGISTER.M_AXI_WVALID_q_reg_4\(0) => \USE_REGISTER.M_AXI_WVALID_q_reg_4\(0),
      \USE_REGISTER.M_AXI_WVALID_q_reg_5\(0) => \USE_REGISTER.M_AXI_WVALID_q_reg_5\(0),
      \USE_RTL_CURR_WORD.current_word_q_reg[2]\(2 downto 0) => \USE_RTL_CURR_WORD.current_word_q_reg[2]\(2 downto 0),
      \USE_RTL_CURR_WORD.first_word_q\ => \USE_RTL_CURR_WORD.first_word_q\,
      \USE_RTL_CURR_WORD.first_word_q_reg\(0) => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]\ => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\ => \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\,
      \USE_RTL_LENGTH.first_mi_word_q\ => \USE_RTL_LENGTH.first_mi_word_q\,
      \USE_RTL_LENGTH.length_counter_q_reg\(0) => \USE_RTL_LENGTH.length_counter_q_reg\(0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]\ => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\ => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\(2 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\(2 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(36 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(36 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6_0\ => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\ => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(7 downto 0),
      cmd_push => cmd_push,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg => \^use_register.m_axi_avalid_q_reg_0\,
      \in\(27 downto 0) => \in\(27 downto 0),
      m_valid_i_reg => m_valid_i_reg,
      m_valid_i_reg_0 => \USE_BURSTS.cmd_queue_n_19\,
      m_valid_i_reg_1 => \USE_BURSTS.cmd_queue_n_20\,
      p_103_in => p_103_in,
      queue_id(0) => queue_id(0),
      s_ready_i_reg => s_ready_i_reg,
      s_ready_i_reg_0(0) => s_ready_i_reg_0(0),
      sr_AWVALID => sr_AWVALID,
      \state_reg[0]\ => pop_si_data,
      \state_reg[0]_0\ => \state_reg[0]\,
      \storage_data1_reg[12]\(7 downto 0) => \storage_data1_reg[12]\(7 downto 0),
      \storage_data1_reg[12]_0\(7 downto 0) => \storage_data1_reg[12]_0\(7 downto 0),
      \storage_data1_reg[20]\(7 downto 0) => \storage_data1_reg[20]\(7 downto 0),
      \storage_data1_reg[20]_0\(7 downto 0) => \storage_data1_reg[20]_0\(7 downto 0),
      \storage_data1_reg[28]\(7 downto 0) => \storage_data1_reg[28]\(7 downto 0),
      \storage_data1_reg[28]_0\(7 downto 0) => \storage_data1_reg[28]_0\(7 downto 0),
      \storage_data1_reg[36]\(7 downto 0) => \storage_data1_reg[36]\(7 downto 0),
      wrap_buffer_available => wrap_buffer_available,
      wrap_buffer_available_reg => wrap_buffer_available_reg,
      wrap_buffer_available_reg_0 => wrap_buffer_available_reg_0,
      wrap_buffer_available_reg_1 => wrap_buffer_available_reg_1,
      wrap_buffer_available_reg_2 => wrap_buffer_available_reg_2,
      wrap_buffer_available_reg_3 => wrap_buffer_available_reg_3,
      wrap_buffer_available_reg_4 => wrap_buffer_available_reg_4,
      wrap_buffer_available_reg_5 => wrap_buffer_available_reg_5,
      wrap_buffer_available_reg_6 => wrap_buffer_available_reg_6,
      wstrb_wrap_buffer_1 => wstrb_wrap_buffer_1,
      wstrb_wrap_buffer_2 => wstrb_wrap_buffer_2,
      wstrb_wrap_buffer_3 => wstrb_wrap_buffer_3,
      wstrb_wrap_buffer_4 => wstrb_wrap_buffer_4,
      wstrb_wrap_buffer_5 => wstrb_wrap_buffer_5,
      wstrb_wrap_buffer_6 => wstrb_wrap_buffer_6,
      wstrb_wrap_buffer_7 => wstrb_wrap_buffer_7
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \USE_REGISTER.M_AXI_AADDR_q_reg[5]_0\(0),
      Q => M00_AXI_AWADDR(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(21),
      Q => M00_AXI_AWADDR(10),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(22),
      Q => M00_AXI_AWADDR(11),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(23),
      Q => M00_AXI_AWADDR(12),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(24),
      Q => M00_AXI_AWADDR(13),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(25),
      Q => M00_AXI_AWADDR(14),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(26),
      Q => M00_AXI_AWADDR(15),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(27),
      Q => M00_AXI_AWADDR(16),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(28),
      Q => M00_AXI_AWADDR(17),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(29),
      Q => M00_AXI_AWADDR(18),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(30),
      Q => M00_AXI_AWADDR(19),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \USE_REGISTER.M_AXI_AADDR_q_reg[5]_0\(1),
      Q => M00_AXI_AWADDR(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(31),
      Q => M00_AXI_AWADDR(20),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(32),
      Q => M00_AXI_AWADDR(21),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(33),
      Q => M00_AXI_AWADDR(22),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(34),
      Q => M00_AXI_AWADDR(23),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(35),
      Q => M00_AXI_AWADDR(24),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(36),
      Q => M00_AXI_AWADDR(25),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(37),
      Q => M00_AXI_AWADDR(26),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(38),
      Q => M00_AXI_AWADDR(27),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(39),
      Q => M00_AXI_AWADDR(28),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(40),
      Q => M00_AXI_AWADDR(29),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \USE_REGISTER.M_AXI_AADDR_q_reg[5]_0\(2),
      Q => M00_AXI_AWADDR(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(41),
      Q => M00_AXI_AWADDR(30),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(42),
      Q => M00_AXI_AWADDR(31),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \USE_REGISTER.M_AXI_AADDR_q_reg[5]_0\(3),
      Q => M00_AXI_AWADDR(3),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \USE_REGISTER.M_AXI_AADDR_q_reg[5]_0\(4),
      Q => M00_AXI_AWADDR(4),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \USE_REGISTER.M_AXI_AADDR_q_reg[5]_0\(5),
      Q => M00_AXI_AWADDR(5),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(17),
      Q => M00_AXI_AWADDR(6),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(18),
      Q => M00_AXI_AWADDR(7),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(19),
      Q => M00_AXI_AWADDR(8),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(20),
      Q => M00_AXI_AWADDR(9),
      R => '0'
    );
\USE_REGISTER.M_AXI_ABURST_q_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(12),
      Q => M00_AXI_AWBURST(0),
      S => \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\(0)
    );
\USE_REGISTER.M_AXI_ABURST_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(13),
      Q => M00_AXI_AWBURST(1),
      R => \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\(0)
    );
\USE_REGISTER.M_AXI_ACACHE_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(7),
      Q => M00_AXI_AWCACHE(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_ACACHE_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(8),
      Q => M00_AXI_AWCACHE(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_ACACHE_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(9),
      Q => M00_AXI_AWCACHE(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_ACACHE_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(10),
      Q => M00_AXI_AWCACHE(3),
      R => '0'
    );
\USE_REGISTER.M_AXI_AID_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => M00_AXI_AWREADY,
      I1 => \^use_register.m_axi_avalid_q_reg_0\,
      O => M_AXI_AREADY_I
    );
\USE_REGISTER.M_AXI_AID_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(43),
      Q => M00_AXI_AWID(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(0),
      Q => M00_AXI_AWLEN(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(1),
      Q => M00_AXI_AWLEN(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(2),
      Q => M00_AXI_AWLEN(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(3),
      Q => M00_AXI_AWLEN(3),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(4),
      Q => M00_AXI_AWLEN(4),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(5),
      Q => M00_AXI_AWLEN(5),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(6),
      Q => M00_AXI_AWLEN(6),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(7),
      Q => M00_AXI_AWLEN(7),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALOCK_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(11),
      Q => M00_AXI_AWLOCK,
      R => '0'
    );
\USE_REGISTER.M_AXI_APROT_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(4),
      Q => M00_AXI_AWPROT(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_APROT_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(5),
      Q => M00_AXI_AWPROT(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_APROT_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(6),
      Q => M00_AXI_AWPROT(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_AQOS_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(0),
      Q => M00_AXI_AWQOS(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_AQOS_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(1),
      Q => M00_AXI_AWQOS(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_AQOS_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(2),
      Q => M00_AXI_AWQOS(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_AQOS_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(3),
      Q => M00_AXI_AWQOS(3),
      R => '0'
    );
\USE_REGISTER.M_AXI_ASIZE_q_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(14),
      Q => M00_AXI_AWSIZE(0),
      S => \USE_REGISTER.M_AXI_ASIZE_q_reg[1]_0\(0)
    );
\USE_REGISTER.M_AXI_ASIZE_q_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(15),
      Q => M00_AXI_AWSIZE(1),
      S => \USE_REGISTER.M_AXI_ASIZE_q_reg[1]_0\(0)
    );
\USE_REGISTER.M_AXI_ASIZE_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(16),
      Q => M00_AXI_AWSIZE(2),
      R => \USE_REGISTER.M_AXI_ASIZE_q_reg[1]_0\(0)
    );
\USE_REGISTER.M_AXI_AVALID_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_BURSTS.cmd_queue_n_20\,
      Q => \^use_register.m_axi_avalid_q_reg_0\,
      R => ARESET
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_BURSTS.cmd_queue_n_19\,
      Q => cmd_push_block,
      R => ARESET
    );
\queue_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => cmd_push,
      I2 => queue_id(0),
      O => \queue_id[0]_i_1_n_0\
    );
\queue_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \queue_id[0]_i_1_n_0\,
      Q => queue_id(0),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_upsizer__parameterized0\ is
  port (
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ : out STD_LOGIC;
    M00_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_ARLOCK : out STD_LOGIC;
    \USE_REGISTER.M_AXI_AVALID_q_reg_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]\ : out STD_LOGIC;
    use_wrap_buffer_reg : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]\ : out STD_LOGIC;
    \current_word_1_reg[1]\ : out STD_LOGIC;
    wrap_buffer_available_reg : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ARESET : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 );
    s_ready_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_RTL_LENGTH.length_counter_q_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rid_wrap_buffer_reg[3]\ : in STD_LOGIC;
    \pre_next_word_1_reg[2]\ : in STD_LOGIC;
    sr_ARVALID : in STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    wrap_buffer_available_reg_0 : in STD_LOGIC;
    \USE_RTL_LENGTH.first_mi_word_q\ : in STD_LOGIC;
    \pre_next_word_1_reg[2]_0\ : in STD_LOGIC;
    \pre_next_word_1_reg[2]_1\ : in STD_LOGIC;
    use_wrap_buffer_i_2 : in STD_LOGIC;
    first_word : in STD_LOGIC;
    \current_word_1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \storage_data2_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrap_buffer_available_reg_1 : in STD_LOGIC;
    wrap_buffer_available_reg_2 : in STD_LOGIC;
    wrap_buffer_available : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \USE_REGISTER.M_AXI_AADDR_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_upsizer__parameterized0\ : entity is "axi_interconnect_v1_7_15_a_upsizer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_upsizer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_upsizer__parameterized0\ is
  signal M_AXI_AREADY_I : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_7\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_8\ : STD_LOGIC;
  signal \^use_register.m_axi_avalid_q_reg_0\ : STD_LOGIC;
  signal cmd_push : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal \queue_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \queue_id_reg_n_0_[0]\ : STD_LOGIC;
begin
  \USE_REGISTER.M_AXI_AVALID_q_reg_0\ <= \^use_register.m_axi_avalid_q_reg_0\;
\USE_BURSTS.cmd_queue\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_command_fifo_48
     port map (
      ARESET => ARESET,
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      Q(0) => Q(46),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\(2 downto 0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\(2 downto 0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]_0\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]_0\(13 downto 0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(13 downto 0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\,
      \USE_REGISTER.M_AXI_AVALID_q_reg\ => \queue_id_reg_n_0_[0]\,
      \USE_RTL_LENGTH.first_mi_word_q\ => \USE_RTL_LENGTH.first_mi_word_q\,
      \USE_RTL_LENGTH.length_counter_q_reg[7]\(0) => \USE_RTL_LENGTH.length_counter_q_reg[7]\(0),
      cmd_push => cmd_push,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg => \^use_register.m_axi_avalid_q_reg_0\,
      \current_word_1_reg[1]\ => \current_word_1_reg[1]\,
      \current_word_1_reg[2]\(2 downto 0) => \current_word_1_reg[2]\(2 downto 0),
      first_word => first_word,
      \in\(27 downto 0) => \in\(27 downto 0),
      m_valid_i_reg => m_valid_i_reg,
      m_valid_i_reg_0 => \USE_BURSTS.cmd_queue_n_7\,
      m_valid_i_reg_1 => \USE_BURSTS.cmd_queue_n_8\,
      \pre_next_word_1_reg[2]\ => \pre_next_word_1_reg[2]\,
      \pre_next_word_1_reg[2]_0\ => \pre_next_word_1_reg[2]_0\,
      \pre_next_word_1_reg[2]_1\ => \pre_next_word_1_reg[2]_1\,
      \rid_wrap_buffer_reg[3]\ => \rid_wrap_buffer_reg[3]\,
      s_ready_i_reg => s_ready_i_reg,
      s_ready_i_reg_0(0) => s_ready_i_reg_0(0),
      sr_ARVALID => sr_ARVALID,
      \state_reg[0]\ => \state_reg[0]\,
      \state_reg[0]_0\(0) => \state_reg[0]_0\(0),
      \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0),
      \state_reg[1]_0\ => \state_reg[1]_0\,
      \storage_data2_reg[3]\(2 downto 0) => \storage_data2_reg[3]\(2 downto 0),
      use_wrap_buffer_i_2_0 => use_wrap_buffer_i_2,
      use_wrap_buffer_reg => use_wrap_buffer_reg,
      wrap_buffer_available => wrap_buffer_available,
      wrap_buffer_available_reg => wrap_buffer_available_reg,
      wrap_buffer_available_reg_0 => wrap_buffer_available_reg_0,
      wrap_buffer_available_reg_1 => wrap_buffer_available_reg_1,
      wrap_buffer_available_reg_2 => wrap_buffer_available_reg_2
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \USE_REGISTER.M_AXI_AADDR_q_reg[2]_0\(0),
      Q => M00_AXI_ARADDR(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(24),
      Q => M00_AXI_ARADDR(10),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(25),
      Q => M00_AXI_ARADDR(11),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(26),
      Q => M00_AXI_ARADDR(12),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(27),
      Q => M00_AXI_ARADDR(13),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(28),
      Q => M00_AXI_ARADDR(14),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(29),
      Q => M00_AXI_ARADDR(15),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(30),
      Q => M00_AXI_ARADDR(16),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(31),
      Q => M00_AXI_ARADDR(17),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(32),
      Q => M00_AXI_ARADDR(18),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(33),
      Q => M00_AXI_ARADDR(19),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \USE_REGISTER.M_AXI_AADDR_q_reg[2]_0\(1),
      Q => M00_AXI_ARADDR(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(34),
      Q => M00_AXI_ARADDR(20),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(35),
      Q => M00_AXI_ARADDR(21),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(36),
      Q => M00_AXI_ARADDR(22),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(37),
      Q => M00_AXI_ARADDR(23),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(38),
      Q => M00_AXI_ARADDR(24),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(39),
      Q => M00_AXI_ARADDR(25),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(40),
      Q => M00_AXI_ARADDR(26),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(41),
      Q => M00_AXI_ARADDR(27),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(42),
      Q => M00_AXI_ARADDR(28),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(43),
      Q => M00_AXI_ARADDR(29),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \USE_REGISTER.M_AXI_AADDR_q_reg[2]_0\(2),
      Q => M00_AXI_ARADDR(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(44),
      Q => M00_AXI_ARADDR(30),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(45),
      Q => M00_AXI_ARADDR(31),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(17),
      Q => M00_AXI_ARADDR(3),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(18),
      Q => M00_AXI_ARADDR(4),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(19),
      Q => M00_AXI_ARADDR(5),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(20),
      Q => M00_AXI_ARADDR(6),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(21),
      Q => M00_AXI_ARADDR(7),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(22),
      Q => M00_AXI_ARADDR(8),
      R => '0'
    );
\USE_REGISTER.M_AXI_AADDR_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(23),
      Q => M00_AXI_ARADDR(9),
      R => '0'
    );
\USE_REGISTER.M_AXI_ABURST_q_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(12),
      Q => M00_AXI_ARBURST(0),
      S => \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\(0)
    );
\USE_REGISTER.M_AXI_ABURST_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(13),
      Q => M00_AXI_ARBURST(1),
      R => \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\(0)
    );
\USE_REGISTER.M_AXI_ACACHE_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(7),
      Q => M00_AXI_ARCACHE(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_ACACHE_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(8),
      Q => M00_AXI_ARCACHE(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_ACACHE_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(9),
      Q => M00_AXI_ARCACHE(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_ACACHE_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(10),
      Q => M00_AXI_ARCACHE(3),
      R => '0'
    );
\USE_REGISTER.M_AXI_AID_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => M00_AXI_ARREADY,
      I1 => \^use_register.m_axi_avalid_q_reg_0\,
      O => M_AXI_AREADY_I
    );
\USE_REGISTER.M_AXI_AID_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(46),
      Q => M00_AXI_ARID(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(0),
      Q => M00_AXI_ARLEN(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(1),
      Q => M00_AXI_ARLEN(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(2),
      Q => M00_AXI_ARLEN(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(3),
      Q => M00_AXI_ARLEN(3),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(4),
      Q => M00_AXI_ARLEN(4),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(5),
      Q => M00_AXI_ARLEN(5),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(6),
      Q => M00_AXI_ARLEN(6),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALEN_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => \in\(7),
      Q => M00_AXI_ARLEN(7),
      R => '0'
    );
\USE_REGISTER.M_AXI_ALOCK_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(11),
      Q => M00_AXI_ARLOCK,
      R => '0'
    );
\USE_REGISTER.M_AXI_APROT_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(4),
      Q => M00_AXI_ARPROT(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_APROT_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(5),
      Q => M00_AXI_ARPROT(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_APROT_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(6),
      Q => M00_AXI_ARPROT(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_AQOS_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(0),
      Q => M00_AXI_ARQOS(0),
      R => '0'
    );
\USE_REGISTER.M_AXI_AQOS_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(1),
      Q => M00_AXI_ARQOS(1),
      R => '0'
    );
\USE_REGISTER.M_AXI_AQOS_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(2),
      Q => M00_AXI_ARQOS(2),
      R => '0'
    );
\USE_REGISTER.M_AXI_AQOS_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(3),
      Q => M00_AXI_ARQOS(3),
      R => '0'
    );
\USE_REGISTER.M_AXI_ASIZE_q_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(14),
      Q => M00_AXI_ARSIZE(0),
      S => SR(0)
    );
\USE_REGISTER.M_AXI_ASIZE_q_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(15),
      Q => M00_AXI_ARSIZE(1),
      S => SR(0)
    );
\USE_REGISTER.M_AXI_ASIZE_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => M_AXI_AREADY_I,
      D => Q(16),
      Q => M00_AXI_ARSIZE(2),
      R => SR(0)
    );
\USE_REGISTER.M_AXI_AVALID_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_BURSTS.cmd_queue_n_8\,
      Q => \^use_register.m_axi_avalid_q_reg_0\,
      R => ARESET
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_BURSTS.cmd_queue_n_7\,
      Q => cmd_push_block,
      R => ARESET
    );
\queue_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(46),
      I1 => cmd_push,
      I2 => \queue_id_reg_n_0_[0]\,
      O => \queue_id[0]_i_1_n_0\
    );
\queue_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \queue_id[0]_i_1_n_0\,
      Q => \queue_id_reg_n_0_[0]\,
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized1\ is
  port (
    sr_AWVALID : out STD_LOGIC;
    sr_ARVALID : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    s_ready_i_reg_0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \storage_data1_reg[17]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \storage_data1_reg[62]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \storage_data1_reg[35]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \storage_data1_reg[32]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_REGISTER.M_AXI_AVALID_q_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_AWREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_REGISTER.M_AXI_AVALID_q_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_reg_0 : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    \USE_REGISTER.M_AXI_ABURST_q_reg[0]\ : in STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    m_valid_i_reg_2 : in STD_LOGIC;
    \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\ : in STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC;
    s_ready_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aa_mi_arvalid : in STD_LOGIC;
    aa_mi_artarget_hot : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[62]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \storage_data1_reg[62]_1\ : in STD_LOGIC_VECTOR ( 57 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized1\ : entity is "axi_interconnect_v1_7_15_axi_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized1\ is
  signal areset_d : STD_LOGIC_VECTOR ( 1 to 1 );
  signal areset_d_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset : STD_LOGIC;
  attribute IOB : string;
  attribute IOB of reset_reg : label is "FALSE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_reg : label is "no";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of reset_reg : label is "no";
begin
ar_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7\
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      Q(46 downto 0) => \storage_data1_reg[62]\(46 downto 0),
      SR(0) => SR(0),
      \USE_REGISTER.M_AXI_ABURST_q_reg[0]\ => \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\,
      \USE_REGISTER.M_AXI_AVALID_q_reg\(0) => \USE_REGISTER.M_AXI_AVALID_q_reg_0\(0),
      aa_mi_artarget_hot(0) => aa_mi_artarget_hot(0),
      aa_mi_arvalid => aa_mi_arvalid,
      areset_d(0) => areset_d(1),
      areset_d_0(0) => areset_d_0(0),
      m_valid_i_reg_0 => m_valid_i_reg_1,
      m_valid_i_reg_1 => m_valid_i_reg_2,
      reset => reset,
      s_ready_i_reg_0 => s_ready_i_reg_0,
      sr_ARVALID => sr_ARVALID,
      \storage_data1_reg[17]_0\(27 downto 0) => \storage_data1_reg[17]\(27 downto 0),
      \storage_data1_reg[32]_0\(2 downto 0) => \storage_data1_reg[32]\(2 downto 0),
      \storage_data1_reg[62]_0\(57 downto 0) => \storage_data1_reg[62]_1\(57 downto 0)
    );
aw_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized7_47\
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_AWREADY_0(0) => M00_AXI_AWREADY_0(0),
      Q(43 downto 0) => Q(43 downto 0),
      \USE_REGISTER.M_AXI_ABURST_q_reg[0]\ => \USE_REGISTER.M_AXI_ABURST_q_reg[0]\,
      \USE_REGISTER.M_AXI_AVALID_q_reg\(0) => \USE_REGISTER.M_AXI_AVALID_q_reg\(0),
      areset_d(0) => areset_d_0(0),
      areset_d_0(0) => areset_d(1),
      \in\(27 downto 0) => \in\(27 downto 0),
      m_valid_i_reg_0 => m_valid_i_reg,
      m_valid_i_reg_1 => m_valid_i_reg_0,
      reset => reset,
      s_ready_i_reg_0 => s_ready_i_reg,
      s_ready_i_reg_1 => s_ready_i_reg_1,
      s_ready_i_reg_2(0) => s_ready_i_reg_2(0),
      sr_AWVALID => sr_AWVALID,
      \storage_data1_reg[35]_0\(5 downto 0) => \storage_data1_reg[35]\(5 downto 0),
      \storage_data1_reg[62]_0\(57 downto 0) => \storage_data1_reg[62]_0\(57 downto 0)
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => reset_reg_0,
      Q => reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_RREADY : out STD_LOGIC;
    M00_AXI_RVALID_0 : out STD_LOGIC;
    \storage_data1_reg[70]\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    reset_reg_0 : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    M00_AXI_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 70 downto 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized2\ : entity is "axi_interconnect_v1_7_15_axi_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized2\ is
  signal reset : STD_LOGIC;
  attribute IOB : string;
  attribute IOB of reset_reg : label is "FALSE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_reg : label is "no";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of reset_reg : label is "no";
begin
r_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized10\
     port map (
      D(70 downto 0) => D(70 downto 0),
      \FSM_onehot_state_reg[0]_0\(0) => \FSM_onehot_state_reg[0]\(0),
      \FSM_onehot_state_reg[0]_1\(0) => \FSM_onehot_state_reg[0]_0\(0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_RVALID => M00_AXI_RVALID,
      M00_AXI_RVALID_0 => M00_AXI_RVALID_0,
      Q(0) => Q(0),
      SR(0) => reset,
      s_ready_i_reg_0 => s_ready_i_reg,
      \storage_data1_reg[70]_0\(70 downto 0) => \storage_data1_reg[70]\(70 downto 0)
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => reset_reg_0,
      Q => reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized3\ is
  port (
    M00_AXI_BREADY : out STD_LOGIC;
    S00_AXI_BVALID : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_BVALID : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    S01_AXI_BREADY_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[36]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.accept_cnt_reg\ : out STD_LOGIC;
    S00_AXI_BREADY_0 : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_3\ : out STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : out STD_LOGIC;
    S01_AXI_BREADY_1 : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    wm_mr_wready_0 : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grant_hot0 : out STD_LOGIC;
    \storage_data1_reg[0]\ : out STD_LOGIC;
    \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\ : out STD_LOGIC;
    \storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_single_issue.accept_cnt_reg_1\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_4\ : out STD_LOGIC;
    \storage_data1_reg[34]\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    sf_cb_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_0 : out STD_LOGIC;
    \storage_data1_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_ready_i_reg_1 : out STD_LOGIC;
    \storage_data2_reg[38]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S00_AXI_RLAST : out STD_LOGIC;
    S01_AXI_RLAST : out STD_LOGIC;
    reset_reg_0 : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    \repeat_cnt_reg[0]\ : in STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    \repeat_cnt_reg[3]\ : in STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    sc_sf_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_1\ : in STD_LOGIC;
    \storage_data1_reg[0]_2\ : in STD_LOGIC;
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ : in STD_LOGIC;
    first_mi_word_reg : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    first_mi_word_reg_0 : in STD_LOGIC;
    empty : in STD_LOGIC;
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ : in STD_LOGIC;
    first_mi_word_reg_1 : in STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    first_mi_word_reg_2 : in STD_LOGIC;
    first_mi_word_reg_3 : in STD_LOGIC;
    \gen_single_issue.accept_cnt\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]\ : in STD_LOGIC;
    M00_AXI_BVALID : in STD_LOGIC;
    \gen_single_issue.accept_cnt_0\ : in STD_LOGIC;
    \repeat_cnt_reg[0]_0\ : in STD_LOGIC;
    \repeat_cnt_reg[3]_0\ : in STD_LOGIC;
    m_avalid : in STD_LOGIC;
    \storage_data1_reg[0]_3\ : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    \storage_data1_reg[0]_4\ : in STD_LOGIC;
    s_ready_i_reg_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[1]_0\ : in STD_LOGIC;
    \gen_single_issue.accept_cnt_2\ : in STD_LOGIC;
    sc_sf_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_3 : in STD_LOGIC;
    \USE_READ.rd_cmd_valid\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_wrap_buffer : in STD_LOGIC;
    \storage_data1_reg[0]_5\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_2\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_2_0\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_1\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_2\ : in STD_LOGIC;
    \storage_data2_reg[36]\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \storage_data2_reg[38]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_ready_i_reg_4 : in STD_LOGIC;
    \storage_data2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_ready_i_reg_5 : in STD_LOGIC;
    \storage_data2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[38]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RLAST_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized3\ : entity is "axi_interconnect_v1_7_15_axi_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized3\ is
  signal areset_d : STD_LOGIC_VECTOR ( 1 to 1 );
  signal areset_d_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset : STD_LOGIC;
  signal w_pipe_n_5 : STD_LOGIC;
  attribute IOB : string;
  attribute IOB of reset_reg : label is "FALSE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_reg : label is "no";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of reset_reg : label is "no";
begin
b_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized13\
     port map (
      E(0) => E(0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_BVALID => M00_AXI_BVALID,
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BREADY_0 => S00_AXI_BREADY_0,
      S00_AXI_BVALID => S00_AXI_BVALID,
      S01_AXI_BREADY => S01_AXI_BREADY,
      S01_AXI_BREADY_0 => S01_AXI_BREADY_0,
      S01_AXI_BREADY_1 => S01_AXI_BREADY_1,
      S01_AXI_BVALID => S01_AXI_BVALID,
      SR(0) => reset,
      areset_d(0) => areset_d(1),
      areset_d_0(0) => areset_d_0(0),
      \gen_arbiter.qual_reg_reg[1]\ => \gen_arbiter.qual_reg_reg[1]\,
      \gen_single_issue.accept_cnt\ => \gen_single_issue.accept_cnt\,
      \gen_single_issue.accept_cnt_0\ => \gen_single_issue.accept_cnt_0\,
      \gen_single_issue.accept_cnt_reg\ => \gen_single_issue.accept_cnt_reg\,
      \gen_single_issue.accept_cnt_reg_0\ => \gen_single_issue.accept_cnt_reg_0\,
      \gen_single_issue.active_target_hot_reg[0]\ => \gen_single_issue.active_target_hot_reg[0]\,
      \gen_single_issue.active_target_hot_reg[0]_0\ => \gen_single_issue.active_target_hot_reg[0]_3\,
      m_valid_i_reg_0 => m_valid_i_reg,
      m_valid_i_reg_1 => w_pipe_n_5,
      \repeat_cnt_reg[0]\ => \repeat_cnt_reg[0]\,
      \repeat_cnt_reg[0]_0\ => \repeat_cnt_reg[0]_0\,
      \repeat_cnt_reg[3]\ => \repeat_cnt_reg[3]\,
      \repeat_cnt_reg[3]_0\ => \repeat_cnt_reg[3]_0\,
      \storage_data1_reg[1]_0\(1 downto 0) => \storage_data1_reg[1]\(1 downto 0),
      \storage_data1_reg[5]_0\(5 downto 0) => \storage_data1_reg[5]\(5 downto 0)
    );
r_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized14\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_state_reg[3]_0\(2 downto 0) => \FSM_onehot_state_reg[3]\(2 downto 0),
      \FSM_onehot_state_reg[3]_1\(2 downto 0) => \FSM_onehot_state_reg[3]_0\(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => \state_reg[1]\(1 downto 0),
      S00_AXI_RLAST => S00_AXI_RLAST,
      S00_AXI_RREADY => S00_AXI_RREADY,
      S01_AXI_RLAST => S01_AXI_RLAST,
      S01_AXI_RLAST_0(0) => S01_AXI_RLAST_0(0),
      S01_AXI_RREADY => S01_AXI_RREADY,
      SR(0) => reset,
      \USE_READ.rd_cmd_valid\ => \USE_READ.rd_cmd_valid\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\,
      areset_d(0) => areset_d(1),
      areset_d_0(0) => areset_d_0(0),
      dout(0) => dout(0),
      empty => empty,
      first_mi_word_reg => first_mi_word_reg,
      first_mi_word_reg_0 => first_mi_word_reg_0,
      first_mi_word_reg_1 => first_mi_word_reg_1,
      first_mi_word_reg_2 => first_mi_word_reg_2,
      first_mi_word_reg_3 => first_mi_word_reg_3,
      \gen_arbiter.any_grant_i_2_0\ => \gen_arbiter.any_grant_i_2\,
      \gen_arbiter.any_grant_i_2_1\ => \gen_arbiter.any_grant_i_2_0\,
      \gen_arbiter.qual_reg_reg[1]\ => \gen_arbiter.qual_reg_reg[1]_0\,
      \gen_arbiter.qual_reg_reg[1]_0\ => \gen_arbiter.qual_reg_reg[1]_1\,
      \gen_arbiter.qual_reg_reg[1]_1\ => \gen_arbiter.qual_reg_reg[1]_2\,
      \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\ => \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\,
      \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]_0\(0) => \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]_0\(0),
      \gen_single_issue.accept_cnt_1\ => \gen_single_issue.accept_cnt_1\,
      \gen_single_issue.accept_cnt_2\ => \gen_single_issue.accept_cnt_2\,
      \gen_single_issue.accept_cnt_reg\ => \gen_single_issue.accept_cnt_reg_1\,
      \gen_single_issue.active_target_hot_reg[0]\(0) => \gen_single_issue.active_target_hot_reg[0]_0\(0),
      \gen_single_issue.active_target_hot_reg[0]_0\(0) => \gen_single_issue.active_target_hot_reg[0]_1\(0),
      \gen_single_issue.active_target_hot_reg[0]_1\(0) => \gen_single_issue.active_target_hot_reg[0]_2\(0),
      \gen_single_issue.active_target_hot_reg[0]_2\ => \gen_single_issue.active_target_hot_reg[0]_4\,
      grant_hot0 => grant_hot0,
      s_ready_i_reg_0 => s_ready_i_reg_1,
      s_ready_i_reg_1 => s_ready_i_reg_3,
      s_ready_i_reg_2 => s_ready_i_reg_5,
      sc_sf_arvalid(0) => sc_sf_arvalid(0),
      sf_cb_rvalid(0) => sf_cb_rvalid(0),
      \state_reg[0]_0\(0) => \state_reg[0]\(0),
      \state_reg[0]_1\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_2\(0) => \state_reg[0]_1\(0),
      \state_reg[0]_3\ => \state_reg[0]_3\,
      \state_reg[0]_4\(0) => \state_reg[0]_4\(0),
      \state_reg[0]_5\ => w_pipe_n_5,
      \state_reg[1]_0\(0) => \state_reg[1]_0\(0),
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]\,
      \storage_data1_reg[0]_1\ => \storage_data1_reg[0]_0\,
      \storage_data1_reg[0]_2\ => \storage_data1_reg[0]_5\,
      \storage_data1_reg[34]_0\(34 downto 0) => \storage_data1_reg[34]\(34 downto 0),
      \storage_data1_reg[36]_0\ => \storage_data1_reg[36]\,
      \storage_data1_reg[38]_0\(5 downto 0) => \storage_data1_reg[38]\(5 downto 0),
      \storage_data2_reg[0]_0\(0) => \storage_data2_reg[0]_0\(0),
      \storage_data2_reg[38]_0\(5 downto 0) => \storage_data2_reg[38]\(5 downto 0),
      \storage_data2_reg[38]_1\(38 downto 0) => \storage_data2_reg[38]_0\(38 downto 0),
      use_wrap_buffer => use_wrap_buffer
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => reset_reg_0,
      Q => reset,
      R => '0'
    );
w_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_register_slice__parameterized12\
     port map (
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_0\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(0) => Q(0),
      S01_AXI_WVALID => S01_AXI_WVALID,
      SR(0) => reset,
      areset_d(0) => areset_d_0(0),
      areset_d_0(0) => areset_d(1),
      \areset_d_reg[0]_0\ => w_pipe_n_5,
      m_avalid => m_avalid,
      s_ready_i_reg_0 => s_ready_i_reg,
      s_ready_i_reg_1 => wm_mr_wready_0,
      s_ready_i_reg_2 => s_ready_i_reg_0,
      s_ready_i_reg_3 => s_ready_i_reg_2,
      s_ready_i_reg_4 => s_ready_i_reg_4,
      sc_sf_wlast(0) => sc_sf_wlast(0),
      \state_reg[0]_0\(0) => \state_reg[0]_2\(0),
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]_1\,
      \storage_data1_reg[0]_1\ => \storage_data1_reg[0]_2\,
      \storage_data1_reg[0]_2\ => \storage_data1_reg[0]_3\,
      \storage_data1_reg[0]_3\ => \storage_data1_reg[0]_4\,
      \storage_data1_reg[36]_0\(36 downto 0) => \storage_data1_reg[36]_0\(36 downto 0),
      \storage_data2_reg[0]_0\(0) => \storage_data2_reg[0]\(0),
      \storage_data2_reg[36]_0\(36 downto 0) => \storage_data2_reg[36]\(36 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo is
  port (
    s_ready_i_reg_0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_valid_i_reg_1 : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sc_sf_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word_reg : in STD_LOGIC;
    first_word_reg_0 : in STD_LOGIC;
    first_word_reg_1 : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    \storage_data1_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sc_sf_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \storage_data1_reg[0]_1\ : in STD_LOGIC;
    \storage_data1_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo is
  signal \FSM_onehot_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal fifoaddr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifoaddr_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \gen_rep[0].fifoaddr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_srls[0].gen_rep[0].srl_nx1_n_1\ : STD_LOGIC;
  signal m_avalid : STD_LOGIC;
  signal m_select_enc : STD_LOGIC;
  signal m_valid_i : STD_LOGIC;
  signal \m_valid_i_i_1__3_n_0\ : STD_LOGIC;
  signal \^m_valid_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \s_ready_i_i_1__3_n_0\ : STD_LOGIC;
  signal \^s_ready_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_2__1\ : label is "soft_lutpair52";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "TWO:0001,ZERO:1000,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "TWO:0001,ZERO:1000,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "TWO:0001,ZERO:1000,iSTATE:0100,ONE:0010";
  attribute SOFT_HLUTNM of \gen_rep[0].fifoaddr[0]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_rep[0].fifoaddr[1]_i_2__0\ : label is "soft_lutpair53";
  attribute syn_keep : string;
  attribute syn_keep of \gen_rep[0].fifoaddr_reg[0]\ : label is "1";
  attribute syn_keep of \gen_rep[0].fifoaddr_reg[1]\ : label is "1";
  attribute SOFT_HLUTNM of \m_valid_i_i_1__3\ : label is "soft_lutpair51";
begin
  \FSM_onehot_state_reg[3]_0\(1 downto 0) <= \^fsm_onehot_state_reg[3]_0\(1 downto 0);
  m_valid_i_reg_0(0) <= \^m_valid_i_reg_0\(0);
  s_ready_i_reg_0 <= \^s_ready_i_reg_0\;
\FSM_onehot_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => sc_sf_awvalid(0),
      I2 => Q(0),
      I3 => \storage_data1_reg[0]_0\,
      O => \FSM_onehot_state[0]_i_1__1_n_0\
    );
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020200020202"
    )
        port map (
      I0 => \FSM_onehot_state[1]_i_2_n_0\,
      I1 => fifoaddr(1),
      I2 => fifoaddr(0),
      I3 => \^s_ready_i_reg_0\,
      I4 => \FSM_onehot_state_reg[1]_0\,
      I5 => \^fsm_onehot_state_reg[3]_0\(1),
      O => \FSM_onehot_state[1]_i_1__1_n_0\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \storage_data1_reg[0]_0\,
      O => \FSM_onehot_state[1]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBBAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[1]_i_1__1_n_0\,
      I1 => \storage_data1_reg[0]_0\,
      I2 => Q(0),
      I3 => sc_sf_awvalid(0),
      I4 => \^fsm_onehot_state_reg[3]_0\(0),
      O => m_valid_i
    );
\FSM_onehot_state[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => sc_sf_awvalid(0),
      I2 => Q(0),
      I3 => \storage_data1_reg[0]_0\,
      O => \FSM_onehot_state[3]_i_2__1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \FSM_onehot_state[0]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_d1
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \FSM_onehot_state[1]_i_1__1_n_0\,
      Q => \^fsm_onehot_state_reg[3]_0\(0),
      R => areset_d1
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \FSM_onehot_state[3]_i_2__1_n_0\,
      Q => \^fsm_onehot_state_reg[3]_0\(1),
      S => areset_d1
    );
S01_AXI_WREADY_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => m_avalid,
      I1 => m_select_enc,
      I2 => first_word_reg,
      I3 => first_word_reg_0,
      I4 => first_word_reg_1,
      I5 => S01_AXI_WVALID,
      O => \^m_valid_i_reg_0\(0)
    );
fifo_gen_inst_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_valid_i_reg_0\(0),
      I1 => sc_sf_wlast(0),
      O => rd_en
    );
\gen_rep[0].fifoaddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifoaddr(0),
      O => \gen_rep[0].fifoaddr[0]_i_1__1_n_0\
    );
\gen_rep[0].fifoaddr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF3080008FF0800"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => sc_sf_awvalid(0),
      I2 => Q(0),
      I3 => \storage_data1_reg[0]_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \^s_ready_i_reg_0\,
      O => p_0_out
    );
\gen_rep[0].fifoaddr[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => push,
      I1 => fifoaddr(0),
      I2 => fifoaddr(1),
      O => fifoaddr_i(1)
    );
\gen_rep[0].fifoaddr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_0_out,
      D => \gen_rep[0].fifoaddr[0]_i_1__1_n_0\,
      Q => fifoaddr(0),
      S => reset
    );
\gen_rep[0].fifoaddr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_0_out,
      D => fifoaddr_i(1),
      Q => fifoaddr(1),
      S => reset
    );
\gen_srls[0].gen_rep[0].srl_nx1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl
     port map (
      \FSM_onehot_state_reg[0]\ => \gen_srls[0].gen_rep[0].srl_nx1_n_1\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => fifoaddr(1 downto 0),
      m_select_enc => m_select_enc,
      push => push,
      s_ready_i_reg => \^s_ready_i_reg_0\,
      s_ready_i_reg_0(1) => \^fsm_onehot_state_reg[3]_0\(0),
      s_ready_i_reg_0(0) => \FSM_onehot_state_reg_n_0_[0]\,
      s_ready_i_reg_1(0) => Q(0),
      sc_sf_awvalid(0) => sc_sf_awvalid(0),
      \storage_data1_reg[0]\ => \storage_data1_reg[0]_0\,
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]_1\,
      \storage_data1_reg[0]_1\ => \storage_data1_reg[0]_2\
    );
\gen_srls[0].srl_inst_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => m_avalid,
      I1 => m_select_enc,
      I2 => first_word_reg,
      O => m_valid_i_reg_1
    );
\m_valid_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \storage_data1_reg[0]_0\,
      I1 => Q(0),
      I2 => sc_sf_awvalid(0),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state[1]_i_1__1_n_0\,
      O => \m_valid_i_i_1__3_n_0\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \m_valid_i_i_1__3_n_0\,
      Q => m_avalid,
      R => areset_d1
    );
\s_ready_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFEEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_state[1]_i_2_n_0\,
      I1 => areset_d1,
      I2 => push,
      I3 => fifoaddr(1),
      I4 => fifoaddr(0),
      I5 => \^s_ready_i_reg_0\,
      O => \s_ready_i_i_1__3_n_0\
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \s_ready_i_i_1__3_n_0\,
      Q => \^s_ready_i_reg_0\,
      R => reset
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_srls[0].gen_rep[0].srl_nx1_n_1\,
      Q => m_select_enc,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo_53 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_0 : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC;
    m_valid_i_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_valid_i_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_WVALID_0 : out STD_LOGIC;
    \storage_data1_reg[0]_0\ : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    reset : in STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : in STD_LOGIC;
    first_word_reg : in STD_LOGIC;
    first_word_reg_0 : in STD_LOGIC;
    first_word_reg_1 : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    \storage_data1_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    m_avalid : in STD_LOGIC;
    wm_mr_wready_0 : in STD_LOGIC;
    \storage_data2_reg[0]\ : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    \storage_data2_reg[0]_0\ : in STD_LOGIC;
    \storage_data1_reg[0]_2\ : in STD_LOGIC;
    \storage_data1_reg[0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo_53 : entity is "axi_interconnect_v1_7_15_axic_reg_srl_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo_53 is
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^s00_axi_wvalid_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifoaddr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifoaddr_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \gen_rep[0].fifoaddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_srls[0].gen_rep[0].srl_nx1_n_2\ : STD_LOGIC;
  signal m_avalid_0 : STD_LOGIC;
  signal m_select_enc : STD_LOGIC;
  signal m_valid_i : STD_LOGIC;
  signal \m_valid_i_i_1__2_n_0\ : STD_LOGIC;
  signal \^m_valid_i_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \s_ready_i_i_1__2_n_0\ : STD_LOGIC;
  signal \^s_ready_i_reg_0\ : STD_LOGIC;
  signal \storage_data2[36]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_2__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_2__0\ : label is "soft_lutpair48";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "TWO:0001,ZERO:1000,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "TWO:0001,ZERO:1000,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "TWO:0001,ZERO:1000,iSTATE:0100,ONE:0010";
  attribute SOFT_HLUTNM of \gen_rep[0].fifoaddr[0]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_rep[0].fifoaddr[1]_i_2\ : label is "soft_lutpair49";
  attribute syn_keep : string;
  attribute syn_keep of \gen_rep[0].fifoaddr_reg[0]\ : label is "1";
  attribute syn_keep of \gen_rep[0].fifoaddr_reg[1]\ : label is "1";
  attribute SOFT_HLUTNM of \m_valid_i_i_1__2\ : label is "soft_lutpair47";
begin
  \FSM_onehot_state_reg[3]_0\(1 downto 0) <= \^fsm_onehot_state_reg[3]_0\(1 downto 0);
  S00_AXI_WVALID_0 <= \^s00_axi_wvalid_0\;
  SR(0) <= \^sr\(0);
  m_valid_i_reg_1(0) <= \^m_valid_i_reg_1\(0);
  s_ready_i_reg_0 <= \^s_ready_i_reg_0\;
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => \FSM_onehot_state_reg[3]_1\,
      I2 => Q(0),
      I3 => \storage_data1_reg[0]_1\,
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020200020202"
    )
        port map (
      I0 => \FSM_onehot_state[1]_i_2__0_n_0\,
      I1 => fifoaddr(1),
      I2 => fifoaddr(0),
      I3 => \^s_ready_i_reg_0\,
      I4 => \FSM_onehot_state_reg[1]_0\,
      I5 => \^fsm_onehot_state_reg[3]_0\(1),
      O => \FSM_onehot_state[1]_i_1__0_n_0\
    );
\FSM_onehot_state[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \storage_data1_reg[0]_1\,
      O => \FSM_onehot_state[1]_i_2__0_n_0\
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBBAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[1]_i_1__0_n_0\,
      I1 => \storage_data1_reg[0]_1\,
      I2 => Q(0),
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[3]_0\(0),
      O => m_valid_i
    );
\FSM_onehot_state[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => \FSM_onehot_state_reg[3]_1\,
      I2 => Q(0),
      I3 => \storage_data1_reg[0]_1\,
      O => \FSM_onehot_state[3]_i_2__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \FSM_onehot_state[1]_i_1__0_n_0\,
      Q => \^fsm_onehot_state_reg[3]_0\(0),
      R => \^sr\(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \FSM_onehot_state[3]_i_2__0_n_0\,
      Q => \^fsm_onehot_state_reg[3]_0\(1),
      S => \^sr\(0)
    );
S00_AXI_WREADY_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => first_word_reg,
      I1 => m_avalid_0,
      I2 => first_word_reg_0,
      I3 => m_select_enc,
      I4 => first_word_reg_1,
      I5 => S00_AXI_WVALID,
      O => \^m_valid_i_reg_1\(0)
    );
areset_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => reset,
      Q => \^sr\(0),
      R => '0'
    );
\fifo_gen_inst_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_valid_i_reg_1\(0),
      I1 => \goreg_dm.dout_i_reg[25]\,
      O => m_valid_i_reg_0
    );
\gen_rep[0].fifoaddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifoaddr(0),
      O => \gen_rep[0].fifoaddr[0]_i_1__0_n_0\
    );
\gen_rep[0].fifoaddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF3080008FF0800"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => \FSM_onehot_state_reg[3]_1\,
      I2 => Q(0),
      I3 => \storage_data1_reg[0]_1\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \^s_ready_i_reg_0\,
      O => p_0_out
    );
\gen_rep[0].fifoaddr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => push,
      I1 => fifoaddr(0),
      I2 => fifoaddr(1),
      O => fifoaddr_i(1)
    );
\gen_rep[0].fifoaddr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_0_out,
      D => \gen_rep[0].fifoaddr[0]_i_1__0_n_0\,
      Q => fifoaddr(0),
      S => reset
    );
\gen_rep[0].fifoaddr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_0_out,
      D => fifoaddr_i(1),
      Q => fifoaddr(1),
      S => reset
    );
\gen_srls[0].gen_rep[0].srl_nx1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_54
     port map (
      \FSM_onehot_state_reg[0]\ => \gen_srls[0].gen_rep[0].srl_nx1_n_2\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => fifoaddr(1 downto 0),
      \gen_srls[0].srl_inst_i_2__1\ => first_word_reg_0,
      m_avalid => m_avalid,
      m_avalid_0 => m_avalid_0,
      m_select_enc => m_select_enc,
      push => push,
      s_ready_i_reg => \^s_ready_i_reg_0\,
      s_ready_i_reg_0(1) => \^fsm_onehot_state_reg[3]_0\(0),
      s_ready_i_reg_0(0) => \FSM_onehot_state_reg_n_0_[0]\,
      s_ready_i_reg_1(0) => Q(0),
      s_ready_i_reg_2 => \FSM_onehot_state_reg[3]_1\,
      \storage_data1_reg[0]\ => \storage_data1_reg[0]_0\,
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]_1\,
      \storage_data1_reg[0]_1\ => \storage_data1_reg[0]_2\,
      \storage_data1_reg[0]_2\ => \storage_data1_reg[0]_3\,
      wm_mr_wready_0 => wm_mr_wready_0
    );
\m_valid_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \storage_data1_reg[0]_1\,
      I1 => Q(0),
      I2 => \FSM_onehot_state_reg[3]_1\,
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state[1]_i_1__0_n_0\,
      O => \m_valid_i_i_1__2_n_0\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \m_valid_i_i_1__2_n_0\,
      Q => m_avalid_0,
      R => \^sr\(0)
    );
\s_ready_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFEEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_state[1]_i_2__0_n_0\,
      I1 => \^sr\(0),
      I2 => push,
      I3 => fifoaddr(1),
      I4 => fifoaddr(0),
      I5 => \^s_ready_i_reg_0\,
      O => \s_ready_i_i_1__2_n_0\
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \s_ready_i_i_1__2_n_0\,
      Q => \^s_ready_i_reg_0\,
      R => reset
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_srls[0].gen_rep[0].srl_nx1_n_2\,
      Q => m_select_enc,
      R => '0'
    );
\storage_data2[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s00_axi_wvalid_0\,
      I1 => m_avalid,
      I2 => wm_mr_wready_0,
      O => m_valid_i_reg_2(0)
    );
\storage_data2[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \storage_data2[36]_i_6_n_0\,
      I1 => S00_AXI_WVALID,
      I2 => first_word_reg_1,
      I3 => \storage_data2_reg[0]\,
      I4 => S01_AXI_WVALID,
      I5 => \storage_data2_reg[0]_0\,
      O => \^s00_axi_wvalid_0\
    );
\storage_data2[36]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => m_avalid_0,
      I1 => first_word_reg_0,
      I2 => m_select_enc,
      O => \storage_data2[36]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo__parameterized0\ is
  port (
    m_avalid : out STD_LOGIC;
    \storage_data1_reg[0]_0\ : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sc_sf_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    wm_mr_wready_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aa_mi_awtarget_hot : in STD_LOGIC_VECTOR ( 0 to 0 );
    aa_sa_awvalid : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo__parameterized0\ : entity is "axi_interconnect_v1_7_15_axic_reg_srl_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo__parameterized0\ is
  signal \FSM_onehot_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal fifoaddr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifoaddr_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \gen_rep[0].fifoaddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_srls[0].gen_rep[0].srl_nx1_n_0\ : STD_LOGIC;
  signal \gen_srls[0].gen_rep[0].srl_nx1_n_1\ : STD_LOGIC;
  signal \gen_srls[0].gen_rep[0].srl_nx1_n_2\ : STD_LOGIC;
  signal load_s1 : STD_LOGIC;
  signal \^m_avalid\ : STD_LOGIC;
  signal m_valid_i : STD_LOGIC;
  signal \m_valid_i_i_1__4_n_0\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal \^storage_data1_reg[0]_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "TWO:0001,ZERO:1000,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "TWO:0001,ZERO:1000,iSTATE:0100,ONE:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "TWO:0001,ZERO:1000,iSTATE:0100,ONE:0010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_rep[0].fifoaddr[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_rep[0].fifoaddr[1]_i_2__1\ : label is "soft_lutpair5";
  attribute syn_keep : string;
  attribute syn_keep of \gen_rep[0].fifoaddr_reg[0]\ : label is "1";
  attribute syn_keep of \gen_rep[0].fifoaddr_reg[1]\ : label is "1";
begin
  m_avalid <= \^m_avalid\;
  \storage_data1_reg[0]_0\ <= \^storage_data1_reg[0]_0\;
\FSM_onehot_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2000"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => Q(0),
      I2 => aa_mi_awtarget_hot(0),
      I3 => aa_sa_awvalid,
      I4 => \gen_srls[0].gen_rep[0].srl_nx1_n_0\,
      O => \FSM_onehot_state[0]_i_1__3_n_0\
    );
\FSM_onehot_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000030"
    )
        port map (
      I0 => p_7_in,
      I1 => \gen_srls[0].gen_rep[0].srl_nx1_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => fifoaddr(1),
      I4 => fifoaddr(0),
      I5 => \FSM_onehot_state_reg[1]_2\,
      O => \FSM_onehot_state[1]_i_1__3_n_0\
    );
\FSM_onehot_state[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBEBBBAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[1]_i_1__3_n_0\,
      I1 => \gen_srls[0].gen_rep[0].srl_nx1_n_0\,
      I2 => aa_sa_awvalid,
      I3 => aa_mi_awtarget_hot(0),
      I4 => Q(0),
      I5 => p_0_in6_in,
      O => m_valid_i
    );
\FSM_onehot_state[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008AAA"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => Q(0),
      I2 => aa_mi_awtarget_hot(0),
      I3 => aa_sa_awvalid,
      I4 => \gen_srls[0].gen_rep[0].srl_nx1_n_0\,
      O => \FSM_onehot_state[3]_i_2__3_n_0\
    );
\FSM_onehot_state[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^m_avalid\,
      I1 => \FSM_onehot_state_reg[1]_1\,
      O => m_valid_i_reg_0
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \FSM_onehot_state[0]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_d1
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \FSM_onehot_state[1]_i_1__3_n_0\,
      Q => p_0_in6_in,
      R => areset_d1
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \FSM_onehot_state[3]_i_2__3_n_0\,
      Q => p_7_in,
      S => areset_d1
    );
\gen_rep[0].fifoaddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifoaddr(0),
      O => \gen_rep[0].fifoaddr[0]_i_1_n_0\
    );
\gen_rep[0].fifoaddr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595559500800000"
    )
        port map (
      I0 => \gen_srls[0].gen_rep[0].srl_nx1_n_0\,
      I1 => aa_sa_awvalid,
      I2 => aa_mi_awtarget_hot(0),
      I3 => Q(0),
      I4 => p_0_in6_in,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => p_0_out
    );
\gen_rep[0].fifoaddr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15EAEA15"
    )
        port map (
      I0 => \gen_srls[0].gen_rep[0].srl_nx1_n_1\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg[1]_2\,
      I3 => fifoaddr(0),
      I4 => fifoaddr(1),
      O => fifoaddr_i(1)
    );
\gen_rep[0].fifoaddr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_0_out,
      D => \gen_rep[0].fifoaddr[0]_i_1_n_0\,
      Q => fifoaddr(0),
      S => reset
    );
\gen_rep[0].fifoaddr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => INTERCONNECT_ACLK,
      CE => p_0_out,
      D => fifoaddr_i(1),
      Q => fifoaddr(1),
      S => reset
    );
\gen_srls[0].gen_rep[0].srl_nx1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_ndeep_srl_55
     port map (
      D(0) => D(0),
      \FSM_onehot_state_reg[0]\ => \gen_srls[0].gen_rep[0].srl_nx1_n_2\,
      \FSM_onehot_state_reg[1]\ => \gen_srls[0].gen_rep[0].srl_nx1_n_1\,
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_1\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => fifoaddr(1 downto 0),
      aa_mi_awtarget_hot(0) => aa_mi_awtarget_hot(0),
      aa_sa_awvalid => aa_sa_awvalid,
      load_s1 => load_s1,
      m_avalid => \^m_avalid\,
      m_valid_i_reg(1) => p_0_in6_in,
      m_valid_i_reg(0) => \FSM_onehot_state_reg_n_0_[0]\,
      m_valid_i_reg_0(0) => Q(0),
      sc_sf_wlast(0) => sc_sf_wlast(0),
      \storage_data1_reg[0]\ => \gen_srls[0].gen_rep[0].srl_nx1_n_0\,
      \storage_data1_reg[0]_0\ => \^storage_data1_reg[0]_0\,
      wm_mr_wready_0 => wm_mr_wready_0
    );
\m_valid_i_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_srls[0].gen_rep[0].srl_nx1_n_1\,
      I1 => \FSM_onehot_state[1]_i_1__3_n_0\,
      O => \m_valid_i_i_1__4_n_0\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => m_valid_i,
      D => \m_valid_i_i_1__4_n_0\,
      Q => \^m_avalid\,
      R => areset_d1
    );
\storage_data1[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF0ACE0A"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_7_in,
      I2 => \gen_srls[0].gen_rep[0].srl_nx1_n_0\,
      I3 => \FSM_onehot_state_reg[1]_2\,
      I4 => p_0_in6_in,
      O => load_s1
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_srls[0].gen_rep[0].srl_nx1_n_2\,
      Q => \^storage_data1_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 25 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
     port map (
      EN => EN,
      clk => clk,
      count_d10_in(4 downto 0) => count_d10_in(4 downto 0),
      din(25 downto 0) => din(25 downto 0),
      dout_i(24) => dout_i(25),
      dout_i(23 downto 0) => dout_i(23 downto 0),
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(10),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(11),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(12),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(13),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(14),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(15),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(16),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(17),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(18),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(19),
      Q => dout(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(20),
      Q => dout(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(21),
      Q => dout(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(22),
      Q => dout(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(23),
      Q => dout(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(25),
      Q => dout(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10 is
  port (
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10 : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10 is
  signal dout_i : STD_LOGIC_VECTOR ( 25 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11
     port map (
      EN => EN,
      clk => clk,
      count_d10_in(4 downto 0) => count_d10_in(4 downto 0),
      din(25 downto 0) => din(25 downto 0),
      dout_i(25 downto 0) => dout_i(25 downto 0),
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(10),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(11),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(12),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(13),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(14),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(15),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(16),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(17),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(18),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(19),
      Q => dout(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(20),
      Q => dout(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(21),
      Q => dout(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(22),
      Q => dout(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(23),
      Q => dout(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(24),
      Q => dout(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(25),
      Q => dout(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_31 is
  port (
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_31 : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_31 is
  signal dout_i : STD_LOGIC_VECTOR ( 25 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_32
     port map (
      EN => EN,
      clk => clk,
      count_d10_in(4 downto 0) => count_d10_in(4 downto 0),
      din(25 downto 0) => din(25 downto 0),
      dout_i(24) => dout_i(25),
      dout_i(23 downto 0) => dout_i(23 downto 0),
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(10),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(11),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(12),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(13),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(14),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(15),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(16),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(17),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(18),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(19),
      Q => dout(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(20),
      Q => dout(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(21),
      Q => dout(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(22),
      Q => dout(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(23),
      Q => dout(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(25),
      Q => dout(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_40 is
  port (
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_40 : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_40 is
  signal dout_i : STD_LOGIC_VECTOR ( 25 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_41
     port map (
      EN => EN,
      clk => clk,
      count_d10_in(4 downto 0) => count_d10_in(4 downto 0),
      din(25 downto 0) => din(25 downto 0),
      dout_i(25 downto 0) => dout_i(25 downto 0),
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(10),
      Q => dout(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(11),
      Q => dout(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(12),
      Q => dout(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(13),
      Q => dout(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(14),
      Q => dout(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(15),
      Q => dout(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(16),
      Q => dout(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(17),
      Q => dout(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(18),
      Q => dout(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(19),
      Q => dout(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(20),
      Q => dout(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(21),
      Q => dout(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(22),
      Q => dout(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(23),
      Q => dout(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(24),
      Q => dout(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(25),
      Q => dout(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(5),
      Q => dout(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(6),
      Q => dout(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(7),
      Q => dout(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(8),
      Q => dout(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(9),
      Q => dout(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I225 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ is
  signal dout_i : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0\
     port map (
      EN => EN,
      I225(4 downto 0) => I225(4 downto 0),
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout_i(4 downto 0) => dout_i(4 downto 0),
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0_22\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I222 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0_22\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0_22\ is
  signal dout_i : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0_23\
     port map (
      EN => EN,
      I222(4 downto 0) => I222(4 downto 0),
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout_i(4 downto 0) => dout_i(4 downto 0),
      \gpr1.dout_i_reg[0]_0\(0) => \gpr1.dout_i_reg[0]\(0),
      \gpr1.dout_i_reg[1]_0\(4 downto 0) => \gpr1.dout_i_reg[1]\(4 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(0),
      Q => dout(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(1),
      Q => dout(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(2),
      Q => dout(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(3),
      Q => dout(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => dout_i(4),
      Q => dout(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[4]\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      \out\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => \gc0.count_d1_reg[0]\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_1 is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_1 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_1 is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_5
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[4]\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      \out\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_6
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => \gc0.count_d1_reg[0]\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_7
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_20 is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_20 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_20 is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_26
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[4]\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      \out\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_27
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => \gc0.count_d1_reg[0]\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_28
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_29 is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_29 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_29 is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_35
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[4]\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      \out\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_36
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => \gc0.count_d1_reg[0]\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_38 is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_38 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_38 is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_44
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[4]\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      \out\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_45
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => \gc0.count_d1_reg[0]\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_46
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8 is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8 is
  signal \^out\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \out\ <= \^out\;
  ram_empty_fb_i_reg(0) <= \^ram_empty_fb_i_reg\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_14
     port map (
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[4]\ => \^out\,
      \gpregsm1.user_valid_reg_0\ => \gc0.count_d1_reg[0]\,
      \out\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      ram_empty_fb_i_reg(0) => \^ram_empty_fb_i_reg\(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_15
     port map (
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => \gc0.count_d1_reg[0]\,
      ram_empty_i_reg_0 => ram_empty_i_reg
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_16
     port map (
      E(0) => \^ram_empty_fb_i_reg\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  signal \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_2_out : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \out\ <= rst_d2;
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\goreg_dm.dout_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => \goreg_dm.dout_i_reg[25]\(0),
      I2 => \goreg_dm.dout_i_reg[25]\(1),
      I3 => rst_wr_reg2,
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => rst_wr_reg2,
      O => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => p_2_out
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_2_out,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => p_0_in(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\ is
  signal \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_2_out : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \out\ <= rst_d2;
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\goreg_dm.dout_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => \goreg_dm.dout_i_reg[25]\(0),
      I2 => \goreg_dm.dout_i_reg[25]\(1),
      I3 => rst_wr_reg2,
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => rst_wr_reg2,
      O => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => p_2_out
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_2_out,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => p_0_in(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__2\ is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__2\ is
  signal \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_2_out : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \out\ <= rst_d2;
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\goreg_dm.dout_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => \goreg_dm.dout_i_reg[4]\(0),
      I2 => \goreg_dm.dout_i_reg[4]\(1),
      I3 => rst_wr_reg2,
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => rst_wr_reg2,
      O => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => p_2_out
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_2_out,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => p_0_in(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__3\ is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__3\ is
  signal \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_2_out : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \out\ <= rst_d2;
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\goreg_dm.dout_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => \goreg_dm.dout_i_reg[25]\(0),
      I2 => \goreg_dm.dout_i_reg[25]\(1),
      I3 => rst_wr_reg2,
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => rst_wr_reg2,
      O => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => p_2_out
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_2_out,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => p_0_in(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__8\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__4\ is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__4\ : entity is "reset_blk_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__4\ is
  signal \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_2_out : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \out\ <= rst_d2;
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\goreg_dm.dout_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => \goreg_dm.dout_i_reg[25]\(0),
      I2 => \goreg_dm.dout_i_reg[25]\(1),
      I3 => rst_wr_reg2,
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => rst_wr_reg2,
      O => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => p_2_out
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_2_out,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => p_0_in(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__9\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__5\ is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__5\ : entity is "reset_blk_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__5\ is
  signal \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_2_out : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \out\ <= rst_d2;
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\goreg_dm.dout_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => rd_en,
      I1 => \goreg_dm.dout_i_reg[4]\(0),
      I2 => \goreg_dm.dout_i_reg[4]\(1),
      I3 => rst_wr_reg2,
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => rst_wr_reg2,
      O => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => p_2_out
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_2_out,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => p_0_in(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__10\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => \out\,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_2 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_2 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_3
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => \out\,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_4
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_21 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_21 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_21 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_24
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => \out\,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_25
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_30 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_30 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_30 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_33
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => \out\,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_34
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_39 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_39 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_39 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_42
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => \out\,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_43
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => \out\,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      clk => clk,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg(0) => ram_empty_i_reg(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_upsizer is
  port (
    M00_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_AWLOCK : out STD_LOGIC;
    \USE_REGISTER.M_AXI_WVALID_q_reg\ : out STD_LOGIC;
    M00_AXI_WLAST : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ : out STD_LOGIC;
    M00_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_ARLOCK : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\ : out STD_LOGIC;
    \USE_REGISTER.M_AXI_AVALID_q_reg\ : out STD_LOGIC;
    M00_AXI_WSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_AVALID_q_reg_0\ : out STD_LOGIC;
    use_wrap_buffer_reg : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    s_ready_i_reg_0 : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    use_wrap_buffer_reg_0 : out STD_LOGIC;
    wrap_buffer_available_reg : out STD_LOGIC;
    \rid_wrap_buffer_reg[3]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    M00_AXI_RREADY : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data2_reg[38]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_reg : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    M00_AXI_WREADY : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC;
    s_ready_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_RTL_CURR_WORD.first_word_q_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\ : in STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    M00_AXI_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 70 downto 0 );
    s_ready_i_reg_3 : in STD_LOGIC;
    s_ready_i_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aa_mi_arvalid : in STD_LOGIC;
    aa_mi_artarget_hot : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \storage_data1_reg[38]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \storage_data1_reg[62]\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \storage_data1_reg[62]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_upsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_upsizer is
  signal ARESET : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M_AXI_AADDR_I : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \M_AXI_RDATA__0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_AADDR : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal S_AXI_ACACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S_AXI_ACACHE__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_AID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_ALOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_APROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\ : STD_LOGIC;
  signal \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_fix\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_10\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_11\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_13\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_14\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_15\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_16\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_17\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_18\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_19\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_20\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_21\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_22\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_23\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_24\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_25\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_32\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_33\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_34\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_6\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_7\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_8\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_10\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_11\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_15\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_16\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_5\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_7\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_8\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_9\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ABURST_q\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ABURST_q_6\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ASIZE_q\ : STD_LOGIC;
  signal \USE_REGISTER.M_AXI_ASIZE_q_5\ : STD_LOGIC;
  signal \^use_register.m_axi_avalid_q_reg\ : STD_LOGIC;
  signal \^use_register.m_axi_avalid_q_reg_0\ : STD_LOGIC;
  signal \^use_register.m_axi_wvalid_q_reg\ : STD_LOGIC;
  signal \USE_RTL_CURR_WORD.current_word_q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_RTL_CURR_WORD.first_word_q\ : STD_LOGIC;
  signal \USE_RTL_CURR_WORD.pre_next_word_q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_RTL_LENGTH.first_mi_word_q\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.first_mi_word_q_0\ : STD_LOGIC;
  signal \USE_RTL_LENGTH.length_counter_q_reg\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \USE_WRITE.wr_cmd_first_word\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \USE_WRITE.wr_cmd_fix\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_packed_wrap\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_valid\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_10\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_102\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_11\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_110\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_119\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_12\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_13\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_14\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_15\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_16\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_17\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_20\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_21\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_22\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_23\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_24\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_25\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_26\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_27\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_28\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_30\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_31\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_32\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_33\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_34\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_35\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_36\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_37\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_38\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_39\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_40\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_41\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_42\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_43\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_44\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_45\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_46\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_47\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_48\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_49\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_50\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_51\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_52\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_53\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_54\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_55\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_56\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_57\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_58\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_59\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_60\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_61\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_62\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_63\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_64\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_65\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_66\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_67\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_68\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_69\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_70\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_71\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_72\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_73\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_74\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_75\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_76\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_77\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_78\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_79\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_8\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_80\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_81\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_82\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_83\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_84\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_85\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_86\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_87\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_88\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_89\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_9\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_90\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_91\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_92\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_93\ : STD_LOGIC;
  signal \USE_WRITE.write_data_inst_n_22\ : STD_LOGIC;
  signal \USE_WRITE.write_data_inst_n_23\ : STD_LOGIC;
  signal \USE_WRITE.write_data_inst_n_24\ : STD_LOGIC;
  signal \USE_WRITE.write_data_inst_n_28\ : STD_LOGIC;
  signal \USE_WRITE.write_data_inst_n_29\ : STD_LOGIC;
  signal \USE_WRITE.write_data_inst_n_3\ : STD_LOGIC;
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cmd_complete_wrap_i : STD_LOGIC;
  signal cmd_complete_wrap_i_11 : STD_LOGIC;
  signal cmd_first_word_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cmd_first_word_i_9 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cmd_fix_i : STD_LOGIC;
  signal cmd_fix_i_13 : STD_LOGIC;
  signal cmd_length_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cmd_length_i_7 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cmd_modified_i : STD_LOGIC;
  signal cmd_modified_i_12 : STD_LOGIC;
  signal cmd_packed_wrap_i : STD_LOGIC;
  signal cmd_packed_wrap_i_10 : STD_LOGIC;
  signal current_word_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal first_word : STD_LOGIC;
  signal mi_register_slice_inst_n_3 : STD_LOGIC;
  signal mi_register_slice_inst_n_74 : STD_LOGIC;
  signal mr_RID : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mr_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_word : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal next_word_3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_103_in : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 22 downto 17 );
  signal p_1_out_8 : STD_LOGIC_VECTOR ( 22 downto 16 );
  signal p_27_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_62_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_86_out : STD_LOGIC;
  signal pop_si_data : STD_LOGIC;
  signal pre_next_word : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pre_next_word_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pre_next_word_2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_pipe/load_s1_from_s2\ : STD_LOGIC;
  signal si_register_slice_inst_n_104 : STD_LOGIC;
  signal si_register_slice_inst_n_13 : STD_LOGIC;
  signal si_register_slice_inst_n_139 : STD_LOGIC;
  signal si_register_slice_inst_n_144 : STD_LOGIC;
  signal si_register_slice_inst_n_145 : STD_LOGIC;
  signal si_register_slice_inst_n_146 : STD_LOGIC;
  signal si_register_slice_inst_n_147 : STD_LOGIC;
  signal si_register_slice_inst_n_148 : STD_LOGIC;
  signal si_register_slice_inst_n_149 : STD_LOGIC;
  signal si_register_slice_inst_n_150 : STD_LOGIC;
  signal si_register_slice_inst_n_157 : STD_LOGIC;
  signal si_register_slice_inst_n_158 : STD_LOGIC;
  signal si_register_slice_inst_n_159 : STD_LOGIC;
  signal si_register_slice_inst_n_18 : STD_LOGIC;
  signal si_register_slice_inst_n_19 : STD_LOGIC;
  signal si_register_slice_inst_n_20 : STD_LOGIC;
  signal si_register_slice_inst_n_21 : STD_LOGIC;
  signal si_register_slice_inst_n_22 : STD_LOGIC;
  signal si_register_slice_inst_n_23 : STD_LOGIC;
  signal si_register_slice_inst_n_31 : STD_LOGIC;
  signal si_register_slice_inst_n_72 : STD_LOGIC;
  signal si_register_slice_inst_n_73 : STD_LOGIC;
  signal si_register_slice_inst_n_74 : STD_LOGIC;
  signal si_register_slice_inst_n_75 : STD_LOGIC;
  signal si_register_slice_inst_n_85 : STD_LOGIC;
  signal si_register_slice_inst_n_86 : STD_LOGIC;
  signal si_register_slice_inst_n_89 : STD_LOGIC;
  signal si_register_slice_inst_n_90 : STD_LOGIC;
  signal si_register_slice_inst_n_91 : STD_LOGIC;
  signal si_register_slice_inst_n_92 : STD_LOGIC;
  signal si_register_slice_inst_n_93 : STD_LOGIC;
  signal si_register_slice_inst_n_94 : STD_LOGIC;
  signal si_register_slice_inst_n_95 : STD_LOGIC;
  signal sr_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sr_ARCACHE : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sr_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_ARVALID : STD_LOGIC;
  signal sr_AWADDR : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sr_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sr_AWCACHE : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sr_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_AWVALID : STD_LOGIC;
  signal \^use_wrap_buffer_reg\ : STD_LOGIC;
  signal wrap_buffer_available : STD_LOGIC;
  signal wrap_buffer_available_4 : STD_LOGIC;
  signal wstrb_wrap_buffer_1 : STD_LOGIC;
  signal wstrb_wrap_buffer_2 : STD_LOGIC;
  signal wstrb_wrap_buffer_3 : STD_LOGIC;
  signal wstrb_wrap_buffer_4 : STD_LOGIC;
  signal wstrb_wrap_buffer_5 : STD_LOGIC;
  signal wstrb_wrap_buffer_6 : STD_LOGIC;
  signal wstrb_wrap_buffer_7 : STD_LOGIC;
  signal wstrb_wrap_buffer_q : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ARESET_reg : label is "no";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\ <= \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\;
  \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ <= \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg\;
  \USE_REGISTER.M_AXI_AVALID_q_reg\ <= \^use_register.m_axi_avalid_q_reg\;
  \USE_REGISTER.M_AXI_AVALID_q_reg_0\ <= \^use_register.m_axi_avalid_q_reg_0\;
  \USE_REGISTER.M_AXI_WVALID_q_reg\ <= \^use_register.m_axi_wvalid_q_reg\;
  use_wrap_buffer_reg <= \^use_wrap_buffer_reg\;
ARESET_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => reset_reg,
      Q => ARESET,
      R => '0'
    );
\USE_READ.read_addr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_upsizer__parameterized0\
     port map (
      ARESET => ARESET,
      D(2 downto 0) => pre_next_word(2 downto 0),
      E(0) => \^e\(0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_ARADDR(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      M00_AXI_ARBURST(1 downto 0) => M00_AXI_ARBURST(1 downto 0),
      M00_AXI_ARCACHE(3 downto 0) => M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_ARID(0) => M00_AXI_ARID(0),
      M00_AXI_ARLEN(7 downto 0) => M00_AXI_ARLEN(7 downto 0),
      M00_AXI_ARLOCK => M00_AXI_ARLOCK,
      M00_AXI_ARPROT(2 downto 0) => M00_AXI_ARPROT(2 downto 0),
      M00_AXI_ARQOS(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_ARSIZE(2 downto 0) => M00_AXI_ARSIZE(2 downto 0),
      Q(46) => si_register_slice_inst_n_104,
      Q(45 downto 17) => S_AXI_AADDR(31 downto 3),
      Q(16 downto 14) => sr_ARSIZE(2 downto 0),
      Q(13 downto 12) => sr_ARBURST(1 downto 0),
      Q(11) => si_register_slice_inst_n_139,
      Q(10 downto 9) => \S_AXI_ACACHE__0\(3 downto 2),
      Q(8) => sr_ARCACHE(1),
      Q(7) => \S_AXI_ACACHE__0\(0),
      Q(6) => si_register_slice_inst_n_144,
      Q(5) => si_register_slice_inst_n_145,
      Q(4) => si_register_slice_inst_n_146,
      Q(3) => si_register_slice_inst_n_147,
      Q(2) => si_register_slice_inst_n_148,
      Q(1) => si_register_slice_inst_n_149,
      Q(0) => si_register_slice_inst_n_150,
      SR(0) => \USE_REGISTER.M_AXI_ASIZE_q\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\(2 downto 0) => next_word(2 downto 0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]\ => \USE_READ.read_addr_inst_n_32\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]\ => \USE_READ.read_addr_inst_n_10\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(13) => \USE_READ.rd_cmd_fix\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(12) => \USE_READ.read_addr_inst_n_13\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(11) => \USE_READ.read_addr_inst_n_14\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(10) => \USE_READ.read_addr_inst_n_15\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(9) => \USE_READ.read_addr_inst_n_16\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(8) => \USE_READ.read_addr_inst_n_17\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(7) => \USE_READ.read_addr_inst_n_18\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(6) => \USE_READ.read_addr_inst_n_19\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(5) => \USE_READ.read_addr_inst_n_20\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(4) => \USE_READ.read_addr_inst_n_21\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(3) => \USE_READ.read_addr_inst_n_22\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(2) => \USE_READ.read_addr_inst_n_23\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(1) => \USE_READ.read_addr_inst_n_24\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(0) => \USE_READ.read_addr_inst_n_25\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ => \USE_READ.read_data_inst_n_5\,
      \USE_REGISTER.M_AXI_AADDR_q_reg[2]_0\(2) => si_register_slice_inst_n_157,
      \USE_REGISTER.M_AXI_AADDR_q_reg[2]_0\(1) => si_register_slice_inst_n_158,
      \USE_REGISTER.M_AXI_AADDR_q_reg[2]_0\(0) => si_register_slice_inst_n_159,
      \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\(0) => \USE_REGISTER.M_AXI_ABURST_q\,
      \USE_REGISTER.M_AXI_AVALID_q_reg_0\ => \^use_register.m_axi_avalid_q_reg_0\,
      \USE_RTL_LENGTH.first_mi_word_q\ => \USE_RTL_LENGTH.first_mi_word_q_0\,
      \USE_RTL_LENGTH.length_counter_q_reg[7]\(0) => \^q\(0),
      \current_word_1_reg[1]\ => \USE_READ.read_addr_inst_n_33\,
      \current_word_1_reg[2]\(2 downto 0) => pre_next_word_1(2 downto 0),
      first_word => first_word,
      \in\(27) => cmd_fix_i,
      \in\(26) => cmd_modified_i,
      \in\(25) => cmd_complete_wrap_i,
      \in\(24) => cmd_packed_wrap_i,
      \in\(23 downto 21) => cmd_first_word_i(2 downto 0),
      \in\(20 downto 19) => p_1_out(22 downto 21),
      \in\(18) => si_register_slice_inst_n_85,
      \in\(17) => si_register_slice_inst_n_86,
      \in\(16 downto 15) => p_1_out(18 downto 17),
      \in\(14) => si_register_slice_inst_n_89,
      \in\(13) => si_register_slice_inst_n_90,
      \in\(12) => si_register_slice_inst_n_91,
      \in\(11) => si_register_slice_inst_n_92,
      \in\(10) => si_register_slice_inst_n_93,
      \in\(9) => si_register_slice_inst_n_94,
      \in\(8) => si_register_slice_inst_n_95,
      \in\(7 downto 0) => cmd_length_i(7 downto 0),
      m_valid_i_reg => \USE_READ.read_addr_inst_n_8\,
      \pre_next_word_1_reg[2]\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      \pre_next_word_1_reg[2]_0\ => \USE_READ.read_data_inst_n_11\,
      \pre_next_word_1_reg[2]_1\ => \USE_READ.read_data_inst_n_15\,
      \rid_wrap_buffer_reg[3]\ => \^use_wrap_buffer_reg\,
      s_ready_i_reg => \USE_READ.read_addr_inst_n_7\,
      s_ready_i_reg_0(0) => \FSM_onehot_state_reg[1]_1\(1),
      sr_ARVALID => sr_ARVALID,
      \state_reg[0]\ => \USE_READ.read_addr_inst_n_6\,
      \state_reg[0]_0\(0) => p_7_in,
      \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0),
      \state_reg[1]_0\ => \FSM_onehot_state_reg[3]\,
      \storage_data2_reg[3]\(2 downto 0) => current_word_1(2 downto 0),
      use_wrap_buffer_i_2 => \USE_READ.read_data_inst_n_16\,
      use_wrap_buffer_reg => \USE_READ.read_addr_inst_n_11\,
      wrap_buffer_available => wrap_buffer_available,
      wrap_buffer_available_reg => \USE_READ.read_addr_inst_n_34\,
      wrap_buffer_available_reg_0 => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\,
      wrap_buffer_available_reg_1 => \USE_READ.read_data_inst_n_7\,
      wrap_buffer_available_reg_2 => \USE_READ.read_data_inst_n_8\
    );
\USE_READ.read_data_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_upsizer
     port map (
      ARESET => ARESET,
      D(0) => \USE_READ.read_data_inst_n_9\,
      E(0) => \^e\(0),
      \FSM_onehot_state_reg[0]\ => \USE_READ.read_data_inst_n_10\,
      \FSM_onehot_state_reg[0]_0\ => \USE_READ.read_addr_inst_n_10\,
      \FSM_onehot_state_reg[0]_1\ => mi_register_slice_inst_n_3,
      \FSM_onehot_state_reg[1]\(2 downto 0) => \FSM_onehot_state_reg[1]_0\(2 downto 0),
      \FSM_onehot_state_reg[1]_0\(2 downto 0) => \FSM_onehot_state_reg[1]_1\(2 downto 0),
      \FSM_onehot_state_reg[3]\(0) => \^q\(0),
      \FSM_onehot_state_reg[3]_0\ => \^use_ff_out.use_rtl_output_pipeline.m_valid_q_reg\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(70 downto 67) => mr_RID(3 downto 0),
      Q(66 downto 3) => \M_AXI_RDATA__0\(63 downto 0),
      Q(2 downto 1) => mr_RRESP(1 downto 0),
      Q(0) => mi_register_slice_inst_n_74,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\ => \^use_ff_out.use_rtl_output_pipeline.m_mesg_q_reg[19]\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\,
      \USE_RTL_LENGTH.first_mi_word_q\ => \USE_RTL_LENGTH.first_mi_word_q_0\,
      \USE_RTL_LENGTH.length_counter_q_reg[6]_0\ => \USE_READ.read_data_inst_n_7\,
      \USE_RTL_LENGTH.length_counter_q_reg[7]_0\ => \USE_READ.read_addr_inst_n_6\,
      \current_word_1_reg[2]_0\(2 downto 0) => current_word_1(2 downto 0),
      \current_word_1_reg[2]_1\(2 downto 0) => next_word(2 downto 0),
      first_word => first_word,
      first_word_reg_0 => \USE_READ.read_addr_inst_n_33\,
      \pre_next_word_1_reg[0]_0\ => \USE_READ.read_data_inst_n_16\,
      \pre_next_word_1_reg[1]_0\ => \USE_READ.read_data_inst_n_15\,
      \pre_next_word_1_reg[2]_0\ => \USE_READ.read_data_inst_n_11\,
      \pre_next_word_1_reg[2]_1\(2 downto 0) => pre_next_word_1(2 downto 0),
      \pre_next_word_1_reg[2]_2\(13) => \USE_READ.rd_cmd_fix\,
      \pre_next_word_1_reg[2]_2\(12) => \USE_READ.read_addr_inst_n_13\,
      \pre_next_word_1_reg[2]_2\(11) => \USE_READ.read_addr_inst_n_14\,
      \pre_next_word_1_reg[2]_2\(10) => \USE_READ.read_addr_inst_n_15\,
      \pre_next_word_1_reg[2]_2\(9) => \USE_READ.read_addr_inst_n_16\,
      \pre_next_word_1_reg[2]_2\(8) => \USE_READ.read_addr_inst_n_17\,
      \pre_next_word_1_reg[2]_2\(7) => \USE_READ.read_addr_inst_n_18\,
      \pre_next_word_1_reg[2]_2\(6) => \USE_READ.read_addr_inst_n_19\,
      \pre_next_word_1_reg[2]_2\(5) => \USE_READ.read_addr_inst_n_20\,
      \pre_next_word_1_reg[2]_2\(4) => \USE_READ.read_addr_inst_n_21\,
      \pre_next_word_1_reg[2]_2\(3) => \USE_READ.read_addr_inst_n_22\,
      \pre_next_word_1_reg[2]_2\(2) => \USE_READ.read_addr_inst_n_23\,
      \pre_next_word_1_reg[2]_2\(1) => \USE_READ.read_addr_inst_n_24\,
      \pre_next_word_1_reg[2]_2\(0) => \USE_READ.read_addr_inst_n_25\,
      \pre_next_word_1_reg[2]_3\(2 downto 0) => pre_next_word(2 downto 0),
      \rid_wrap_buffer_reg[3]_0\(37 downto 0) => \rid_wrap_buffer_reg[3]\(37 downto 0),
      \rid_wrap_buffer_reg[3]_1\(0) => p_7_in,
      s_ready_i_reg(0) => \r_pipe/load_s1_from_s2\,
      \storage_data1_reg[38]\(5 downto 0) => \storage_data1_reg[38]\(5 downto 0),
      \storage_data2_reg[38]\(5 downto 0) => \storage_data2_reg[38]\(5 downto 0),
      \storage_data2_reg[3]\ => \USE_READ.read_addr_inst_n_32\,
      use_wrap_buffer_reg_0 => \^use_wrap_buffer_reg\,
      use_wrap_buffer_reg_1 => \USE_READ.read_data_inst_n_5\,
      use_wrap_buffer_reg_2 => use_wrap_buffer_reg_0,
      use_wrap_buffer_reg_3 => \USE_READ.read_data_inst_n_8\,
      use_wrap_buffer_reg_4 => \USE_READ.read_addr_inst_n_11\,
      wrap_buffer_available => wrap_buffer_available,
      wrap_buffer_available_reg_0 => \USE_READ.read_addr_inst_n_34\
    );
\USE_WRITE.write_addr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_upsizer
     port map (
      ARESET => ARESET,
      D(7) => \USE_WRITE.write_addr_inst_n_31\,
      D(6) => \USE_WRITE.write_addr_inst_n_32\,
      D(5) => \USE_WRITE.write_addr_inst_n_33\,
      D(4) => \USE_WRITE.write_addr_inst_n_34\,
      D(3) => \USE_WRITE.write_addr_inst_n_35\,
      D(2) => \USE_WRITE.write_addr_inst_n_36\,
      D(1) => \USE_WRITE.write_addr_inst_n_37\,
      D(0) => \USE_WRITE.write_addr_inst_n_38\,
      E(0) => \USE_WRITE.write_addr_inst_n_39\,
      \FSM_onehot_state_reg[0]\ => \FSM_onehot_state_reg[0]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_AWADDR(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      M00_AXI_AWBURST(1 downto 0) => M00_AXI_AWBURST(1 downto 0),
      M00_AXI_AWCACHE(3 downto 0) => M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_AWID(0) => M00_AXI_AWID(0),
      M00_AXI_AWLEN(7 downto 0) => M00_AXI_AWLEN(7 downto 0),
      M00_AXI_AWLOCK => M00_AXI_AWLOCK,
      M00_AXI_AWPROT(2 downto 0) => M00_AXI_AWPROT(2 downto 0),
      M00_AXI_AWQOS(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_AWSIZE(2 downto 0) => M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_WREADY => M00_AXI_WREADY,
      Q(43) => S_AXI_AID(0),
      Q(42 downto 17) => sr_AWADDR(31 downto 6),
      Q(16 downto 14) => sr_AWSIZE(2 downto 0),
      Q(13 downto 12) => sr_AWBURST(1 downto 0),
      Q(11) => S_AXI_ALOCK(0),
      Q(10 downto 9) => S_AXI_ACACHE(3 downto 2),
      Q(8) => sr_AWCACHE(1),
      Q(7) => S_AXI_ACACHE(0),
      Q(6 downto 4) => S_AXI_APROT(2 downto 0),
      Q(3) => si_register_slice_inst_n_72,
      Q(2) => si_register_slice_inst_n_73,
      Q(1) => si_register_slice_inst_n_74,
      Q(0) => si_register_slice_inst_n_75,
      SR(0) => wstrb_wrap_buffer_q,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]\(2 downto 0) => next_word_3(2 downto 0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]_0\(2 downto 0) => pre_next_word_2(2 downto 0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]\ => \USE_WRITE.write_addr_inst_n_110\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]\(0) => p_2_out,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0\(0) => p_15_out,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_1\(0) => p_27_out,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_2\(0) => p_40_out,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_3\(0) => p_51_out,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_4\(0) => p_62_out,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_5\(0) => p_73_out,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_6\(0) => p_86_out,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]\ => \USE_WRITE.write_addr_inst_n_30\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(12) => \USE_WRITE.wr_cmd_fix\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(11) => \USE_WRITE.wr_cmd_packed_wrap\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(10) => \USE_WRITE.wr_cmd_first_word\(2),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(9) => \USE_WRITE.write_addr_inst_n_8\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(8) => \USE_WRITE.write_addr_inst_n_9\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(7) => \USE_WRITE.write_addr_inst_n_10\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(6) => \USE_WRITE.write_addr_inst_n_11\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(5) => \USE_WRITE.write_addr_inst_n_12\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(4) => \USE_WRITE.write_addr_inst_n_13\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(3) => \USE_WRITE.write_addr_inst_n_14\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(2) => \USE_WRITE.write_addr_inst_n_15\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(1) => \USE_WRITE.write_addr_inst_n_16\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]\(0) => \USE_WRITE.write_addr_inst_n_17\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\,
      \USE_REGISTER.M_AXI_AADDR_q_reg[5]_0\(5 downto 0) => M_AXI_AADDR_I(5 downto 0),
      \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\(0) => \USE_REGISTER.M_AXI_ABURST_q_6\,
      \USE_REGISTER.M_AXI_ASIZE_q_reg[1]_0\(0) => \USE_REGISTER.M_AXI_ASIZE_q_5\,
      \USE_REGISTER.M_AXI_AVALID_q_reg_0\ => \^use_register.m_axi_avalid_q_reg\,
      \USE_REGISTER.M_AXI_WVALID_q_i_2\ => \USE_WRITE.write_data_inst_n_23\,
      \USE_REGISTER.M_AXI_WVALID_q_reg\(0) => \USE_WRITE.write_addr_inst_n_48\,
      \USE_REGISTER.M_AXI_WVALID_q_reg_0\(0) => \USE_WRITE.write_addr_inst_n_57\,
      \USE_REGISTER.M_AXI_WVALID_q_reg_1\(0) => \USE_WRITE.write_addr_inst_n_66\,
      \USE_REGISTER.M_AXI_WVALID_q_reg_2\(0) => \USE_WRITE.write_addr_inst_n_75\,
      \USE_REGISTER.M_AXI_WVALID_q_reg_3\(0) => \USE_WRITE.write_addr_inst_n_84\,
      \USE_REGISTER.M_AXI_WVALID_q_reg_4\(0) => \USE_WRITE.write_addr_inst_n_93\,
      \USE_REGISTER.M_AXI_WVALID_q_reg_5\(0) => \USE_WRITE.write_addr_inst_n_102\,
      \USE_RTL_CURR_WORD.current_word_q_reg[2]\(2 downto 0) => \USE_RTL_CURR_WORD.pre_next_word_q\(2 downto 0),
      \USE_RTL_CURR_WORD.first_word_q\ => \USE_RTL_CURR_WORD.first_word_q\,
      \USE_RTL_CURR_WORD.first_word_q_reg\(0) => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]\ => \USE_WRITE.write_data_inst_n_28\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\ => \USE_WRITE.write_data_inst_n_24\,
      \USE_RTL_LENGTH.first_mi_word_q\ => \USE_RTL_LENGTH.first_mi_word_q\,
      \USE_RTL_LENGTH.length_counter_q_reg\(0) => \USE_RTL_LENGTH.length_counter_q_reg\(7),
      \USE_WRITE.wr_cmd_valid\ => \USE_WRITE.wr_cmd_valid\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]\ => \USE_WRITE.write_data_inst_n_3\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]\ => \USE_WRITE.write_data_inst_n_22\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\(2 downto 0) => \USE_RTL_CURR_WORD.current_word_q\(2 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]\(36 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(36 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6\ => \USE_WRITE.write_data_inst_n_29\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]\ => \^use_register.m_axi_wvalid_q_reg\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \in\(27) => cmd_fix_i_13,
      \in\(26) => cmd_modified_i_12,
      \in\(25) => cmd_complete_wrap_i_11,
      \in\(24) => cmd_packed_wrap_i_10,
      \in\(23 downto 21) => cmd_first_word_i_9(2 downto 0),
      \in\(20 downto 19) => p_1_out_8(22 downto 21),
      \in\(18) => si_register_slice_inst_n_13,
      \in\(17 downto 14) => p_1_out_8(19 downto 16),
      \in\(13) => si_register_slice_inst_n_18,
      \in\(12) => si_register_slice_inst_n_19,
      \in\(11) => si_register_slice_inst_n_20,
      \in\(10) => si_register_slice_inst_n_21,
      \in\(9) => si_register_slice_inst_n_22,
      \in\(8) => si_register_slice_inst_n_23,
      \in\(7 downto 1) => cmd_length_i_7(7 downto 1),
      \in\(0) => si_register_slice_inst_n_31,
      m_valid_i_reg => \USE_WRITE.write_addr_inst_n_20\,
      p_103_in => p_103_in,
      pop_si_data => pop_si_data,
      s_ready_i_reg => s_ready_i_reg_1,
      s_ready_i_reg_0(0) => s_ready_i_reg_2(0),
      sr_AWVALID => sr_AWVALID,
      \state_reg[0]\ => \USE_WRITE.write_addr_inst_n_119\,
      \storage_data1_reg[12]\(7) => \USE_WRITE.write_addr_inst_n_58\,
      \storage_data1_reg[12]\(6) => \USE_WRITE.write_addr_inst_n_59\,
      \storage_data1_reg[12]\(5) => \USE_WRITE.write_addr_inst_n_60\,
      \storage_data1_reg[12]\(4) => \USE_WRITE.write_addr_inst_n_61\,
      \storage_data1_reg[12]\(3) => \USE_WRITE.write_addr_inst_n_62\,
      \storage_data1_reg[12]\(2) => \USE_WRITE.write_addr_inst_n_63\,
      \storage_data1_reg[12]\(1) => \USE_WRITE.write_addr_inst_n_64\,
      \storage_data1_reg[12]\(0) => \USE_WRITE.write_addr_inst_n_65\,
      \storage_data1_reg[12]_0\(7 downto 0) => p_1_in(7 downto 0),
      \storage_data1_reg[20]\(7) => \USE_WRITE.write_addr_inst_n_49\,
      \storage_data1_reg[20]\(6) => \USE_WRITE.write_addr_inst_n_50\,
      \storage_data1_reg[20]\(5) => \USE_WRITE.write_addr_inst_n_51\,
      \storage_data1_reg[20]\(4) => \USE_WRITE.write_addr_inst_n_52\,
      \storage_data1_reg[20]\(3) => \USE_WRITE.write_addr_inst_n_53\,
      \storage_data1_reg[20]\(2) => \USE_WRITE.write_addr_inst_n_54\,
      \storage_data1_reg[20]\(1) => \USE_WRITE.write_addr_inst_n_55\,
      \storage_data1_reg[20]\(0) => \USE_WRITE.write_addr_inst_n_56\,
      \storage_data1_reg[20]_0\(7) => \USE_WRITE.write_addr_inst_n_85\,
      \storage_data1_reg[20]_0\(6) => \USE_WRITE.write_addr_inst_n_86\,
      \storage_data1_reg[20]_0\(5) => \USE_WRITE.write_addr_inst_n_87\,
      \storage_data1_reg[20]_0\(4) => \USE_WRITE.write_addr_inst_n_88\,
      \storage_data1_reg[20]_0\(3) => \USE_WRITE.write_addr_inst_n_89\,
      \storage_data1_reg[20]_0\(2) => \USE_WRITE.write_addr_inst_n_90\,
      \storage_data1_reg[20]_0\(1) => \USE_WRITE.write_addr_inst_n_91\,
      \storage_data1_reg[20]_0\(0) => \USE_WRITE.write_addr_inst_n_92\,
      \storage_data1_reg[28]\(7) => \USE_WRITE.write_addr_inst_n_40\,
      \storage_data1_reg[28]\(6) => \USE_WRITE.write_addr_inst_n_41\,
      \storage_data1_reg[28]\(5) => \USE_WRITE.write_addr_inst_n_42\,
      \storage_data1_reg[28]\(4) => \USE_WRITE.write_addr_inst_n_43\,
      \storage_data1_reg[28]\(3) => \USE_WRITE.write_addr_inst_n_44\,
      \storage_data1_reg[28]\(2) => \USE_WRITE.write_addr_inst_n_45\,
      \storage_data1_reg[28]\(1) => \USE_WRITE.write_addr_inst_n_46\,
      \storage_data1_reg[28]\(0) => \USE_WRITE.write_addr_inst_n_47\,
      \storage_data1_reg[28]_0\(7) => \USE_WRITE.write_addr_inst_n_76\,
      \storage_data1_reg[28]_0\(6) => \USE_WRITE.write_addr_inst_n_77\,
      \storage_data1_reg[28]_0\(5) => \USE_WRITE.write_addr_inst_n_78\,
      \storage_data1_reg[28]_0\(4) => \USE_WRITE.write_addr_inst_n_79\,
      \storage_data1_reg[28]_0\(3) => \USE_WRITE.write_addr_inst_n_80\,
      \storage_data1_reg[28]_0\(2) => \USE_WRITE.write_addr_inst_n_81\,
      \storage_data1_reg[28]_0\(1) => \USE_WRITE.write_addr_inst_n_82\,
      \storage_data1_reg[28]_0\(0) => \USE_WRITE.write_addr_inst_n_83\,
      \storage_data1_reg[36]\(7) => \USE_WRITE.write_addr_inst_n_67\,
      \storage_data1_reg[36]\(6) => \USE_WRITE.write_addr_inst_n_68\,
      \storage_data1_reg[36]\(5) => \USE_WRITE.write_addr_inst_n_69\,
      \storage_data1_reg[36]\(4) => \USE_WRITE.write_addr_inst_n_70\,
      \storage_data1_reg[36]\(3) => \USE_WRITE.write_addr_inst_n_71\,
      \storage_data1_reg[36]\(2) => \USE_WRITE.write_addr_inst_n_72\,
      \storage_data1_reg[36]\(1) => \USE_WRITE.write_addr_inst_n_73\,
      \storage_data1_reg[36]\(0) => \USE_WRITE.write_addr_inst_n_74\,
      wrap_buffer_available => wrap_buffer_available_4,
      wrap_buffer_available_reg => \USE_WRITE.write_addr_inst_n_21\,
      wrap_buffer_available_reg_0 => \USE_WRITE.write_addr_inst_n_22\,
      wrap_buffer_available_reg_1 => \USE_WRITE.write_addr_inst_n_23\,
      wrap_buffer_available_reg_2 => \USE_WRITE.write_addr_inst_n_24\,
      wrap_buffer_available_reg_3 => \USE_WRITE.write_addr_inst_n_25\,
      wrap_buffer_available_reg_4 => \USE_WRITE.write_addr_inst_n_26\,
      wrap_buffer_available_reg_5 => \USE_WRITE.write_addr_inst_n_27\,
      wrap_buffer_available_reg_6 => \USE_WRITE.write_addr_inst_n_28\,
      wstrb_wrap_buffer_1 => wstrb_wrap_buffer_1,
      wstrb_wrap_buffer_2 => wstrb_wrap_buffer_2,
      wstrb_wrap_buffer_3 => wstrb_wrap_buffer_3,
      wstrb_wrap_buffer_4 => wstrb_wrap_buffer_4,
      wstrb_wrap_buffer_5 => wstrb_wrap_buffer_5,
      wstrb_wrap_buffer_6 => wstrb_wrap_buffer_6,
      wstrb_wrap_buffer_7 => wstrb_wrap_buffer_7
    );
\USE_WRITE.write_data_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_upsizer
     port map (
      ARESET => ARESET,
      D(2 downto 0) => pre_next_word_2(2 downto 0),
      E(0) => pop_si_data,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_WDATA(63 downto 0) => M00_AXI_WDATA(63 downto 0),
      M00_AXI_WLAST => M00_AXI_WLAST,
      M00_AXI_WREADY => M00_AXI_WREADY,
      M00_AXI_WREADY_0 => \USE_WRITE.write_data_inst_n_22\,
      M00_AXI_WSTRB(7 downto 0) => M00_AXI_WSTRB(7 downto 0),
      Q(2 downto 0) => \USE_RTL_CURR_WORD.pre_next_word_q\(2 downto 0),
      SR(0) => wstrb_wrap_buffer_q,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]\ => \USE_WRITE.write_data_inst_n_23\,
      \USE_REGISTER.M_AXI_WVALID_q_reg_0\ => \^use_register.m_axi_wvalid_q_reg\,
      \USE_RTL_CURR_WORD.current_word_q_reg[2]_0\ => \USE_WRITE.write_data_inst_n_29\,
      \USE_RTL_CURR_WORD.current_word_q_reg[2]_1\(2 downto 0) => \USE_RTL_CURR_WORD.current_word_q\(2 downto 0),
      \USE_RTL_CURR_WORD.current_word_q_reg[2]_2\(2 downto 0) => next_word_3(2 downto 0),
      \USE_RTL_CURR_WORD.first_word_q\ => \USE_RTL_CURR_WORD.first_word_q\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[1]_0\ => \USE_WRITE.write_data_inst_n_24\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_0\ => \USE_WRITE.write_data_inst_n_28\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(12) => \USE_WRITE.wr_cmd_fix\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(11) => \USE_WRITE.wr_cmd_packed_wrap\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(10) => \USE_WRITE.wr_cmd_first_word\(2),
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(9) => \USE_WRITE.write_addr_inst_n_8\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(8) => \USE_WRITE.write_addr_inst_n_9\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(7) => \USE_WRITE.write_addr_inst_n_10\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(6) => \USE_WRITE.write_addr_inst_n_11\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(5) => \USE_WRITE.write_addr_inst_n_12\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(4) => \USE_WRITE.write_addr_inst_n_13\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(3) => \USE_WRITE.write_addr_inst_n_14\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(2) => \USE_WRITE.write_addr_inst_n_15\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(1) => \USE_WRITE.write_addr_inst_n_16\,
      \USE_RTL_CURR_WORD.pre_next_word_q_reg[2]_1\(0) => \USE_WRITE.write_addr_inst_n_17\,
      \USE_RTL_LENGTH.first_mi_word_q\ => \USE_RTL_LENGTH.first_mi_word_q\,
      \USE_RTL_LENGTH.length_counter_q_reg[7]_0\(0) => \USE_RTL_LENGTH.length_counter_q_reg\(7),
      \USE_WRITE.wr_cmd_valid\ => \USE_WRITE.wr_cmd_valid\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_0\(0) => \USE_WRITE.write_addr_inst_n_102\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1\(7 downto 0) => p_1_in(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_0\ => \USE_WRITE.write_addr_inst_n_110\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_1\ => \USE_WRITE.write_addr_inst_n_21\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_0\ => \USE_WRITE.write_data_inst_n_3\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0]_1\(0) => p_86_out,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_0\(0) => \USE_WRITE.write_addr_inst_n_93\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(7) => \USE_WRITE.write_addr_inst_n_85\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(6) => \USE_WRITE.write_addr_inst_n_86\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(5) => \USE_WRITE.write_addr_inst_n_87\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(4) => \USE_WRITE.write_addr_inst_n_88\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(3) => \USE_WRITE.write_addr_inst_n_89\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(2) => \USE_WRITE.write_addr_inst_n_90\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(1) => \USE_WRITE.write_addr_inst_n_91\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]_1\(0) => \USE_WRITE.write_addr_inst_n_92\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]_0\ => \USE_WRITE.write_addr_inst_n_22\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15]_0\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1]_0\(0) => p_73_out,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_0\(0) => \USE_WRITE.write_addr_inst_n_84\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(7) => \USE_WRITE.write_addr_inst_n_76\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(6) => \USE_WRITE.write_addr_inst_n_77\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(5) => \USE_WRITE.write_addr_inst_n_78\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(4) => \USE_WRITE.write_addr_inst_n_79\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(3) => \USE_WRITE.write_addr_inst_n_80\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(2) => \USE_WRITE.write_addr_inst_n_81\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(1) => \USE_WRITE.write_addr_inst_n_82\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]_1\(0) => \USE_WRITE.write_addr_inst_n_83\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]_0\ => \USE_WRITE.write_addr_inst_n_23\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]_0\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2]_0\(0) => p_62_out,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_0\(0) => \USE_WRITE.write_addr_inst_n_75\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(7) => \USE_WRITE.write_addr_inst_n_67\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(6) => \USE_WRITE.write_addr_inst_n_68\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(5) => \USE_WRITE.write_addr_inst_n_69\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(4) => \USE_WRITE.write_addr_inst_n_70\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(3) => \USE_WRITE.write_addr_inst_n_71\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(2) => \USE_WRITE.write_addr_inst_n_72\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(1) => \USE_WRITE.write_addr_inst_n_73\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]_1\(0) => \USE_WRITE.write_addr_inst_n_74\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]_0\ => \USE_WRITE.write_addr_inst_n_24\,
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31]_0\(7 downto 0) => \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3]_0\(0) => p_51_out,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_0\(0) => \USE_WRITE.write_addr_inst_n_66\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(7) => \USE_WRITE.write_addr_inst_n_58\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(6) => \USE_WRITE.write_addr_inst_n_59\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(5) => \USE_WRITE.write_addr_inst_n_60\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(4) => \USE_WRITE.write_addr_inst_n_61\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(3) => \USE_WRITE.write_addr_inst_n_62\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(2) => \USE_WRITE.write_addr_inst_n_63\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(1) => \USE_WRITE.write_addr_inst_n_64\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]_1\(0) => \USE_WRITE.write_addr_inst_n_65\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]_0\ => \USE_WRITE.write_addr_inst_n_25\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39]_0\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4]_0\(0) => p_40_out,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_0\(0) => \USE_WRITE.write_addr_inst_n_57\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(7) => \USE_WRITE.write_addr_inst_n_49\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(6) => \USE_WRITE.write_addr_inst_n_50\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(5) => \USE_WRITE.write_addr_inst_n_51\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(4) => \USE_WRITE.write_addr_inst_n_52\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(3) => \USE_WRITE.write_addr_inst_n_53\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(2) => \USE_WRITE.write_addr_inst_n_54\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(1) => \USE_WRITE.write_addr_inst_n_55\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]_1\(0) => \USE_WRITE.write_addr_inst_n_56\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]_0\ => \USE_WRITE.write_addr_inst_n_26\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47]_0\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5]_0\(0) => p_27_out,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_0\(0) => \USE_WRITE.write_addr_inst_n_48\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(7) => \USE_WRITE.write_addr_inst_n_40\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(6) => \USE_WRITE.write_addr_inst_n_41\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(5) => \USE_WRITE.write_addr_inst_n_42\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(4) => \USE_WRITE.write_addr_inst_n_43\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(3) => \USE_WRITE.write_addr_inst_n_44\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(2) => \USE_WRITE.write_addr_inst_n_45\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(1) => \USE_WRITE.write_addr_inst_n_46\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]_1\(0) => \USE_WRITE.write_addr_inst_n_47\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]_0\ => \USE_WRITE.write_addr_inst_n_27\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55]_0\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6]_0\(0) => p_15_out,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0\(0) => \USE_WRITE.write_addr_inst_n_39\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(7) => \USE_WRITE.write_addr_inst_n_31\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(6) => \USE_WRITE.write_addr_inst_n_32\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(5) => \USE_WRITE.write_addr_inst_n_33\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(4) => \USE_WRITE.write_addr_inst_n_34\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(3) => \USE_WRITE.write_addr_inst_n_35\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(2) => \USE_WRITE.write_addr_inst_n_36\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(1) => \USE_WRITE.write_addr_inst_n_37\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_1\(0) => \USE_WRITE.write_addr_inst_n_38\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0\ => \USE_WRITE.write_addr_inst_n_28\,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_0\(7 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg\(7 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]_1\(36 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(36 downto 0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7]_0\(0) => p_2_out,
      p_103_in => p_103_in,
      wrap_buffer_available => wrap_buffer_available_4,
      wrap_buffer_available_reg_0 => wrap_buffer_available_reg,
      wrap_buffer_available_reg_1 => \USE_WRITE.write_addr_inst_n_30\,
      wrap_buffer_available_reg_2(0) => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      wrap_buffer_available_reg_3 => \USE_WRITE.write_addr_inst_n_119\,
      wstrb_wrap_buffer_1 => wstrb_wrap_buffer_1,
      wstrb_wrap_buffer_2 => wstrb_wrap_buffer_2,
      wstrb_wrap_buffer_3 => wstrb_wrap_buffer_3,
      wstrb_wrap_buffer_4 => wstrb_wrap_buffer_4,
      wstrb_wrap_buffer_5 => wstrb_wrap_buffer_5,
      wstrb_wrap_buffer_6 => wstrb_wrap_buffer_6,
      wstrb_wrap_buffer_7 => wstrb_wrap_buffer_7
    );
mi_register_slice_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized2\
     port map (
      D(70 downto 0) => D(70 downto 0),
      \FSM_onehot_state_reg[0]\(0) => \r_pipe/load_s1_from_s2\,
      \FSM_onehot_state_reg[0]_0\(0) => \USE_READ.read_data_inst_n_9\,
      \FSM_onehot_state_reg[3]\ => \USE_READ.read_addr_inst_n_7\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_RVALID => M00_AXI_RVALID,
      M00_AXI_RVALID_0 => mi_register_slice_inst_n_3,
      Q(0) => \^q\(0),
      reset_reg_0 => reset_reg,
      s_ready_i_reg => \USE_READ.read_data_inst_n_10\,
      \storage_data1_reg[70]\(70 downto 67) => mr_RID(3 downto 0),
      \storage_data1_reg[70]\(66 downto 3) => \M_AXI_RDATA__0\(63 downto 0),
      \storage_data1_reg[70]\(2 downto 1) => mr_RRESP(1 downto 0),
      \storage_data1_reg[70]\(0) => mi_register_slice_inst_n_74
    );
si_register_slice_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized1\
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_AWREADY_0(0) => \USE_REGISTER.M_AXI_ASIZE_q_5\,
      Q(43) => S_AXI_AID(0),
      Q(42 downto 17) => sr_AWADDR(31 downto 6),
      Q(16 downto 14) => sr_AWSIZE(2 downto 0),
      Q(13 downto 12) => sr_AWBURST(1 downto 0),
      Q(11) => S_AXI_ALOCK(0),
      Q(10 downto 9) => S_AXI_ACACHE(3 downto 2),
      Q(8) => sr_AWCACHE(1),
      Q(7) => S_AXI_ACACHE(0),
      Q(6 downto 4) => S_AXI_APROT(2 downto 0),
      Q(3) => si_register_slice_inst_n_72,
      Q(2) => si_register_slice_inst_n_73,
      Q(1) => si_register_slice_inst_n_74,
      Q(0) => si_register_slice_inst_n_75,
      SR(0) => \USE_REGISTER.M_AXI_ASIZE_q\,
      \USE_REGISTER.M_AXI_ABURST_q_reg[0]\ => \^use_register.m_axi_avalid_q_reg\,
      \USE_REGISTER.M_AXI_ABURST_q_reg[0]_0\ => \^use_register.m_axi_avalid_q_reg_0\,
      \USE_REGISTER.M_AXI_AVALID_q_reg\(0) => \USE_REGISTER.M_AXI_ABURST_q_6\,
      \USE_REGISTER.M_AXI_AVALID_q_reg_0\(0) => \USE_REGISTER.M_AXI_ABURST_q\,
      aa_mi_artarget_hot(0) => aa_mi_artarget_hot(0),
      aa_mi_arvalid => aa_mi_arvalid,
      \in\(27) => cmd_fix_i_13,
      \in\(26) => cmd_modified_i_12,
      \in\(25) => cmd_complete_wrap_i_11,
      \in\(24) => cmd_packed_wrap_i_10,
      \in\(23 downto 21) => cmd_first_word_i_9(2 downto 0),
      \in\(20 downto 19) => p_1_out_8(22 downto 21),
      \in\(18) => si_register_slice_inst_n_13,
      \in\(17 downto 14) => p_1_out_8(19 downto 16),
      \in\(13) => si_register_slice_inst_n_18,
      \in\(12) => si_register_slice_inst_n_19,
      \in\(11) => si_register_slice_inst_n_20,
      \in\(10) => si_register_slice_inst_n_21,
      \in\(9) => si_register_slice_inst_n_22,
      \in\(8) => si_register_slice_inst_n_23,
      \in\(7 downto 1) => cmd_length_i_7(7 downto 1),
      \in\(0) => si_register_slice_inst_n_31,
      m_valid_i_reg => \USE_WRITE.write_addr_inst_n_20\,
      m_valid_i_reg_0 => m_valid_i_reg,
      m_valid_i_reg_1 => \USE_READ.read_addr_inst_n_8\,
      m_valid_i_reg_2 => m_valid_i_reg_0,
      reset_reg_0 => reset_reg,
      s_ready_i_reg => s_ready_i_reg,
      s_ready_i_reg_0 => s_ready_i_reg_0,
      s_ready_i_reg_1 => s_ready_i_reg_3,
      s_ready_i_reg_2(0) => s_ready_i_reg_4(0),
      sr_ARVALID => sr_ARVALID,
      sr_AWVALID => sr_AWVALID,
      \storage_data1_reg[17]\(27) => cmd_fix_i,
      \storage_data1_reg[17]\(26) => cmd_modified_i,
      \storage_data1_reg[17]\(25) => cmd_complete_wrap_i,
      \storage_data1_reg[17]\(24) => cmd_packed_wrap_i,
      \storage_data1_reg[17]\(23 downto 21) => cmd_first_word_i(2 downto 0),
      \storage_data1_reg[17]\(20 downto 19) => p_1_out(22 downto 21),
      \storage_data1_reg[17]\(18) => si_register_slice_inst_n_85,
      \storage_data1_reg[17]\(17) => si_register_slice_inst_n_86,
      \storage_data1_reg[17]\(16 downto 15) => p_1_out(18 downto 17),
      \storage_data1_reg[17]\(14) => si_register_slice_inst_n_89,
      \storage_data1_reg[17]\(13) => si_register_slice_inst_n_90,
      \storage_data1_reg[17]\(12) => si_register_slice_inst_n_91,
      \storage_data1_reg[17]\(11) => si_register_slice_inst_n_92,
      \storage_data1_reg[17]\(10) => si_register_slice_inst_n_93,
      \storage_data1_reg[17]\(9) => si_register_slice_inst_n_94,
      \storage_data1_reg[17]\(8) => si_register_slice_inst_n_95,
      \storage_data1_reg[17]\(7 downto 0) => cmd_length_i(7 downto 0),
      \storage_data1_reg[32]\(2) => si_register_slice_inst_n_157,
      \storage_data1_reg[32]\(1) => si_register_slice_inst_n_158,
      \storage_data1_reg[32]\(0) => si_register_slice_inst_n_159,
      \storage_data1_reg[35]\(5 downto 0) => M_AXI_AADDR_I(5 downto 0),
      \storage_data1_reg[62]\(46) => si_register_slice_inst_n_104,
      \storage_data1_reg[62]\(45 downto 17) => S_AXI_AADDR(31 downto 3),
      \storage_data1_reg[62]\(16 downto 14) => sr_ARSIZE(2 downto 0),
      \storage_data1_reg[62]\(13 downto 12) => sr_ARBURST(1 downto 0),
      \storage_data1_reg[62]\(11) => si_register_slice_inst_n_139,
      \storage_data1_reg[62]\(10 downto 9) => \S_AXI_ACACHE__0\(3 downto 2),
      \storage_data1_reg[62]\(8) => sr_ARCACHE(1),
      \storage_data1_reg[62]\(7) => \S_AXI_ACACHE__0\(0),
      \storage_data1_reg[62]\(6) => si_register_slice_inst_n_144,
      \storage_data1_reg[62]\(5) => si_register_slice_inst_n_145,
      \storage_data1_reg[62]\(4) => si_register_slice_inst_n_146,
      \storage_data1_reg[62]\(3) => si_register_slice_inst_n_147,
      \storage_data1_reg[62]\(2) => si_register_slice_inst_n_148,
      \storage_data1_reg[62]\(1) => si_register_slice_inst_n_149,
      \storage_data1_reg[62]\(0) => si_register_slice_inst_n_150,
      \storage_data1_reg[62]_0\(57 downto 0) => \storage_data1_reg[62]\(57 downto 0),
      \storage_data1_reg[62]_1\(57 downto 0) => \storage_data1_reg[62]_0\(57 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_mux is
  port (
    m_avalid : out STD_LOGIC;
    \storage_data1_reg[0]\ : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sc_sf_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    wm_mr_wready_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aa_mi_awtarget_hot : in STD_LOGIC_VECTOR ( 0 to 0 );
    aa_sa_awvalid : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_mux is
begin
\gen_wmux.wmux_aw_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo__parameterized0\
     port map (
      D(0) => D(0),
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_onehot_state_reg[1]_2\ => \FSM_onehot_state_reg[1]_1\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(0) => Q(0),
      aa_mi_awtarget_hot(0) => aa_mi_awtarget_hot(0),
      aa_sa_awvalid => aa_sa_awvalid,
      areset_d1 => areset_d1,
      m_avalid => m_avalid,
      m_valid_i_reg_0 => m_valid_i_reg,
      reset => reset,
      sc_sf_wlast(0) => sc_sf_wlast(0),
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]\,
      wm_mr_wready_0 => wm_mr_wready_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_router is
  port (
    areset_d1 : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_valid_i_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_WVALID_0 : out STD_LOGIC;
    \storage_data1_reg[0]\ : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    reset : in STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : in STD_LOGIC;
    first_word_reg : in STD_LOGIC;
    first_word_reg_0 : in STD_LOGIC;
    first_word_reg_1 : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    \storage_data1_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    m_avalid : in STD_LOGIC;
    wm_mr_wready_0 : in STD_LOGIC;
    \storage_data2_reg[0]\ : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    \storage_data2_reg[0]_0\ : in STD_LOGIC;
    \storage_data1_reg[0]_1\ : in STD_LOGIC;
    \storage_data1_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_router;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_router is
begin
wrouter_aw_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo_53
     port map (
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[3]_0\(1 downto 0) => \FSM_onehot_state_reg[3]\(1 downto 0),
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_0\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(0) => Q(0),
      S00_AXI_WVALID => S00_AXI_WVALID,
      S00_AXI_WVALID_0 => S00_AXI_WVALID_0,
      S01_AXI_WVALID => S01_AXI_WVALID,
      SR(0) => areset_d1,
      first_word_reg => first_word_reg,
      first_word_reg_0 => first_word_reg_0,
      first_word_reg_1 => first_word_reg_1,
      \goreg_dm.dout_i_reg[25]\ => \goreg_dm.dout_i_reg[25]\,
      m_avalid => m_avalid,
      m_valid_i_reg_0 => m_valid_i_reg,
      m_valid_i_reg_1(0) => m_valid_i_reg_0(0),
      m_valid_i_reg_2(0) => m_valid_i_reg_1(0),
      reset => reset,
      s_ready_i_reg_0 => s_ready_i_reg,
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]\,
      \storage_data1_reg[0]_1\ => \storage_data1_reg[0]_0\,
      \storage_data1_reg[0]_2\ => \storage_data1_reg[0]_1\,
      \storage_data1_reg[0]_3\ => \storage_data1_reg[0]_2\,
      \storage_data2_reg[0]\ => \storage_data2_reg[0]\,
      \storage_data2_reg[0]_0\ => \storage_data2_reg[0]_0\,
      wm_mr_wready_0 => wm_mr_wready_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_router_51 is
  port (
    s_ready_i_reg : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_valid_i_reg_0 : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sc_sf_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word_reg : in STD_LOGIC;
    first_word_reg_0 : in STD_LOGIC;
    first_word_reg_1 : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    \storage_data1_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sc_sf_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \storage_data1_reg[0]_0\ : in STD_LOGIC;
    \storage_data1_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_router_51 : entity is "axi_interconnect_v1_7_15_wdata_router";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_router_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_router_51 is
begin
wrouter_aw_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_reg_srl_fifo
     port map (
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[3]_0\(1 downto 0) => \FSM_onehot_state_reg[3]\(1 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(0) => Q(0),
      S01_AXI_WVALID => S01_AXI_WVALID,
      areset_d1 => areset_d1,
      first_word_reg => first_word_reg,
      first_word_reg_0 => first_word_reg_0,
      first_word_reg_1 => first_word_reg_1,
      m_valid_i_reg_0(0) => m_valid_i_reg(0),
      m_valid_i_reg_1 => m_valid_i_reg_0,
      rd_en => rd_en,
      reset => reset,
      s_ready_i_reg_0 => s_ready_i_reg,
      sc_sf_awvalid(0) => sc_sf_awvalid(0),
      sc_sf_wlast(0) => sc_sf_wlast(0),
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]\,
      \storage_data1_reg[0]_1\ => \storage_data1_reg[0]_0\,
      \storage_data1_reg[0]_2\ => \storage_data1_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_3,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9
     port map (
      AR(0) => rstblk_n_3,
      E(0) => p_19_out,
      Q(4 downto 0) => p_12_out(4 downto 0),
      clk => clk,
      full => full,
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => p_0_out_0(4 downto 0),
      ram_empty_i_reg(0) => p_8_out,
      ram_empty_i_reg_0 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg_0 => rst_full_gen_i,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10
     port map (
      E(0) => rstblk_n_2,
      EN => p_19_out,
      clk => clk,
      count_d10_in(4 downto 0) => p_12_out(4 downto 0),
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_3,
      E(0) => rstblk_n_2,
      clk => clk,
      \goreg_dm.dout_i_reg[25]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \goreg_dm.dout_i_reg[25]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      rd_en => rd_en,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_3,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      AR(0) => rstblk_n_3,
      E(0) => p_19_out,
      Q(4 downto 0) => p_12_out(4 downto 0),
      clk => clk,
      full => full,
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => p_0_out_0(4 downto 0),
      ram_empty_i_reg(0) => p_8_out,
      ram_empty_i_reg_0 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg_0 => rst_full_gen_i,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\
     port map (
      E(0) => rstblk_n_2,
      EN => p_19_out,
      I225(4 downto 0) => p_12_out(4 downto 0),
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
rstblk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__5\
     port map (
      AR(0) => rstblk_n_3,
      E(0) => rstblk_n_2,
      clk => clk,
      \goreg_dm.dout_i_reg[4]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \goreg_dm.dout_i_reg[4]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      rd_en => rd_en,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_20
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_3,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_21
     port map (
      AR(0) => rstblk_n_3,
      E(0) => p_19_out,
      Q(4 downto 0) => p_12_out(4 downto 0),
      clk => clk,
      full => full,
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => p_0_out_0(4 downto 0),
      ram_empty_i_reg(0) => p_8_out,
      ram_empty_i_reg_0 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg_0 => rst_full_gen_i,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0_22\
     port map (
      E(0) => rstblk_n_2,
      EN => p_19_out,
      I222(4 downto 0) => p_12_out(4 downto 0),
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
rstblk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__2\
     port map (
      AR(0) => rstblk_n_3,
      E(0) => rstblk_n_2,
      clk => clk,
      \goreg_dm.dout_i_reg[4]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \goreg_dm.dout_i_reg[4]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      rd_en => rd_en,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_29
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_3,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_30
     port map (
      AR(0) => rstblk_n_3,
      E(0) => p_19_out,
      Q(4 downto 0) => p_12_out(4 downto 0),
      clk => clk,
      full => full,
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => p_0_out_0(4 downto 0),
      ram_empty_i_reg(0) => p_8_out,
      ram_empty_i_reg_0 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg_0 => rst_full_gen_i,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_31
     port map (
      E(0) => rstblk_n_2,
      EN => p_19_out,
      clk => clk,
      count_d10_in(4 downto 0) => p_12_out(4 downto 0),
      din(25 downto 0) => din(25 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
rstblk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1\
     port map (
      AR(0) => rstblk_n_3,
      E(0) => rstblk_n_2,
      clk => clk,
      \goreg_dm.dout_i_reg[25]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \goreg_dm.dout_i_reg[25]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      rd_en => rd_en,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__2\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__2\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_38
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_3,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_39
     port map (
      AR(0) => rstblk_n_3,
      E(0) => p_19_out,
      Q(4 downto 0) => p_12_out(4 downto 0),
      clk => clk,
      full => full,
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => p_0_out_0(4 downto 0),
      ram_empty_i_reg(0) => p_8_out,
      ram_empty_i_reg_0 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg_0 => rst_full_gen_i,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_40
     port map (
      E(0) => rstblk_n_2,
      EN => p_19_out,
      clk => clk,
      count_d10_in(4 downto 0) => p_12_out(4 downto 0),
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
rstblk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__3\
     port map (
      AR(0) => rstblk_n_3,
      E(0) => rstblk_n_2,
      clk => clk,
      \goreg_dm.dout_i_reg[25]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \goreg_dm.dout_i_reg[25]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      rd_en => rd_en,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__3\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__3\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_1
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rstblk_n_3,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_2
     port map (
      AR(0) => rstblk_n_3,
      E(0) => p_19_out,
      Q(4 downto 0) => p_12_out(4 downto 0),
      clk => clk,
      full => full,
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => p_0_out_0(4 downto 0),
      ram_empty_i_reg(0) => p_8_out,
      ram_empty_i_reg_0 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg_0 => rst_full_gen_i,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      E(0) => rstblk_n_2,
      EN => p_19_out,
      clk => clk,
      count_d10_in(4 downto 0) => p_12_out(4 downto 0),
      din(25 downto 0) => din(25 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[1]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
rstblk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__4\
     port map (
      AR(0) => rstblk_n_3,
      E(0) => rstblk_n_2,
      clk => clk,
      \goreg_dm.dout_i_reg[25]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \goreg_dm.dout_i_reg[25]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      rd_en => rd_en,
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_converter_bank__parameterized0\ is
  port (
    M00_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_AWLOCK : out STD_LOGIC;
    \USE_REGISTER.M_AXI_WVALID_q_reg\ : out STD_LOGIC;
    M00_AXI_WLAST : out STD_LOGIC;
    \USE_READ.rd_cmd_valid\ : out STD_LOGIC;
    M00_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_ARLOCK : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\ : out STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    \USE_REGISTER.M_AXI_AVALID_q_reg\ : out STD_LOGIC;
    M00_AXI_WSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_REGISTER.M_AXI_AVALID_q_reg_0\ : out STD_LOGIC;
    use_wrap_buffer : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    s_ready_i_reg_0 : out STD_LOGIC;
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    use_wrap_buffer_reg : out STD_LOGIC;
    wrap_buffer_available_reg : out STD_LOGIC;
    \rid_wrap_buffer_reg[3]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    M00_AXI_RREADY : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data2_reg[38]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    M00_AXI_ACLK : in STD_LOGIC;
    reset_reg : in STD_LOGIC;
    \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_WREADY : in STD_LOGIC;
    s_ready_i_reg_1 : in STD_LOGIC;
    s_ready_i_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_RTL_CURR_WORD.first_word_q_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ : in STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    M00_AXI_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 70 downto 0 );
    s_ready_i_reg_3 : in STD_LOGIC;
    s_ready_i_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aa_mi_arvalid : in STD_LOGIC;
    aa_mi_artarget_hot : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \storage_data1_reg[38]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \storage_data1_reg[62]\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \storage_data1_reg[62]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_converter_bank__parameterized0\ : entity is "axi_interconnect_v1_7_15_converter_bank";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_converter_bank__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_converter_bank__parameterized0\ is
begin
\gen_conv_slot[0].clock_conv_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter__parameterized0\
     port map (
      AR(0) => AR(0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_ACLK => M00_AXI_ACLK,
      M00_AXI_ARESET_OUT_N => M00_AXI_ARESET_OUT_N,
      \out\(0) => \out\(0)
    );
\gen_conv_slot[0].gen_upsizer.upsizer_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_upsizer
     port map (
      D(70 downto 0) => D(70 downto 0),
      E(0) => E(0),
      \FSM_onehot_state_reg[0]\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[1]_0\(2 downto 0) => \FSM_onehot_state_reg[1]_0\(2 downto 0),
      \FSM_onehot_state_reg[1]_1\(2 downto 0) => \FSM_onehot_state_reg[1]_1\(2 downto 0),
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_ARADDR(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      M00_AXI_ARBURST(1 downto 0) => M00_AXI_ARBURST(1 downto 0),
      M00_AXI_ARCACHE(3 downto 0) => M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_ARID(0) => M00_AXI_ARID(0),
      M00_AXI_ARLEN(7 downto 0) => M00_AXI_ARLEN(7 downto 0),
      M00_AXI_ARLOCK => M00_AXI_ARLOCK,
      M00_AXI_ARPROT(2 downto 0) => M00_AXI_ARPROT(2 downto 0),
      M00_AXI_ARQOS(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_ARSIZE(2 downto 0) => M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_AWADDR(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      M00_AXI_AWBURST(1 downto 0) => M00_AXI_AWBURST(1 downto 0),
      M00_AXI_AWCACHE(3 downto 0) => M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_AWID(0) => M00_AXI_AWID(0),
      M00_AXI_AWLEN(7 downto 0) => M00_AXI_AWLEN(7 downto 0),
      M00_AXI_AWLOCK => M00_AXI_AWLOCK,
      M00_AXI_AWPROT(2 downto 0) => M00_AXI_AWPROT(2 downto 0),
      M00_AXI_AWQOS(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_AWSIZE(2 downto 0) => M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_RVALID => M00_AXI_RVALID,
      M00_AXI_WDATA(63 downto 0) => M00_AXI_WDATA(63 downto 0),
      M00_AXI_WLAST => M00_AXI_WLAST,
      M00_AXI_WREADY => M00_AXI_WREADY,
      M00_AXI_WSTRB(7 downto 0) => M00_AXI_WSTRB(7 downto 0),
      Q(0) => Q(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ => \USE_READ.rd_cmd_valid\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\(0) => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\(0),
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_2\ => \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\,
      \USE_REGISTER.M_AXI_AVALID_q_reg\ => \USE_REGISTER.M_AXI_AVALID_q_reg\,
      \USE_REGISTER.M_AXI_AVALID_q_reg_0\ => \USE_REGISTER.M_AXI_AVALID_q_reg_0\,
      \USE_REGISTER.M_AXI_WVALID_q_reg\ => \USE_REGISTER.M_AXI_WVALID_q_reg\,
      \USE_RTL_CURR_WORD.first_word_q_reg\(0) => \USE_RTL_CURR_WORD.first_word_q_reg\(0),
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(36 downto 0) => \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(36 downto 0),
      aa_mi_artarget_hot(0) => aa_mi_artarget_hot(0),
      aa_mi_arvalid => aa_mi_arvalid,
      m_valid_i_reg => m_valid_i_reg,
      m_valid_i_reg_0 => m_valid_i_reg_0,
      reset_reg => reset_reg,
      \rid_wrap_buffer_reg[3]\(37 downto 0) => \rid_wrap_buffer_reg[3]\(37 downto 0),
      s_ready_i_reg => s_ready_i_reg,
      s_ready_i_reg_0 => s_ready_i_reg_0,
      s_ready_i_reg_1 => s_ready_i_reg_1,
      s_ready_i_reg_2(0) => s_ready_i_reg_2(0),
      s_ready_i_reg_3 => s_ready_i_reg_3,
      s_ready_i_reg_4(0) => s_ready_i_reg_4(0),
      \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0),
      \storage_data1_reg[38]\(5 downto 0) => \storage_data1_reg[38]\(5 downto 0),
      \storage_data1_reg[62]\(57 downto 0) => \storage_data1_reg[62]\(57 downto 0),
      \storage_data1_reg[62]_0\(57 downto 0) => \storage_data1_reg[62]_0\(57 downto 0),
      \storage_data2_reg[38]\(5 downto 0) => \storage_data2_reg[38]\(5 downto 0),
      use_wrap_buffer_reg => use_wrap_buffer,
      use_wrap_buffer_reg_0 => use_wrap_buffer_reg,
      wrap_buffer_available_reg => wrap_buffer_available_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_crossbar is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_grant_enc_i_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.m_target_hot_i_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.m_valid_i_reg\ : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    s_ready_i_reg_0 : out STD_LOGIC;
    \storage_data1_reg[0]\ : out STD_LOGIC;
    M00_AXI_BREADY : out STD_LOGIC;
    S00_AXI_BVALID : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_BVALID : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    S01_AXI_BREADY_0 : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.s_ready_i_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]_0\ : out STD_LOGIC;
    \m_ready_d_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_single_issue.active_target_hot_reg[0]_0\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_valid_i_reg_1 : out STD_LOGIC;
    m_valid_i_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_5\ : out STD_LOGIC;
    s_ready_i_reg_1 : out STD_LOGIC;
    \m_ready_d_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_2 : out STD_LOGIC;
    \gen_single_issue.accept_cnt_reg\ : out STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_valid_i_reg_3 : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.accept_cnt_reg_1\ : out STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.s_ready_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \storage_data1_reg[34]\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    sf_cb_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[0]\ : out STD_LOGIC;
    sf_cb_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.m_valid_i_reg_0\ : out STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[65]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \gen_arbiter.m_mesg_i_reg[65]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \storage_data1_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_ready_i_reg_3 : out STD_LOGIC;
    \storage_data2_reg[38]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S00_AXI_RLAST : out STD_LOGIC;
    S01_AXI_RLAST : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    reset_reg_0 : in STD_LOGIC;
    \repeat_cnt_reg[0]\ : in STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    \repeat_cnt_reg[3]\ : in STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_2\ : in STD_LOGIC;
    S_AXI_AREADY_I_reg : in STD_LOGIC;
    sc_sf_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg : in STD_LOGIC;
    empty : in STD_LOGIC;
    first_mi_word_reg : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    sc_sf_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_1\ : in STD_LOGIC;
    first_word_reg : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    first_word_reg_0 : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ : in STD_LOGIC;
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ : in STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    first_mi_word_reg_0 : in STD_LOGIC;
    first_mi_word_reg_1 : in STD_LOGIC;
    \m_ready_d_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.any_grant_reg\ : in STD_LOGIC;
    M00_AXI_BVALID : in STD_LOGIC;
    \storage_data1_reg[0]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    s_ready_i_reg_4 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    sc_sf_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.last_rr_hot_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]_1\ : in STD_LOGIC;
    \USE_READ.rd_cmd_valid\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_wrap_buffer : in STD_LOGIC;
    \storage_data1_reg[0]_3\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_2\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_2_0\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_0\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_1\ : in STD_LOGIC;
    \storage_data2_reg[36]\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \storage_data2_reg[38]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \storage_data1_reg[0]_4\ : in STD_LOGIC;
    \storage_data1_reg[0]_5\ : in STD_LOGIC;
    \storage_data1_reg[0]_6\ : in STD_LOGIC;
    \storage_data1_reg[0]_7\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.qual_reg_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[65]_1\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_mesg_i_reg[65]_2\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \m_ready_d_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_ready_i_reg_5 : in STD_LOGIC;
    \storage_data1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_ready_i_reg_6 : in STD_LOGIC;
    \storage_data2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[38]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RLAST_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_crossbar;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_crossbar is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aa_mi_awtarget_hot : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aa_sa_awvalid : STD_LOGIC;
  signal f_hot2enc_return : STD_LOGIC;
  signal \^gen_arbiter.s_ready_i_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_arbiter.s_ready_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_crossbar.addr_arbiter_ar_n_10\ : STD_LOGIC;
  signal \gen_crossbar.addr_arbiter_ar_n_11\ : STD_LOGIC;
  signal \gen_crossbar.addr_arbiter_ar_n_12\ : STD_LOGIC;
  signal \gen_crossbar.addr_arbiter_ar_n_2\ : STD_LOGIC;
  signal \gen_crossbar.addr_arbiter_aw_n_10\ : STD_LOGIC;
  signal \gen_crossbar.addr_arbiter_aw_n_8\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_11\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_18\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_19\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_21\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_22\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_26\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_27\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_28\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_29\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_34\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_72\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1\ : STD_LOGIC;
  signal \gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw_n_1\ : STD_LOGIC;
  signal \gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si_n_5\ : STD_LOGIC;
  signal \gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w_n_7\ : STD_LOGIC;
  signal \gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar_n_1\ : STD_LOGIC;
  signal \gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw_n_1\ : STD_LOGIC;
  signal \gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si_n_5\ : STD_LOGIC;
  signal \gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w_n_5\ : STD_LOGIC;
  signal \gen_single_issue.accept_cnt\ : STD_LOGIC;
  signal \gen_single_issue.accept_cnt_0\ : STD_LOGIC;
  signal \gen_single_issue.accept_cnt_1\ : STD_LOGIC;
  signal \gen_single_issue.accept_cnt_2\ : STD_LOGIC;
  signal \^gen_single_issue.accept_cnt_reg\ : STD_LOGIC;
  signal \^gen_single_issue.accept_cnt_reg_0\ : STD_LOGIC;
  signal \^gen_single_issue.accept_cnt_reg_1\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]_0\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]_1\ : STD_LOGIC;
  signal \^gen_single_issue.active_target_hot_reg[0]_5\ : STD_LOGIC;
  signal grant_hot0 : STD_LOGIC;
  signal m_avalid : STD_LOGIC;
  signal m_ready_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_ready_d0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_ready_d_reg[1]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_ready_d_reg[1]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_valid_i_reg_3\ : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal \^s_ready_i_reg\ : STD_LOGIC;
  signal \^s_ready_i_reg_0\ : STD_LOGIC;
  signal \^storage_data1_reg[0]\ : STD_LOGIC;
  signal \w_pipe/load_s2\ : STD_LOGIC;
  signal wm_mr_wready_0 : STD_LOGIC;
  attribute IOB : string;
  attribute IOB of reset_reg : label is "FALSE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_reg : label is "no";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of reset_reg : label is "no";
begin
  D(0) <= \^d\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gen_arbiter.s_ready_i_reg[1]\(1 downto 0) <= \^gen_arbiter.s_ready_i_reg[1]\(1 downto 0);
  \gen_arbiter.s_ready_i_reg[1]_0\(1 downto 0) <= \^gen_arbiter.s_ready_i_reg[1]_0\(1 downto 0);
  \gen_single_issue.accept_cnt_reg\ <= \^gen_single_issue.accept_cnt_reg\;
  \gen_single_issue.accept_cnt_reg_0\ <= \^gen_single_issue.accept_cnt_reg_0\;
  \gen_single_issue.accept_cnt_reg_1\ <= \^gen_single_issue.accept_cnt_reg_1\;
  \gen_single_issue.active_target_hot_reg[0]_0\ <= \^gen_single_issue.active_target_hot_reg[0]_0\;
  \gen_single_issue.active_target_hot_reg[0]_1\ <= \^gen_single_issue.active_target_hot_reg[0]_1\;
  \gen_single_issue.active_target_hot_reg[0]_5\ <= \^gen_single_issue.active_target_hot_reg[0]_5\;
  \m_ready_d_reg[1]_1\(1 downto 0) <= \^m_ready_d_reg[1]_1\(1 downto 0);
  \m_ready_d_reg[1]_4\(0) <= \^m_ready_d_reg[1]_4\(0);
  m_valid_i_reg_3 <= \^m_valid_i_reg_3\;
  s_ready_i_reg <= \^s_ready_i_reg\;
  s_ready_i_reg_0 <= \^s_ready_i_reg_0\;
  \storage_data1_reg[0]\ <= \^storage_data1_reg[0]\;
\gen_crossbar.addr_arbiter_ar\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_addr_arbiter
     port map (
      D(1) => f_hot2enc_return,
      D(0) => \gen_crossbar.addr_arbiter_ar_n_2\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => \^gen_arbiter.s_ready_i_reg[1]_0\(1 downto 0),
      \gen_arbiter.any_grant_reg_0\ => \gen_arbiter.any_grant_reg\,
      \gen_arbiter.last_rr_hot_reg[0]_0\ => \gen_arbiter.last_rr_hot_reg[0]\,
      \gen_arbiter.last_rr_hot_reg[1]_0\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_27\,
      \gen_arbiter.last_rr_hot_reg[1]_1\ => \^gen_single_issue.accept_cnt_reg_1\,
      \gen_arbiter.m_grant_enc_i_reg[0]_0\ => \gen_arbiter.m_grant_enc_i_reg[0]\,
      \gen_arbiter.m_grant_enc_i_reg[0]_1\ => \gen_arbiter.m_grant_enc_i_reg[0]_0\,
      \gen_arbiter.m_grant_enc_i_reg[0]_2\ => \gen_arbiter.m_grant_enc_i_reg[0]_1\,
      \gen_arbiter.m_mesg_i_reg[65]_0\(57 downto 0) => \gen_arbiter.m_mesg_i_reg[65]_0\(57 downto 0),
      \gen_arbiter.m_mesg_i_reg[65]_1\(56 downto 0) => \gen_arbiter.m_mesg_i_reg[65]_2\(56 downto 0),
      \gen_arbiter.m_target_hot_i_reg[0]_0\ => \gen_arbiter.m_target_hot_i_reg[0]\,
      \gen_arbiter.m_target_hot_i_reg[0]_1\ => \gen_crossbar.addr_arbiter_ar_n_12\,
      \gen_arbiter.m_valid_i_reg_0\ => \gen_arbiter.m_valid_i_reg\,
      \gen_arbiter.qual_reg_reg[1]_0\(1 downto 0) => \gen_arbiter.qual_reg_reg[1]\(1 downto 0),
      \gen_arbiter.qual_reg_reg[1]_1\(1) => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_29\,
      \gen_arbiter.qual_reg_reg[1]_1\(0) => \gen_arbiter.qual_reg_reg[0]\(0),
      \gen_arbiter.s_ready_i_reg[0]_0\ => \gen_crossbar.addr_arbiter_ar_n_10\,
      \gen_arbiter.s_ready_i_reg[1]_0\ => \gen_crossbar.addr_arbiter_ar_n_11\,
      \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_34\,
      \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]_0\ => \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg_n_0_[0]\,
      \gen_single_issue.accept_cnt\ => \gen_single_issue.accept_cnt\,
      \gen_single_issue.accept_cnt_0\ => \gen_single_issue.accept_cnt_1\,
      \gen_single_issue.accept_cnt_reg\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_26\,
      \gen_single_issue.accept_cnt_reg_0\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_28\,
      grant_hot0 => grant_hot0,
      reset => reset,
      s_ready_i_reg => s_ready_i_reg_2,
      sc_sf_arvalid(0) => sc_sf_arvalid(0)
    );
\gen_crossbar.addr_arbiter_aw\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_addr_arbiter_49
     port map (
      D(0) => \^d\(0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1) => \^m_ready_d_reg[1]_4\(0),
      Q(0) => m_ready_d(0),
      aa_mi_awtarget_hot(0) => aa_mi_awtarget_hot(0),
      aa_sa_awvalid => aa_sa_awvalid,
      \gen_arbiter.grant_hot_reg[1]_0\ => \FSM_onehot_state_reg[3]_2\,
      \gen_arbiter.grant_hot_reg[1]_1\(0) => \^q\(0),
      \gen_arbiter.grant_hot_reg[1]_2\(0) => \^m_ready_d_reg[1]_1\(0),
      \gen_arbiter.m_grant_enc_i_reg[0]_0\ => \^gen_single_issue.accept_cnt_reg\,
      \gen_arbiter.m_grant_enc_i_reg[0]_1\ => \^gen_single_issue.accept_cnt_reg_0\,
      \gen_arbiter.m_mesg_i_reg[65]_0\(57 downto 0) => \gen_arbiter.m_mesg_i_reg[65]\(57 downto 0),
      \gen_arbiter.m_mesg_i_reg[65]_1\(56 downto 0) => \gen_arbiter.m_mesg_i_reg[65]_1\(56 downto 0),
      \gen_arbiter.m_valid_i_reg_0\(1 downto 0) => m_ready_d0(1 downto 0),
      \gen_arbiter.m_valid_i_reg_1\ => \gen_arbiter.m_valid_i_reg_0\,
      \gen_arbiter.qual_reg_reg[1]_0\(1 downto 0) => \gen_arbiter.qual_reg_reg[1]_2\(1 downto 0),
      \gen_arbiter.s_ready_i_reg[1]_0\(1 downto 0) => \^gen_arbiter.s_ready_i_reg[1]\(1 downto 0),
      \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]\ => \m_ready_d_reg[0]_0\,
      \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]_0\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_19\,
      \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]_1\ => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg_n_0_[0]\,
      \m_ready_d_reg[0]\ => \gen_crossbar.addr_arbiter_aw_n_8\,
      \m_ready_d_reg[1]\ => \gen_crossbar.addr_arbiter_aw_n_10\,
      reset => reset,
      s_ready_i_reg => s_ready_i_reg_1,
      sc_sf_awvalid(0) => sc_sf_awvalid(0)
    );
\gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_mux
     port map (
      D(0) => \^d\(0),
      \FSM_onehot_state_reg[1]\ => \storage_data1_reg[0]_1\,
      \FSM_onehot_state_reg[1]_0\ => \gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w_n_7\,
      \FSM_onehot_state_reg[1]_1\ => \gen_crossbar.addr_arbiter_aw_n_8\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(0) => m_ready_d(0),
      aa_mi_awtarget_hot(0) => aa_mi_awtarget_hot(0),
      aa_sa_awvalid => aa_sa_awvalid,
      areset_d1 => \gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1\,
      m_avalid => m_avalid,
      m_valid_i_reg => \^m_valid_i_reg_3\,
      reset => reset,
      sc_sf_wlast(0) => sc_sf_wlast(0),
      \storage_data1_reg[0]\ => \^storage_data1_reg[0]\,
      wm_mr_wready_0 => wm_mr_wready_0
    );
\gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_crossbar.addr_arbiter_ar_n_12\,
      Q => \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg_n_0_[0]\,
      R => reset
    );
\gen_crossbar.gen_master_slots[0].reg_slice_mi\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_register_slice__parameterized3\
     port map (
      D(1) => f_hot2enc_return,
      D(0) => \gen_crossbar.addr_arbiter_ar_n_2\,
      E(0) => E(0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]_1\,
      \FSM_onehot_state_reg[1]_0\ => \^m_valid_i_reg_3\,
      \FSM_onehot_state_reg[3]\(2 downto 0) => \FSM_onehot_state_reg[3]_1\(2 downto 0),
      \FSM_onehot_state_reg[3]_0\(2 downto 0) => \FSM_onehot_state_reg[3]_3\(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_BVALID => M00_AXI_BVALID,
      Q(0) => \FSM_onehot_state_reg[0]\(0),
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BREADY_0 => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_18\,
      S00_AXI_BVALID => S00_AXI_BVALID,
      S00_AXI_RLAST => S00_AXI_RLAST,
      S00_AXI_RREADY => S00_AXI_RREADY,
      S01_AXI_BREADY => S01_AXI_BREADY,
      S01_AXI_BREADY_0 => S01_AXI_BREADY_0,
      S01_AXI_BREADY_1 => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_21\,
      S01_AXI_BVALID => S01_AXI_BVALID,
      S01_AXI_RLAST => S01_AXI_RLAST,
      S01_AXI_RLAST_0(0) => S01_AXI_RLAST_0(0),
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_WVALID => S01_AXI_WVALID,
      \USE_READ.rd_cmd_valid\ => \USE_READ.rd_cmd_valid\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\,
      dout(0) => dout(0),
      empty => empty,
      first_mi_word_reg => \^gen_single_issue.active_target_hot_reg[0]_1\,
      first_mi_word_reg_0 => first_mi_word_reg,
      first_mi_word_reg_1 => \^gen_single_issue.active_target_hot_reg[0]_5\,
      first_mi_word_reg_2 => first_mi_word_reg_0,
      first_mi_word_reg_3 => first_mi_word_reg_1,
      \gen_arbiter.any_grant_i_2\ => \gen_arbiter.any_grant_i_2\,
      \gen_arbiter.any_grant_i_2_0\ => \gen_arbiter.any_grant_i_2_0\,
      \gen_arbiter.qual_reg_reg[1]\ => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg_n_0_[0]\,
      \gen_arbiter.qual_reg_reg[1]_0\ => \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg_n_0_[0]\,
      \gen_arbiter.qual_reg_reg[1]_1\ => \gen_arbiter.qual_reg_reg[1]_0\,
      \gen_arbiter.qual_reg_reg[1]_2\ => \gen_arbiter.qual_reg_reg[1]_1\,
      \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_27\,
      \gen_crossbar.gen_master_slots[0].r_issuing_cnt_reg[0]_0\(0) => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_29\,
      \gen_single_issue.accept_cnt\ => \gen_single_issue.accept_cnt_0\,
      \gen_single_issue.accept_cnt_0\ => \gen_single_issue.accept_cnt_2\,
      \gen_single_issue.accept_cnt_1\ => \gen_single_issue.accept_cnt\,
      \gen_single_issue.accept_cnt_2\ => \gen_single_issue.accept_cnt_1\,
      \gen_single_issue.accept_cnt_reg\ => \^gen_single_issue.accept_cnt_reg\,
      \gen_single_issue.accept_cnt_reg_0\ => \^gen_single_issue.accept_cnt_reg_0\,
      \gen_single_issue.accept_cnt_reg_1\ => \^gen_single_issue.accept_cnt_reg_1\,
      \gen_single_issue.active_target_hot_reg[0]\ => \gen_single_issue.active_target_hot_reg[0]\,
      \gen_single_issue.active_target_hot_reg[0]_0\(0) => \gen_single_issue.active_target_hot_reg[0]_2\(0),
      \gen_single_issue.active_target_hot_reg[0]_1\(0) => \gen_single_issue.active_target_hot_reg[0]_3\(0),
      \gen_single_issue.active_target_hot_reg[0]_2\(0) => \gen_single_issue.active_target_hot_reg[0]_4\(0),
      \gen_single_issue.active_target_hot_reg[0]_3\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_19\,
      \gen_single_issue.active_target_hot_reg[0]_4\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_34\,
      grant_hot0 => grant_hot0,
      m_avalid => m_avalid,
      m_valid_i_reg => m_valid_i_reg,
      \repeat_cnt_reg[0]\ => \repeat_cnt_reg[0]\,
      \repeat_cnt_reg[0]_0\ => \gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw_n_1\,
      \repeat_cnt_reg[3]\ => \repeat_cnt_reg[3]\,
      \repeat_cnt_reg[3]_0\ => \gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw_n_1\,
      reset_reg_0 => reset_reg_0,
      s_ready_i_reg => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_22\,
      s_ready_i_reg_0 => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_72\,
      s_ready_i_reg_1 => s_ready_i_reg_3,
      s_ready_i_reg_2 => s_ready_i_reg_4,
      s_ready_i_reg_3 => \^gen_single_issue.active_target_hot_reg[0]_0\,
      s_ready_i_reg_4 => s_ready_i_reg_5,
      s_ready_i_reg_5 => s_ready_i_reg_6,
      sc_sf_arvalid(0) => sc_sf_arvalid(0),
      sc_sf_wlast(0) => sc_sf_wlast(0),
      sf_cb_rvalid(0) => sf_cb_rvalid(0),
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \state_reg[0]_0\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_1\(0) => \state_reg[0]_1\(0),
      \state_reg[0]_2\(0) => \state_reg[0]_2\(0),
      \state_reg[0]_3\ => \state_reg[0]_3\,
      \state_reg[0]_4\(0) => \state_reg[0]_4\(0),
      \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0),
      \state_reg[1]_0\(0) => \state_reg[1]_0\(0),
      \storage_data1_reg[0]\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_26\,
      \storage_data1_reg[0]_0\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_28\,
      \storage_data1_reg[0]_1\ => \^storage_data1_reg[0]\,
      \storage_data1_reg[0]_2\ => \storage_data1_reg[0]_1\,
      \storage_data1_reg[0]_3\ => first_word_reg,
      \storage_data1_reg[0]_4\ => \gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w_n_5\,
      \storage_data1_reg[0]_5\ => \storage_data1_reg[0]_3\,
      \storage_data1_reg[1]\(1 downto 0) => \storage_data1_reg[1]\(1 downto 0),
      \storage_data1_reg[34]\(34 downto 0) => \storage_data1_reg[34]\(34 downto 0),
      \storage_data1_reg[36]\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_11\,
      \storage_data1_reg[36]_0\(36 downto 0) => \storage_data1_reg[36]\(36 downto 0),
      \storage_data1_reg[38]\(5 downto 0) => \storage_data1_reg[38]\(5 downto 0),
      \storage_data1_reg[5]\(5 downto 0) => \storage_data1_reg[5]\(5 downto 0),
      \storage_data2_reg[0]\(0) => \w_pipe/load_s2\,
      \storage_data2_reg[0]_0\(0) => \storage_data2_reg[0]\(0),
      \storage_data2_reg[36]\(36 downto 0) => \storage_data2_reg[36]\(36 downto 0),
      \storage_data2_reg[38]\(5 downto 0) => \storage_data2_reg[38]\(5 downto 0),
      \storage_data2_reg[38]_0\(38 downto 0) => \storage_data2_reg[38]_0\(38 downto 0),
      use_wrap_buffer => use_wrap_buffer,
      wm_mr_wready_0 => wm_mr_wready_0
    );
\gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \gen_crossbar.addr_arbiter_aw_n_10\,
      Q => \gen_crossbar.gen_master_slots[0].w_issuing_cnt_reg_n_0_[0]\,
      R => reset
    );
\gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      S00_AXI_RREADY => S00_AXI_RREADY,
      empty => empty,
      \gen_single_issue.accept_cnt\ => \gen_single_issue.accept_cnt\,
      \gen_single_issue.accept_cnt_reg_0\ => \gen_crossbar.addr_arbiter_ar_n_10\,
      \gen_single_issue.active_target_hot_reg[0]_0\ => \^gen_single_issue.active_target_hot_reg[0]_0\,
      \gen_single_issue.active_target_hot_reg[0]_1\ => \^gen_single_issue.active_target_hot_reg[0]_1\,
      \gen_single_issue.active_target_hot_reg[0]_2\(0) => \^gen_arbiter.s_ready_i_reg[1]_0\(0),
      reset => reset,
      s_ready_i_reg => first_mi_word_reg,
      s_ready_i_reg_0 => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_11\,
      s_ready_i_reg_1 => \gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar_n_1\
    );
\gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized0\
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => \^q\(1 downto 0),
      \gen_single_issue.accept_cnt\ => \gen_single_issue.accept_cnt_0\,
      \gen_single_issue.accept_cnt_reg_0\ => \gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si_n_5\,
      \gen_single_issue.active_target_hot_reg[0]_0\ => \gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw_n_1\,
      \gen_single_issue.active_target_hot_reg[0]_1\ => \^s_ready_i_reg\,
      \gen_single_issue.active_target_hot_reg[0]_2\(0) => \^gen_arbiter.s_ready_i_reg[1]\(0),
      reset => reset
    );
\gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => \^q\(1 downto 0),
      S_AXI_AREADY_I_reg => S_AXI_AREADY_I_reg,
      \gen_single_issue.accept_cnt\ => \gen_single_issue.accept_cnt_0\,
      \gen_single_issue.accept_cnt_reg\ => \^s_ready_i_reg\,
      \gen_single_issue.accept_cnt_reg_0\(0) => \^gen_arbiter.s_ready_i_reg[1]\(0),
      \gen_single_issue.accept_cnt_reg_1\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_18\,
      \m_ready_d_reg[0]_0\ => \m_ready_d_reg[0]\,
      \m_ready_d_reg[1]_0\ => \m_ready_d_reg[1]\,
      \m_ready_d_reg[1]_1\(0) => \m_ready_d_reg[1]_2\(0),
      \m_ready_d_reg[1]_2\ => \gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si_n_5\,
      \m_ready_d_reg[1]_3\(1 downto 0) => \m_ready_d_reg[1]_5\(1 downto 0),
      reset => reset,
      split_ongoing_reg => \FSM_onehot_state_reg[3]_2\
    );
\gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_router
     port map (
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[3]\(1 downto 0) => \FSM_onehot_state_reg[3]\(1 downto 0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_2\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(0) => \^q\(1),
      S00_AXI_WVALID => S00_AXI_WVALID,
      S00_AXI_WVALID_0 => \gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w_n_7\,
      S01_AXI_WVALID => S01_AXI_WVALID,
      areset_d1 => \gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1\,
      first_word_reg => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_72\,
      first_word_reg_0 => \^storage_data1_reg[0]\,
      first_word_reg_1 => first_word_reg_0,
      \goreg_dm.dout_i_reg[25]\ => \storage_data1_reg[0]_1\,
      m_avalid => m_avalid,
      m_valid_i_reg => m_valid_i_reg_1,
      m_valid_i_reg_0(0) => m_valid_i_reg_2(0),
      m_valid_i_reg_1(0) => \w_pipe/load_s2\,
      reset => reset,
      s_ready_i_reg => \^s_ready_i_reg\,
      \storage_data1_reg[0]\ => \storage_data1_reg[0]_0\,
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]_2\,
      \storage_data1_reg[0]_1\ => \storage_data1_reg[0]_4\,
      \storage_data1_reg[0]_2\ => \storage_data1_reg[0]_5\,
      \storage_data2_reg[0]\ => \gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w_n_5\,
      \storage_data2_reg[0]_0\ => first_word_reg,
      wm_mr_wready_0 => wm_mr_wready_0
    );
\gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized1\
     port map (
      \FSM_onehot_state[3]_i_4__1\ => first_mi_word_reg_1,
      \FSM_onehot_state[3]_i_4__1_0\ => first_mi_word_reg_0,
      \FSM_onehot_state[3]_i_4__1_1\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_11\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      S01_AXI_RREADY => S01_AXI_RREADY,
      \gen_single_issue.accept_cnt\ => \gen_single_issue.accept_cnt_1\,
      \gen_single_issue.accept_cnt_reg_0\ => \gen_crossbar.addr_arbiter_ar_n_11\,
      \gen_single_issue.active_target_hot_reg[0]_0\ => \gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar_n_1\,
      \gen_single_issue.active_target_hot_reg[0]_1\ => \^gen_single_issue.active_target_hot_reg[0]_5\,
      \gen_single_issue.active_target_hot_reg[0]_2\(0) => \^gen_arbiter.s_ready_i_reg[1]_0\(1),
      reset => reset
    );
\gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_si_transactor__parameterized2\
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => \^m_ready_d_reg[1]_1\(1 downto 0),
      \gen_single_issue.accept_cnt\ => \gen_single_issue.accept_cnt_2\,
      \gen_single_issue.accept_cnt_reg_0\ => \gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si_n_5\,
      \gen_single_issue.active_target_hot_reg[0]_0\ => \gen_crossbar.gen_slave_slots[1].gen_si_write.si_transactor_aw_n_1\,
      \gen_single_issue.active_target_hot_reg[0]_1\ => \^s_ready_i_reg_0\,
      \gen_single_issue.active_target_hot_reg[0]_2\(0) => \^gen_arbiter.s_ready_i_reg[1]\(1),
      reset => reset
    );
\gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_50
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => \^m_ready_d_reg[1]_1\(1 downto 0),
      command_ongoing_reg => command_ongoing_reg,
      \gen_single_issue.accept_cnt\ => \gen_single_issue.accept_cnt_2\,
      \gen_single_issue.accept_cnt_reg\ => \^s_ready_i_reg_0\,
      \gen_single_issue.accept_cnt_reg_0\(0) => \^gen_arbiter.s_ready_i_reg[1]\(1),
      \gen_single_issue.accept_cnt_reg_1\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_21\,
      \m_ready_d_reg[1]_0\ => \m_ready_d_reg[1]_0\,
      \m_ready_d_reg[1]_1\(0) => \m_ready_d_reg[1]_3\(0),
      \m_ready_d_reg[1]_2\ => \gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si_n_5\,
      \m_ready_d_reg[1]_3\(1 downto 0) => \m_ready_d_reg[1]_6\(1 downto 0),
      reset => reset,
      sc_sf_awvalid(0) => sc_sf_awvalid(0),
      sf_cb_awready(0) => sf_cb_awready(0)
    );
\gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_wdata_router_51
     port map (
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_onehot_state_reg[3]\(1 downto 0) => \FSM_onehot_state_reg[3]_0\(1 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(0) => \^m_ready_d_reg[1]_1\(1),
      S01_AXI_WVALID => S01_AXI_WVALID,
      areset_d1 => \gen_crossbar.gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1\,
      first_word_reg => \^storage_data1_reg[0]\,
      first_word_reg_0 => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_72\,
      first_word_reg_1 => first_word_reg,
      m_valid_i_reg(0) => m_valid_i_reg_0(0),
      m_valid_i_reg_0 => \gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w_n_5\,
      rd_en => rd_en,
      reset => reset,
      s_ready_i_reg => \^s_ready_i_reg_0\,
      sc_sf_awvalid(0) => sc_sf_awvalid(0),
      sc_sf_wlast(0) => sc_sf_wlast(0),
      \storage_data1_reg[0]\ => \gen_crossbar.gen_master_slots[0].reg_slice_mi_n_22\,
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]_6\,
      \storage_data1_reg[0]_1\ => \storage_data1_reg[0]_7\
    );
\gen_crossbar.splitter_aw_mi\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_splitter_52
     port map (
      D(1 downto 0) => m_ready_d0(1 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1) => \^m_ready_d_reg[1]_4\(0),
      Q(0) => m_ready_d(0),
      aa_mi_awtarget_hot(0) => aa_mi_awtarget_hot(0),
      \m_ready_d_reg[0]_0\ => \m_ready_d_reg[0]_0\,
      reset => reset
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => reset_reg_0,
      Q => reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\
     port map (
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0__xdcDup__1\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0__xdcDup__1\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0__xdcDup__1\
     port map (
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1\
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__2\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__2\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__2\
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__3\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__3\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__3\
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_crossbar is
  port (
    \gen_arbiter.m_grant_enc_i_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]_0\ : out STD_LOGIC;
    aa_mi_artarget_hot : out STD_LOGIC_VECTOR ( 0 to 0 );
    aa_mi_arvalid : out STD_LOGIC;
    ss_wr_awready_0 : out STD_LOGIC;
    ss_wr_awready_1 : out STD_LOGIC;
    m_select_enc : out STD_LOGIC;
    M00_AXI_BREADY : out STD_LOGIC;
    S00_AXI_BVALID : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_BVALID : out STD_LOGIC;
    m_valid_i_reg : out STD_LOGIC;
    S01_AXI_BREADY_0 : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.s_ready_i_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]_0\ : out STD_LOGIC;
    \m_ready_d_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_single_issue.active_target_hot_reg[0]_0\ : out STD_LOGIC;
    \gen_single_issue.active_target_hot_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_valid_i_reg_1 : out STD_LOGIC;
    m_valid_i_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.active_target_hot_reg[0]_5\ : out STD_LOGIC;
    s_ready_i_reg : out STD_LOGIC;
    \m_ready_d_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg_0 : out STD_LOGIC;
    \gen_single_issue.accept_cnt_reg\ : out STD_LOGIC;
    \gen_single_issue.accept_cnt_reg_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_valid_i_reg_3 : out STD_LOGIC;
    \state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_single_issue.accept_cnt_reg_1\ : out STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.s_ready_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \storage_data1_reg[34]\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \state_reg[0]_3\ : out STD_LOGIC;
    sf_cb_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[0]\ : out STD_LOGIC;
    sf_cb_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.m_valid_i_reg\ : out STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[65]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \gen_arbiter.m_mesg_i_reg[65]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \storage_data1_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_ready_i_reg_1 : out STD_LOGIC;
    \storage_data2_reg[38]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S00_AXI_RLAST : out STD_LOGIC;
    S01_AXI_RLAST : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    reset_reg : in STD_LOGIC;
    \repeat_cnt_reg[0]\ : in STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    \repeat_cnt_reg[3]\ : in STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_2\ : in STD_LOGIC;
    S_AXI_AREADY_I_reg : in STD_LOGIC;
    sc_sf_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg : in STD_LOGIC;
    empty : in STD_LOGIC;
    first_mi_word_reg : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    sc_sf_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC;
    first_word_reg : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    first_word_reg_0 : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ : in STD_LOGIC;
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ : in STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    first_mi_word_reg_0 : in STD_LOGIC;
    first_mi_word_reg_1 : in STD_LOGIC;
    \m_ready_d_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.any_grant_reg\ : in STD_LOGIC;
    M00_AXI_BVALID : in STD_LOGIC;
    \storage_data1_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    s_ready_i_reg_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    sc_sf_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.last_rr_hot_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]_1\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]_2\ : in STD_LOGIC;
    \USE_READ.rd_cmd_valid\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_wrap_buffer : in STD_LOGIC;
    \storage_data1_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_2\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_2_0\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_0\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[1]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \storage_data2_reg[0]\ : in STD_LOGIC;
    \storage_data2_reg[38]_0\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \storage_data1_reg[0]_3\ : in STD_LOGIC;
    \storage_data1_reg[0]_4\ : in STD_LOGIC;
    \storage_data1_reg[0]_5\ : in STD_LOGIC;
    \storage_data1_reg[0]_6\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.qual_reg_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[65]_1\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_mesg_i_reg[65]_2\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \m_ready_d_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_ready_i_reg_3 : in STD_LOGIC;
    \storage_data1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_ready_i_reg_4 : in STD_LOGIC;
    \storage_data2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[38]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RLAST_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_crossbar;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_crossbar is
begin
\gen_samd.crossbar_samd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_crossbar
     port map (
      D(0) => \gen_arbiter.m_grant_enc_i_reg[0]\,
      E(0) => E(0),
      \FSM_onehot_state_reg[0]\(0) => \FSM_onehot_state_reg[0]\(0),
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_1\,
      \FSM_onehot_state_reg[3]\(1 downto 0) => \FSM_onehot_state_reg[3]\(1 downto 0),
      \FSM_onehot_state_reg[3]_0\(1 downto 0) => \FSM_onehot_state_reg[3]_0\(1 downto 0),
      \FSM_onehot_state_reg[3]_1\(2 downto 0) => \FSM_onehot_state_reg[3]_1\(2 downto 0),
      \FSM_onehot_state_reg[3]_2\ => \FSM_onehot_state_reg[3]_2\,
      \FSM_onehot_state_reg[3]_3\(2 downto 0) => \FSM_onehot_state_reg[3]_3\(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_BVALID => M00_AXI_BVALID,
      Q(1 downto 0) => Q(1 downto 0),
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BVALID => S00_AXI_BVALID,
      S00_AXI_RLAST => S00_AXI_RLAST,
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_WVALID => S00_AXI_WVALID,
      S01_AXI_BREADY => S01_AXI_BREADY,
      S01_AXI_BREADY_0 => S01_AXI_BREADY_0,
      S01_AXI_BVALID => S01_AXI_BVALID,
      S01_AXI_RLAST => S01_AXI_RLAST,
      S01_AXI_RLAST_0(0) => S01_AXI_RLAST_0(0),
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_WVALID => S01_AXI_WVALID,
      S_AXI_AREADY_I_reg => S_AXI_AREADY_I_reg,
      \USE_READ.rd_cmd_valid\ => \USE_READ.rd_cmd_valid\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\,
      command_ongoing_reg => command_ongoing_reg,
      dout(0) => dout(0),
      empty => empty,
      first_mi_word_reg => first_mi_word_reg,
      first_mi_word_reg_0 => first_mi_word_reg_0,
      first_mi_word_reg_1 => first_mi_word_reg_1,
      first_word_reg => first_word_reg,
      first_word_reg_0 => first_word_reg_0,
      \gen_arbiter.any_grant_i_2\ => \gen_arbiter.any_grant_i_2\,
      \gen_arbiter.any_grant_i_2_0\ => \gen_arbiter.any_grant_i_2_0\,
      \gen_arbiter.any_grant_reg\ => \gen_arbiter.any_grant_reg\,
      \gen_arbiter.last_rr_hot_reg[0]\ => \gen_arbiter.last_rr_hot_reg[0]\,
      \gen_arbiter.m_grant_enc_i_reg[0]\ => \gen_arbiter.m_grant_enc_i_reg[0]_0\,
      \gen_arbiter.m_grant_enc_i_reg[0]_0\ => \gen_arbiter.m_grant_enc_i_reg[0]_1\,
      \gen_arbiter.m_grant_enc_i_reg[0]_1\ => \gen_arbiter.m_grant_enc_i_reg[0]_2\,
      \gen_arbiter.m_mesg_i_reg[65]\(57 downto 0) => \gen_arbiter.m_mesg_i_reg[65]\(57 downto 0),
      \gen_arbiter.m_mesg_i_reg[65]_0\(57 downto 0) => \gen_arbiter.m_mesg_i_reg[65]_0\(57 downto 0),
      \gen_arbiter.m_mesg_i_reg[65]_1\(56 downto 0) => \gen_arbiter.m_mesg_i_reg[65]_1\(56 downto 0),
      \gen_arbiter.m_mesg_i_reg[65]_2\(56 downto 0) => \gen_arbiter.m_mesg_i_reg[65]_2\(56 downto 0),
      \gen_arbiter.m_target_hot_i_reg[0]\ => aa_mi_artarget_hot(0),
      \gen_arbiter.m_valid_i_reg\ => aa_mi_arvalid,
      \gen_arbiter.m_valid_i_reg_0\ => \gen_arbiter.m_valid_i_reg\,
      \gen_arbiter.qual_reg_reg[0]\(0) => \gen_arbiter.qual_reg_reg[0]\(0),
      \gen_arbiter.qual_reg_reg[1]\(1 downto 0) => \gen_arbiter.qual_reg_reg[1]\(1 downto 0),
      \gen_arbiter.qual_reg_reg[1]_0\ => \gen_arbiter.qual_reg_reg[1]_0\,
      \gen_arbiter.qual_reg_reg[1]_1\ => \gen_arbiter.qual_reg_reg[1]_1\,
      \gen_arbiter.qual_reg_reg[1]_2\(1 downto 0) => \gen_arbiter.qual_reg_reg[1]_2\(1 downto 0),
      \gen_arbiter.s_ready_i_reg[1]\(1 downto 0) => \gen_arbiter.s_ready_i_reg[1]\(1 downto 0),
      \gen_arbiter.s_ready_i_reg[1]_0\(1 downto 0) => \gen_arbiter.s_ready_i_reg[1]_0\(1 downto 0),
      \gen_single_issue.accept_cnt_reg\ => \gen_single_issue.accept_cnt_reg\,
      \gen_single_issue.accept_cnt_reg_0\ => \gen_single_issue.accept_cnt_reg_0\,
      \gen_single_issue.accept_cnt_reg_1\ => \gen_single_issue.accept_cnt_reg_1\,
      \gen_single_issue.active_target_hot_reg[0]\ => \gen_single_issue.active_target_hot_reg[0]\,
      \gen_single_issue.active_target_hot_reg[0]_0\ => \gen_single_issue.active_target_hot_reg[0]_0\,
      \gen_single_issue.active_target_hot_reg[0]_1\ => \gen_single_issue.active_target_hot_reg[0]_1\,
      \gen_single_issue.active_target_hot_reg[0]_2\(0) => \gen_single_issue.active_target_hot_reg[0]_2\(0),
      \gen_single_issue.active_target_hot_reg[0]_3\(0) => \gen_single_issue.active_target_hot_reg[0]_3\(0),
      \gen_single_issue.active_target_hot_reg[0]_4\(0) => \gen_single_issue.active_target_hot_reg[0]_4\(0),
      \gen_single_issue.active_target_hot_reg[0]_5\ => \gen_single_issue.active_target_hot_reg[0]_5\,
      \m_ready_d_reg[0]\ => \m_ready_d_reg[0]\,
      \m_ready_d_reg[0]_0\ => \m_ready_d_reg[0]_0\,
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \m_ready_d_reg[1]_0\ => \m_ready_d_reg[1]_0\,
      \m_ready_d_reg[1]_1\(1 downto 0) => \m_ready_d_reg[1]_1\(1 downto 0),
      \m_ready_d_reg[1]_2\(0) => \m_ready_d_reg[1]_2\(0),
      \m_ready_d_reg[1]_3\(0) => \m_ready_d_reg[1]_3\(0),
      \m_ready_d_reg[1]_4\(0) => \m_ready_d_reg[1]_4\(0),
      \m_ready_d_reg[1]_5\(1 downto 0) => \m_ready_d_reg[1]_5\(1 downto 0),
      \m_ready_d_reg[1]_6\(1 downto 0) => \m_ready_d_reg[1]_6\(1 downto 0),
      m_valid_i_reg => m_valid_i_reg,
      m_valid_i_reg_0(0) => m_valid_i_reg_0(0),
      m_valid_i_reg_1 => m_valid_i_reg_1,
      m_valid_i_reg_2(0) => m_valid_i_reg_2(0),
      m_valid_i_reg_3 => m_valid_i_reg_3,
      rd_en => rd_en,
      \repeat_cnt_reg[0]\ => \repeat_cnt_reg[0]\,
      \repeat_cnt_reg[3]\ => \repeat_cnt_reg[3]\,
      reset_reg_0 => reset_reg,
      s_ready_i_reg => ss_wr_awready_0,
      s_ready_i_reg_0 => ss_wr_awready_1,
      s_ready_i_reg_1 => s_ready_i_reg,
      s_ready_i_reg_2 => s_ready_i_reg_0,
      s_ready_i_reg_3 => s_ready_i_reg_1,
      s_ready_i_reg_4 => s_ready_i_reg_2,
      s_ready_i_reg_5 => s_ready_i_reg_3,
      s_ready_i_reg_6 => s_ready_i_reg_4,
      sc_sf_arvalid(0) => sc_sf_arvalid(0),
      sc_sf_awvalid(0) => sc_sf_awvalid(0),
      sc_sf_wlast(0) => sc_sf_wlast(0),
      sf_cb_awready(0) => sf_cb_awready(0),
      sf_cb_rvalid(0) => sf_cb_rvalid(0),
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \state_reg[0]_0\(0) => \state_reg[0]_0\(0),
      \state_reg[0]_1\(0) => \state_reg[0]_1\(0),
      \state_reg[0]_2\(0) => \state_reg[0]_2\(0),
      \state_reg[0]_3\ => \state_reg[0]_3\,
      \state_reg[0]_4\(0) => \state_reg[0]_4\(0),
      \state_reg[1]\(1 downto 0) => \state_reg[1]\(1 downto 0),
      \state_reg[1]_0\(0) => \state_reg[1]_0\(0),
      \storage_data1_reg[0]\ => m_select_enc,
      \storage_data1_reg[0]_0\ => \storage_data1_reg[0]\,
      \storage_data1_reg[0]_1\ => \storage_data1_reg[0]_0\,
      \storage_data1_reg[0]_2\ => \storage_data1_reg[0]_1\,
      \storage_data1_reg[0]_3\ => \storage_data1_reg[0]_2\,
      \storage_data1_reg[0]_4\ => \storage_data1_reg[0]_3\,
      \storage_data1_reg[0]_5\ => \storage_data1_reg[0]_4\,
      \storage_data1_reg[0]_6\ => \storage_data1_reg[0]_5\,
      \storage_data1_reg[0]_7\ => \storage_data1_reg[0]_6\,
      \storage_data1_reg[1]\(1 downto 0) => \storage_data1_reg[1]\(1 downto 0),
      \storage_data1_reg[34]\(34 downto 0) => \storage_data1_reg[34]\(34 downto 0),
      \storage_data1_reg[36]\(36 downto 0) => \storage_data1_reg[36]\(36 downto 0),
      \storage_data1_reg[38]\(5 downto 0) => \storage_data1_reg[38]\(5 downto 0),
      \storage_data1_reg[5]\(5 downto 0) => \storage_data1_reg[5]\(5 downto 0),
      \storage_data2_reg[0]\(0) => \storage_data2_reg[0]_0\(0),
      \storage_data2_reg[36]\(36 downto 0) => D(36 downto 0),
      \storage_data2_reg[38]\(5 downto 0) => \storage_data2_reg[38]\(5 downto 0),
      \storage_data2_reg[38]_0\(38 downto 1) => \storage_data2_reg[38]_0\(37 downto 0),
      \storage_data2_reg[38]_0\(0) => \storage_data2_reg[0]\,
      use_wrap_buffer => use_wrap_buffer
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0\ : entity is "fifo_generator_v13_2_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\
     port map (
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1\ : entity is "fifo_generator_v13_2_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0__xdcDup__1\
     port map (
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1\
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__2\ : entity is "fifo_generator_v13_2_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__2\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__2\
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 24 downto 0 );
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__3\ : entity is "fifo_generator_v13_2_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__3\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__3\
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(24 downto 0) => dout(24 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 26;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 26;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ : entity is "fifo_generator_v13_2_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0\
     port map (
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ : entity is "fifo_generator_v13_2_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1\
     port map (
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 26;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 26;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ : entity is "fifo_generator_v13_2_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 25 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(25) <= \^dout\(25);
  dout(24) <= \<const0>\;
  dout(23 downto 0) <= \^dout\(23 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__1\
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(24) => \^dout\(25),
      dout(23 downto 0) => \^dout\(23 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 26;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 26;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ : entity is "fifo_generator_v13_2_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\ is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__2\
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 26;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 26;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ : entity is "fifo_generator_v13_2_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 25 downto 0 );
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(25) <= \^dout\(25);
  dout(24) <= \<const0>\;
  dout(23 downto 0) <= \^dout\(23 downto 0);
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth__xdcDup__3\
     port map (
      clk => clk,
      din(25 downto 0) => din(25 downto 0),
      dout(24) => \^dout\(25),
      dout(23 downto 0) => \^dout\(23 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[23]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interconnect_aresetn_pipe_reg[2]\ : out STD_LOGIC;
    \gen_arbiter.s_ready_i_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sc_sf_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wrap_need_to_split_q_reg : out STD_LOGIC;
    fix_need_to_split_q_reg : out STD_LOGIC;
    \pushed_commands_reg[1]\ : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    \gen_arbiter.s_ready_i_reg[1]_0\ : out STD_LOGIC;
    S01_AXI_RREADY_0 : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sf_cb_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RVALID_0 : in STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_ARVALID : in STD_LOGIC;
    areset_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    command_ongoing : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \S01_AXI_RDATA[31]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrap_need_to_split_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    fix_need_to_split_q : in STD_LOGIC;
    first_word : in STD_LOGIC;
    \S01_AXI_RRESP[1]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.any_grant_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_5_1\ : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    \fifo_gen_inst_i_22__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_gen_inst_i_22__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    access_is_incr_q : in STD_LOGIC;
    \fifo_gen_inst_i_47__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    size_mask_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \S01_AXI_RDATA[63]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \S01_AXI_RDATA[63]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \S01_AXI_RDATA[63]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \S01_AXI_RRESP[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \S01_AXI_RRESP[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal S01_AXI_RVALID_INST_0_i_3_n_0 : STD_LOGIC;
  signal \USE_READ.rd_cmd_first_word\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_READ.rd_cmd_fix\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_mask\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_READ.rd_cmd_mirror\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_offset\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_READ.rd_cmd_ready\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^access_is_incr_q_reg\ : STD_LOGIC;
  signal cmd_push : STD_LOGIC;
  signal cmd_size_ii : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^command_ongoing_reg\ : STD_LOGIC;
  signal \current_word_1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \fifo_gen_inst_i_22__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_23__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_45__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_60__2_n_0\ : STD_LOGIC;
  signal \^fix_need_to_split_q_reg\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_7_n_0\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[19]\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[23]\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 25 downto 17 );
  signal \^pushed_commands_reg[1]\ : STD_LOGIC;
  signal sc_sf_arlen : STD_LOGIC_VECTOR ( 14 to 14 );
  signal sc_sf_arsize : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^split_ongoing_reg\ : STD_LOGIC;
  signal \^wrap_need_to_split_q_reg\ : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[0]_INST_0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[10]_INST_0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[11]_INST_0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[12]_INST_0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[13]_INST_0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[14]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[15]_INST_0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[16]_INST_0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[17]_INST_0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[18]_INST_0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[19]_INST_0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[1]_INST_0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[20]_INST_0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[21]_INST_0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[22]_INST_0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[23]_INST_0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[24]_INST_0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[25]_INST_0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[26]_INST_0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[27]_INST_0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[28]_INST_0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[29]_INST_0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[2]_INST_0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[30]_INST_0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[31]_INST_0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[32]_INST_0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[33]_INST_0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[34]_INST_0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[35]_INST_0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[36]_INST_0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[37]_INST_0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[38]_INST_0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[39]_INST_0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[3]_INST_0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[40]_INST_0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[41]_INST_0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[42]_INST_0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[43]_INST_0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[44]_INST_0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[45]_INST_0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[46]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[47]_INST_0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[48]_INST_0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[49]_INST_0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[4]_INST_0\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[50]_INST_0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[51]_INST_0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[52]_INST_0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[53]_INST_0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[54]_INST_0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[55]_INST_0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[56]_INST_0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[57]_INST_0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[58]_INST_0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[59]_INST_0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[5]_INST_0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[60]_INST_0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[61]_INST_0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[62]_INST_0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[63]_INST_0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[6]_INST_0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[7]_INST_0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[8]_INST_0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \S01_AXI_RDATA[9]_INST_0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of S01_AXI_RVALID_INST_0_i_1 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \S_AXI_AREADY_I_i_2__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \WORD_LANE[0].S_AXI_RDATA_II[31]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \cmd_push_block_i_1__2\ : label is "soft_lutpair336";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 26;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 26;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fifo_gen_inst : label is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_10__2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_11__2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_1__2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_20__2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_21__2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_24__2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_25__2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_9__2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \gen_arbiter.m_grant_enc_i[0]_i_6\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \gen_arbiter.qual_reg[1]_i_4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_7\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \split_ongoing_i_1__2\ : label is "soft_lutpair336";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  access_is_incr_q_reg <= \^access_is_incr_q_reg\;
  command_ongoing_reg <= \^command_ongoing_reg\;
  din(0) <= \^din\(0);
  dout(8 downto 0) <= \^dout\(8 downto 0);
  empty <= \^empty\;
  fix_need_to_split_q_reg <= \^fix_need_to_split_q_reg\;
  \goreg_dm.dout_i_reg[19]\ <= \^goreg_dm.dout_i_reg[19]\;
  \goreg_dm.dout_i_reg[23]\ <= \^goreg_dm.dout_i_reg[23]\;
  \pushed_commands_reg[1]\ <= \^pushed_commands_reg[1]\;
  split_ongoing_reg <= \^split_ongoing_reg\;
  wrap_need_to_split_q_reg <= \^wrap_need_to_split_q_reg\;
\S01_AXI_RDATA[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(2),
      I3 => p_1_in(0),
      O => S01_AXI_RDATA(0)
    );
\S01_AXI_RDATA[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(12),
      I3 => p_1_in(10),
      O => S01_AXI_RDATA(10)
    );
\S01_AXI_RDATA[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(13),
      I3 => p_1_in(11),
      O => S01_AXI_RDATA(11)
    );
\S01_AXI_RDATA[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(14),
      I3 => p_1_in(12),
      O => S01_AXI_RDATA(12)
    );
\S01_AXI_RDATA[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(15),
      I3 => p_1_in(13),
      O => S01_AXI_RDATA(13)
    );
\S01_AXI_RDATA[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(16),
      I3 => p_1_in(14),
      O => S01_AXI_RDATA(14)
    );
\S01_AXI_RDATA[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(17),
      I3 => p_1_in(15),
      O => S01_AXI_RDATA(15)
    );
\S01_AXI_RDATA[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(18),
      I3 => p_1_in(16),
      O => S01_AXI_RDATA(16)
    );
\S01_AXI_RDATA[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(19),
      I3 => p_1_in(17),
      O => S01_AXI_RDATA(17)
    );
\S01_AXI_RDATA[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(20),
      I3 => p_1_in(18),
      O => S01_AXI_RDATA(18)
    );
\S01_AXI_RDATA[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(21),
      I3 => p_1_in(19),
      O => S01_AXI_RDATA(19)
    );
\S01_AXI_RDATA[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(3),
      I3 => p_1_in(1),
      O => S01_AXI_RDATA(1)
    );
\S01_AXI_RDATA[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(22),
      I3 => p_1_in(20),
      O => S01_AXI_RDATA(20)
    );
\S01_AXI_RDATA[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(23),
      I3 => p_1_in(21),
      O => S01_AXI_RDATA(21)
    );
\S01_AXI_RDATA[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(24),
      I3 => p_1_in(22),
      O => S01_AXI_RDATA(22)
    );
\S01_AXI_RDATA[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(25),
      I3 => p_1_in(23),
      O => S01_AXI_RDATA(23)
    );
\S01_AXI_RDATA[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(26),
      I3 => p_1_in(24),
      O => S01_AXI_RDATA(24)
    );
\S01_AXI_RDATA[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(27),
      I3 => p_1_in(25),
      O => S01_AXI_RDATA(25)
    );
\S01_AXI_RDATA[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(28),
      I3 => p_1_in(26),
      O => S01_AXI_RDATA(26)
    );
\S01_AXI_RDATA[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(29),
      I3 => p_1_in(27),
      O => S01_AXI_RDATA(27)
    );
\S01_AXI_RDATA[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(30),
      I3 => p_1_in(28),
      O => S01_AXI_RDATA(28)
    );
\S01_AXI_RDATA[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(31),
      I3 => p_1_in(29),
      O => S01_AXI_RDATA(29)
    );
\S01_AXI_RDATA[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(4),
      I3 => p_1_in(2),
      O => S01_AXI_RDATA(2)
    );
\S01_AXI_RDATA[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(32),
      I3 => p_1_in(30),
      O => S01_AXI_RDATA(30)
    );
\S01_AXI_RDATA[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(33),
      I3 => p_1_in(31),
      O => S01_AXI_RDATA(31)
    );
\S01_AXI_RDATA[32]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(32),
      I3 => \S01_AXI_RDATA[31]\(2),
      O => S01_AXI_RDATA(32)
    );
\S01_AXI_RDATA[33]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(33),
      I3 => \S01_AXI_RDATA[31]\(3),
      O => S01_AXI_RDATA(33)
    );
\S01_AXI_RDATA[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(34),
      I3 => \S01_AXI_RDATA[31]\(4),
      O => S01_AXI_RDATA(34)
    );
\S01_AXI_RDATA[35]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(35),
      I3 => \S01_AXI_RDATA[31]\(5),
      O => S01_AXI_RDATA(35)
    );
\S01_AXI_RDATA[36]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(36),
      I3 => \S01_AXI_RDATA[31]\(6),
      O => S01_AXI_RDATA(36)
    );
\S01_AXI_RDATA[37]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(37),
      I3 => \S01_AXI_RDATA[31]\(7),
      O => S01_AXI_RDATA(37)
    );
\S01_AXI_RDATA[38]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(38),
      I3 => \S01_AXI_RDATA[31]\(8),
      O => S01_AXI_RDATA(38)
    );
\S01_AXI_RDATA[39]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(39),
      I3 => \S01_AXI_RDATA[31]\(9),
      O => S01_AXI_RDATA(39)
    );
\S01_AXI_RDATA[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(5),
      I3 => p_1_in(3),
      O => S01_AXI_RDATA(3)
    );
\S01_AXI_RDATA[40]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(40),
      I3 => \S01_AXI_RDATA[31]\(10),
      O => S01_AXI_RDATA(40)
    );
\S01_AXI_RDATA[41]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(41),
      I3 => \S01_AXI_RDATA[31]\(11),
      O => S01_AXI_RDATA(41)
    );
\S01_AXI_RDATA[42]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(42),
      I3 => \S01_AXI_RDATA[31]\(12),
      O => S01_AXI_RDATA(42)
    );
\S01_AXI_RDATA[43]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(43),
      I3 => \S01_AXI_RDATA[31]\(13),
      O => S01_AXI_RDATA(43)
    );
\S01_AXI_RDATA[44]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(44),
      I3 => \S01_AXI_RDATA[31]\(14),
      O => S01_AXI_RDATA(44)
    );
\S01_AXI_RDATA[45]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(45),
      I3 => \S01_AXI_RDATA[31]\(15),
      O => S01_AXI_RDATA(45)
    );
\S01_AXI_RDATA[46]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(46),
      I3 => \S01_AXI_RDATA[31]\(16),
      O => S01_AXI_RDATA(46)
    );
\S01_AXI_RDATA[47]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(47),
      I3 => \S01_AXI_RDATA[31]\(17),
      O => S01_AXI_RDATA(47)
    );
\S01_AXI_RDATA[48]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(48),
      I3 => \S01_AXI_RDATA[31]\(18),
      O => S01_AXI_RDATA(48)
    );
\S01_AXI_RDATA[49]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(49),
      I3 => \S01_AXI_RDATA[31]\(19),
      O => S01_AXI_RDATA(49)
    );
\S01_AXI_RDATA[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(6),
      I3 => p_1_in(4),
      O => S01_AXI_RDATA(4)
    );
\S01_AXI_RDATA[50]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(50),
      I3 => \S01_AXI_RDATA[31]\(20),
      O => S01_AXI_RDATA(50)
    );
\S01_AXI_RDATA[51]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(51),
      I3 => \S01_AXI_RDATA[31]\(21),
      O => S01_AXI_RDATA(51)
    );
\S01_AXI_RDATA[52]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(52),
      I3 => \S01_AXI_RDATA[31]\(22),
      O => S01_AXI_RDATA(52)
    );
\S01_AXI_RDATA[53]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(53),
      I3 => \S01_AXI_RDATA[31]\(23),
      O => S01_AXI_RDATA(53)
    );
\S01_AXI_RDATA[54]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(54),
      I3 => \S01_AXI_RDATA[31]\(24),
      O => S01_AXI_RDATA(54)
    );
\S01_AXI_RDATA[55]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(55),
      I3 => \S01_AXI_RDATA[31]\(25),
      O => S01_AXI_RDATA(55)
    );
\S01_AXI_RDATA[56]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(56),
      I3 => \S01_AXI_RDATA[31]\(26),
      O => S01_AXI_RDATA(56)
    );
\S01_AXI_RDATA[57]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(57),
      I3 => \S01_AXI_RDATA[31]\(27),
      O => S01_AXI_RDATA(57)
    );
\S01_AXI_RDATA[58]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(58),
      I3 => \S01_AXI_RDATA[31]\(28),
      O => S01_AXI_RDATA(58)
    );
\S01_AXI_RDATA[59]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(59),
      I3 => \S01_AXI_RDATA[31]\(29),
      O => S01_AXI_RDATA(59)
    );
\S01_AXI_RDATA[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(7),
      I3 => p_1_in(5),
      O => S01_AXI_RDATA(5)
    );
\S01_AXI_RDATA[60]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(60),
      I3 => \S01_AXI_RDATA[31]\(30),
      O => S01_AXI_RDATA(60)
    );
\S01_AXI_RDATA[61]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(61),
      I3 => \S01_AXI_RDATA[31]\(31),
      O => S01_AXI_RDATA(61)
    );
\S01_AXI_RDATA[62]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(62),
      I3 => \S01_AXI_RDATA[31]\(32),
      O => S01_AXI_RDATA(62)
    );
\S01_AXI_RDATA[63]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => p_1_in(63),
      I3 => \S01_AXI_RDATA[31]\(33),
      O => S01_AXI_RDATA(63)
    );
\S01_AXI_RDATA[63]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966696669666"
    )
        port map (
      I0 => \S01_AXI_RDATA[63]_INST_0_i_2_n_0\,
      I1 => \USE_READ.rd_cmd_offset\(2),
      I2 => \S01_AXI_RDATA[63]_INST_0_i_3_n_0\,
      I3 => \USE_READ.rd_cmd_offset\(1),
      I4 => \S01_AXI_RDATA[63]_INST_0_i_4_n_0\,
      I5 => \USE_READ.rd_cmd_offset\(0),
      O => \^goreg_dm.dout_i_reg[19]\
    );
\S01_AXI_RDATA[63]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(2),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \S01_AXI_RRESP[1]_INST_0_i_1_0\(2),
      O => \S01_AXI_RDATA[63]_INST_0_i_2_n_0\
    );
\S01_AXI_RDATA[63]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(1),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \S01_AXI_RRESP[1]_INST_0_i_1_0\(1),
      O => \S01_AXI_RDATA[63]_INST_0_i_3_n_0\
    );
\S01_AXI_RDATA[63]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(0),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \S01_AXI_RRESP[1]_INST_0_i_1_0\(0),
      O => \S01_AXI_RDATA[63]_INST_0_i_4_n_0\
    );
\S01_AXI_RDATA[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(8),
      I3 => p_1_in(6),
      O => S01_AXI_RDATA(6)
    );
\S01_AXI_RDATA[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(9),
      I3 => p_1_in(7),
      O => S01_AXI_RDATA(7)
    );
\S01_AXI_RDATA[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(10),
      I3 => p_1_in(8),
      O => S01_AXI_RDATA(8)
    );
\S01_AXI_RDATA[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S01_AXI_RDATA[31]\(11),
      I3 => p_1_in(9),
      O => S01_AXI_RDATA(9)
    );
\S01_AXI_RRESP[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2000FFDD2000"
    )
        port map (
      I0 => \S01_AXI_RRESP[1]_INST_0_i_1_n_0\,
      I1 => \S01_AXI_RRESP[1]_INST_0_i_2_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \S01_AXI_RDATA[31]\(0),
      I5 => \S01_AXI_RDATA[31]\(1),
      O => S01_AXI_RRESP(0)
    );
\S01_AXI_RRESP[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \S01_AXI_RRESP[1]_INST_0_i_1_n_0\,
      I1 => \S01_AXI_RRESP[1]_INST_0_i_2_n_0\,
      I2 => Q(1),
      I3 => \S01_AXI_RDATA[31]\(1),
      O => S01_AXI_RRESP(1)
    );
\S01_AXI_RRESP[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCF8FC00"
    )
        port map (
      I0 => \USE_READ.rd_cmd_size\(0),
      I1 => \S01_AXI_RDATA[63]_INST_0_i_2_n_0\,
      I2 => \S01_AXI_RDATA[63]_INST_0_i_3_n_0\,
      I3 => \USE_READ.rd_cmd_size\(2),
      I4 => \USE_READ.rd_cmd_size\(1),
      I5 => \S01_AXI_RDATA[63]_INST_0_i_4_n_0\,
      O => \S01_AXI_RRESP[1]_INST_0_i_1_n_0\
    );
\S01_AXI_RRESP[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => \USE_READ.rd_cmd_size\(0),
      I1 => \USE_READ.rd_cmd_size\(1),
      I2 => \USE_READ.rd_cmd_size\(2),
      I3 => \USE_READ.rd_cmd_mirror\,
      I4 => first_word,
      O => \S01_AXI_RRESP[1]_INST_0_i_2_n_0\
    );
S01_AXI_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => \^goreg_dm.dout_i_reg[23]\,
      O => S01_AXI_RVALID
    );
S01_AXI_RVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555555D"
    )
        port map (
      I0 => sf_cb_rvalid(0),
      I1 => S01_AXI_RVALID_INST_0_i_3_n_0,
      I2 => S01_AXI_RVALID_0,
      I3 => \USE_READ.rd_cmd_mirror\,
      I4 => \USE_READ.rd_cmd_fix\,
      O => \^goreg_dm.dout_i_reg[23]\
    );
S01_AXI_RVALID_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC0EEEEECC0"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \USE_READ.rd_cmd_size\(0),
      I3 => \USE_READ.rd_cmd_size\(1),
      I4 => \USE_READ.rd_cmd_size\(2),
      I5 => \^d\(1),
      O => S01_AXI_RVALID_INST_0_i_3_n_0
    );
\S_AXI_AREADY_I_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => full,
      I3 => cmd_push_block_reg(0),
      I4 => \fifo_gen_inst_i_22__2_n_0\,
      O => \^command_ongoing_reg\
    );
\WORD_LANE[0].S_AXI_RDATA_II[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^empty\,
      I1 => \^goreg_dm.dout_i_reg[23]\,
      I2 => S01_AXI_RREADY,
      I3 => \out\(0),
      O => empty_fwft_i_reg_0(0)
    );
\cmd_push_block_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020A0A8"
    )
        port map (
      I0 => \out\(0),
      I1 => command_ongoing,
      I2 => cmd_push_block,
      I3 => full,
      I4 => cmd_push_block_reg(0),
      O => \interconnect_aresetn_pipe_reg[2]\
    );
\command_ongoing_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F88008888"
    )
        port map (
      I0 => E(0),
      I1 => S01_AXI_ARVALID,
      I2 => \^command_ongoing_reg\,
      I3 => areset_d(0),
      I4 => areset_d(1),
      I5 => command_ongoing,
      O => S_AXI_AREADY_I_reg
    );
\current_word_1[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(0),
      I1 => cmd_size_ii(0),
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(2),
      I4 => \S01_AXI_RDATA[63]_INST_0_i_4_n_0\,
      O => \^d\(0)
    );
\current_word_1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A80202A8AA0200"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(1),
      I1 => cmd_size_ii(2),
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(0),
      I4 => \S01_AXI_RDATA[63]_INST_0_i_3_n_0\,
      I5 => \S01_AXI_RDATA[63]_INST_0_i_4_n_0\,
      O => \^d\(1)
    );
\current_word_1[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(2),
      I1 => \current_word_1[2]_i_2__0_n_0\,
      O => \^d\(2)
    );
\current_word_1[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AF8FFFFF507"
    )
        port map (
      I0 => \S01_AXI_RDATA[63]_INST_0_i_3_n_0\,
      I1 => \S01_AXI_RDATA[63]_INST_0_i_4_n_0\,
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(0),
      I4 => cmd_size_ii(2),
      I5 => \S01_AXI_RDATA[63]_INST_0_i_2_n_0\,
      O => \current_word_1[2]_i_2__0_n_0\
    );
fifo_gen_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => INTERCONNECT_ACLK,
      data_count(1 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(1 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(25) => p_0_out(25),
      din(24) => \^din\(0),
      din(23) => \gpr1.dout_i_reg[15]\(13),
      din(22 downto 17) => p_0_out(22 downto 17),
      din(16 downto 14) => \gpr1.dout_i_reg[15]\(12 downto 10),
      din(13 downto 11) => sc_sf_arsize(5 downto 3),
      din(10) => \gpr1.dout_i_reg[15]\(9),
      din(9) => sc_sf_arlen(14),
      din(8 downto 0) => \gpr1.dout_i_reg[15]\(8 downto 0),
      dout(25) => \USE_READ.rd_cmd_fix\,
      dout(24) => \^dout\(8),
      dout(23) => \USE_READ.rd_cmd_mirror\,
      dout(22 downto 20) => \USE_READ.rd_cmd_first_word\(2 downto 0),
      dout(19 downto 17) => \USE_READ.rd_cmd_offset\(2 downto 0),
      dout(16 downto 14) => \USE_READ.rd_cmd_mask\(2 downto 0),
      dout(13 downto 11) => cmd_size_ii(2 downto 0),
      dout(10 downto 3) => \^dout\(7 downto 0),
      dout(2 downto 0) => \USE_READ.rd_cmd_size\(2 downto 0),
      empty => \^empty\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(1 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(1 downto 0),
      rd_en => \USE_READ.rd_cmd_ready\,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(1 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(1 downto 0),
      wr_en => cmd_push,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
\fifo_gen_inst_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(1),
      I1 => \gpr1.dout_i_reg[15]\(13),
      O => sc_sf_arsize(4)
    );
\fifo_gen_inst_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(13),
      I1 => \gpr1.dout_i_reg[15]\(0),
      O => sc_sf_arsize(3)
    );
\fifo_gen_inst_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999999"
    )
        port map (
      I0 => \^wrap_need_to_split_q_reg\,
      I1 => \gpr1.dout_i_reg[1]\,
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \gpr1.dout_i_reg[1]_0\(1),
      O => sc_sf_arlen(14)
    );
\fifo_gen_inst_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(13),
      I1 => access_is_fix_q,
      O => p_0_out(25)
    );
\fifo_gen_inst_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => full,
      I1 => command_ongoing,
      I2 => cmd_push_block,
      O => cmd_push
    );
\fifo_gen_inst_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^empty\,
      I1 => \^goreg_dm.dout_i_reg[23]\,
      I2 => S01_AXI_RREADY,
      I3 => S01_AXI_RVALID_0,
      O => \USE_READ.rd_cmd_ready\
    );
\fifo_gen_inst_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D000D000D"
    )
        port map (
      I0 => access_is_fix_q,
      I1 => \^fix_need_to_split_q_reg\,
      I2 => \fifo_gen_inst_i_45__2_n_0\,
      I3 => access_is_wrap_q,
      I4 => split_ongoing,
      I5 => wrap_need_to_split_q,
      O => \fifo_gen_inst_i_22__2_n_0\
    );
\fifo_gen_inst_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF002F00FF00"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(13),
      I1 => si_full_size_q,
      I2 => access_is_incr_q,
      I3 => \gpr1.dout_i_reg[15]_0\(2),
      I4 => split_ongoing,
      I5 => access_is_wrap_q,
      O => \fifo_gen_inst_i_23__2_n_0\
    );
\fifo_gen_inst_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => split_ongoing,
      I1 => access_is_wrap_q,
      O => \^split_ongoing_reg\
    );
\fifo_gen_inst_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => split_ongoing,
      O => \^access_is_incr_q_reg\
    );
\fifo_gen_inst_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => fix_need_to_split_q,
      I3 => \fifo_gen_inst_i_22__2_n_0\,
      O => \^din\(0)
    );
\fifo_gen_inst_i_32__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAFBFF"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i_reg[42]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \gpr1.dout_i_reg[1]_0\(0),
      I4 => \gen_arbiter.m_mesg_i_reg[42]_0\,
      O => \^wrap_need_to_split_q_reg\
    );
\fifo_gen_inst_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_gen_inst_i_23__2_n_0\,
      I1 => size_mask_q(0),
      I2 => \gpr1.dout_i_reg[15]\(12),
      O => p_0_out(22)
    );
\fifo_gen_inst_i_44__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \fifo_gen_inst_i_60__2_n_0\,
      I2 => \fifo_gen_inst_i_47__0\(2),
      I3 => \fifo_gen_inst_i_22__2_1\(2),
      I4 => \fifo_gen_inst_i_47__0\(3),
      I5 => \fifo_gen_inst_i_22__2_1\(3),
      O => \^fix_need_to_split_q_reg\
    );
\fifo_gen_inst_i_45__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000090"
    )
        port map (
      I0 => \fifo_gen_inst_i_22__2_0\(2),
      I1 => \fifo_gen_inst_i_22__2_1\(2),
      I2 => access_is_incr_q,
      I3 => \fifo_gen_inst_i_22__2_1\(3),
      I4 => \^pushed_commands_reg[1]\,
      O => \fifo_gen_inst_i_45__2_n_0\
    );
\fifo_gen_inst_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_2\,
      I5 => \gpr1.dout_i_reg[15]\(11),
      O => p_0_out(21)
    );
\fifo_gen_inst_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => \gpr1.dout_i_reg[15]\(10),
      O => p_0_out(20)
    );
\fifo_gen_inst_i_60__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \fifo_gen_inst_i_47__0\(0),
      I1 => \fifo_gen_inst_i_22__2_1\(0),
      I2 => \fifo_gen_inst_i_47__0\(1),
      I3 => \fifo_gen_inst_i_22__2_1\(1),
      O => \fifo_gen_inst_i_60__2_n_0\
    );
\fifo_gen_inst_i_61__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \fifo_gen_inst_i_22__2_1\(1),
      I1 => \fifo_gen_inst_i_22__2_0\(1),
      I2 => \fifo_gen_inst_i_22__2_1\(0),
      I3 => \fifo_gen_inst_i_22__2_0\(0),
      O => \^pushed_commands_reg[1]\
    );
\fifo_gen_inst_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(2),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]\(13),
      I5 => \gpr1.dout_i_reg[15]\(12),
      O => p_0_out(19)
    );
\fifo_gen_inst_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_2\,
      I5 => \gpr1.dout_i_reg[15]\(11),
      O => p_0_out(18)
    );
\fifo_gen_inst_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => \gpr1.dout_i_reg[15]\(10),
      O => p_0_out(17)
    );
\fifo_gen_inst_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(13),
      I1 => \gpr1.dout_i_reg[15]\(2),
      O => sc_sf_arsize(5)
    );
\gen_arbiter.any_grant_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BAFF00000000"
    )
        port map (
      I0 => S01_AXI_RREADY,
      I1 => \gen_arbiter.any_grant_i_7_n_0\,
      I2 => S01_AXI_RVALID_INST_0_i_3_n_0,
      I3 => sf_cb_rvalid(0),
      I4 => \^empty\,
      I5 => \gen_arbiter.any_grant_i_4\,
      O => S01_AXI_RREADY_0
    );
\gen_arbiter.any_grant_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => \^dout\(7),
      I1 => first_word,
      I2 => \gen_arbiter.any_grant_i_5_0\(0),
      I3 => \gen_arbiter.any_grant_i_5_1\,
      I4 => \USE_READ.rd_cmd_mirror\,
      I5 => \USE_READ.rd_cmd_fix\,
      O => \gen_arbiter.any_grant_i_7_n_0\
    );
\gen_arbiter.m_grant_enc_i[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040000"
    )
        port map (
      I0 => cmd_push_block_reg(0),
      I1 => \gen_arbiter.m_grant_enc_i_reg[0]\(0),
      I2 => full,
      I3 => cmd_push_block,
      I4 => command_ongoing,
      O => \gen_arbiter.s_ready_i_reg[1]_0\
    );
\gen_arbiter.qual_reg[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => full,
      O => sc_sf_arvalid(0)
    );
\gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555511111151"
    )
        port map (
      I0 => \^empty\,
      I1 => sf_cb_rvalid(0),
      I2 => S01_AXI_RVALID_INST_0_i_3_n_0,
      I3 => S01_AXI_RVALID_0,
      I4 => \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_7_n_0\,
      I5 => S01_AXI_RREADY,
      O => empty_fwft_i_reg
    );
\gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \USE_READ.rd_cmd_fix\,
      I1 => \USE_READ.rd_cmd_mirror\,
      O => \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_7_n_0\
    );
\split_ongoing_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => cmd_push_block_reg(0),
      I1 => full,
      I2 => cmd_push_block,
      I3 => command_ongoing,
      O => \gen_arbiter.s_ready_i_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0\ is
  port (
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_b_push_block_reg : out STD_LOGIC;
    sc_sf_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interconnect_aresetn_pipe_reg[2]\ : out STD_LOGIC;
    access_is_fix_q_reg : out STD_LOGIC;
    fix_need_to_split_q_reg : out STD_LOGIC;
    \pushed_commands_reg[0]\ : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[4]_0\ : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \m_ready_d_reg[0]\ : in STD_LOGIC;
    sf_cb_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrap_need_to_split_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    fix_need_to_split_q : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    access_is_incr_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[1]\ : in STD_LOGIC;
    \storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0\ : entity is "axi_interconnect_v1_7_15_fifo_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0\ is
  signal \^access_is_fix_q_reg\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_gen_inst_i_45__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_62__1_n_0\ : STD_LOGIC;
  signal \^fix_need_to_split_q_reg\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pushed_commands_reg[0]\ : STD_LOGIC;
  signal \^sc_sf_awvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fifo_gen_inst : label is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_1__4\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_2__0\ : label is "soft_lutpair429";
begin
  access_is_fix_q_reg <= \^access_is_fix_q_reg\;
  din(0) <= \^din\(0);
  fix_need_to_split_q_reg <= \^fix_need_to_split_q_reg\;
  full <= \^full\;
  \pushed_commands_reg[0]\ <= \^pushed_commands_reg[0]\;
  sc_sf_awvalid(0) <= \^sc_sf_awvalid\(0);
\cmd_b_push_block_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => cmd_b_push_block,
      I1 => \^sc_sf_awvalid\(0),
      I2 => \out\(0),
      I3 => E(0),
      O => cmd_b_push_block_reg
    );
\cmd_push_block_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020A0A0A0A8"
    )
        port map (
      I0 => \out\(0),
      I1 => command_ongoing,
      I2 => cmd_push_block,
      I3 => \^full\,
      I4 => \m_ready_d_reg[0]\,
      I5 => sf_cb_awready(0),
      O => \interconnect_aresetn_pipe_reg[2]\
    );
fifo_gen_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0\
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => INTERCONNECT_ACLK,
      data_count(1 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(1 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(4) => \^din\(0),
      din(3 downto 0) => p_1_out(3 downto 0),
      dout(4 downto 0) => \goreg_dm.dout_i_reg[4]\(4 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(1 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(1 downto 0),
      rd_en => \goreg_dm.dout_i_reg[4]_0\,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(1 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(1 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
\fifo_gen_inst_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \gpr1.dout_i_reg[1]_0\(3),
      O => p_1_out(3)
    );
\fifo_gen_inst_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D000D000D"
    )
        port map (
      I0 => access_is_fix_q,
      I1 => \^fix_need_to_split_q_reg\,
      I2 => \fifo_gen_inst_i_45__1_n_0\,
      I3 => access_is_wrap_q,
      I4 => split_ongoing,
      I5 => wrap_need_to_split_q,
      O => \^access_is_fix_q_reg\
    );
\fifo_gen_inst_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => fix_need_to_split_q,
      I3 => \^access_is_fix_q_reg\,
      O => \^din\(0)
    );
\fifo_gen_inst_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]_0\(2),
      I1 => fix_need_to_split_q,
      I2 => incr_need_to_split_q,
      I3 => \gpr1.dout_i_reg[1]\(2),
      O => p_1_out(2)
    );
\fifo_gen_inst_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]_0\(1),
      I1 => fix_need_to_split_q,
      I2 => incr_need_to_split_q,
      I3 => \gpr1.dout_i_reg[1]\(1),
      O => p_1_out(1)
    );
\fifo_gen_inst_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \fifo_gen_inst_i_62__1_n_0\,
      I2 => \gpr1.dout_i_reg[1]_0\(2),
      I3 => Q(2),
      I4 => \gpr1.dout_i_reg[1]_0\(1),
      I5 => Q(1),
      O => \^fix_need_to_split_q_reg\
    );
\fifo_gen_inst_i_45__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009099"
    )
        port map (
      I0 => Q(2),
      I1 => \gpr1.dout_i_reg[1]\(2),
      I2 => \gpr1.dout_i_reg[1]\(1),
      I3 => Q(1),
      I4 => \^pushed_commands_reg[0]\,
      O => \fifo_gen_inst_i_45__1_n_0\
    );
\fifo_gen_inst_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]_0\(0),
      I1 => fix_need_to_split_q,
      I2 => \gpr1.dout_i_reg[1]\(0),
      I3 => incr_need_to_split_q,
      I4 => wrap_need_to_split_q,
      O => p_1_out(0)
    );
\fifo_gen_inst_i_62__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]_0\(3),
      I1 => Q(3),
      I2 => \gpr1.dout_i_reg[1]_0\(0),
      I3 => Q(0),
      O => \fifo_gen_inst_i_62__1_n_0\
    );
\fifo_gen_inst_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF66F6FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \gpr1.dout_i_reg[1]\(0),
      I2 => \gpr1.dout_i_reg[1]\(1),
      I3 => Q(1),
      I4 => Q(3),
      I5 => access_is_incr_q,
      O => \^pushed_commands_reg[0]\
    );
\gen_arbiter.qual_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7775"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => \^full\,
      I3 => \m_ready_d_reg[0]\,
      I4 => \storage_data1_reg[0]\(0),
      I5 => \gen_arbiter.qual_reg_reg[1]\,
      O => command_ongoing_reg(0)
    );
\m_ready_d[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888A0000"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => \^full\,
      I3 => \m_ready_d_reg[0]\,
      I4 => \m_ready_d_reg[0]_0\(0),
      I5 => \storage_data1_reg[0]\(0),
      O => command_ongoing_reg_0(0)
    );
\split_ongoing_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => \^full\,
      I3 => \m_ready_d_reg[0]\,
      O => \^sc_sf_awvalid\(0)
    );
\storage_data1[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020002020"
    )
        port map (
      I0 => \storage_data1_reg[0]_0\(1),
      I1 => \storage_data1_reg[0]\(1),
      I2 => command_ongoing,
      I3 => cmd_push_block,
      I4 => \^full\,
      I5 => \m_ready_d_reg[0]\,
      O => \FSM_onehot_state_reg[3]\
    );
\storage_data1[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404400000000"
    )
        port map (
      I0 => \storage_data1_reg[0]\(1),
      I1 => command_ongoing,
      I2 => cmd_push_block,
      I3 => \^full\,
      I4 => \m_ready_d_reg[0]\,
      I5 => \storage_data1_reg[0]_0\(0),
      O => \m_ready_d_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0__xdcDup__1\ is
  port (
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_b_push_block_reg : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    \interconnect_aresetn_pipe_reg[2]\ : out STD_LOGIC;
    access_is_fix_q_reg : out STD_LOGIC;
    fix_need_to_split_q_reg : out STD_LOGIC;
    \pushed_commands_reg[2]\ : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \m_ready_d_reg[0]\ : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    fix_need_to_split_q : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_gen_inst_i_22_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    access_is_incr_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC;
    \m_ready_d_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0__xdcDup__1\ : entity is "axi_interconnect_v1_7_15_fifo_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0__xdcDup__1\ is
  signal \^access_is_fix_q_reg\ : STD_LOGIC;
  signal \^command_ongoing_reg\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_gen_inst_i_45_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_60_n_0 : STD_LOGIC;
  signal \^fix_need_to_split_q_reg\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pushed_commands_reg[2]\ : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fifo_gen_inst : label is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_1__3\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_2 : label is "soft_lutpair293";
begin
  access_is_fix_q_reg <= \^access_is_fix_q_reg\;
  command_ongoing_reg <= \^command_ongoing_reg\;
  din(0) <= \^din\(0);
  fix_need_to_split_q_reg <= \^fix_need_to_split_q_reg\;
  full <= \^full\;
  \pushed_commands_reg[2]\ <= \^pushed_commands_reg[2]\;
cmd_b_push_block_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => cmd_b_push_block,
      I1 => \^command_ongoing_reg\,
      I2 => \out\(0),
      I3 => E(0),
      O => cmd_b_push_block_reg
    );
cmd_push_block_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020A0A0A0A8"
    )
        port map (
      I0 => \out\(0),
      I1 => command_ongoing,
      I2 => cmd_push_block,
      I3 => \^full\,
      I4 => \m_ready_d_reg[0]\,
      I5 => cmd_push_block_reg,
      O => \interconnect_aresetn_pipe_reg[2]\
    );
fifo_gen_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__parameterized0__xdcDup__1\
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => INTERCONNECT_ACLK,
      data_count(1 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(1 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(4) => \^din\(0),
      din(3 downto 0) => p_1_out(3 downto 0),
      dout(4 downto 0) => \goreg_dm.dout_i_reg[4]\(4 downto 0),
      empty => empty_fwft_i_reg,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(1 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(1 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(1 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(1 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
\fifo_gen_inst_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \gpr1.dout_i_reg[1]\(3),
      O => p_1_out(3)
    );
fifo_gen_inst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => fix_need_to_split_q,
      I3 => \^access_is_fix_q_reg\,
      O => \^din\(0)
    );
fifo_gen_inst_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D000D000D"
    )
        port map (
      I0 => access_is_fix_q,
      I1 => \^fix_need_to_split_q_reg\,
      I2 => fifo_gen_inst_i_45_n_0,
      I3 => access_is_wrap_q,
      I4 => split_ongoing,
      I5 => wrap_need_to_split_q,
      O => \^access_is_fix_q_reg\
    );
\fifo_gen_inst_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]\(2),
      I1 => fix_need_to_split_q,
      I2 => incr_need_to_split_q,
      I3 => Q(2),
      O => p_1_out(2)
    );
\fifo_gen_inst_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]\(1),
      I1 => fix_need_to_split_q,
      I2 => incr_need_to_split_q,
      I3 => Q(1),
      O => p_1_out(1)
    );
fifo_gen_inst_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => fifo_gen_inst_i_60_n_0,
      I2 => \gpr1.dout_i_reg[1]\(2),
      I3 => fifo_gen_inst_i_22_0(2),
      I4 => \gpr1.dout_i_reg[1]\(3),
      I5 => fifo_gen_inst_i_22_0(3),
      O => \^fix_need_to_split_q_reg\
    );
fifo_gen_inst_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000090"
    )
        port map (
      I0 => Q(0),
      I1 => fifo_gen_inst_i_22_0(0),
      I2 => access_is_incr_q,
      I3 => fifo_gen_inst_i_22_0(3),
      I4 => \^pushed_commands_reg[2]\,
      O => fifo_gen_inst_i_45_n_0
    );
\fifo_gen_inst_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]\(0),
      I1 => fix_need_to_split_q,
      I2 => Q(0),
      I3 => incr_need_to_split_q,
      I4 => wrap_need_to_split_q,
      O => p_1_out(0)
    );
fifo_gen_inst_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]\(0),
      I1 => fifo_gen_inst_i_22_0(0),
      I2 => \gpr1.dout_i_reg[1]\(1),
      I3 => fifo_gen_inst_i_22_0(1),
      O => fifo_gen_inst_i_60_n_0
    );
fifo_gen_inst_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => fifo_gen_inst_i_22_0(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => fifo_gen_inst_i_22_0(1),
      O => \^pushed_commands_reg[2]\
    );
\gen_arbiter.qual_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7775"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => \^full\,
      I3 => \m_ready_d_reg[0]\,
      I4 => \storage_data1_reg[0]\(0),
      I5 => \gen_arbiter.qual_reg_reg[0]\,
      O => command_ongoing_reg_0(0)
    );
\m_ready_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888A0000"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => \^full\,
      I3 => \m_ready_d_reg[0]\,
      I4 => \m_ready_d_reg[0]_0\(0),
      I5 => \storage_data1_reg[0]\(0),
      O => command_ongoing_reg_1(0)
    );
split_ongoing_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => \^full\,
      I3 => \m_ready_d_reg[0]\,
      O => \^command_ongoing_reg\
    );
\storage_data1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020002020"
    )
        port map (
      I0 => \storage_data1_reg[0]_0\(1),
      I1 => \storage_data1_reg[0]\(1),
      I2 => command_ongoing,
      I3 => cmd_push_block,
      I4 => \^full\,
      I5 => \m_ready_d_reg[0]\,
      O => \FSM_onehot_state_reg[3]\
    );
\storage_data1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404400000000"
    )
        port map (
      I0 => \storage_data1_reg[0]\(1),
      I1 => command_ongoing,
      I2 => cmd_push_block,
      I3 => \^full\,
      I4 => \m_ready_d_reg[0]\,
      I5 => \storage_data1_reg[0]_0\(0),
      O => \m_ready_d_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    S00_AXI_WVALID_0 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wrap_need_to_split_q_reg : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_WDATA_32_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_33_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_34_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_35_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_36_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_37_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_38_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_39_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_40_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_41_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_42_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_43_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_44_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_45_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_46_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_47_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_48_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_49_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_50_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_51_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_52_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_53_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_54_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_55_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_56_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_57_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_58_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_59_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_60_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_61_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_62_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_63_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_4_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_5_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_6_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_7_sp_1 : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \goreg_dm.dout_i_reg[25]\ : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    S00_AXI_WREADY_0 : in STD_LOGIC;
    \storage_data1_reg[0]\ : in STD_LOGIC;
    \m_ready_d_reg[1]\ : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    command_ongoing : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    split_ongoing : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    size_mask_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    S00_AXI_WREADY_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    first_mi_word : in STD_LOGIC;
    \current_word_1[2]_i_2__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_ready_d_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ss_wr_awready_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__1\ : entity is "axi_interconnect_v1_7_15_fifo_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_WDATA_32_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_33_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_34_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_35_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_36_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_37_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_38_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_39_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_40_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_41_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_42_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_43_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_44_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_45_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_46_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_47_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_48_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_49_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_50_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_51_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_52_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_53_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_54_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_55_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_56_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_57_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_58_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_59_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_60_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_61_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_62_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_63_sn_1 : STD_LOGIC;
  signal S00_AXI_WREADY_INST_0_i_3_n_0 : STD_LOGIC;
  signal S00_AXI_WSTRB_4_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_5_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_6_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_7_sn_1 : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_first_word\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_WRITE.wr_cmd_fix\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_mask\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_WRITE.wr_cmd_mirror\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_offset\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_WRITE.wr_cmd_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^access_is_incr_q_reg\ : STD_LOGIC;
  signal cmd_push : STD_LOGIC;
  signal cmd_size_ii : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \current_word_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \current_word_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \current_word_1[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \current_word_1[2]_i_3_n_0\ : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal fifo_gen_inst_i_10_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_11_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_13_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_23_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_9_n_0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 25 downto 17 );
  signal \^split_ongoing_reg\ : STD_LOGIC;
  signal \storage_data2[36]_i_7_n_0\ : STD_LOGIC;
  signal \^wrap_need_to_split_q_reg\ : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 24 to 24 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 26;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 26;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fifo_gen_inst : label is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_gen_inst_i_1 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_10 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_11 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_20 : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_24 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_25 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_5 : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_9 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \storage_data2[10]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \storage_data2[11]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \storage_data2[12]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \storage_data2[13]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \storage_data2[14]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \storage_data2[15]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \storage_data2[16]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \storage_data2[17]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \storage_data2[18]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \storage_data2[19]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \storage_data2[1]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \storage_data2[20]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \storage_data2[21]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \storage_data2[22]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \storage_data2[23]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \storage_data2[24]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \storage_data2[25]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \storage_data2[26]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \storage_data2[27]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \storage_data2[28]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \storage_data2[29]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \storage_data2[2]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \storage_data2[30]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \storage_data2[31]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \storage_data2[32]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \storage_data2[33]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \storage_data2[34]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \storage_data2[35]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \storage_data2[36]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \storage_data2[3]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \storage_data2[4]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \storage_data2[5]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \storage_data2[6]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \storage_data2[7]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \storage_data2[8]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \storage_data2[9]_i_2\ : label is "soft_lutpair272";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  S00_AXI_WDATA_32_sp_1 <= S00_AXI_WDATA_32_sn_1;
  S00_AXI_WDATA_33_sp_1 <= S00_AXI_WDATA_33_sn_1;
  S00_AXI_WDATA_34_sp_1 <= S00_AXI_WDATA_34_sn_1;
  S00_AXI_WDATA_35_sp_1 <= S00_AXI_WDATA_35_sn_1;
  S00_AXI_WDATA_36_sp_1 <= S00_AXI_WDATA_36_sn_1;
  S00_AXI_WDATA_37_sp_1 <= S00_AXI_WDATA_37_sn_1;
  S00_AXI_WDATA_38_sp_1 <= S00_AXI_WDATA_38_sn_1;
  S00_AXI_WDATA_39_sp_1 <= S00_AXI_WDATA_39_sn_1;
  S00_AXI_WDATA_40_sp_1 <= S00_AXI_WDATA_40_sn_1;
  S00_AXI_WDATA_41_sp_1 <= S00_AXI_WDATA_41_sn_1;
  S00_AXI_WDATA_42_sp_1 <= S00_AXI_WDATA_42_sn_1;
  S00_AXI_WDATA_43_sp_1 <= S00_AXI_WDATA_43_sn_1;
  S00_AXI_WDATA_44_sp_1 <= S00_AXI_WDATA_44_sn_1;
  S00_AXI_WDATA_45_sp_1 <= S00_AXI_WDATA_45_sn_1;
  S00_AXI_WDATA_46_sp_1 <= S00_AXI_WDATA_46_sn_1;
  S00_AXI_WDATA_47_sp_1 <= S00_AXI_WDATA_47_sn_1;
  S00_AXI_WDATA_48_sp_1 <= S00_AXI_WDATA_48_sn_1;
  S00_AXI_WDATA_49_sp_1 <= S00_AXI_WDATA_49_sn_1;
  S00_AXI_WDATA_50_sp_1 <= S00_AXI_WDATA_50_sn_1;
  S00_AXI_WDATA_51_sp_1 <= S00_AXI_WDATA_51_sn_1;
  S00_AXI_WDATA_52_sp_1 <= S00_AXI_WDATA_52_sn_1;
  S00_AXI_WDATA_53_sp_1 <= S00_AXI_WDATA_53_sn_1;
  S00_AXI_WDATA_54_sp_1 <= S00_AXI_WDATA_54_sn_1;
  S00_AXI_WDATA_55_sp_1 <= S00_AXI_WDATA_55_sn_1;
  S00_AXI_WDATA_56_sp_1 <= S00_AXI_WDATA_56_sn_1;
  S00_AXI_WDATA_57_sp_1 <= S00_AXI_WDATA_57_sn_1;
  S00_AXI_WDATA_58_sp_1 <= S00_AXI_WDATA_58_sn_1;
  S00_AXI_WDATA_59_sp_1 <= S00_AXI_WDATA_59_sn_1;
  S00_AXI_WDATA_60_sp_1 <= S00_AXI_WDATA_60_sn_1;
  S00_AXI_WDATA_61_sp_1 <= S00_AXI_WDATA_61_sn_1;
  S00_AXI_WDATA_62_sp_1 <= S00_AXI_WDATA_62_sn_1;
  S00_AXI_WDATA_63_sp_1 <= S00_AXI_WDATA_63_sn_1;
  S00_AXI_WSTRB_4_sp_1 <= S00_AXI_WSTRB_4_sn_1;
  S00_AXI_WSTRB_5_sp_1 <= S00_AXI_WSTRB_5_sn_1;
  S00_AXI_WSTRB_6_sp_1 <= S00_AXI_WSTRB_6_sn_1;
  S00_AXI_WSTRB_7_sp_1 <= S00_AXI_WSTRB_7_sn_1;
  access_is_incr_q_reg <= \^access_is_incr_q_reg\;
  empty <= \^empty\;
  full <= \^full\;
  split_ongoing_reg <= \^split_ongoing_reg\;
  wrap_need_to_split_q_reg <= \^wrap_need_to_split_q_reg\;
\FSM_onehot_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F100"
    )
        port map (
      I0 => \^full\,
      I1 => \m_ready_d_reg[1]\,
      I2 => cmd_push_block,
      I3 => command_ongoing,
      I4 => \m_ready_d_reg[1]_0\(0),
      O => ram_full_i_reg_0
    );
S00_AXI_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => S00_AXI_WREADY_1(0),
      I1 => S00_AXI_WREADY_0,
      I2 => \USE_WRITE.wr_cmd_mirror\,
      I3 => \USE_WRITE.wr_cmd_fix\,
      I4 => S00_AXI_WREADY_INST_0_i_3_n_0,
      O => S00_AXI_WREADY
    );
S00_AXI_WREADY_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFFA8FC88"
    )
        port map (
      I0 => \^d\(2),
      I1 => \USE_WRITE.wr_cmd_size\(2),
      I2 => \USE_WRITE.wr_cmd_size\(1),
      I3 => \^d\(0),
      I4 => \USE_WRITE.wr_cmd_size\(0),
      I5 => \^d\(1),
      O => S00_AXI_WREADY_INST_0_i_3_n_0
    );
\current_word_1[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222228"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(0),
      I1 => \current_word_1[1]_i_3_n_0\,
      I2 => cmd_size_ii(0),
      I3 => cmd_size_ii(1),
      I4 => cmd_size_ii(2),
      O => \^d\(0)
    );
\current_word_1[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA0200A8A80202"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(1),
      I1 => cmd_size_ii(2),
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(0),
      I4 => \current_word_1[1]_i_2_n_0\,
      I5 => \current_word_1[1]_i_3_n_0\,
      O => \^d\(1)
    );
\current_word_1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(1),
      I1 => first_mi_word,
      I2 => \USE_WRITE.wr_cmd_fix\,
      I3 => \current_word_1[2]_i_2__1_0\(1),
      O => \current_word_1[1]_i_2_n_0\
    );
\current_word_1[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(0),
      I1 => first_mi_word,
      I2 => \USE_WRITE.wr_cmd_fix\,
      I3 => \current_word_1[2]_i_2__1_0\(0),
      O => \current_word_1[1]_i_3_n_0\
    );
\current_word_1[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(2),
      I1 => \current_word_1[2]_i_2__1_n_0\,
      O => \^d\(2)
    );
\current_word_1[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AF2FFFFF50D"
    )
        port map (
      I0 => \current_word_1[1]_i_2_n_0\,
      I1 => \current_word_1[1]_i_3_n_0\,
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(0),
      I4 => cmd_size_ii(2),
      I5 => \current_word_1[2]_i_3_n_0\,
      O => \current_word_1[2]_i_2__1_n_0\
    );
\current_word_1[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(2),
      I1 => first_mi_word,
      I2 => \USE_WRITE.wr_cmd_fix\,
      I3 => \current_word_1[2]_i_2__1_0\(2),
      O => \current_word_1[2]_i_3_n_0\
    );
fifo_gen_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__1\
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => INTERCONNECT_ACLK,
      data_count(1 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(1 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(25) => p_0_out(25),
      din(24 downto 23) => din(14 downto 13),
      din(22 downto 17) => p_0_out(22 downto 17),
      din(16 downto 14) => din(12 downto 10),
      din(13) => fifo_gen_inst_i_9_n_0,
      din(12) => fifo_gen_inst_i_10_n_0,
      din(11) => fifo_gen_inst_i_11_n_0,
      din(10) => din(9),
      din(9) => fifo_gen_inst_i_13_n_0,
      din(8 downto 0) => din(8 downto 0),
      dout(25) => \USE_WRITE.wr_cmd_fix\,
      dout(24) => NLW_fifo_gen_inst_dout_UNCONNECTED(24),
      dout(23) => \USE_WRITE.wr_cmd_mirror\,
      dout(22 downto 20) => \USE_WRITE.wr_cmd_first_word\(2 downto 0),
      dout(19 downto 17) => \USE_WRITE.wr_cmd_offset\(2 downto 0),
      dout(16 downto 14) => \USE_WRITE.wr_cmd_mask\(2 downto 0),
      dout(13 downto 11) => cmd_size_ii(2 downto 0),
      dout(10 downto 3) => dout(7 downto 0),
      dout(2 downto 0) => \USE_WRITE.wr_cmd_size\(2 downto 0),
      empty => \^empty\,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(1 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(1 downto 0),
      rd_en => \goreg_dm.dout_i_reg[25]\,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(1 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(1 downto 0),
      wr_en => cmd_push,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
fifo_gen_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din(13),
      I1 => access_is_fix_q,
      O => p_0_out(25)
    );
fifo_gen_inst_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => din(1),
      I1 => din(13),
      O => fifo_gen_inst_i_10_n_0
    );
fifo_gen_inst_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din(13),
      I1 => din(0),
      O => fifo_gen_inst_i_11_n_0
    );
fifo_gen_inst_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99699999"
    )
        port map (
      I0 => \^wrap_need_to_split_q_reg\,
      I1 => \gpr1.dout_i_reg[1]\,
      I2 => Q(1),
      I3 => split_ongoing,
      I4 => wrap_need_to_split_q,
      O => fifo_gen_inst_i_13_n_0
    );
fifo_gen_inst_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^full\,
      I1 => \m_ready_d_reg[1]\,
      I2 => command_ongoing,
      I3 => cmd_push_block,
      O => cmd_push
    );
fifo_gen_inst_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF002F00FF00"
    )
        port map (
      I0 => din(13),
      I1 => si_full_size_q,
      I2 => access_is_incr_q,
      I3 => \gpr1.dout_i_reg[15]\(2),
      I4 => split_ongoing,
      I5 => access_is_wrap_q,
      O => fifo_gen_inst_i_23_n_0
    );
fifo_gen_inst_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => split_ongoing,
      I1 => access_is_wrap_q,
      O => \^split_ongoing_reg\
    );
fifo_gen_inst_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => split_ongoing,
      O => \^access_is_incr_q_reg\
    );
fifo_gen_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fifo_gen_inst_i_23_n_0,
      I1 => size_mask_q(0),
      I2 => din(12),
      O => p_0_out(22)
    );
fifo_gen_inst_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAFBFF"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i_reg[42]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => Q(0),
      I4 => \gen_arbiter.m_mesg_i_reg[42]_0\,
      O => \^wrap_need_to_split_q_reg\
    );
fifo_gen_inst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => din(11),
      O => p_0_out(21)
    );
fifo_gen_inst_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F100"
    )
        port map (
      I0 => \^full\,
      I1 => \m_ready_d_reg[1]\,
      I2 => cmd_push_block,
      I3 => command_ongoing,
      I4 => cmd_b_push_block,
      O => wr_en
    );
\fifo_gen_inst_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_0\,
      I5 => din(10),
      O => p_0_out(20)
    );
\fifo_gen_inst_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(2),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => din(13),
      I5 => din(12),
      O => p_0_out(19)
    );
fifo_gen_inst_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => din(11),
      O => p_0_out(18)
    );
fifo_gen_inst_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_0\,
      I5 => din(10),
      O => p_0_out(17)
    );
fifo_gen_inst_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din(13),
      I1 => din(2),
      O => fifo_gen_inst_i_9_n_0
    );
\gen_srls[0].srl_inst_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => S00_AXI_WVALID,
      I1 => \^empty\,
      I2 => S00_AXI_WREADY_0,
      I3 => \storage_data1_reg[0]\,
      O => S00_AXI_WVALID_0
    );
\m_ready_d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF100FFFF0000"
    )
        port map (
      I0 => \^full\,
      I1 => \m_ready_d_reg[1]\,
      I2 => cmd_push_block,
      I3 => command_ongoing,
      I4 => \m_ready_d_reg[1]_0\(0),
      I5 => ss_wr_awready_0,
      O => ram_full_i_reg(0)
    );
\storage_data2[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(37),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(5),
      O => S00_AXI_WDATA_37_sn_1
    );
\storage_data2[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(38),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(6),
      O => S00_AXI_WDATA_38_sn_1
    );
\storage_data2[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(39),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(7),
      O => S00_AXI_WDATA_39_sn_1
    );
\storage_data2[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(40),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(8),
      O => S00_AXI_WDATA_40_sn_1
    );
\storage_data2[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(41),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(9),
      O => S00_AXI_WDATA_41_sn_1
    );
\storage_data2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(42),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(10),
      O => S00_AXI_WDATA_42_sn_1
    );
\storage_data2[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(43),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(11),
      O => S00_AXI_WDATA_43_sn_1
    );
\storage_data2[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(44),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(12),
      O => S00_AXI_WDATA_44_sn_1
    );
\storage_data2[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(45),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(13),
      O => S00_AXI_WDATA_45_sn_1
    );
\storage_data2[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(46),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(14),
      O => S00_AXI_WDATA_46_sn_1
    );
\storage_data2[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WSTRB(4),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WSTRB(0),
      O => S00_AXI_WSTRB_4_sn_1
    );
\storage_data2[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(47),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(15),
      O => S00_AXI_WDATA_47_sn_1
    );
\storage_data2[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(48),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(16),
      O => S00_AXI_WDATA_48_sn_1
    );
\storage_data2[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(49),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(17),
      O => S00_AXI_WDATA_49_sn_1
    );
\storage_data2[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(50),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(18),
      O => S00_AXI_WDATA_50_sn_1
    );
\storage_data2[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(51),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(19),
      O => S00_AXI_WDATA_51_sn_1
    );
\storage_data2[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(52),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(20),
      O => S00_AXI_WDATA_52_sn_1
    );
\storage_data2[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(53),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(21),
      O => S00_AXI_WDATA_53_sn_1
    );
\storage_data2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(54),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(22),
      O => S00_AXI_WDATA_54_sn_1
    );
\storage_data2[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(55),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(23),
      O => S00_AXI_WDATA_55_sn_1
    );
\storage_data2[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(56),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(24),
      O => S00_AXI_WDATA_56_sn_1
    );
\storage_data2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WSTRB(5),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WSTRB(1),
      O => S00_AXI_WSTRB_5_sn_1
    );
\storage_data2[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(57),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(25),
      O => S00_AXI_WDATA_57_sn_1
    );
\storage_data2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(58),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(26),
      O => S00_AXI_WDATA_58_sn_1
    );
\storage_data2[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(59),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(27),
      O => S00_AXI_WDATA_59_sn_1
    );
\storage_data2[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(60),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(28),
      O => S00_AXI_WDATA_60_sn_1
    );
\storage_data2[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(61),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(29),
      O => S00_AXI_WDATA_61_sn_1
    );
\storage_data2[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(62),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(30),
      O => S00_AXI_WDATA_62_sn_1
    );
\storage_data2[36]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(63),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(31),
      O => S00_AXI_WDATA_63_sn_1
    );
\storage_data2[36]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => \current_word_1[2]_i_3_n_0\,
      I1 => \USE_WRITE.wr_cmd_offset\(2),
      I2 => \current_word_1[1]_i_2_n_0\,
      I3 => \USE_WRITE.wr_cmd_offset\(1),
      I4 => \current_word_1[1]_i_3_n_0\,
      I5 => \USE_WRITE.wr_cmd_offset\(0),
      O => \storage_data2[36]_i_7_n_0\
    );
\storage_data2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WSTRB(6),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WSTRB(2),
      O => S00_AXI_WSTRB_6_sn_1
    );
\storage_data2[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WSTRB(7),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WSTRB(3),
      O => S00_AXI_WSTRB_7_sn_1
    );
\storage_data2[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(32),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(0),
      O => S00_AXI_WDATA_32_sn_1
    );
\storage_data2[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(33),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(1),
      O => S00_AXI_WDATA_33_sn_1
    );
\storage_data2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(34),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(2),
      O => S00_AXI_WDATA_34_sn_1
    );
\storage_data2[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(35),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(3),
      O => S00_AXI_WDATA_35_sn_1
    );
\storage_data2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S00_AXI_WDATA(36),
      I1 => \storage_data2[36]_i_7_n_0\,
      I2 => S00_AXI_WDATA(4),
      O => S00_AXI_WDATA_36_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interconnect_aresetn_pipe_reg[2]\ : out STD_LOGIC;
    \gen_arbiter.s_ready_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg_0 : out STD_LOGIC;
    wrap_need_to_split_q_reg : out STD_LOGIC;
    fix_need_to_split_q_reg : out STD_LOGIC;
    \pushed_commands_reg[2]\ : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.s_ready_i_reg[0]_0\ : out STD_LOGIC;
    S00_AXI_RREADY_0 : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S00_AXI_RVALID_0 : in STD_LOGIC;
    S00_AXI_RVALID_1 : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    command_ongoing_reg_1 : in STD_LOGIC;
    command_ongoing_reg_2 : in STD_LOGIC;
    command_ongoing : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \S00_AXI_RDATA[31]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_is_fix_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    fix_need_to_split_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    \fifo_gen_inst_i_22__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_gen_inst_i_62__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_gen_inst_i_44__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    size_mask_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : in STD_LOGIC;
    first_word : in STD_LOGIC;
    \current_word_1[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.any_grant_i_6_0\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_6_1\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.last_rr_hot_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__2\ : entity is "axi_interconnect_v1_7_15_fifo_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \S00_AXI_RDATA[63]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \S00_AXI_RDATA[63]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \S00_AXI_RDATA[63]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \S00_AXI_RRESP[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \S00_AXI_RRESP[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal S00_AXI_RVALID_INST_0_i_3_n_0 : STD_LOGIC;
  signal S00_AXI_RVALID_INST_0_i_5_n_0 : STD_LOGIC;
  signal \USE_READ.rd_cmd_first_word\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_READ.rd_cmd_fix\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_mask\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_READ.rd_cmd_mirror\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_offset\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_READ.rd_cmd_ready\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^access_is_incr_q_reg\ : STD_LOGIC;
  signal cmd_push : STD_LOGIC;
  signal cmd_size_ii : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^command_ongoing_reg\ : STD_LOGIC;
  signal \current_word_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^empty\ : STD_LOGIC;
  signal \fifo_gen_inst_i_10__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_11__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_13__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_22__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_23__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_45__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_60__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_9__0_n_0\ : STD_LOGIC;
  signal \^fix_need_to_split_q_reg\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_12_n_0\ : STD_LOGIC;
  signal \gen_arbiter.any_grant_i_8_n_0\ : STD_LOGIC;
  signal \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[19]\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[25]\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 25 downto 17 );
  signal \^pushed_commands_reg[2]\ : STD_LOGIC;
  signal \^split_ongoing_reg\ : STD_LOGIC;
  signal \^wrap_need_to_split_q_reg\ : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[0]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[10]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[11]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[12]_INST_0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[13]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[14]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[15]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[16]_INST_0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[17]_INST_0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[18]_INST_0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[19]_INST_0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[1]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[20]_INST_0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[21]_INST_0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[22]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[23]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[24]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[25]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[26]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[27]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[28]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[29]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[2]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[30]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[31]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[32]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[33]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[34]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[35]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[36]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[37]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[38]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[39]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[3]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[40]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[41]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[42]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[43]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[44]_INST_0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[45]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[46]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[47]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[48]_INST_0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[49]_INST_0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[4]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[50]_INST_0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[51]_INST_0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[52]_INST_0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[53]_INST_0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[54]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[55]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[56]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[57]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[58]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[59]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[5]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[60]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[61]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[62]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[63]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[6]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[7]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[8]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \S00_AXI_RDATA[9]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \S00_AXI_RRESP[1]_INST_0_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of S00_AXI_RVALID_INST_0_i_5 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of S_AXI_AREADY_I_i_2 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \WORD_LANE[0].S_AXI_RDATA_II[31]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \cmd_push_block_i_1__1\ : label is "soft_lutpair159";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 26;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 26;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fifo_gen_inst : label is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_10__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_11__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_20__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_21__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_24__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_25__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_9__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gen_arbiter.any_grant_i_12\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gen_arbiter.last_rr_hot[0]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gen_arbiter.m_grant_enc_i[0]_i_5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \split_ongoing_i_1__1\ : label is "soft_lutpair159";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  access_is_incr_q_reg <= \^access_is_incr_q_reg\;
  command_ongoing_reg <= \^command_ongoing_reg\;
  din(0) <= \^din\(0);
  empty <= \^empty\;
  fix_need_to_split_q_reg <= \^fix_need_to_split_q_reg\;
  \goreg_dm.dout_i_reg[19]\ <= \^goreg_dm.dout_i_reg[19]\;
  \goreg_dm.dout_i_reg[25]\ <= \^goreg_dm.dout_i_reg[25]\;
  \pushed_commands_reg[2]\ <= \^pushed_commands_reg[2]\;
  split_ongoing_reg <= \^split_ongoing_reg\;
  wrap_need_to_split_q_reg <= \^wrap_need_to_split_q_reg\;
\S00_AXI_RDATA[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(2),
      I3 => p_1_in(0),
      O => S00_AXI_RDATA(0)
    );
\S00_AXI_RDATA[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(12),
      I3 => p_1_in(10),
      O => S00_AXI_RDATA(10)
    );
\S00_AXI_RDATA[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(13),
      I3 => p_1_in(11),
      O => S00_AXI_RDATA(11)
    );
\S00_AXI_RDATA[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(14),
      I3 => p_1_in(12),
      O => S00_AXI_RDATA(12)
    );
\S00_AXI_RDATA[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(15),
      I3 => p_1_in(13),
      O => S00_AXI_RDATA(13)
    );
\S00_AXI_RDATA[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(16),
      I3 => p_1_in(14),
      O => S00_AXI_RDATA(14)
    );
\S00_AXI_RDATA[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(17),
      I3 => p_1_in(15),
      O => S00_AXI_RDATA(15)
    );
\S00_AXI_RDATA[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(18),
      I3 => p_1_in(16),
      O => S00_AXI_RDATA(16)
    );
\S00_AXI_RDATA[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(19),
      I3 => p_1_in(17),
      O => S00_AXI_RDATA(17)
    );
\S00_AXI_RDATA[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(20),
      I3 => p_1_in(18),
      O => S00_AXI_RDATA(18)
    );
\S00_AXI_RDATA[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(21),
      I3 => p_1_in(19),
      O => S00_AXI_RDATA(19)
    );
\S00_AXI_RDATA[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(3),
      I3 => p_1_in(1),
      O => S00_AXI_RDATA(1)
    );
\S00_AXI_RDATA[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(22),
      I3 => p_1_in(20),
      O => S00_AXI_RDATA(20)
    );
\S00_AXI_RDATA[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(23),
      I3 => p_1_in(21),
      O => S00_AXI_RDATA(21)
    );
\S00_AXI_RDATA[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(24),
      I3 => p_1_in(22),
      O => S00_AXI_RDATA(22)
    );
\S00_AXI_RDATA[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(25),
      I3 => p_1_in(23),
      O => S00_AXI_RDATA(23)
    );
\S00_AXI_RDATA[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(26),
      I3 => p_1_in(24),
      O => S00_AXI_RDATA(24)
    );
\S00_AXI_RDATA[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(27),
      I3 => p_1_in(25),
      O => S00_AXI_RDATA(25)
    );
\S00_AXI_RDATA[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(28),
      I3 => p_1_in(26),
      O => S00_AXI_RDATA(26)
    );
\S00_AXI_RDATA[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(29),
      I3 => p_1_in(27),
      O => S00_AXI_RDATA(27)
    );
\S00_AXI_RDATA[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(30),
      I3 => p_1_in(28),
      O => S00_AXI_RDATA(28)
    );
\S00_AXI_RDATA[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(31),
      I3 => p_1_in(29),
      O => S00_AXI_RDATA(29)
    );
\S00_AXI_RDATA[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(4),
      I3 => p_1_in(2),
      O => S00_AXI_RDATA(2)
    );
\S00_AXI_RDATA[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(32),
      I3 => p_1_in(30),
      O => S00_AXI_RDATA(30)
    );
\S00_AXI_RDATA[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(33),
      I3 => p_1_in(31),
      O => S00_AXI_RDATA(31)
    );
\S00_AXI_RDATA[32]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(2),
      I3 => p_1_in(32),
      O => S00_AXI_RDATA(32)
    );
\S00_AXI_RDATA[33]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(3),
      I3 => p_1_in(33),
      O => S00_AXI_RDATA(33)
    );
\S00_AXI_RDATA[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(4),
      I3 => p_1_in(34),
      O => S00_AXI_RDATA(34)
    );
\S00_AXI_RDATA[35]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(5),
      I3 => p_1_in(35),
      O => S00_AXI_RDATA(35)
    );
\S00_AXI_RDATA[36]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(6),
      I3 => p_1_in(36),
      O => S00_AXI_RDATA(36)
    );
\S00_AXI_RDATA[37]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(7),
      I3 => p_1_in(37),
      O => S00_AXI_RDATA(37)
    );
\S00_AXI_RDATA[38]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(8),
      I3 => p_1_in(38),
      O => S00_AXI_RDATA(38)
    );
\S00_AXI_RDATA[39]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(9),
      I3 => p_1_in(39),
      O => S00_AXI_RDATA(39)
    );
\S00_AXI_RDATA[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(5),
      I3 => p_1_in(3),
      O => S00_AXI_RDATA(3)
    );
\S00_AXI_RDATA[40]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(10),
      I3 => p_1_in(40),
      O => S00_AXI_RDATA(40)
    );
\S00_AXI_RDATA[41]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(11),
      I3 => p_1_in(41),
      O => S00_AXI_RDATA(41)
    );
\S00_AXI_RDATA[42]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(12),
      I3 => p_1_in(42),
      O => S00_AXI_RDATA(42)
    );
\S00_AXI_RDATA[43]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(13),
      I3 => p_1_in(43),
      O => S00_AXI_RDATA(43)
    );
\S00_AXI_RDATA[44]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(14),
      I3 => p_1_in(44),
      O => S00_AXI_RDATA(44)
    );
\S00_AXI_RDATA[45]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(15),
      I3 => p_1_in(45),
      O => S00_AXI_RDATA(45)
    );
\S00_AXI_RDATA[46]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(16),
      I3 => p_1_in(46),
      O => S00_AXI_RDATA(46)
    );
\S00_AXI_RDATA[47]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(17),
      I3 => p_1_in(47),
      O => S00_AXI_RDATA(47)
    );
\S00_AXI_RDATA[48]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(18),
      I3 => p_1_in(48),
      O => S00_AXI_RDATA(48)
    );
\S00_AXI_RDATA[49]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(19),
      I3 => p_1_in(49),
      O => S00_AXI_RDATA(49)
    );
\S00_AXI_RDATA[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(6),
      I3 => p_1_in(4),
      O => S00_AXI_RDATA(4)
    );
\S00_AXI_RDATA[50]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(20),
      I3 => p_1_in(50),
      O => S00_AXI_RDATA(50)
    );
\S00_AXI_RDATA[51]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(21),
      I3 => p_1_in(51),
      O => S00_AXI_RDATA(51)
    );
\S00_AXI_RDATA[52]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(22),
      I3 => p_1_in(52),
      O => S00_AXI_RDATA(52)
    );
\S00_AXI_RDATA[53]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(23),
      I3 => p_1_in(53),
      O => S00_AXI_RDATA(53)
    );
\S00_AXI_RDATA[54]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(24),
      I3 => p_1_in(54),
      O => S00_AXI_RDATA(54)
    );
\S00_AXI_RDATA[55]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(25),
      I3 => p_1_in(55),
      O => S00_AXI_RDATA(55)
    );
\S00_AXI_RDATA[56]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(26),
      I3 => p_1_in(56),
      O => S00_AXI_RDATA(56)
    );
\S00_AXI_RDATA[57]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(27),
      I3 => p_1_in(57),
      O => S00_AXI_RDATA(57)
    );
\S00_AXI_RDATA[58]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(28),
      I3 => p_1_in(58),
      O => S00_AXI_RDATA(58)
    );
\S00_AXI_RDATA[59]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(29),
      I3 => p_1_in(59),
      O => S00_AXI_RDATA(59)
    );
\S00_AXI_RDATA[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(7),
      I3 => p_1_in(5),
      O => S00_AXI_RDATA(5)
    );
\S00_AXI_RDATA[60]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(30),
      I3 => p_1_in(60),
      O => S00_AXI_RDATA(60)
    );
\S00_AXI_RDATA[61]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(31),
      I3 => p_1_in(61),
      O => S00_AXI_RDATA(61)
    );
\S00_AXI_RDATA[62]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(32),
      I3 => p_1_in(62),
      O => S00_AXI_RDATA(62)
    );
\S00_AXI_RDATA[63]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(33),
      I3 => p_1_in(63),
      O => S00_AXI_RDATA(63)
    );
\S00_AXI_RDATA[63]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966696669666"
    )
        port map (
      I0 => \S00_AXI_RDATA[63]_INST_0_i_2_n_0\,
      I1 => \USE_READ.rd_cmd_offset\(2),
      I2 => \S00_AXI_RDATA[63]_INST_0_i_3_n_0\,
      I3 => \USE_READ.rd_cmd_offset\(1),
      I4 => \S00_AXI_RDATA[63]_INST_0_i_4_n_0\,
      I5 => \USE_READ.rd_cmd_offset\(0),
      O => \^goreg_dm.dout_i_reg[19]\
    );
\S00_AXI_RDATA[63]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(2),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \current_word_1[2]_i_2_0\(2),
      O => \S00_AXI_RDATA[63]_INST_0_i_2_n_0\
    );
\S00_AXI_RDATA[63]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(1),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \current_word_1[2]_i_2_0\(1),
      O => \S00_AXI_RDATA[63]_INST_0_i_3_n_0\
    );
\S00_AXI_RDATA[63]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_READ.rd_cmd_first_word\(0),
      I1 => \USE_READ.rd_cmd_fix\,
      I2 => first_word,
      I3 => \current_word_1[2]_i_2_0\(0),
      O => \S00_AXI_RDATA[63]_INST_0_i_4_n_0\
    );
\S00_AXI_RDATA[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(8),
      I3 => p_1_in(6),
      O => S00_AXI_RDATA(6)
    );
\S00_AXI_RDATA[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(9),
      I3 => p_1_in(7),
      O => S00_AXI_RDATA(7)
    );
\S00_AXI_RDATA[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(10),
      I3 => p_1_in(8),
      O => S00_AXI_RDATA(8)
    );
\S00_AXI_RDATA[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mirror\,
      I1 => \^goreg_dm.dout_i_reg[19]\,
      I2 => \S00_AXI_RDATA[31]\(11),
      I3 => p_1_in(9),
      O => S00_AXI_RDATA(9)
    );
\S00_AXI_RRESP[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000FFEE1000"
    )
        port map (
      I0 => \S00_AXI_RRESP[1]_INST_0_i_1_n_0\,
      I1 => \S00_AXI_RRESP[1]_INST_0_i_2_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \S00_AXI_RDATA[31]\(0),
      I5 => \S00_AXI_RDATA[31]\(1),
      O => S00_AXI_RRESP(0)
    );
\S00_AXI_RRESP[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \S00_AXI_RRESP[1]_INST_0_i_1_n_0\,
      I1 => \S00_AXI_RRESP[1]_INST_0_i_2_n_0\,
      I2 => Q(1),
      I3 => \S00_AXI_RDATA[31]\(1),
      O => S00_AXI_RRESP(1)
    );
\S00_AXI_RRESP[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001553377"
    )
        port map (
      I0 => \S00_AXI_RDATA[63]_INST_0_i_3_n_0\,
      I1 => \USE_READ.rd_cmd_size\(2),
      I2 => \USE_READ.rd_cmd_size\(0),
      I3 => \S00_AXI_RDATA[63]_INST_0_i_2_n_0\,
      I4 => \USE_READ.rd_cmd_size\(1),
      I5 => \S00_AXI_RDATA[63]_INST_0_i_4_n_0\,
      O => \S00_AXI_RRESP[1]_INST_0_i_1_n_0\
    );
\S00_AXI_RRESP[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => \USE_READ.rd_cmd_size\(1),
      I1 => \USE_READ.rd_cmd_size\(2),
      I2 => \USE_READ.rd_cmd_size\(0),
      I3 => \USE_READ.rd_cmd_mirror\,
      I4 => first_word,
      O => \S00_AXI_RRESP[1]_INST_0_i_2_n_0\
    );
S00_AXI_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => \^goreg_dm.dout_i_reg[25]\,
      O => S00_AXI_RVALID
    );
S00_AXI_RVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555555D"
    )
        port map (
      I0 => S00_AXI_RVALID_0,
      I1 => S00_AXI_RVALID_INST_0_i_3_n_0,
      I2 => S00_AXI_RVALID_1,
      I3 => \USE_READ.rd_cmd_fix\,
      I4 => \USE_READ.rd_cmd_mirror\,
      I5 => S00_AXI_RVALID_INST_0_i_5_n_0,
      O => \^goreg_dm.dout_i_reg[25]\
    );
S00_AXI_RVALID_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAE0E0"
    )
        port map (
      I0 => \USE_READ.rd_cmd_size\(2),
      I1 => \USE_READ.rd_cmd_size\(1),
      I2 => \^d\(1),
      I3 => \USE_READ.rd_cmd_size\(0),
      I4 => \^d\(2),
      I5 => \^d\(0),
      O => S00_AXI_RVALID_INST_0_i_3_n_0
    );
S00_AXI_RVALID_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \USE_READ.rd_cmd_size\(0),
      I1 => \USE_READ.rd_cmd_size\(2),
      I2 => \USE_READ.rd_cmd_size\(1),
      O => S00_AXI_RVALID_INST_0_i_5_n_0
    );
S_AXI_AREADY_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => full,
      I3 => cmd_push_block_reg(0),
      I4 => \fifo_gen_inst_i_22__0_n_0\,
      O => \^command_ongoing_reg\
    );
\WORD_LANE[0].S_AXI_RDATA_II[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^empty\,
      I1 => \^goreg_dm.dout_i_reg[25]\,
      I2 => S00_AXI_RREADY,
      I3 => \out\(0),
      O => empty_fwft_i_reg_0(0)
    );
\cmd_push_block_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020A0A8"
    )
        port map (
      I0 => \out\(0),
      I1 => command_ongoing,
      I2 => cmd_push_block,
      I3 => full,
      I4 => cmd_push_block_reg(0),
      O => \interconnect_aresetn_pipe_reg[2]\
    );
\command_ongoing_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F88008888"
    )
        port map (
      I0 => E(0),
      I1 => S00_AXI_ARVALID,
      I2 => \^command_ongoing_reg\,
      I3 => command_ongoing_reg_1,
      I4 => command_ongoing_reg_2,
      I5 => command_ongoing,
      O => S_AXI_AREADY_I_reg
    );
\current_word_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(0),
      I1 => cmd_size_ii(0),
      I2 => cmd_size_ii(2),
      I3 => cmd_size_ii(1),
      I4 => \S00_AXI_RDATA[63]_INST_0_i_4_n_0\,
      O => \^d\(0)
    );
\current_word_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A80202A8AA0200"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(1),
      I1 => cmd_size_ii(1),
      I2 => cmd_size_ii(2),
      I3 => cmd_size_ii(0),
      I4 => \S00_AXI_RDATA[63]_INST_0_i_3_n_0\,
      I5 => \S00_AXI_RDATA[63]_INST_0_i_4_n_0\,
      O => \^d\(1)
    );
\current_word_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \USE_READ.rd_cmd_mask\(2),
      I1 => \current_word_1[2]_i_2_n_0\,
      O => \^d\(2)
    );
\current_word_1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FF00F0FA587"
    )
        port map (
      I0 => \S00_AXI_RDATA[63]_INST_0_i_3_n_0\,
      I1 => \S00_AXI_RDATA[63]_INST_0_i_4_n_0\,
      I2 => \S00_AXI_RDATA[63]_INST_0_i_2_n_0\,
      I3 => cmd_size_ii(0),
      I4 => cmd_size_ii(2),
      I5 => cmd_size_ii(1),
      O => \current_word_1[2]_i_2_n_0\
    );
fifo_gen_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__2\
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => INTERCONNECT_ACLK,
      data_count(1 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(1 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(25) => p_0_out(25),
      din(24) => \^din\(0),
      din(23) => \gpr1.dout_i_reg[15]\(13),
      din(22 downto 17) => p_0_out(22 downto 17),
      din(16 downto 14) => \gpr1.dout_i_reg[15]\(12 downto 10),
      din(13) => \fifo_gen_inst_i_9__0_n_0\,
      din(12) => \fifo_gen_inst_i_10__0_n_0\,
      din(11) => \fifo_gen_inst_i_11__0_n_0\,
      din(10) => \gpr1.dout_i_reg[15]\(9),
      din(9) => \fifo_gen_inst_i_13__0_n_0\,
      din(8 downto 0) => \gpr1.dout_i_reg[15]\(8 downto 0),
      dout(25) => \USE_READ.rd_cmd_fix\,
      dout(24) => dout(8),
      dout(23) => \USE_READ.rd_cmd_mirror\,
      dout(22 downto 20) => \USE_READ.rd_cmd_first_word\(2 downto 0),
      dout(19 downto 17) => \USE_READ.rd_cmd_offset\(2 downto 0),
      dout(16 downto 14) => \USE_READ.rd_cmd_mask\(2 downto 0),
      dout(13 downto 11) => cmd_size_ii(2 downto 0),
      dout(10 downto 3) => dout(7 downto 0),
      dout(2 downto 0) => \USE_READ.rd_cmd_size\(2 downto 0),
      empty => \^empty\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(1 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(1 downto 0),
      rd_en => \USE_READ.rd_cmd_ready\,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(1 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(1 downto 0),
      wr_en => cmd_push,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
\fifo_gen_inst_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(1),
      I1 => \gpr1.dout_i_reg[15]\(13),
      O => \fifo_gen_inst_i_10__0_n_0\
    );
\fifo_gen_inst_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(13),
      I1 => \gpr1.dout_i_reg[15]\(0),
      O => \fifo_gen_inst_i_11__0_n_0\
    );
\fifo_gen_inst_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999999"
    )
        port map (
      I0 => \^wrap_need_to_split_q_reg\,
      I1 => \gpr1.dout_i_reg[1]\,
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \gpr1.dout_i_reg[1]_0\(1),
      O => \fifo_gen_inst_i_13__0_n_0\
    );
\fifo_gen_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(13),
      I1 => access_is_fix_q,
      O => p_0_out(25)
    );
\fifo_gen_inst_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => full,
      I1 => command_ongoing,
      I2 => cmd_push_block,
      O => cmd_push
    );
\fifo_gen_inst_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^empty\,
      I1 => \^goreg_dm.dout_i_reg[25]\,
      I2 => S00_AXI_RREADY,
      I3 => S00_AXI_RVALID_1,
      O => \USE_READ.rd_cmd_ready\
    );
\fifo_gen_inst_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D000D000D"
    )
        port map (
      I0 => access_is_fix_q,
      I1 => \^fix_need_to_split_q_reg\,
      I2 => \fifo_gen_inst_i_45__0_n_0\,
      I3 => access_is_wrap_q,
      I4 => split_ongoing,
      I5 => wrap_need_to_split_q,
      O => \fifo_gen_inst_i_22__0_n_0\
    );
\fifo_gen_inst_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF002F00FF00"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(13),
      I1 => si_full_size_q,
      I2 => access_is_incr_q,
      I3 => \gpr1.dout_i_reg[15]_0\(2),
      I4 => split_ongoing,
      I5 => access_is_wrap_q,
      O => \fifo_gen_inst_i_23__0_n_0\
    );
\fifo_gen_inst_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => split_ongoing,
      I1 => access_is_wrap_q,
      O => \^split_ongoing_reg\
    );
\fifo_gen_inst_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => split_ongoing,
      O => \^access_is_incr_q_reg\
    );
\fifo_gen_inst_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => fix_need_to_split_q,
      I3 => \fifo_gen_inst_i_22__0_n_0\,
      O => \^din\(0)
    );
\fifo_gen_inst_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAFBFF"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i_reg[42]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \gpr1.dout_i_reg[1]_0\(0),
      I4 => \gen_arbiter.m_mesg_i_reg[42]_0\,
      O => \^wrap_need_to_split_q_reg\
    );
\fifo_gen_inst_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_gen_inst_i_23__0_n_0\,
      I1 => size_mask_q(0),
      I2 => \gpr1.dout_i_reg[15]\(12),
      O => p_0_out(22)
    );
\fifo_gen_inst_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \fifo_gen_inst_i_60__0_n_0\,
      I2 => \fifo_gen_inst_i_44__0_0\(0),
      I3 => \fifo_gen_inst_i_22__0_0\(0),
      I4 => \fifo_gen_inst_i_44__0_0\(1),
      I5 => \fifo_gen_inst_i_22__0_0\(1),
      O => \^fix_need_to_split_q_reg\
    );
\fifo_gen_inst_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => \fifo_gen_inst_i_22__0_0\(3),
      I2 => \fifo_gen_inst_i_22__0_0\(1),
      I3 => \fifo_gen_inst_i_62__0\(1),
      I4 => \^pushed_commands_reg[2]\,
      O => \fifo_gen_inst_i_45__0_n_0\
    );
\fifo_gen_inst_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_2\,
      I5 => \gpr1.dout_i_reg[15]\(11),
      O => p_0_out(21)
    );
\fifo_gen_inst_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => \gpr1.dout_i_reg[15]\(10),
      O => p_0_out(20)
    );
\fifo_gen_inst_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \fifo_gen_inst_i_44__0_0\(3),
      I1 => \fifo_gen_inst_i_22__0_0\(3),
      I2 => \fifo_gen_inst_i_44__0_0\(2),
      I3 => \fifo_gen_inst_i_22__0_0\(2),
      O => \fifo_gen_inst_i_60__0_n_0\
    );
\fifo_gen_inst_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \fifo_gen_inst_i_22__0_0\(2),
      I1 => \fifo_gen_inst_i_62__0\(2),
      I2 => \fifo_gen_inst_i_22__0_0\(0),
      I3 => \fifo_gen_inst_i_62__0\(0),
      O => \^pushed_commands_reg[2]\
    );
\fifo_gen_inst_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(2),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]\(13),
      I5 => \gpr1.dout_i_reg[15]\(12),
      O => p_0_out(19)
    );
\fifo_gen_inst_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_2\,
      I5 => \gpr1.dout_i_reg[15]\(11),
      O => p_0_out(18)
    );
\fifo_gen_inst_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]_0\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => \gpr1.dout_i_reg[15]\(10),
      O => p_0_out(17)
    );
\fifo_gen_inst_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]\(13),
      I1 => \gpr1.dout_i_reg[15]\(2),
      O => \fifo_gen_inst_i_9__0_n_0\
    );
\gen_arbiter.any_grant_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_READ.rd_cmd_size\(2),
      I1 => \USE_READ.rd_cmd_size\(0),
      O => \gen_arbiter.any_grant_i_12_n_0\
    );
\gen_arbiter.any_grant_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BAFF00000000"
    )
        port map (
      I0 => S00_AXI_RREADY,
      I1 => \gen_arbiter.any_grant_i_8_n_0\,
      I2 => S00_AXI_RVALID_INST_0_i_3_n_0,
      I3 => S00_AXI_RVALID_0,
      I4 => \^empty\,
      I5 => \gen_arbiter.any_grant_i_4\,
      O => S00_AXI_RREADY_0
    );
\gen_arbiter.any_grant_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF4"
    )
        port map (
      I0 => \gen_arbiter.any_grant_i_6_0\,
      I1 => \gen_arbiter.any_grant_i_6_1\,
      I2 => \USE_READ.rd_cmd_fix\,
      I3 => \USE_READ.rd_cmd_mirror\,
      I4 => \gen_arbiter.any_grant_i_12_n_0\,
      I5 => \USE_READ.rd_cmd_size\(1),
      O => \gen_arbiter.any_grant_i_8_n_0\
    );
\gen_arbiter.last_rr_hot[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040000"
    )
        port map (
      I0 => cmd_push_block_reg(0),
      I1 => \gen_arbiter.last_rr_hot_reg[0]\(0),
      I2 => full,
      I3 => cmd_push_block,
      I4 => command_ongoing,
      O => \gen_arbiter.s_ready_i_reg[0]_0\
    );
\gen_arbiter.m_grant_enc_i[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => command_ongoing,
      I1 => cmd_push_block,
      I2 => full,
      O => command_ongoing_reg_0
    );
\gen_arbiter.qual_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \gen_arbiter.qual_reg_reg[0]\,
      I1 => full,
      I2 => cmd_push_block,
      I3 => command_ongoing,
      O => ram_full_i_reg(0)
    );
\gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555511111151"
    )
        port map (
      I0 => \^empty\,
      I1 => S00_AXI_RVALID_0,
      I2 => S00_AXI_RVALID_INST_0_i_3_n_0,
      I3 => S00_AXI_RVALID_1,
      I4 => \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_6_n_0\,
      I5 => S00_AXI_RREADY,
      O => empty_fwft_i_reg
    );
\gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => \USE_READ.rd_cmd_size\(1),
      I1 => \USE_READ.rd_cmd_size\(2),
      I2 => \USE_READ.rd_cmd_size\(0),
      I3 => \USE_READ.rd_cmd_mirror\,
      I4 => \USE_READ.rd_cmd_fix\,
      O => \gen_crossbar.gen_master_slots[0].r_issuing_cnt[0]_i_6_n_0\
    );
\split_ongoing_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => cmd_push_block_reg(0),
      I1 => full,
      I2 => cmd_push_block,
      I3 => command_ongoing,
      O => \gen_arbiter.s_ready_i_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    S01_AXI_WREADY : out STD_LOGIC;
    wrap_need_to_split_q_reg : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    \S01_AXI_WDATA[63]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rd_en : in STD_LOGIC;
    \m_ready_d_reg[1]\ : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    command_ongoing : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    S01_AXI_WREADY_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_WREADY_1 : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    split_ongoing : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    size_mask_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    first_mi_word : in STD_LOGIC;
    \storage_data2[36]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_ready_d_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ss_wr_awready_1 : in STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_select_enc : in STD_LOGIC;
    \storage_data2_reg[5]\ : in STD_LOGIC;
    \storage_data2_reg[6]\ : in STD_LOGIC;
    \storage_data2_reg[7]\ : in STD_LOGIC;
    \storage_data2_reg[8]\ : in STD_LOGIC;
    \storage_data2_reg[9]\ : in STD_LOGIC;
    \storage_data2_reg[10]\ : in STD_LOGIC;
    \storage_data2_reg[11]\ : in STD_LOGIC;
    \storage_data2_reg[12]\ : in STD_LOGIC;
    \storage_data2_reg[13]\ : in STD_LOGIC;
    \storage_data2_reg[14]\ : in STD_LOGIC;
    \storage_data2_reg[15]\ : in STD_LOGIC;
    \storage_data2_reg[16]\ : in STD_LOGIC;
    \storage_data2_reg[17]\ : in STD_LOGIC;
    \storage_data2_reg[18]\ : in STD_LOGIC;
    \storage_data2_reg[19]\ : in STD_LOGIC;
    \storage_data2_reg[20]\ : in STD_LOGIC;
    \storage_data2_reg[21]\ : in STD_LOGIC;
    \storage_data2_reg[22]\ : in STD_LOGIC;
    \storage_data2_reg[23]\ : in STD_LOGIC;
    \storage_data2_reg[24]\ : in STD_LOGIC;
    \storage_data2_reg[25]\ : in STD_LOGIC;
    \storage_data2_reg[26]\ : in STD_LOGIC;
    \storage_data2_reg[27]\ : in STD_LOGIC;
    \storage_data2_reg[28]\ : in STD_LOGIC;
    \storage_data2_reg[29]\ : in STD_LOGIC;
    \storage_data2_reg[30]\ : in STD_LOGIC;
    \storage_data2_reg[31]\ : in STD_LOGIC;
    \storage_data2_reg[32]\ : in STD_LOGIC;
    \storage_data2_reg[33]\ : in STD_LOGIC;
    \storage_data2_reg[34]\ : in STD_LOGIC;
    \storage_data2_reg[35]\ : in STD_LOGIC;
    \storage_data2_reg[36]\ : in STD_LOGIC;
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \storage_data2_reg[1]\ : in STD_LOGIC;
    \storage_data2_reg[2]\ : in STD_LOGIC;
    \storage_data2_reg[3]\ : in STD_LOGIC;
    \storage_data2_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__3\ : entity is "axi_interconnect_v1_7_15_fifo_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__3\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S01_AXI_WREADY_INST_0_i_3_n_0 : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_first_word\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_WRITE.wr_cmd_fix\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_mask\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_WRITE.wr_cmd_mirror\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_offset\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_WRITE.wr_cmd_size\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^access_is_incr_q_reg\ : STD_LOGIC;
  signal cmd_push : STD_LOGIC;
  signal cmd_size_ii : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \current_word_1[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_word_1[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_word_1[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \current_word_1[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_23__1_n_0\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 25 downto 17 );
  signal sc_sf_awlen : STD_LOGIC_VECTOR ( 14 to 14 );
  signal sc_sf_awsize : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^split_ongoing_reg\ : STD_LOGIC;
  signal \storage_data2[36]_i_4_n_0\ : STD_LOGIC;
  signal \^wrap_need_to_split_q_reg\ : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 24 to 24 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_3__0\ : label is "soft_lutpair421";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 26;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 26;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fifo_gen_inst : label is "rtl";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 2;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_10__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_11__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_1__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_20__0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_24__1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_25__1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_9__1\ : label is "soft_lutpair422";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  access_is_incr_q_reg <= \^access_is_incr_q_reg\;
  full <= \^full\;
  split_ongoing_reg <= \^split_ongoing_reg\;
  wrap_need_to_split_q_reg <= \^wrap_need_to_split_q_reg\;
\FSM_onehot_state[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F100"
    )
        port map (
      I0 => \^full\,
      I1 => \m_ready_d_reg[1]\,
      I2 => cmd_push_block,
      I3 => command_ongoing,
      I4 => \m_ready_d_reg[1]_0\(0),
      O => ram_full_i_reg_0
    );
S01_AXI_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => S01_AXI_WREADY_0(0),
      I1 => S01_AXI_WREADY_1,
      I2 => \USE_WRITE.wr_cmd_fix\,
      I3 => \USE_WRITE.wr_cmd_mirror\,
      I4 => S01_AXI_WREADY_INST_0_i_3_n_0,
      O => S01_AXI_WREADY
    );
S01_AXI_WREADY_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFF0EEECEEC0"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \USE_WRITE.wr_cmd_size\(1),
      I3 => \USE_WRITE.wr_cmd_size\(2),
      I4 => \USE_WRITE.wr_cmd_size\(0),
      I5 => \^d\(1),
      O => S01_AXI_WREADY_INST_0_i_3_n_0
    );
\current_word_1[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222228"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(0),
      I1 => \current_word_1[1]_i_3__0_n_0\,
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(0),
      I4 => cmd_size_ii(2),
      O => \^d\(0)
    );
\current_word_1[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882888888828882"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(1),
      I1 => \current_word_1[1]_i_2__0_n_0\,
      I2 => cmd_size_ii(1),
      I3 => cmd_size_ii(2),
      I4 => cmd_size_ii(0),
      I5 => \current_word_1[1]_i_3__0_n_0\,
      O => \^d\(1)
    );
\current_word_1[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(1),
      I1 => first_mi_word,
      I2 => \USE_WRITE.wr_cmd_fix\,
      I3 => \storage_data2[36]_i_4_0\(1),
      O => \current_word_1[1]_i_2__0_n_0\
    );
\current_word_1[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(0),
      I1 => first_mi_word,
      I2 => \USE_WRITE.wr_cmd_fix\,
      I3 => \storage_data2[36]_i_4_0\(0),
      O => \current_word_1[1]_i_3__0_n_0\
    );
\current_word_1[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_mask\(2),
      I1 => \current_word_1[2]_i_2__2_n_0\,
      O => \^d\(2)
    );
\current_word_1[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F03C0FB4"
    )
        port map (
      I0 => \current_word_1[1]_i_3__0_n_0\,
      I1 => \current_word_1[1]_i_2__0_n_0\,
      I2 => \current_word_1[2]_i_3__0_n_0\,
      I3 => cmd_size_ii(1),
      I4 => cmd_size_ii(0),
      I5 => cmd_size_ii(2),
      O => \current_word_1[2]_i_2__2_n_0\
    );
\current_word_1[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \USE_WRITE.wr_cmd_first_word\(2),
      I1 => first_mi_word,
      I2 => \USE_WRITE.wr_cmd_fix\,
      I3 => \storage_data2[36]_i_4_0\(2),
      O => \current_word_1[2]_i_3__0_n_0\
    );
fifo_gen_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__xdcDup__3\
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => INTERCONNECT_ACLK,
      data_count(1 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(1 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(25) => p_0_out(25),
      din(24 downto 23) => din(14 downto 13),
      din(22 downto 17) => p_0_out(22 downto 17),
      din(16 downto 14) => din(12 downto 10),
      din(13 downto 11) => sc_sf_awsize(5 downto 3),
      din(10) => din(9),
      din(9) => sc_sf_awlen(14),
      din(8 downto 0) => din(8 downto 0),
      dout(25) => \USE_WRITE.wr_cmd_fix\,
      dout(24) => NLW_fifo_gen_inst_dout_UNCONNECTED(24),
      dout(23) => \USE_WRITE.wr_cmd_mirror\,
      dout(22 downto 20) => \USE_WRITE.wr_cmd_first_word\(2 downto 0),
      dout(19 downto 17) => \USE_WRITE.wr_cmd_offset\(2 downto 0),
      dout(16 downto 14) => \USE_WRITE.wr_cmd_mask\(2 downto 0),
      dout(13 downto 11) => cmd_size_ii(2 downto 0),
      dout(10 downto 3) => dout(7 downto 0),
      dout(2 downto 0) => \USE_WRITE.wr_cmd_size\(2 downto 0),
      empty => empty_fwft_i_reg,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(1 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(1 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => SR(0),
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(1 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(1 downto 0),
      wr_en => cmd_push,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
\fifo_gen_inst_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => din(1),
      I1 => din(13),
      O => sc_sf_awsize(4)
    );
\fifo_gen_inst_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din(13),
      I1 => din(0),
      O => sc_sf_awsize(3)
    );
\fifo_gen_inst_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99699999"
    )
        port map (
      I0 => \^wrap_need_to_split_q_reg\,
      I1 => \gpr1.dout_i_reg[1]\,
      I2 => Q(1),
      I3 => split_ongoing,
      I4 => wrap_need_to_split_q,
      O => sc_sf_awlen(14)
    );
\fifo_gen_inst_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din(13),
      I1 => access_is_fix_q,
      O => p_0_out(25)
    );
\fifo_gen_inst_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^full\,
      I1 => \m_ready_d_reg[1]\,
      I2 => command_ongoing,
      I3 => cmd_push_block,
      O => cmd_push
    );
\fifo_gen_inst_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF002F00FF00"
    )
        port map (
      I0 => din(13),
      I1 => si_full_size_q,
      I2 => access_is_incr_q,
      I3 => \gpr1.dout_i_reg[15]\(2),
      I4 => split_ongoing,
      I5 => access_is_wrap_q,
      O => \fifo_gen_inst_i_23__1_n_0\
    );
\fifo_gen_inst_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => split_ongoing,
      I1 => access_is_wrap_q,
      O => \^split_ongoing_reg\
    );
\fifo_gen_inst_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => split_ongoing,
      O => \^access_is_incr_q_reg\
    );
\fifo_gen_inst_i_32__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFA2AA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i_reg[42]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => Q(0),
      I4 => \gen_arbiter.m_mesg_i_reg[42]_0\,
      O => \^wrap_need_to_split_q_reg\
    );
\fifo_gen_inst_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_gen_inst_i_23__1_n_0\,
      I1 => size_mask_q(0),
      I2 => din(12),
      O => p_0_out(22)
    );
\fifo_gen_inst_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => din(11),
      O => p_0_out(21)
    );
\fifo_gen_inst_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F100"
    )
        port map (
      I0 => \^full\,
      I1 => \m_ready_d_reg[1]\,
      I2 => cmd_push_block,
      I3 => command_ongoing,
      I4 => cmd_b_push_block,
      O => wr_en
    );
\fifo_gen_inst_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_0\,
      I5 => din(10),
      O => p_0_out(20)
    );
\fifo_gen_inst_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(2),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => din(13),
      I5 => din(12),
      O => p_0_out(19)
    );
\fifo_gen_inst_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(1),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_1\,
      I5 => din(11),
      O => p_0_out(18)
    );
\fifo_gen_inst_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004440404"
    )
        port map (
      I0 => \^split_ongoing_reg\,
      I1 => \gpr1.dout_i_reg[15]\(0),
      I2 => \^access_is_incr_q_reg\,
      I3 => si_full_size_q,
      I4 => \gpr1.dout_i_reg[15]_0\,
      I5 => din(10),
      O => p_0_out(17)
    );
\fifo_gen_inst_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => din(13),
      I1 => din(2),
      O => sc_sf_awsize(5)
    );
\m_ready_d[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF100FFFF0000"
    )
        port map (
      I0 => \^full\,
      I1 => \m_ready_d_reg[1]\,
      I2 => cmd_push_block,
      I3 => command_ongoing,
      I4 => \m_ready_d_reg[1]_0\(0),
      I5 => ss_wr_awready_1,
      O => ram_full_i_reg(0)
    );
\storage_data2[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(37),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(5),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[10]\,
      O => \S01_AXI_WDATA[63]\(9)
    );
\storage_data2[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(38),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(6),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[11]\,
      O => \S01_AXI_WDATA[63]\(10)
    );
\storage_data2[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(39),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(7),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[12]\,
      O => \S01_AXI_WDATA[63]\(11)
    );
\storage_data2[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(40),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(8),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[13]\,
      O => \S01_AXI_WDATA[63]\(12)
    );
\storage_data2[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(41),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(9),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[14]\,
      O => \S01_AXI_WDATA[63]\(13)
    );
\storage_data2[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(42),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(10),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[15]\,
      O => \S01_AXI_WDATA[63]\(14)
    );
\storage_data2[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(43),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(11),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[16]\,
      O => \S01_AXI_WDATA[63]\(15)
    );
\storage_data2[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(44),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(12),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[17]\,
      O => \S01_AXI_WDATA[63]\(16)
    );
\storage_data2[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(45),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(13),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[18]\,
      O => \S01_AXI_WDATA[63]\(17)
    );
\storage_data2[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(46),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(14),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[19]\,
      O => \S01_AXI_WDATA[63]\(18)
    );
\storage_data2[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WSTRB(4),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WSTRB(0),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[1]\,
      O => \S01_AXI_WDATA[63]\(0)
    );
\storage_data2[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(47),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(15),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[20]\,
      O => \S01_AXI_WDATA[63]\(19)
    );
\storage_data2[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(48),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(16),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[21]\,
      O => \S01_AXI_WDATA[63]\(20)
    );
\storage_data2[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(49),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(17),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[22]\,
      O => \S01_AXI_WDATA[63]\(21)
    );
\storage_data2[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(50),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(18),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[23]\,
      O => \S01_AXI_WDATA[63]\(22)
    );
\storage_data2[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(51),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(19),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[24]\,
      O => \S01_AXI_WDATA[63]\(23)
    );
\storage_data2[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(52),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(20),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[25]\,
      O => \S01_AXI_WDATA[63]\(24)
    );
\storage_data2[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(53),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(21),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[26]\,
      O => \S01_AXI_WDATA[63]\(25)
    );
\storage_data2[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(54),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(22),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[27]\,
      O => \S01_AXI_WDATA[63]\(26)
    );
\storage_data2[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(55),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(23),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[28]\,
      O => \S01_AXI_WDATA[63]\(27)
    );
\storage_data2[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(56),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(24),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[29]\,
      O => \S01_AXI_WDATA[63]\(28)
    );
\storage_data2[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WSTRB(5),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WSTRB(1),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[2]\,
      O => \S01_AXI_WDATA[63]\(1)
    );
\storage_data2[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(57),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(25),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[30]\,
      O => \S01_AXI_WDATA[63]\(29)
    );
\storage_data2[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(58),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(26),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[31]\,
      O => \S01_AXI_WDATA[63]\(30)
    );
\storage_data2[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(59),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(27),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[32]\,
      O => \S01_AXI_WDATA[63]\(31)
    );
\storage_data2[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(60),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(28),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[33]\,
      O => \S01_AXI_WDATA[63]\(32)
    );
\storage_data2[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(61),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(29),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[34]\,
      O => \S01_AXI_WDATA[63]\(33)
    );
\storage_data2[35]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(62),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(30),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[35]\,
      O => \S01_AXI_WDATA[63]\(34)
    );
\storage_data2[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(63),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(31),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[36]\,
      O => \S01_AXI_WDATA[63]\(35)
    );
\storage_data2[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999666969996999"
    )
        port map (
      I0 => \current_word_1[2]_i_3__0_n_0\,
      I1 => \USE_WRITE.wr_cmd_offset\(2),
      I2 => \USE_WRITE.wr_cmd_offset\(1),
      I3 => \current_word_1[1]_i_2__0_n_0\,
      I4 => \current_word_1[1]_i_3__0_n_0\,
      I5 => \USE_WRITE.wr_cmd_offset\(0),
      O => \storage_data2[36]_i_4_n_0\
    );
\storage_data2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WSTRB(6),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WSTRB(2),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[3]\,
      O => \S01_AXI_WDATA[63]\(2)
    );
\storage_data2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WSTRB(7),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WSTRB(3),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[4]\,
      O => \S01_AXI_WDATA[63]\(3)
    );
\storage_data2[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(32),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(0),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[5]\,
      O => \S01_AXI_WDATA[63]\(4)
    );
\storage_data2[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(33),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(1),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[6]\,
      O => \S01_AXI_WDATA[63]\(5)
    );
\storage_data2[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(34),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(2),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[7]\,
      O => \S01_AXI_WDATA[63]\(6)
    );
\storage_data2[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(35),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(3),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[8]\,
      O => \S01_AXI_WDATA[63]\(7)
    );
\storage_data2[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => S01_AXI_WDATA(36),
      I1 => \storage_data2[36]_i_4_n_0\,
      I2 => S01_AXI_WDATA(4),
      I3 => m_select_enc,
      I4 => \storage_data2_reg[9]\,
      O => \S01_AXI_WDATA[63]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[23]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interconnect_aresetn_pipe_reg[2]\ : out STD_LOGIC;
    \gen_arbiter.s_ready_i_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sc_sf_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wrap_need_to_split_q_reg : out STD_LOGIC;
    fix_need_to_split_q_reg : out STD_LOGIC;
    \pushed_commands_reg[1]\ : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    \gen_arbiter.s_ready_i_reg[1]_0\ : out STD_LOGIC;
    S01_AXI_RREADY_0 : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sf_cb_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RVALID_0 : in STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_ARVALID : in STD_LOGIC;
    areset_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    command_ongoing : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \S01_AXI_RDATA[31]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrap_need_to_split_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    fix_need_to_split_q : in STD_LOGIC;
    first_word : in STD_LOGIC;
    \S01_AXI_RRESP[1]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.any_grant_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_5_0\ : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    \fifo_gen_inst_i_22__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_gen_inst_i_22__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    access_is_incr_q : in STD_LOGIC;
    \fifo_gen_inst_i_47__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    size_mask_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_3\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_4\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => Q(1 downto 0),
      S01_AXI_ARVALID => S01_AXI_ARVALID,
      S01_AXI_RDATA(63 downto 0) => S01_AXI_RDATA(63 downto 0),
      \S01_AXI_RDATA[31]\(33 downto 0) => \S01_AXI_RDATA[31]\(33 downto 0),
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_RREADY_0 => S01_AXI_RREADY_0,
      S01_AXI_RRESP(1 downto 0) => S01_AXI_RRESP(1 downto 0),
      \S01_AXI_RRESP[1]_INST_0_i_1_0\(2 downto 0) => \S01_AXI_RRESP[1]_INST_0_i_1\(2 downto 0),
      S01_AXI_RVALID => S01_AXI_RVALID,
      S01_AXI_RVALID_0 => S01_AXI_RVALID_0,
      SR(0) => SR(0),
      S_AXI_AREADY_I_reg => S_AXI_AREADY_I_reg,
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => access_is_incr_q_reg,
      access_is_wrap_q => access_is_wrap_q,
      areset_d(1 downto 0) => areset_d(1 downto 0),
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg(0) => cmd_push_block_reg(0),
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg,
      din(0) => din(0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0(0) => empty_fwft_i_reg_0(0),
      \fifo_gen_inst_i_22__2_0\(2 downto 0) => \fifo_gen_inst_i_22__2\(2 downto 0),
      \fifo_gen_inst_i_22__2_1\(3 downto 0) => \fifo_gen_inst_i_22__2_0\(3 downto 0),
      \fifo_gen_inst_i_47__0\(3 downto 0) => \fifo_gen_inst_i_47__0\(3 downto 0),
      first_word => first_word,
      fix_need_to_split_q => fix_need_to_split_q,
      fix_need_to_split_q_reg => fix_need_to_split_q_reg,
      \gen_arbiter.any_grant_i_4\ => \gen_arbiter.any_grant_i_4\,
      \gen_arbiter.any_grant_i_5_0\(0) => \gen_arbiter.any_grant_i_5\(0),
      \gen_arbiter.any_grant_i_5_1\ => \gen_arbiter.any_grant_i_5_0\,
      \gen_arbiter.m_grant_enc_i_reg[0]\(0) => \gen_arbiter.m_grant_enc_i_reg[0]\(0),
      \gen_arbiter.m_mesg_i_reg[42]\ => \gen_arbiter.m_mesg_i_reg[42]\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \gen_arbiter.m_mesg_i_reg[42]_0\,
      \gen_arbiter.s_ready_i_reg[1]\(0) => \gen_arbiter.s_ready_i_reg[1]\(0),
      \gen_arbiter.s_ready_i_reg[1]_0\ => \gen_arbiter.s_ready_i_reg[1]_0\,
      \goreg_dm.dout_i_reg[19]\ => \goreg_dm.dout_i_reg[19]\,
      \goreg_dm.dout_i_reg[23]\ => \goreg_dm.dout_i_reg[23]\,
      \gpr1.dout_i_reg[15]\(13) => \gpr1.dout_i_reg[15]\,
      \gpr1.dout_i_reg[15]\(12 downto 0) => \gpr1.dout_i_reg[15]_0\(12 downto 0),
      \gpr1.dout_i_reg[15]_0\(2 downto 0) => \gpr1.dout_i_reg[15]_1\(2 downto 0),
      \gpr1.dout_i_reg[15]_1\ => \gpr1.dout_i_reg[15]_2\,
      \gpr1.dout_i_reg[15]_2\ => \gpr1.dout_i_reg[15]_3\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \gpr1.dout_i_reg[1]_0\(1 downto 0) => \gpr1.dout_i_reg[1]_0\(1 downto 0),
      incr_need_to_split_q => incr_need_to_split_q,
      \interconnect_aresetn_pipe_reg[2]\ => \interconnect_aresetn_pipe_reg[2]\,
      \out\(0) => \out\(0),
      p_1_in(63 downto 0) => p_1_in(63 downto 0),
      \pushed_commands_reg[1]\ => \pushed_commands_reg[1]\,
      sc_sf_arvalid(0) => sc_sf_arvalid(0),
      sf_cb_rvalid(0) => sf_cb_rvalid(0),
      si_full_size_q => si_full_size_q,
      size_mask_q(0) => size_mask_q(0),
      split_ongoing => split_ongoing,
      split_ongoing_reg => split_ongoing_reg,
      wrap_need_to_split_q => wrap_need_to_split_q,
      wrap_need_to_split_q_reg => wrap_need_to_split_q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0\ is
  port (
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_b_push_block_reg : out STD_LOGIC;
    sc_sf_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interconnect_aresetn_pipe_reg[2]\ : out STD_LOGIC;
    access_is_fix_q_reg : out STD_LOGIC;
    fix_need_to_split_q_reg : out STD_LOGIC;
    \pushed_commands_reg[0]\ : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[4]_0\ : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \m_ready_d_reg[0]\ : in STD_LOGIC;
    sf_cb_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrap_need_to_split_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    fix_need_to_split_q : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    access_is_incr_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[1]\ : in STD_LOGIC;
    \storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0\ : entity is "axi_interconnect_v1_7_15_axic_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0\ is
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0\
     port map (
      E(0) => E(0),
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      access_is_fix_q => access_is_fix_q,
      access_is_fix_q_reg => access_is_fix_q_reg,
      access_is_incr_q => access_is_incr_q,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_push_block => cmd_b_push_block,
      cmd_b_push_block_reg => cmd_b_push_block_reg,
      cmd_push_block => cmd_push_block,
      command_ongoing => command_ongoing,
      command_ongoing_reg(0) => command_ongoing_reg(0),
      command_ongoing_reg_0(0) => command_ongoing_reg_0(0),
      din(0) => din(0),
      empty => empty,
      fix_need_to_split_q => fix_need_to_split_q,
      fix_need_to_split_q_reg => fix_need_to_split_q_reg,
      full => full,
      \gen_arbiter.qual_reg_reg[1]\ => \gen_arbiter.qual_reg_reg[1]\,
      \goreg_dm.dout_i_reg[4]\(4 downto 0) => \goreg_dm.dout_i_reg[4]\(4 downto 0),
      \goreg_dm.dout_i_reg[4]_0\ => \goreg_dm.dout_i_reg[4]_0\,
      \gpr1.dout_i_reg[1]\(2 downto 0) => \gpr1.dout_i_reg[1]\(2 downto 0),
      \gpr1.dout_i_reg[1]_0\(3 downto 0) => \gpr1.dout_i_reg[1]_0\(3 downto 0),
      incr_need_to_split_q => incr_need_to_split_q,
      \interconnect_aresetn_pipe_reg[2]\ => \interconnect_aresetn_pipe_reg[2]\,
      \m_ready_d_reg[0]\ => \m_ready_d_reg[0]\,
      \m_ready_d_reg[0]_0\(0) => \m_ready_d_reg[0]_0\(0),
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \out\(0) => \out\(0),
      \pushed_commands_reg[0]\ => \pushed_commands_reg[0]\,
      sc_sf_awvalid(0) => sc_sf_awvalid(0),
      sf_cb_awready(0) => sf_cb_awready(0),
      split_ongoing => split_ongoing,
      \storage_data1_reg[0]\(1 downto 0) => \storage_data1_reg[0]\(1 downto 0),
      \storage_data1_reg[0]_0\(1 downto 0) => \storage_data1_reg[0]_0\(1 downto 0),
      wr_en => wr_en,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0__xdcDup__1\ is
  port (
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_b_push_block_reg : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    \interconnect_aresetn_pipe_reg[2]\ : out STD_LOGIC;
    access_is_fix_q_reg : out STD_LOGIC;
    fix_need_to_split_q_reg : out STD_LOGIC;
    \pushed_commands_reg[2]\ : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \m_ready_d_reg[0]\ : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    fix_need_to_split_q : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_gen_inst_i_22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    access_is_incr_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC;
    \m_ready_d_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0__xdcDup__1\ : entity is "axi_interconnect_v1_7_15_axic_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0__xdcDup__1\ is
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__parameterized0__xdcDup__1\
     port map (
      E(0) => E(0),
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      access_is_fix_q => access_is_fix_q,
      access_is_fix_q_reg => access_is_fix_q_reg,
      access_is_incr_q => access_is_incr_q,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_push_block => cmd_b_push_block,
      cmd_b_push_block_reg => cmd_b_push_block_reg,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg => cmd_push_block_reg,
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg,
      command_ongoing_reg_0(0) => command_ongoing_reg_0(0),
      command_ongoing_reg_1(0) => command_ongoing_reg_1(0),
      din(0) => din(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fifo_gen_inst_i_22_0(3 downto 0) => fifo_gen_inst_i_22(3 downto 0),
      fix_need_to_split_q => fix_need_to_split_q,
      fix_need_to_split_q_reg => fix_need_to_split_q_reg,
      full => full,
      \gen_arbiter.qual_reg_reg[0]\ => \gen_arbiter.qual_reg_reg[0]\,
      \goreg_dm.dout_i_reg[4]\(4 downto 0) => \goreg_dm.dout_i_reg[4]\(4 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0),
      incr_need_to_split_q => incr_need_to_split_q,
      \interconnect_aresetn_pipe_reg[2]\ => \interconnect_aresetn_pipe_reg[2]\,
      \m_ready_d_reg[0]\ => \m_ready_d_reg[0]\,
      \m_ready_d_reg[0]_0\(0) => \m_ready_d_reg[0]_0\(0),
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \out\(0) => \out\(0),
      \pushed_commands_reg[2]\ => \pushed_commands_reg[2]\,
      rd_en => rd_en,
      split_ongoing => split_ongoing,
      \storage_data1_reg[0]\(1 downto 0) => \storage_data1_reg[0]\(1 downto 0),
      \storage_data1_reg[0]_0\(1 downto 0) => \storage_data1_reg[0]_0\(1 downto 0),
      wr_en => wr_en,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    S00_AXI_WVALID_0 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wrap_need_to_split_q_reg : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_WDATA_32_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_33_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_34_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_35_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_36_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_37_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_38_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_39_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_40_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_41_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_42_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_43_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_44_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_45_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_46_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_47_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_48_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_49_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_50_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_51_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_52_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_53_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_54_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_55_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_56_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_57_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_58_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_59_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_60_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_61_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_62_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_63_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_4_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_5_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_6_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_7_sp_1 : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \goreg_dm.dout_i_reg[25]\ : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    S00_AXI_WREADY_0 : in STD_LOGIC;
    \storage_data1_reg[0]\ : in STD_LOGIC;
    \m_ready_d_reg[1]\ : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    command_ongoing : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    split_ongoing : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    size_mask_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    S00_AXI_WREADY_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    first_mi_word : in STD_LOGIC;
    \current_word_1[2]_i_2__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_ready_d_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ss_wr_awready_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__1\ : entity is "axi_interconnect_v1_7_15_axic_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__1\ is
  signal S00_AXI_WDATA_32_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_33_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_34_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_35_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_36_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_37_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_38_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_39_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_40_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_41_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_42_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_43_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_44_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_45_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_46_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_47_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_48_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_49_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_50_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_51_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_52_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_53_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_54_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_55_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_56_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_57_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_58_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_59_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_60_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_61_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_62_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_63_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_4_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_5_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_6_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_7_sn_1 : STD_LOGIC;
begin
  S00_AXI_WDATA_32_sp_1 <= S00_AXI_WDATA_32_sn_1;
  S00_AXI_WDATA_33_sp_1 <= S00_AXI_WDATA_33_sn_1;
  S00_AXI_WDATA_34_sp_1 <= S00_AXI_WDATA_34_sn_1;
  S00_AXI_WDATA_35_sp_1 <= S00_AXI_WDATA_35_sn_1;
  S00_AXI_WDATA_36_sp_1 <= S00_AXI_WDATA_36_sn_1;
  S00_AXI_WDATA_37_sp_1 <= S00_AXI_WDATA_37_sn_1;
  S00_AXI_WDATA_38_sp_1 <= S00_AXI_WDATA_38_sn_1;
  S00_AXI_WDATA_39_sp_1 <= S00_AXI_WDATA_39_sn_1;
  S00_AXI_WDATA_40_sp_1 <= S00_AXI_WDATA_40_sn_1;
  S00_AXI_WDATA_41_sp_1 <= S00_AXI_WDATA_41_sn_1;
  S00_AXI_WDATA_42_sp_1 <= S00_AXI_WDATA_42_sn_1;
  S00_AXI_WDATA_43_sp_1 <= S00_AXI_WDATA_43_sn_1;
  S00_AXI_WDATA_44_sp_1 <= S00_AXI_WDATA_44_sn_1;
  S00_AXI_WDATA_45_sp_1 <= S00_AXI_WDATA_45_sn_1;
  S00_AXI_WDATA_46_sp_1 <= S00_AXI_WDATA_46_sn_1;
  S00_AXI_WDATA_47_sp_1 <= S00_AXI_WDATA_47_sn_1;
  S00_AXI_WDATA_48_sp_1 <= S00_AXI_WDATA_48_sn_1;
  S00_AXI_WDATA_49_sp_1 <= S00_AXI_WDATA_49_sn_1;
  S00_AXI_WDATA_50_sp_1 <= S00_AXI_WDATA_50_sn_1;
  S00_AXI_WDATA_51_sp_1 <= S00_AXI_WDATA_51_sn_1;
  S00_AXI_WDATA_52_sp_1 <= S00_AXI_WDATA_52_sn_1;
  S00_AXI_WDATA_53_sp_1 <= S00_AXI_WDATA_53_sn_1;
  S00_AXI_WDATA_54_sp_1 <= S00_AXI_WDATA_54_sn_1;
  S00_AXI_WDATA_55_sp_1 <= S00_AXI_WDATA_55_sn_1;
  S00_AXI_WDATA_56_sp_1 <= S00_AXI_WDATA_56_sn_1;
  S00_AXI_WDATA_57_sp_1 <= S00_AXI_WDATA_57_sn_1;
  S00_AXI_WDATA_58_sp_1 <= S00_AXI_WDATA_58_sn_1;
  S00_AXI_WDATA_59_sp_1 <= S00_AXI_WDATA_59_sn_1;
  S00_AXI_WDATA_60_sp_1 <= S00_AXI_WDATA_60_sn_1;
  S00_AXI_WDATA_61_sp_1 <= S00_AXI_WDATA_61_sn_1;
  S00_AXI_WDATA_62_sp_1 <= S00_AXI_WDATA_62_sn_1;
  S00_AXI_WDATA_63_sp_1 <= S00_AXI_WDATA_63_sn_1;
  S00_AXI_WSTRB_4_sp_1 <= S00_AXI_WSTRB_4_sn_1;
  S00_AXI_WSTRB_5_sp_1 <= S00_AXI_WSTRB_5_sn_1;
  S00_AXI_WSTRB_6_sp_1 <= S00_AXI_WSTRB_6_sn_1;
  S00_AXI_WSTRB_7_sp_1 <= S00_AXI_WSTRB_7_sn_1;
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => Q(1 downto 0),
      S00_AXI_WDATA(63 downto 0) => S00_AXI_WDATA(63 downto 0),
      S00_AXI_WDATA_32_sp_1 => S00_AXI_WDATA_32_sn_1,
      S00_AXI_WDATA_33_sp_1 => S00_AXI_WDATA_33_sn_1,
      S00_AXI_WDATA_34_sp_1 => S00_AXI_WDATA_34_sn_1,
      S00_AXI_WDATA_35_sp_1 => S00_AXI_WDATA_35_sn_1,
      S00_AXI_WDATA_36_sp_1 => S00_AXI_WDATA_36_sn_1,
      S00_AXI_WDATA_37_sp_1 => S00_AXI_WDATA_37_sn_1,
      S00_AXI_WDATA_38_sp_1 => S00_AXI_WDATA_38_sn_1,
      S00_AXI_WDATA_39_sp_1 => S00_AXI_WDATA_39_sn_1,
      S00_AXI_WDATA_40_sp_1 => S00_AXI_WDATA_40_sn_1,
      S00_AXI_WDATA_41_sp_1 => S00_AXI_WDATA_41_sn_1,
      S00_AXI_WDATA_42_sp_1 => S00_AXI_WDATA_42_sn_1,
      S00_AXI_WDATA_43_sp_1 => S00_AXI_WDATA_43_sn_1,
      S00_AXI_WDATA_44_sp_1 => S00_AXI_WDATA_44_sn_1,
      S00_AXI_WDATA_45_sp_1 => S00_AXI_WDATA_45_sn_1,
      S00_AXI_WDATA_46_sp_1 => S00_AXI_WDATA_46_sn_1,
      S00_AXI_WDATA_47_sp_1 => S00_AXI_WDATA_47_sn_1,
      S00_AXI_WDATA_48_sp_1 => S00_AXI_WDATA_48_sn_1,
      S00_AXI_WDATA_49_sp_1 => S00_AXI_WDATA_49_sn_1,
      S00_AXI_WDATA_50_sp_1 => S00_AXI_WDATA_50_sn_1,
      S00_AXI_WDATA_51_sp_1 => S00_AXI_WDATA_51_sn_1,
      S00_AXI_WDATA_52_sp_1 => S00_AXI_WDATA_52_sn_1,
      S00_AXI_WDATA_53_sp_1 => S00_AXI_WDATA_53_sn_1,
      S00_AXI_WDATA_54_sp_1 => S00_AXI_WDATA_54_sn_1,
      S00_AXI_WDATA_55_sp_1 => S00_AXI_WDATA_55_sn_1,
      S00_AXI_WDATA_56_sp_1 => S00_AXI_WDATA_56_sn_1,
      S00_AXI_WDATA_57_sp_1 => S00_AXI_WDATA_57_sn_1,
      S00_AXI_WDATA_58_sp_1 => S00_AXI_WDATA_58_sn_1,
      S00_AXI_WDATA_59_sp_1 => S00_AXI_WDATA_59_sn_1,
      S00_AXI_WDATA_60_sp_1 => S00_AXI_WDATA_60_sn_1,
      S00_AXI_WDATA_61_sp_1 => S00_AXI_WDATA_61_sn_1,
      S00_AXI_WDATA_62_sp_1 => S00_AXI_WDATA_62_sn_1,
      S00_AXI_WDATA_63_sp_1 => S00_AXI_WDATA_63_sn_1,
      S00_AXI_WREADY => S00_AXI_WREADY,
      S00_AXI_WREADY_0 => S00_AXI_WREADY_0,
      S00_AXI_WREADY_1(0) => S00_AXI_WREADY_1(0),
      S00_AXI_WSTRB(7 downto 0) => S00_AXI_WSTRB(7 downto 0),
      S00_AXI_WSTRB_4_sp_1 => S00_AXI_WSTRB_4_sn_1,
      S00_AXI_WSTRB_5_sp_1 => S00_AXI_WSTRB_5_sn_1,
      S00_AXI_WSTRB_6_sp_1 => S00_AXI_WSTRB_6_sn_1,
      S00_AXI_WSTRB_7_sp_1 => S00_AXI_WSTRB_7_sn_1,
      S00_AXI_WVALID => S00_AXI_WVALID,
      S00_AXI_WVALID_0 => S00_AXI_WVALID_0,
      SR(0) => SR(0),
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => access_is_incr_q_reg,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_push_block => cmd_b_push_block,
      cmd_push_block => cmd_push_block,
      command_ongoing => command_ongoing,
      \current_word_1[2]_i_2__1_0\(2 downto 0) => \current_word_1[2]_i_2__1\(2 downto 0),
      din(14 downto 0) => din(14 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      first_mi_word => first_mi_word,
      full => full,
      \gen_arbiter.m_mesg_i_reg[42]\ => \gen_arbiter.m_mesg_i_reg[42]\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \gen_arbiter.m_mesg_i_reg[42]_0\,
      \goreg_dm.dout_i_reg[25]\ => \goreg_dm.dout_i_reg[25]\,
      \gpr1.dout_i_reg[15]\(2 downto 0) => \gpr1.dout_i_reg[15]\(2 downto 0),
      \gpr1.dout_i_reg[15]_0\ => \gpr1.dout_i_reg[15]_0\,
      \gpr1.dout_i_reg[15]_1\ => \gpr1.dout_i_reg[15]_1\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \m_ready_d_reg[1]_0\(0) => \m_ready_d_reg[1]_0\(0),
      ram_full_i_reg(0) => ram_full_i_reg(0),
      ram_full_i_reg_0 => ram_full_i_reg_0,
      si_full_size_q => si_full_size_q,
      size_mask_q(0) => size_mask_q(0),
      split_ongoing => split_ongoing,
      split_ongoing_reg => split_ongoing_reg,
      ss_wr_awready_0 => ss_wr_awready_0,
      \storage_data1_reg[0]\ => \storage_data1_reg[0]\,
      wr_en => wr_en,
      wrap_need_to_split_q => wrap_need_to_split_q,
      wrap_need_to_split_q_reg => wrap_need_to_split_q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interconnect_aresetn_pipe_reg[2]\ : out STD_LOGIC;
    \gen_arbiter.s_ready_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg_0 : out STD_LOGIC;
    wrap_need_to_split_q_reg : out STD_LOGIC;
    fix_need_to_split_q_reg : out STD_LOGIC;
    \pushed_commands_reg[2]\ : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.s_ready_i_reg[0]_0\ : out STD_LOGIC;
    S00_AXI_RREADY_0 : out STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S00_AXI_RVALID_0 : in STD_LOGIC;
    S00_AXI_RVALID_1 : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    command_ongoing_reg_1 : in STD_LOGIC;
    command_ongoing_reg_2 : in STD_LOGIC;
    command_ongoing : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \S00_AXI_RDATA[31]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_is_fix_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    split_ongoing : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    incr_need_to_split_q : in STD_LOGIC;
    fix_need_to_split_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    \fifo_gen_inst_i_22__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_gen_inst_i_62__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_gen_inst_i_44__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    size_mask_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_2\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_3\ : in STD_LOGIC;
    first_word : in STD_LOGIC;
    \current_word_1[2]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.any_grant_i_6\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_6_0\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.last_rr_hot_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__2\ : entity is "axi_interconnect_v1_7_15_axic_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__2\ is
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => Q(1 downto 0),
      S00_AXI_ARVALID => S00_AXI_ARVALID,
      S00_AXI_RDATA(63 downto 0) => S00_AXI_RDATA(63 downto 0),
      \S00_AXI_RDATA[31]\(33 downto 0) => \S00_AXI_RDATA[31]\(33 downto 0),
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_RREADY_0 => S00_AXI_RREADY_0,
      S00_AXI_RRESP(1 downto 0) => S00_AXI_RRESP(1 downto 0),
      S00_AXI_RVALID => S00_AXI_RVALID,
      S00_AXI_RVALID_0 => S00_AXI_RVALID_0,
      S00_AXI_RVALID_1 => S00_AXI_RVALID_1,
      SR(0) => SR(0),
      S_AXI_AREADY_I_reg => S_AXI_AREADY_I_reg,
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => access_is_incr_q_reg,
      access_is_wrap_q => access_is_wrap_q,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg(0) => cmd_push_block_reg(0),
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg,
      command_ongoing_reg_0 => command_ongoing_reg_0,
      command_ongoing_reg_1 => command_ongoing_reg_1,
      command_ongoing_reg_2 => command_ongoing_reg_2,
      \current_word_1[2]_i_2_0\(2 downto 0) => \current_word_1[2]_i_2\(2 downto 0),
      din(0) => din(0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0(0) => empty_fwft_i_reg_0(0),
      \fifo_gen_inst_i_22__0_0\(3 downto 0) => \fifo_gen_inst_i_22__0\(3 downto 0),
      \fifo_gen_inst_i_44__0_0\(3 downto 0) => \fifo_gen_inst_i_44__0\(3 downto 0),
      \fifo_gen_inst_i_62__0\(2 downto 0) => \fifo_gen_inst_i_62__0\(2 downto 0),
      first_word => first_word,
      fix_need_to_split_q => fix_need_to_split_q,
      fix_need_to_split_q_reg => fix_need_to_split_q_reg,
      \gen_arbiter.any_grant_i_4\ => \gen_arbiter.any_grant_i_4\,
      \gen_arbiter.any_grant_i_6_0\ => \gen_arbiter.any_grant_i_6\,
      \gen_arbiter.any_grant_i_6_1\ => \gen_arbiter.any_grant_i_6_0\,
      \gen_arbiter.last_rr_hot_reg[0]\(0) => \gen_arbiter.last_rr_hot_reg[0]\(0),
      \gen_arbiter.m_mesg_i_reg[42]\ => \gen_arbiter.m_mesg_i_reg[42]\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \gen_arbiter.m_mesg_i_reg[42]_0\,
      \gen_arbiter.qual_reg_reg[0]\ => \gen_arbiter.qual_reg_reg[0]\,
      \gen_arbiter.s_ready_i_reg[0]\(0) => \gen_arbiter.s_ready_i_reg[0]\(0),
      \gen_arbiter.s_ready_i_reg[0]_0\ => \gen_arbiter.s_ready_i_reg[0]_0\,
      \goreg_dm.dout_i_reg[19]\ => \goreg_dm.dout_i_reg[19]\,
      \goreg_dm.dout_i_reg[25]\ => \goreg_dm.dout_i_reg[25]\,
      \gpr1.dout_i_reg[15]\(13) => \gpr1.dout_i_reg[15]\,
      \gpr1.dout_i_reg[15]\(12 downto 0) => \gpr1.dout_i_reg[15]_0\(12 downto 0),
      \gpr1.dout_i_reg[15]_0\(2 downto 0) => \gpr1.dout_i_reg[15]_1\(2 downto 0),
      \gpr1.dout_i_reg[15]_1\ => \gpr1.dout_i_reg[15]_2\,
      \gpr1.dout_i_reg[15]_2\ => \gpr1.dout_i_reg[15]_3\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \gpr1.dout_i_reg[1]_0\(1 downto 0) => \gpr1.dout_i_reg[1]_0\(1 downto 0),
      incr_need_to_split_q => incr_need_to_split_q,
      \interconnect_aresetn_pipe_reg[2]\ => \interconnect_aresetn_pipe_reg[2]\,
      \out\(0) => \out\(0),
      p_1_in(63 downto 0) => p_1_in(63 downto 0),
      \pushed_commands_reg[2]\ => \pushed_commands_reg[2]\,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      si_full_size_q => si_full_size_q,
      size_mask_q(0) => size_mask_q(0),
      split_ongoing => split_ongoing,
      split_ongoing_reg => split_ongoing_reg,
      wrap_need_to_split_q => wrap_need_to_split_q,
      wrap_need_to_split_q_reg => wrap_need_to_split_q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    S01_AXI_WREADY : out STD_LOGIC;
    wrap_need_to_split_q_reg : out STD_LOGIC;
    split_ongoing_reg : out STD_LOGIC;
    access_is_incr_q_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    \S01_AXI_WDATA[63]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rd_en : in STD_LOGIC;
    \m_ready_d_reg[1]\ : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    command_ongoing : in STD_LOGIC;
    cmd_b_push_block : in STD_LOGIC;
    S01_AXI_WREADY_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_WREADY_1 : in STD_LOGIC;
    access_is_fix_q : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    split_ongoing : in STD_LOGIC;
    wrap_need_to_split_q : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    size_mask_q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    si_full_size_q : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]_1\ : in STD_LOGIC;
    access_is_incr_q : in STD_LOGIC;
    access_is_wrap_q : in STD_LOGIC;
    first_mi_word : in STD_LOGIC;
    \storage_data2[36]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_ready_d_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ss_wr_awready_1 : in STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_select_enc : in STD_LOGIC;
    \storage_data2_reg[5]\ : in STD_LOGIC;
    \storage_data2_reg[6]\ : in STD_LOGIC;
    \storage_data2_reg[7]\ : in STD_LOGIC;
    \storage_data2_reg[8]\ : in STD_LOGIC;
    \storage_data2_reg[9]\ : in STD_LOGIC;
    \storage_data2_reg[10]\ : in STD_LOGIC;
    \storage_data2_reg[11]\ : in STD_LOGIC;
    \storage_data2_reg[12]\ : in STD_LOGIC;
    \storage_data2_reg[13]\ : in STD_LOGIC;
    \storage_data2_reg[14]\ : in STD_LOGIC;
    \storage_data2_reg[15]\ : in STD_LOGIC;
    \storage_data2_reg[16]\ : in STD_LOGIC;
    \storage_data2_reg[17]\ : in STD_LOGIC;
    \storage_data2_reg[18]\ : in STD_LOGIC;
    \storage_data2_reg[19]\ : in STD_LOGIC;
    \storage_data2_reg[20]\ : in STD_LOGIC;
    \storage_data2_reg[21]\ : in STD_LOGIC;
    \storage_data2_reg[22]\ : in STD_LOGIC;
    \storage_data2_reg[23]\ : in STD_LOGIC;
    \storage_data2_reg[24]\ : in STD_LOGIC;
    \storage_data2_reg[25]\ : in STD_LOGIC;
    \storage_data2_reg[26]\ : in STD_LOGIC;
    \storage_data2_reg[27]\ : in STD_LOGIC;
    \storage_data2_reg[28]\ : in STD_LOGIC;
    \storage_data2_reg[29]\ : in STD_LOGIC;
    \storage_data2_reg[30]\ : in STD_LOGIC;
    \storage_data2_reg[31]\ : in STD_LOGIC;
    \storage_data2_reg[32]\ : in STD_LOGIC;
    \storage_data2_reg[33]\ : in STD_LOGIC;
    \storage_data2_reg[34]\ : in STD_LOGIC;
    \storage_data2_reg[35]\ : in STD_LOGIC;
    \storage_data2_reg[36]\ : in STD_LOGIC;
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \storage_data2_reg[1]\ : in STD_LOGIC;
    \storage_data2_reg[2]\ : in STD_LOGIC;
    \storage_data2_reg[3]\ : in STD_LOGIC;
    \storage_data2_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__3\ : entity is "axi_interconnect_v1_7_15_axic_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__3\ is
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_fifo_gen__xdcDup__3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => Q(1 downto 0),
      S01_AXI_WDATA(63 downto 0) => S01_AXI_WDATA(63 downto 0),
      \S01_AXI_WDATA[63]\(35 downto 0) => \S01_AXI_WDATA[63]\(35 downto 0),
      S01_AXI_WREADY => S01_AXI_WREADY,
      S01_AXI_WREADY_0(0) => S01_AXI_WREADY_0(0),
      S01_AXI_WREADY_1 => S01_AXI_WREADY_1,
      S01_AXI_WSTRB(7 downto 0) => S01_AXI_WSTRB(7 downto 0),
      SR(0) => SR(0),
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => access_is_incr_q_reg,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_push_block => cmd_b_push_block,
      cmd_push_block => cmd_push_block,
      command_ongoing => command_ongoing,
      din(14 downto 0) => din(14 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      first_mi_word => first_mi_word,
      full => full,
      \gen_arbiter.m_mesg_i_reg[42]\ => \gen_arbiter.m_mesg_i_reg[42]\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \gen_arbiter.m_mesg_i_reg[42]_0\,
      \gpr1.dout_i_reg[15]\(2 downto 0) => \gpr1.dout_i_reg[15]\(2 downto 0),
      \gpr1.dout_i_reg[15]_0\ => \gpr1.dout_i_reg[15]_0\,
      \gpr1.dout_i_reg[15]_1\ => \gpr1.dout_i_reg[15]_1\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \m_ready_d_reg[1]_0\(0) => \m_ready_d_reg[1]_0\(0),
      m_select_enc => m_select_enc,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      ram_full_i_reg_0 => ram_full_i_reg_0,
      rd_en => rd_en,
      si_full_size_q => si_full_size_q,
      size_mask_q(0) => size_mask_q(0),
      split_ongoing => split_ongoing,
      split_ongoing_reg => split_ongoing_reg,
      ss_wr_awready_1 => ss_wr_awready_1,
      \storage_data2[36]_i_4_0\(2 downto 0) => \storage_data2[36]_i_4\(2 downto 0),
      \storage_data2_reg[10]\ => \storage_data2_reg[10]\,
      \storage_data2_reg[11]\ => \storage_data2_reg[11]\,
      \storage_data2_reg[12]\ => \storage_data2_reg[12]\,
      \storage_data2_reg[13]\ => \storage_data2_reg[13]\,
      \storage_data2_reg[14]\ => \storage_data2_reg[14]\,
      \storage_data2_reg[15]\ => \storage_data2_reg[15]\,
      \storage_data2_reg[16]\ => \storage_data2_reg[16]\,
      \storage_data2_reg[17]\ => \storage_data2_reg[17]\,
      \storage_data2_reg[18]\ => \storage_data2_reg[18]\,
      \storage_data2_reg[19]\ => \storage_data2_reg[19]\,
      \storage_data2_reg[1]\ => \storage_data2_reg[1]\,
      \storage_data2_reg[20]\ => \storage_data2_reg[20]\,
      \storage_data2_reg[21]\ => \storage_data2_reg[21]\,
      \storage_data2_reg[22]\ => \storage_data2_reg[22]\,
      \storage_data2_reg[23]\ => \storage_data2_reg[23]\,
      \storage_data2_reg[24]\ => \storage_data2_reg[24]\,
      \storage_data2_reg[25]\ => \storage_data2_reg[25]\,
      \storage_data2_reg[26]\ => \storage_data2_reg[26]\,
      \storage_data2_reg[27]\ => \storage_data2_reg[27]\,
      \storage_data2_reg[28]\ => \storage_data2_reg[28]\,
      \storage_data2_reg[29]\ => \storage_data2_reg[29]\,
      \storage_data2_reg[2]\ => \storage_data2_reg[2]\,
      \storage_data2_reg[30]\ => \storage_data2_reg[30]\,
      \storage_data2_reg[31]\ => \storage_data2_reg[31]\,
      \storage_data2_reg[32]\ => \storage_data2_reg[32]\,
      \storage_data2_reg[33]\ => \storage_data2_reg[33]\,
      \storage_data2_reg[34]\ => \storage_data2_reg[34]\,
      \storage_data2_reg[35]\ => \storage_data2_reg[35]\,
      \storage_data2_reg[36]\ => \storage_data2_reg[36]\,
      \storage_data2_reg[3]\ => \storage_data2_reg[3]\,
      \storage_data2_reg[4]\ => \storage_data2_reg[4]\,
      \storage_data2_reg[5]\ => \storage_data2_reg[5]\,
      \storage_data2_reg[6]\ => \storage_data2_reg[6]\,
      \storage_data2_reg[7]\ => \storage_data2_reg[7]\,
      \storage_data2_reg[8]\ => \storage_data2_reg[8]\,
      \storage_data2_reg[9]\ => \storage_data2_reg[9]\,
      wr_en => wr_en,
      wrap_need_to_split_q => wrap_need_to_split_q,
      wrap_need_to_split_q_reg => wrap_need_to_split_q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty_fwft_i_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty : out STD_LOGIC;
    S_AXI_AREADY_I_reg_0 : out STD_LOGIC;
    sc_sf_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    access_is_fix_q_reg_0 : out STD_LOGIC;
    S01_AXI_WREADY : out STD_LOGIC;
    \S_AXI_AADDR_Q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    command_ongoing_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \S_AXI_AQOS_Q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 54 downto 0 );
    \S01_AXI_WDATA[63]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \goreg_dm.dout_i_reg[4]_0\ : in STD_LOGIC;
    split_ongoing_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    S01_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_AWVALID : in STD_LOGIC;
    command_ongoing_reg_1 : in STD_LOGIC;
    areset_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sf_cb_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_WREADY_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_WREADY_1 : in STD_LOGIC;
    first_mi_word : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_ready_d_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[1]\ : in STD_LOGIC;
    \storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ss_wr_awready_1 : in STD_LOGIC;
    \m_ready_d_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_mesg_i_reg[43]\ : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    S_AXI_ALOCK_Q_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_mesg_i_reg[47]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[6]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[7]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[8]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[9]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[10]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[11]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[12]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[21]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[22]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[23]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[24]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[25]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[26]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[27]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[28]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[29]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[30]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[31]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[32]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[33]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[34]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[35]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[13]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[14]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[15]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[16]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[17]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[18]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[19]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[20]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[44]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[57]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[56]\ : in STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_select_enc : in STD_LOGIC;
    \storage_data2_reg[5]\ : in STD_LOGIC;
    \storage_data2_reg[6]\ : in STD_LOGIC;
    \storage_data2_reg[7]\ : in STD_LOGIC;
    \storage_data2_reg[8]\ : in STD_LOGIC;
    \storage_data2_reg[9]\ : in STD_LOGIC;
    \storage_data2_reg[10]\ : in STD_LOGIC;
    \storage_data2_reg[11]\ : in STD_LOGIC;
    \storage_data2_reg[12]\ : in STD_LOGIC;
    \storage_data2_reg[13]\ : in STD_LOGIC;
    \storage_data2_reg[14]\ : in STD_LOGIC;
    \storage_data2_reg[15]\ : in STD_LOGIC;
    \storage_data2_reg[16]\ : in STD_LOGIC;
    \storage_data2_reg[17]\ : in STD_LOGIC;
    \storage_data2_reg[18]\ : in STD_LOGIC;
    \storage_data2_reg[19]\ : in STD_LOGIC;
    \storage_data2_reg[20]\ : in STD_LOGIC;
    \storage_data2_reg[21]\ : in STD_LOGIC;
    \storage_data2_reg[22]\ : in STD_LOGIC;
    \storage_data2_reg[23]\ : in STD_LOGIC;
    \storage_data2_reg[24]\ : in STD_LOGIC;
    \storage_data2_reg[25]\ : in STD_LOGIC;
    \storage_data2_reg[26]\ : in STD_LOGIC;
    \storage_data2_reg[27]\ : in STD_LOGIC;
    \storage_data2_reg[28]\ : in STD_LOGIC;
    \storage_data2_reg[29]\ : in STD_LOGIC;
    \storage_data2_reg[30]\ : in STD_LOGIC;
    \storage_data2_reg[31]\ : in STD_LOGIC;
    \storage_data2_reg[32]\ : in STD_LOGIC;
    \storage_data2_reg[33]\ : in STD_LOGIC;
    \storage_data2_reg[34]\ : in STD_LOGIC;
    \storage_data2_reg[35]\ : in STD_LOGIC;
    \storage_data2_reg[36]\ : in STD_LOGIC;
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \storage_data2_reg[1]\ : in STD_LOGIC;
    \storage_data2_reg[2]\ : in STD_LOGIC;
    \storage_data2_reg[3]\ : in STD_LOGIC;
    \storage_data2_reg[4]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[65]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.m_mesg_i_reg[61]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.m_mesg_i_reg[51]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer is
  signal \S_AXI_AADDR_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[9]\ : STD_LOGIC;
  signal S_AXI_ABURST_Q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \S_AXI_ALEN_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal S_AXI_ALOCK_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_aready_i_reg_0\ : STD_LOGIC;
  signal S_AXI_ASIZE_Q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_BURSTS.cmd_queue_n_12\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_13\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_14\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_10\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_12\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_13\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_8\ : STD_LOGIC;
  signal access_is_fix : STD_LOGIC;
  signal access_is_fix_q : STD_LOGIC;
  signal access_is_incr : STD_LOGIC;
  signal access_is_incr_q : STD_LOGIC;
  signal access_is_wrap : STD_LOGIC;
  signal access_is_wrap_q : STD_LOGIC;
  signal cmd_b_push : STD_LOGIC;
  signal cmd_b_push_block : STD_LOGIC;
  signal cmd_mask_q : STD_LOGIC;
  signal \cmd_mask_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[2]\ : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal cmd_split_i : STD_LOGIC;
  signal command_ongoing : STD_LOGIC;
  signal \command_ongoing_i_1__0_n_0\ : STD_LOGIC;
  signal downsized_len_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \downsized_len_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_26__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_27__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_28__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_29__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_30__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_31__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_33__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_34__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_35__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_36__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_37__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_38__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_39__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_40__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_41__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_42__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_43__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_46__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_47__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_48__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_49__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_50__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_51__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_52__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_53__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_54__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_55__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_56__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_57__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_58__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_59__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_60__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_61__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_64__1_n_0\ : STD_LOGIC;
  signal fifo_gen_inst_i_65_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_66_n_0 : STD_LOGIC;
  signal fix_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fix_len_q : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fix_len_q[4]_i_1__1_n_0\ : STD_LOGIC;
  signal fix_need_to_split : STD_LOGIC;
  signal fix_need_to_split_q : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[47]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[57]_i_2_n_0\ : STD_LOGIC;
  signal incr_need_to_split : STD_LOGIC;
  signal incr_need_to_split_q : STD_LOGIC;
  signal \inst/full\ : STD_LOGIC;
  signal \inst/full_0\ : STD_LOGIC;
  signal legal_wrap_len_q : STD_LOGIC;
  signal \legal_wrap_len_q_i_1__1_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_2__1_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_3__1_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_4__1_n_0\ : STD_LOGIC;
  signal masked_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal masked_addr_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \masked_addr_q[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \masked_addr_q[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \masked_addr_q[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \masked_addr_q[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \masked_addr_q[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \masked_addr_q[9]_i_2__1_n_0\ : STD_LOGIC;
  signal next_mi_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \next_mi_addr0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_9__1_n_0\ : STD_LOGIC;
  signal next_mi_addr0_carry_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_n_1 : STD_LOGIC;
  signal next_mi_addr0_carry_n_10 : STD_LOGIC;
  signal next_mi_addr0_carry_n_11 : STD_LOGIC;
  signal next_mi_addr0_carry_n_12 : STD_LOGIC;
  signal next_mi_addr0_carry_n_13 : STD_LOGIC;
  signal next_mi_addr0_carry_n_14 : STD_LOGIC;
  signal next_mi_addr0_carry_n_15 : STD_LOGIC;
  signal next_mi_addr0_carry_n_2 : STD_LOGIC;
  signal next_mi_addr0_carry_n_3 : STD_LOGIC;
  signal next_mi_addr0_carry_n_4 : STD_LOGIC;
  signal next_mi_addr0_carry_n_5 : STD_LOGIC;
  signal next_mi_addr0_carry_n_6 : STD_LOGIC;
  signal next_mi_addr0_carry_n_7 : STD_LOGIC;
  signal next_mi_addr0_carry_n_8 : STD_LOGIC;
  signal next_mi_addr0_carry_n_9 : STD_LOGIC;
  signal \next_mi_addr[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \next_mi_addr[8]_i_1__1_n_0\ : STD_LOGIC;
  signal num_transactions : STD_LOGIC_VECTOR ( 0 to 0 );
  signal num_transactions_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \num_transactions_q[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \num_transactions_q[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_transactions_q[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \num_transactions_q[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pre_mi_addr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \pushed_commands[3]_i_1__1_n_0\ : STD_LOGIC;
  signal pushed_commands_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sc_sf_awaddr : STD_LOGIC_VECTOR ( 63 downto 34 );
  signal sc_sf_awcache : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal sc_sf_awlen : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal sc_sf_awprot : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal sc_sf_awqos : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal si_full_size : STD_LOGIC;
  signal si_full_size_q : STD_LOGIC;
  signal size_mask_q : STD_LOGIC_VECTOR ( 2 to 2 );
  signal split_addr_mask : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \split_addr_mask_q[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[6]\ : STD_LOGIC;
  signal split_ongoing : STD_LOGIC;
  signal unalignment_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal unalignment_addr_q : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrap_need_to_split : STD_LOGIC;
  signal wrap_need_to_split_q : STD_LOGIC;
  signal \wrap_need_to_split_q_i_2__1_n_0\ : STD_LOGIC;
  signal \wrap_need_to_split_q_i_3__1_n_0\ : STD_LOGIC;
  signal wrap_rest_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrap_rest_len0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wrap_rest_len[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[7]_i_2__1_n_0\ : STD_LOGIC;
  signal wrap_unaligned_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrap_unaligned_len_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_next_mi_addr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_next_mi_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \access_is_fix_q_i_1__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \access_is_incr_q_i_1__1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \access_is_wrap_q_i_1__1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \cmd_mask_q[0]_i_1__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \cmd_mask_q[1]_i_2__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \cmd_mask_q[2]_i_1__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \downsized_len_q[0]_i_1__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \downsized_len_q[1]_i_1__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \downsized_len_q[3]_i_1__1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \downsized_len_q[5]_i_1__1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_14__1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_29__1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_35__1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_48__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_53__1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_55__1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_57__2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_58__1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_60__1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_61__1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_65 : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_66 : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \fix_len_q[0]_i_1__1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \fix_len_q[2]_i_1__1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \fix_len_q[3]_i_1__1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \fix_len_q[4]_i_1__1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \fix_need_to_split_q_i_1__1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[10]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[11]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[12]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[13]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[14]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[15]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[16]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[17]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[18]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[19]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[20]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[21]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[22]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[23]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[24]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[25]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[26]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[27]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[28]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[29]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[30]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[31]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[32]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[33]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[34]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[35]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[36]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[37]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[38]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[39]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[40]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[41]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[43]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[47]_i_2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[49]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[50]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[51]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[57]_i_2\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[58]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[59]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[60]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[61]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[62]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[63]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[64]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[65]_i_2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[6]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[7]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[8]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[9]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \legal_wrap_len_q_i_2__1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \legal_wrap_len_q_i_3__1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \masked_addr_q[0]_i_1__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \masked_addr_q[11]_i_1__1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \masked_addr_q[14]_i_1__1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \masked_addr_q[2]_i_1__1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \masked_addr_q[3]_i_1__1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \masked_addr_q[5]_i_1__1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \masked_addr_q[6]_i_1__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \masked_addr_q[6]_i_2__1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_1__1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_2__1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_1__1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_3__1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \masked_addr_q[9]_i_1__1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \num_transactions_q[0]_i_1__1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \num_transactions_q[1]_i_1__1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \pushed_commands[1]_i_1__1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \pushed_commands[2]_i_1__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \pushed_commands[3]_i_2__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \si_full_size_q_i_1__1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \split_addr_mask_q[0]_i_1__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \split_addr_mask_q[1]_i_1__1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \split_addr_mask_q[2]_i_1__1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \split_addr_mask_q[3]_i_1__1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \split_addr_mask_q[4]_i_1__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \split_addr_mask_q[5]_i_1__1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \split_addr_mask_q[6]_i_1__1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \unalignment_addr_q[0]_i_1__1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \unalignment_addr_q[2]_i_1__1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \unalignment_addr_q[3]_i_1__1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \unalignment_addr_q[4]_i_1__1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \wrap_need_to_split_q_i_1__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \wrap_rest_len[0]_i_1__1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \wrap_rest_len[1]_i_1__1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \wrap_rest_len[2]_i_1__1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \wrap_rest_len[3]_i_1__1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \wrap_rest_len[4]_i_1__1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \wrap_rest_len[6]_i_1__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \wrap_rest_len[7]_i_1__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[0]_i_1__1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[1]_i_1__1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[3]_i_1__1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[4]_i_1__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[5]_i_1__1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[6]_i_1__1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[7]_i_1__1\ : label is "soft_lutpair489";
begin
  S_AXI_AREADY_I_reg_0 <= \^s_axi_aready_i_reg_0\;
\S_AXI_AADDR_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(0),
      Q => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(10),
      Q => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(11),
      Q => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(12),
      Q => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(13),
      Q => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(14),
      Q => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(15),
      Q => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(16),
      Q => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(17),
      Q => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(18),
      Q => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(19),
      Q => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(1),
      Q => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(20),
      Q => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(21),
      Q => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(22),
      Q => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(23),
      Q => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(24),
      Q => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(25),
      Q => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(26),
      Q => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(27),
      Q => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(28),
      Q => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(29),
      Q => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(2),
      Q => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(30),
      Q => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(31),
      Q => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(3),
      Q => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(4),
      Q => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(5),
      Q => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(6),
      Q => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(7),
      Q => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(8),
      Q => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(9),
      Q => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      R => '0'
    );
\S_AXI_ABURST_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWBURST(0),
      Q => S_AXI_ABURST_Q(0),
      R => '0'
    );
\S_AXI_ABURST_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWBURST(1),
      Q => S_AXI_ABURST_Q(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWCACHE(0),
      Q => sc_sf_awcache(4),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWCACHE(1),
      Q => sc_sf_awcache(5),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWCACHE(2),
      Q => sc_sf_awcache(6),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWCACHE(3),
      Q => sc_sf_awcache(7),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWLEN(0),
      Q => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWLEN(1),
      Q => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWLEN(2),
      Q => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWLEN(3),
      Q => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWLEN(4),
      Q => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWLEN(5),
      Q => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWLEN(6),
      Q => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWLEN(7),
      Q => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_ALOCK_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWLOCK(0),
      Q => S_AXI_ALOCK_Q(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWPROT(0),
      Q => sc_sf_awprot(3),
      R => '0'
    );
\S_AXI_APROT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWPROT(1),
      Q => sc_sf_awprot(4),
      R => '0'
    );
\S_AXI_APROT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWPROT(2),
      Q => sc_sf_awprot(5),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWQOS(0),
      Q => sc_sf_awqos(4),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWQOS(1),
      Q => sc_sf_awqos(5),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWQOS(2),
      Q => sc_sf_awqos(6),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWQOS(3),
      Q => sc_sf_awqos(7),
      R => '0'
    );
S_AXI_AREADY_I_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => S_AXI_AREADY_I_reg_1,
      Q => \^s_axi_aready_i_reg_0\,
      R => SR(0)
    );
\S_AXI_ASIZE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWSIZE(0),
      Q => S_AXI_ASIZE_Q(0),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWSIZE(1),
      Q => S_AXI_ASIZE_Q(1),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWSIZE(2),
      Q => S_AXI_ASIZE_Q(2),
      R => '0'
    );
\USE_BURSTS.cmd_queue\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => wrap_unaligned_len_q(6 downto 5),
      S01_AXI_WDATA(63 downto 0) => S01_AXI_WDATA(63 downto 0),
      \S01_AXI_WDATA[63]\(35 downto 0) => \S01_AXI_WDATA[63]\(35 downto 0),
      S01_AXI_WREADY => S01_AXI_WREADY,
      S01_AXI_WREADY_0(0) => S01_AXI_WREADY_0(0),
      S01_AXI_WREADY_1 => S01_AXI_WREADY_1,
      S01_AXI_WSTRB(7 downto 0) => S01_AXI_WSTRB(7 downto 0),
      SR(0) => SR(0),
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => \USE_BURSTS.cmd_queue_n_14\,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_push_block => cmd_b_push_block,
      cmd_push_block => cmd_push_block,
      command_ongoing => command_ongoing,
      din(14) => cmd_split_i,
      din(13) => \split_addr_mask_q_reg_n_0_[2]\,
      din(12) => \cmd_mask_q_reg_n_0_[2]\,
      din(11) => \cmd_mask_q_reg_n_0_[1]\,
      din(10) => \cmd_mask_q_reg_n_0_[0]\,
      din(9) => sc_sf_awlen(15),
      din(8 downto 3) => sc_sf_awlen(13 downto 8),
      din(2 downto 0) => S_AXI_ASIZE_Q(2 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      first_mi_word => first_mi_word,
      full => \inst/full\,
      \gen_arbiter.m_mesg_i_reg[42]\ => \fifo_gen_inst_i_30__1_n_0\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \fifo_gen_inst_i_28__1_n_0\,
      \gpr1.dout_i_reg[15]\(2) => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]\(1) => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]\(0) => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_0\ => \split_addr_mask_q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_1\ => \split_addr_mask_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[1]\ => \fifo_gen_inst_i_26__1_n_0\,
      \m_ready_d_reg[1]\ => \inst/full_0\,
      \m_ready_d_reg[1]_0\(0) => \m_ready_d_reg[1]_0\(1),
      m_select_enc => m_select_enc,
      ram_full_i_reg(0) => ram_full_i_reg(1),
      ram_full_i_reg_0 => ram_full_i_reg_0,
      rd_en => rd_en,
      si_full_size_q => si_full_size_q,
      size_mask_q(0) => size_mask_q(2),
      split_ongoing => split_ongoing,
      split_ongoing_reg => \USE_BURSTS.cmd_queue_n_13\,
      ss_wr_awready_1 => ss_wr_awready_1,
      \storage_data2[36]_i_4\(2 downto 0) => Q(2 downto 0),
      \storage_data2_reg[10]\ => \storage_data2_reg[10]\,
      \storage_data2_reg[11]\ => \storage_data2_reg[11]\,
      \storage_data2_reg[12]\ => \storage_data2_reg[12]\,
      \storage_data2_reg[13]\ => \storage_data2_reg[13]\,
      \storage_data2_reg[14]\ => \storage_data2_reg[14]\,
      \storage_data2_reg[15]\ => \storage_data2_reg[15]\,
      \storage_data2_reg[16]\ => \storage_data2_reg[16]\,
      \storage_data2_reg[17]\ => \storage_data2_reg[17]\,
      \storage_data2_reg[18]\ => \storage_data2_reg[18]\,
      \storage_data2_reg[19]\ => \storage_data2_reg[19]\,
      \storage_data2_reg[1]\ => \storage_data2_reg[1]\,
      \storage_data2_reg[20]\ => \storage_data2_reg[20]\,
      \storage_data2_reg[21]\ => \storage_data2_reg[21]\,
      \storage_data2_reg[22]\ => \storage_data2_reg[22]\,
      \storage_data2_reg[23]\ => \storage_data2_reg[23]\,
      \storage_data2_reg[24]\ => \storage_data2_reg[24]\,
      \storage_data2_reg[25]\ => \storage_data2_reg[25]\,
      \storage_data2_reg[26]\ => \storage_data2_reg[26]\,
      \storage_data2_reg[27]\ => \storage_data2_reg[27]\,
      \storage_data2_reg[28]\ => \storage_data2_reg[28]\,
      \storage_data2_reg[29]\ => \storage_data2_reg[29]\,
      \storage_data2_reg[2]\ => \storage_data2_reg[2]\,
      \storage_data2_reg[30]\ => \storage_data2_reg[30]\,
      \storage_data2_reg[31]\ => \storage_data2_reg[31]\,
      \storage_data2_reg[32]\ => \storage_data2_reg[32]\,
      \storage_data2_reg[33]\ => \storage_data2_reg[33]\,
      \storage_data2_reg[34]\ => \storage_data2_reg[34]\,
      \storage_data2_reg[35]\ => \storage_data2_reg[35]\,
      \storage_data2_reg[36]\ => \storage_data2_reg[36]\,
      \storage_data2_reg[3]\ => \storage_data2_reg[3]\,
      \storage_data2_reg[4]\ => \storage_data2_reg[4]\,
      \storage_data2_reg[5]\ => \storage_data2_reg[5]\,
      \storage_data2_reg[6]\ => \storage_data2_reg[6]\,
      \storage_data2_reg[7]\ => \storage_data2_reg[7]\,
      \storage_data2_reg[8]\ => \storage_data2_reg[8]\,
      \storage_data2_reg[9]\ => \storage_data2_reg[9]\,
      wr_en => cmd_b_push,
      wrap_need_to_split_q => wrap_need_to_split_q,
      wrap_need_to_split_q_reg => \USE_BURSTS.cmd_queue_n_12\
    );
\USE_B_CHANNEL.cmd_b_queue\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0\
     port map (
      E(0) => \^s_axi_aready_i_reg_0\,
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(3 downto 0) => pushed_commands_reg(3 downto 0),
      SR(0) => SR(0),
      access_is_fix_q => access_is_fix_q,
      access_is_fix_q_reg => access_is_fix_q_reg_0,
      access_is_incr_q => access_is_incr_q,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_push_block => cmd_b_push_block,
      cmd_b_push_block_reg => \USE_B_CHANNEL.cmd_b_queue_n_8\,
      cmd_push_block => cmd_push_block,
      command_ongoing => command_ongoing,
      command_ongoing_reg(0) => command_ongoing_reg_0(0),
      command_ongoing_reg_0(0) => ram_full_i_reg(0),
      din(0) => cmd_split_i,
      empty => empty,
      fix_need_to_split_q => fix_need_to_split_q,
      fix_need_to_split_q_reg => \USE_B_CHANNEL.cmd_b_queue_n_12\,
      full => \inst/full_0\,
      \gen_arbiter.qual_reg_reg[1]\ => \gen_arbiter.qual_reg_reg[1]\,
      \goreg_dm.dout_i_reg[4]\(4 downto 0) => \goreg_dm.dout_i_reg[4]\(4 downto 0),
      \goreg_dm.dout_i_reg[4]_0\ => \goreg_dm.dout_i_reg[4]_0\,
      \gpr1.dout_i_reg[1]\(2 downto 0) => num_transactions_q(2 downto 0),
      \gpr1.dout_i_reg[1]_0\(3) => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      \gpr1.dout_i_reg[1]_0\(2) => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[1]_0\(1) => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[1]_0\(0) => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      incr_need_to_split_q => incr_need_to_split_q,
      \interconnect_aresetn_pipe_reg[2]\ => \USE_B_CHANNEL.cmd_b_queue_n_10\,
      \m_ready_d_reg[0]\ => \inst/full\,
      \m_ready_d_reg[0]_0\(0) => \m_ready_d_reg[0]\(0),
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \out\(0) => \out\(0),
      \pushed_commands_reg[0]\ => \USE_B_CHANNEL.cmd_b_queue_n_13\,
      sc_sf_awvalid(0) => sc_sf_awvalid(0),
      sf_cb_awready(0) => sf_cb_awready(0),
      split_ongoing => split_ongoing,
      \storage_data1_reg[0]\(1 downto 0) => \m_ready_d_reg[1]_0\(1 downto 0),
      \storage_data1_reg[0]_0\(1 downto 0) => \storage_data1_reg[0]\(1 downto 0),
      wr_en => cmd_b_push,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
\access_is_fix_q_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S01_AXI_AWBURST(0),
      I1 => S01_AXI_AWBURST(1),
      O => access_is_fix
    );
access_is_fix_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_fix,
      Q => access_is_fix_q,
      R => SR(0)
    );
\access_is_incr_q_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_AWBURST(0),
      I1 => S01_AXI_AWBURST(1),
      O => access_is_incr
    );
access_is_incr_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_incr,
      Q => access_is_incr_q,
      R => SR(0)
    );
\access_is_wrap_q_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_AWBURST(1),
      I1 => S01_AXI_AWBURST(0),
      O => access_is_wrap
    );
access_is_wrap_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_wrap,
      Q => access_is_wrap_q,
      R => SR(0)
    );
cmd_b_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_queue_n_8\,
      Q => cmd_b_push_block,
      R => '0'
    );
\cmd_mask_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => S01_AXI_AWLEN(0),
      I1 => S01_AXI_AWSIZE(1),
      I2 => S01_AXI_AWSIZE(0),
      I3 => S01_AXI_AWSIZE(2),
      I4 => cmd_mask_q,
      O => \cmd_mask_q[0]_i_1__0_n_0\
    );
\cmd_mask_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => S01_AXI_AWSIZE(1),
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWLEN(0),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWLEN(1),
      I5 => cmd_mask_q,
      O => \cmd_mask_q[1]_i_1__0_n_0\
    );
\cmd_mask_q[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => S01_AXI_AWBURST(0),
      I2 => S01_AXI_AWBURST(1),
      O => cmd_mask_q
    );
\cmd_mask_q[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => S01_AXI_AWBURST(1),
      I1 => S01_AXI_AWBURST(0),
      I2 => \masked_addr_q[2]_i_2__1_n_0\,
      O => \cmd_mask_q[2]_i_1__1_n_0\
    );
\cmd_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[0]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\cmd_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[1]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\cmd_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[2]_i_1__1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[2]\,
      R => SR(0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_queue_n_10\,
      Q => cmd_push_block,
      R => '0'
    );
\command_ongoing_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F88008888"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => S01_AXI_AWVALID,
      I2 => command_ongoing_reg_1,
      I3 => areset_d(0),
      I4 => areset_d(1),
      I5 => command_ongoing,
      O => \command_ongoing_i_1__0_n_0\
    );
command_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \command_ongoing_i_1__0_n_0\,
      Q => command_ongoing,
      R => SR(0)
    );
\downsized_len_q[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => S01_AXI_AWLEN(0),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWSIZE(2),
      O => \downsized_len_q[0]_i_1__1_n_0\
    );
\downsized_len_q[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCAAA"
    )
        port map (
      I0 => S01_AXI_AWLEN(1),
      I1 => \masked_addr_q[3]_i_2__1_n_0\,
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWSIZE(2),
      O => \downsized_len_q[1]_i_1__1_n_0\
    );
\downsized_len_q[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEE2CEEECEE2"
    )
        port map (
      I0 => S01_AXI_AWLEN(2),
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWLEN(0),
      I5 => \masked_addr_q[8]_i_2__1_n_0\,
      O => \downsized_len_q[2]_i_1__1_n_0\
    );
\downsized_len_q[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0222"
    )
        port map (
      I0 => S01_AXI_AWLEN(3),
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWSIZE(0),
      I4 => \masked_addr_q[5]_i_2__1_n_0\,
      O => \downsized_len_q[3]_i_1__1_n_0\
    );
\downsized_len_q[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88BB88BB88"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => \num_transactions_q[0]_i_2__1_n_0\,
      I3 => S01_AXI_AWLEN(4),
      I4 => S01_AXI_AWSIZE(1),
      I5 => S01_AXI_AWSIZE(0),
      O => \downsized_len_q[4]_i_1__1_n_0\
    );
\downsized_len_q[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0222"
    )
        port map (
      I0 => S01_AXI_AWLEN(5),
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWSIZE(0),
      I4 => \masked_addr_q[7]_i_2__1_n_0\,
      O => \downsized_len_q[5]_i_1__1_n_0\
    );
\downsized_len_q[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88BB88BB88"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => \masked_addr_q[8]_i_3__1_n_0\,
      I3 => S01_AXI_AWLEN(6),
      I4 => S01_AXI_AWSIZE(1),
      I5 => S01_AXI_AWSIZE(0),
      O => \downsized_len_q[6]_i_1__1_n_0\
    );
\downsized_len_q[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55EA40BF15AA00"
    )
        port map (
      I0 => S01_AXI_AWSIZE(2),
      I1 => S01_AXI_AWSIZE(1),
      I2 => S01_AXI_AWSIZE(0),
      I3 => \downsized_len_q[7]_i_2__1_n_0\,
      I4 => S01_AXI_AWLEN(7),
      I5 => S01_AXI_AWLEN(6),
      O => \downsized_len_q[7]_i_1__1_n_0\
    );
\downsized_len_q[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_AWLEN(2),
      I1 => S01_AXI_AWLEN(3),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWLEN(4),
      I4 => S01_AXI_AWSIZE(0),
      I5 => S01_AXI_AWLEN(5),
      O => \downsized_len_q[7]_i_2__1_n_0\
    );
\downsized_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[0]_i_1__1_n_0\,
      Q => downsized_len_q(0),
      R => SR(0)
    );
\downsized_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[1]_i_1__1_n_0\,
      Q => downsized_len_q(1),
      R => SR(0)
    );
\downsized_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[2]_i_1__1_n_0\,
      Q => downsized_len_q(2),
      R => SR(0)
    );
\downsized_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[3]_i_1__1_n_0\,
      Q => downsized_len_q(3),
      R => SR(0)
    );
\downsized_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[4]_i_1__1_n_0\,
      Q => downsized_len_q(4),
      R => SR(0)
    );
\downsized_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[5]_i_1__1_n_0\,
      Q => downsized_len_q(5),
      R => SR(0)
    );
\downsized_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[6]_i_1__1_n_0\,
      Q => downsized_len_q(6),
      R => SR(0)
    );
\downsized_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[7]_i_1__1_n_0\,
      Q => downsized_len_q(7),
      R => SR(0)
    );
\fifo_gen_inst_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17117717E8EE88E8"
    )
        port map (
      I0 => \fifo_gen_inst_i_26__1_n_0\,
      I1 => \fifo_gen_inst_i_27__0_n_0\,
      I2 => \fifo_gen_inst_i_28__1_n_0\,
      I3 => \fifo_gen_inst_i_29__1_n_0\,
      I4 => \fifo_gen_inst_i_30__1_n_0\,
      I5 => \fifo_gen_inst_i_31__1_n_0\,
      O => sc_sf_awlen(15)
    );
\fifo_gen_inst_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AA5955"
    )
        port map (
      I0 => \fifo_gen_inst_i_30__1_n_0\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => wrap_unaligned_len_q(5),
      I4 => \fifo_gen_inst_i_28__1_n_0\,
      O => sc_sf_awlen(13)
    );
\fifo_gen_inst_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA59555955A6AAA6"
    )
        port map (
      I0 => \fifo_gen_inst_i_33__1_n_0\,
      I1 => unalignment_addr_q(4),
      I2 => \fifo_gen_inst_i_34__1_n_0\,
      I3 => \fifo_gen_inst_i_35__1_n_0\,
      I4 => wrap_unaligned_len_q(4),
      I5 => \fifo_gen_inst_i_36__1_n_0\,
      O => sc_sf_awlen(12)
    );
\fifo_gen_inst_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4040BFB0BFBF404"
    )
        port map (
      I0 => \fifo_gen_inst_i_34__1_n_0\,
      I1 => unalignment_addr_q(3),
      I2 => \fifo_gen_inst_i_35__1_n_0\,
      I3 => wrap_unaligned_len_q(3),
      I4 => \fifo_gen_inst_i_37__1_n_0\,
      I5 => \fifo_gen_inst_i_38__1_n_0\,
      O => sc_sf_awlen(11)
    );
\fifo_gen_inst_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBF404F4040BFB"
    )
        port map (
      I0 => \fifo_gen_inst_i_34__1_n_0\,
      I1 => unalignment_addr_q(2),
      I2 => \fifo_gen_inst_i_35__1_n_0\,
      I3 => wrap_unaligned_len_q(2),
      I4 => \fifo_gen_inst_i_39__1_n_0\,
      I5 => \fifo_gen_inst_i_40__1_n_0\,
      O => sc_sf_awlen(10)
    );
\fifo_gen_inst_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBF404F4040BFB"
    )
        port map (
      I0 => \fifo_gen_inst_i_34__1_n_0\,
      I1 => unalignment_addr_q(1),
      I2 => \fifo_gen_inst_i_35__1_n_0\,
      I3 => wrap_unaligned_len_q(1),
      I4 => \fifo_gen_inst_i_41__1_n_0\,
      I5 => \fifo_gen_inst_i_42__1_n_0\,
      O => sc_sf_awlen(9)
    );
\fifo_gen_inst_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F704F7F708FB0808"
    )
        port map (
      I0 => wrap_unaligned_len_q(0),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \fifo_gen_inst_i_34__1_n_0\,
      I4 => unalignment_addr_q(0),
      I5 => \fifo_gen_inst_i_43__1_n_0\,
      O => sc_sf_awlen(8)
    );
\fifo_gen_inst_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => downsized_len_q(6),
      I3 => \fifo_gen_inst_i_46__0_n_0\,
      I4 => \fifo_gen_inst_i_47__2_n_0\,
      O => \fifo_gen_inst_i_26__1_n_0\
    );
\fifo_gen_inst_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => wrap_unaligned_len_q(6),
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => \fifo_gen_inst_i_27__0_n_0\
    );
\fifo_gen_inst_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => downsized_len_q(5),
      I3 => \fifo_gen_inst_i_46__0_n_0\,
      I4 => \fifo_gen_inst_i_48__2_n_0\,
      O => \fifo_gen_inst_i_28__1_n_0\
    );
\fifo_gen_inst_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => wrap_unaligned_len_q(5),
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => \fifo_gen_inst_i_29__1_n_0\
    );
\fifo_gen_inst_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => \fifo_gen_inst_i_49__1_n_0\,
      I1 => \fifo_gen_inst_i_36__1_n_0\,
      I2 => \fifo_gen_inst_i_50__0_n_0\,
      I3 => \fifo_gen_inst_i_38__1_n_0\,
      I4 => \fifo_gen_inst_i_37__1_n_0\,
      O => \fifo_gen_inst_i_30__1_n_0\
    );
\fifo_gen_inst_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020DFDFDF20DF"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => wrap_unaligned_len_q(7),
      I3 => \fifo_gen_inst_i_51__0_n_0\,
      I4 => \split_addr_mask_q_reg_n_0_[2]\,
      I5 => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      O => \fifo_gen_inst_i_31__1_n_0\
    );
\fifo_gen_inst_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF000088B8"
    )
        port map (
      I0 => wrap_unaligned_len_q(3),
      I1 => \fifo_gen_inst_i_35__1_n_0\,
      I2 => unalignment_addr_q(3),
      I3 => \fifo_gen_inst_i_34__1_n_0\,
      I4 => \fifo_gen_inst_i_38__1_n_0\,
      I5 => \fifo_gen_inst_i_37__1_n_0\,
      O => \fifo_gen_inst_i_33__1_n_0\
    );
\fifo_gen_inst_i_34__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB0B"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => access_is_incr_q,
      I2 => incr_need_to_split_q,
      I3 => split_ongoing,
      I4 => fix_need_to_split_q,
      O => \fifo_gen_inst_i_34__1_n_0\
    );
\fifo_gen_inst_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      O => \fifo_gen_inst_i_35__1_n_0\
    );
\fifo_gen_inst_i_36__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \fifo_gen_inst_i_52__1_n_0\,
      O => \fifo_gen_inst_i_36__1_n_0\
    );
\fifo_gen_inst_i_37__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EEE888E"
    )
        port map (
      I0 => \fifo_gen_inst_i_53__1_n_0\,
      I1 => \fifo_gen_inst_i_39__1_n_0\,
      I2 => \fifo_gen_inst_i_42__1_n_0\,
      I3 => \fifo_gen_inst_i_41__1_n_0\,
      I4 => \fifo_gen_inst_i_54__1_n_0\,
      O => \fifo_gen_inst_i_37__1_n_0\
    );
\fifo_gen_inst_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \fifo_gen_inst_i_55__1_n_0\,
      I3 => \fifo_gen_inst_i_56__2_n_0\,
      O => \fifo_gen_inst_i_38__1_n_0\
    );
\fifo_gen_inst_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550355F055F3"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      I1 => \fifo_gen_inst_i_57__2_n_0\,
      I2 => \fifo_gen_inst_i_46__0_n_0\,
      I3 => \split_addr_mask_q_reg_n_0_[2]\,
      I4 => \fifo_gen_inst_i_58__1_n_0\,
      I5 => downsized_len_q(2),
      O => \fifo_gen_inst_i_39__1_n_0\
    );
\fifo_gen_inst_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088B888B8FFFF"
    )
        port map (
      I0 => wrap_unaligned_len_q(1),
      I1 => \fifo_gen_inst_i_35__1_n_0\,
      I2 => unalignment_addr_q(1),
      I3 => \fifo_gen_inst_i_34__1_n_0\,
      I4 => \fifo_gen_inst_i_41__1_n_0\,
      I5 => \fifo_gen_inst_i_42__1_n_0\,
      O => \fifo_gen_inst_i_40__1_n_0\
    );
\fifo_gen_inst_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \fifo_gen_inst_i_59__1_n_0\,
      I1 => \fifo_gen_inst_i_46__0_n_0\,
      I2 => downsized_len_q(0),
      I3 => \split_addr_mask_q_reg_n_0_[2]\,
      I4 => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      I5 => \fifo_gen_inst_i_60__1_n_0\,
      O => \fifo_gen_inst_i_41__1_n_0\
    );
\fifo_gen_inst_i_42__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => downsized_len_q(1),
      I3 => \fifo_gen_inst_i_46__0_n_0\,
      I4 => \fifo_gen_inst_i_61__1_n_0\,
      O => \fifo_gen_inst_i_42__1_n_0\
    );
\fifo_gen_inst_i_43__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => downsized_len_q(0),
      I3 => \fifo_gen_inst_i_46__0_n_0\,
      I4 => \fifo_gen_inst_i_59__1_n_0\,
      O => \fifo_gen_inst_i_43__1_n_0\
    );
\fifo_gen_inst_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FFFFFF0000"
    )
        port map (
      I0 => access_is_fix_q,
      I1 => \USE_B_CHANNEL.cmd_b_queue_n_12\,
      I2 => \fifo_gen_inst_i_64__1_n_0\,
      I3 => incr_need_to_split_q,
      I4 => fifo_gen_inst_i_65_n_0,
      I5 => access_is_incr_q,
      O => \fifo_gen_inst_i_46__0_n_0\
    );
\fifo_gen_inst_i_47__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => wrap_rest_len(6),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \fifo_gen_inst_i_47__2_n_0\
    );
\fifo_gen_inst_i_48__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => wrap_rest_len(5),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \fifo_gen_inst_i_48__2_n_0\
    );
\fifo_gen_inst_i_49__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F704F7F7"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \fifo_gen_inst_i_34__1_n_0\,
      I4 => unalignment_addr_q(4),
      O => \fifo_gen_inst_i_49__1_n_0\
    );
\fifo_gen_inst_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => wrap_unaligned_len_q(3),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => unalignment_addr_q(3),
      I4 => \fifo_gen_inst_i_34__1_n_0\,
      O => \fifo_gen_inst_i_50__0_n_0\
    );
\fifo_gen_inst_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8B8B8B8B8B"
    )
        port map (
      I0 => downsized_len_q(7),
      I1 => \fifo_gen_inst_i_46__0_n_0\,
      I2 => fix_need_to_split_q,
      I3 => wrap_rest_len(7),
      I4 => split_ongoing,
      I5 => access_is_wrap_q,
      O => \fifo_gen_inst_i_51__0_n_0\
    );
\fifo_gen_inst_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFD0D0000FD0D"
    )
        port map (
      I0 => \USE_BURSTS.cmd_queue_n_13\,
      I1 => wrap_rest_len(4),
      I2 => fix_need_to_split_q,
      I3 => fix_len_q(4),
      I4 => \fifo_gen_inst_i_46__0_n_0\,
      I5 => downsized_len_q(4),
      O => \fifo_gen_inst_i_52__1_n_0\
    );
\fifo_gen_inst_i_53__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => wrap_unaligned_len_q(2),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => unalignment_addr_q(2),
      I4 => \fifo_gen_inst_i_34__1_n_0\,
      O => \fifo_gen_inst_i_53__1_n_0\
    );
\fifo_gen_inst_i_54__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => wrap_unaligned_len_q(1),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => unalignment_addr_q(1),
      I4 => \fifo_gen_inst_i_34__1_n_0\,
      O => \fifo_gen_inst_i_54__1_n_0\
    );
\fifo_gen_inst_i_55__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => split_ongoing,
      I1 => access_is_wrap_q,
      I2 => fix_need_to_split_q,
      I3 => \fifo_gen_inst_i_46__0_n_0\,
      O => \fifo_gen_inst_i_55__1_n_0\
    );
\fifo_gen_inst_i_56__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => wrap_rest_len(3),
      I2 => fix_need_to_split_q,
      I3 => fix_len_q(3),
      I4 => \fifo_gen_inst_i_46__0_n_0\,
      I5 => downsized_len_q(3),
      O => \fifo_gen_inst_i_56__2_n_0\
    );
\fifo_gen_inst_i_57__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => access_is_wrap_q,
      I2 => split_ongoing,
      O => \fifo_gen_inst_i_57__2_n_0\
    );
\fifo_gen_inst_i_58__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fix_len_q(2),
      I1 => fix_need_to_split_q,
      I2 => wrap_rest_len(2),
      O => \fifo_gen_inst_i_58__1_n_0\
    );
\fifo_gen_inst_i_59__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => fix_len_q(0),
      I1 => fix_need_to_split_q,
      I2 => wrap_rest_len(0),
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => \fifo_gen_inst_i_59__1_n_0\
    );
\fifo_gen_inst_i_60__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F704F7F7"
    )
        port map (
      I0 => wrap_unaligned_len_q(0),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \fifo_gen_inst_i_34__1_n_0\,
      I4 => unalignment_addr_q(0),
      O => \fifo_gen_inst_i_60__1_n_0\
    );
\fifo_gen_inst_i_61__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => fix_len_q(1),
      I1 => fix_need_to_split_q,
      I2 => wrap_rest_len(1),
      I3 => access_is_wrap_q,
      I4 => split_ongoing,
      O => \fifo_gen_inst_i_61__1_n_0\
    );
\fifo_gen_inst_i_64__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \USE_B_CHANNEL.cmd_b_queue_n_13\,
      I4 => fifo_gen_inst_i_66_n_0,
      O => \fifo_gen_inst_i_64__1_n_0\
    );
fifo_gen_inst_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => access_is_wrap_q,
      I1 => legal_wrap_len_q,
      I2 => split_ongoing,
      O => fifo_gen_inst_i_65_n_0
    );
fifo_gen_inst_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => pushed_commands_reg(1),
      I1 => num_transactions_q(1),
      I2 => num_transactions_q(2),
      I3 => pushed_commands_reg(2),
      O => fifo_gen_inst_i_66_n_0
    );
\fix_len_q[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => S01_AXI_AWSIZE(0),
      I1 => S01_AXI_AWSIZE(1),
      I2 => S01_AXI_AWSIZE(2),
      O => fix_len(0)
    );
\fix_len_q[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S01_AXI_AWSIZE(2),
      I1 => S01_AXI_AWSIZE(1),
      I2 => S01_AXI_AWSIZE(0),
      O => fix_len(2)
    );
\fix_len_q[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_AWSIZE(1),
      I1 => S01_AXI_AWSIZE(2),
      O => fix_len(3)
    );
\fix_len_q[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S01_AXI_AWSIZE(1),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWSIZE(2),
      O => \fix_len_q[4]_i_1__1_n_0\
    );
\fix_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(0),
      Q => fix_len_q(0),
      R => SR(0)
    );
\fix_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWSIZE(2),
      Q => fix_len_q(1),
      R => SR(0)
    );
\fix_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(2),
      Q => fix_len_q(2),
      R => SR(0)
    );
\fix_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(3),
      Q => fix_len_q(3),
      R => SR(0)
    );
\fix_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \fix_len_q[4]_i_1__1_n_0\,
      Q => fix_len_q(4),
      R => SR(0)
    );
\fix_need_to_split_q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111000"
    )
        port map (
      I0 => S01_AXI_AWBURST(1),
      I1 => S01_AXI_AWBURST(0),
      I2 => S01_AXI_AWSIZE(0),
      I3 => S01_AXI_AWSIZE(1),
      I4 => S01_AXI_AWSIZE(2),
      O => fix_need_to_split
    );
fix_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_need_to_split,
      Q => fix_need_to_split_q,
      R => SR(0)
    );
\gen_arbiter.m_mesg_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(38),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[10]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(4)
    );
\gen_arbiter.m_mesg_i[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(6),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(6),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      O => sc_sf_awaddr(38)
    );
\gen_arbiter.m_mesg_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(39),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[11]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(5)
    );
\gen_arbiter.m_mesg_i[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(7),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(7),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      O => sc_sf_awaddr(39)
    );
\gen_arbiter.m_mesg_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(40),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[12]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(6)
    );
\gen_arbiter.m_mesg_i[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(8),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(8),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      O => sc_sf_awaddr(40)
    );
\gen_arbiter.m_mesg_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(41),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[13]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(7)
    );
\gen_arbiter.m_mesg_i[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(9),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(9),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      O => sc_sf_awaddr(41)
    );
\gen_arbiter.m_mesg_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(42),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[14]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(8)
    );
\gen_arbiter.m_mesg_i[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(10),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(10),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => sc_sf_awaddr(42)
    );
\gen_arbiter.m_mesg_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(43),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[15]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(9)
    );
\gen_arbiter.m_mesg_i[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(11),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(11),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      O => sc_sf_awaddr(43)
    );
\gen_arbiter.m_mesg_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(44),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[16]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(10)
    );
\gen_arbiter.m_mesg_i[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(12),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      O => sc_sf_awaddr(44)
    );
\gen_arbiter.m_mesg_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(45),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[17]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(11)
    );
\gen_arbiter.m_mesg_i[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(13),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      O => sc_sf_awaddr(45)
    );
\gen_arbiter.m_mesg_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(46),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[18]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(12)
    );
\gen_arbiter.m_mesg_i[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(14),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      O => sc_sf_awaddr(46)
    );
\gen_arbiter.m_mesg_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(47),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[19]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(13)
    );
\gen_arbiter.m_mesg_i[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(15),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      O => sc_sf_awaddr(47)
    );
\gen_arbiter.m_mesg_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(48),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[20]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(14)
    );
\gen_arbiter.m_mesg_i[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(16),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(16),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      O => sc_sf_awaddr(48)
    );
\gen_arbiter.m_mesg_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(49),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[21]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(15)
    );
\gen_arbiter.m_mesg_i[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(17),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(17),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      O => sc_sf_awaddr(49)
    );
\gen_arbiter.m_mesg_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(50),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[22]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(16)
    );
\gen_arbiter.m_mesg_i[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(18),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(18),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      O => sc_sf_awaddr(50)
    );
\gen_arbiter.m_mesg_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(51),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[23]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(17)
    );
\gen_arbiter.m_mesg_i[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(19),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(19),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      O => sc_sf_awaddr(51)
    );
\gen_arbiter.m_mesg_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(52),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[24]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(18)
    );
\gen_arbiter.m_mesg_i[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(20),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(20),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      O => sc_sf_awaddr(52)
    );
\gen_arbiter.m_mesg_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(53),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[25]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(19)
    );
\gen_arbiter.m_mesg_i[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(21),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(21),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      O => sc_sf_awaddr(53)
    );
\gen_arbiter.m_mesg_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(54),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[26]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(20)
    );
\gen_arbiter.m_mesg_i[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(22),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(22),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      O => sc_sf_awaddr(54)
    );
\gen_arbiter.m_mesg_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(55),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[27]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(21)
    );
\gen_arbiter.m_mesg_i[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(23),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(23),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      O => sc_sf_awaddr(55)
    );
\gen_arbiter.m_mesg_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(56),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[28]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(22)
    );
\gen_arbiter.m_mesg_i[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(24),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(24),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      O => sc_sf_awaddr(56)
    );
\gen_arbiter.m_mesg_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(57),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[29]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(23)
    );
\gen_arbiter.m_mesg_i[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(25),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(25),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      O => sc_sf_awaddr(57)
    );
\gen_arbiter.m_mesg_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(58),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[30]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(24)
    );
\gen_arbiter.m_mesg_i[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(26),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(26),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      O => sc_sf_awaddr(58)
    );
\gen_arbiter.m_mesg_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(59),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[31]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(25)
    );
\gen_arbiter.m_mesg_i[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(27),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(27),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      O => sc_sf_awaddr(59)
    );
\gen_arbiter.m_mesg_i[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(60),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[32]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(26)
    );
\gen_arbiter.m_mesg_i[32]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(28),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(28),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      O => sc_sf_awaddr(60)
    );
\gen_arbiter.m_mesg_i[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(61),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[33]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(27)
    );
\gen_arbiter.m_mesg_i[33]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(29),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(29),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      O => sc_sf_awaddr(61)
    );
\gen_arbiter.m_mesg_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(62),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[34]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(28)
    );
\gen_arbiter.m_mesg_i[34]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(30),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(30),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      O => sc_sf_awaddr(62)
    );
\gen_arbiter.m_mesg_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(63),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[35]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(29)
    );
\gen_arbiter.m_mesg_i[35]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(31),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(31),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      O => sc_sf_awaddr(63)
    );
\gen_arbiter.m_mesg_i[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awlen(8),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => din(3),
      O => \S_AXI_AQOS_Q_reg[3]_0\(30)
    );
\gen_arbiter.m_mesg_i[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awlen(9),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => din(4),
      O => \S_AXI_AQOS_Q_reg[3]_0\(31)
    );
\gen_arbiter.m_mesg_i[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awlen(10),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => din(5),
      O => \S_AXI_AQOS_Q_reg[3]_0\(32)
    );
\gen_arbiter.m_mesg_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awlen(11),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => din(6),
      O => \S_AXI_AQOS_Q_reg[3]_0\(33)
    );
\gen_arbiter.m_mesg_i[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awlen(12),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => din(7),
      O => \S_AXI_AQOS_Q_reg[3]_0\(34)
    );
\gen_arbiter.m_mesg_i[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awlen(13),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => din(8),
      O => \S_AXI_AQOS_Q_reg[3]_0\(35)
    );
\gen_arbiter.m_mesg_i[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"960096FF96FF9600"
    )
        port map (
      I0 => \USE_BURSTS.cmd_queue_n_12\,
      I1 => \fifo_gen_inst_i_26__1_n_0\,
      I2 => \fifo_gen_inst_i_27__0_n_0\,
      I3 => \gen_arbiter.m_mesg_i_reg[43]\,
      I4 => \gen_arbiter.m_mesg_i_reg[42]\,
      I5 => \gen_arbiter.m_mesg_i_reg[42]_0\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(36)
    );
\gen_arbiter.m_mesg_i[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awlen(15),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => din(9),
      O => \S_AXI_AQOS_Q_reg[3]_0\(37)
    );
\gen_arbiter.m_mesg_i[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => S_AXI_ASIZE_Q(0),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      I3 => \gen_arbiter.m_mesg_i_reg[44]\,
      I4 => din(0),
      O => \S_AXI_AQOS_Q_reg[3]_0\(38)
    );
\gen_arbiter.m_mesg_i[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => S_AXI_ASIZE_Q(1),
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      I3 => din(1),
      I4 => \gen_arbiter.m_mesg_i_reg[44]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(39)
    );
\gen_arbiter.m_mesg_i[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => S_AXI_ASIZE_Q(2),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      I3 => \gen_arbiter.m_mesg_i_reg[44]\,
      I4 => din(2),
      O => \S_AXI_AQOS_Q_reg[3]_0\(40)
    );
\gen_arbiter.m_mesg_i[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => S_AXI_ALOCK_Q(0),
      I1 => \gen_arbiter.m_mesg_i[47]_i_2_n_0\,
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      I3 => S_AXI_ALOCK_Q_0(0),
      I4 => \gen_arbiter.m_mesg_i_reg[47]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(41)
    );
\gen_arbiter.m_mesg_i[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => wrap_need_to_split_q,
      O => \gen_arbiter.m_mesg_i[47]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awprot(3),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[51]\(0),
      O => \S_AXI_AQOS_Q_reg[3]_0\(42)
    );
\gen_arbiter.m_mesg_i[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(0),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => \S_AXI_AADDR_Q_reg[1]_0\(0)
    );
\gen_arbiter.m_mesg_i[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awprot(4),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[51]\(1),
      O => \S_AXI_AQOS_Q_reg[3]_0\(43)
    );
\gen_arbiter.m_mesg_i[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awprot(5),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[51]\(2),
      O => \S_AXI_AQOS_Q_reg[3]_0\(44)
    );
\gen_arbiter.m_mesg_i[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => S_AXI_ABURST_Q(0),
      I1 => \gen_arbiter.m_mesg_i[57]_i_2_n_0\,
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      I3 => \gen_arbiter.m_mesg_i_reg[57]\(0),
      I4 => \gen_arbiter.m_mesg_i_reg[56]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(45)
    );
\gen_arbiter.m_mesg_i[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => S_AXI_ABURST_Q(1),
      I1 => \gen_arbiter.m_mesg_i[57]_i_2_n_0\,
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      I3 => \gen_arbiter.m_mesg_i_reg[57]\(1),
      I4 => \gen_arbiter.m_mesg_i_reg[56]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(46)
    );
\gen_arbiter.m_mesg_i[57]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => access_is_wrap_q,
      I2 => legal_wrap_len_q,
      I3 => access_is_fix_q,
      O => \gen_arbiter.m_mesg_i[57]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awcache(4),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[61]\(0),
      O => \S_AXI_AQOS_Q_reg[3]_0\(47)
    );
\gen_arbiter.m_mesg_i[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awcache(5),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[61]\(1),
      O => \S_AXI_AQOS_Q_reg[3]_0\(48)
    );
\gen_arbiter.m_mesg_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(1),
      I3 => split_ongoing,
      I4 => access_is_incr_q,
      O => \S_AXI_AADDR_Q_reg[1]_0\(1)
    );
\gen_arbiter.m_mesg_i[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awcache(6),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[61]\(2),
      O => \S_AXI_AQOS_Q_reg[3]_0\(49)
    );
\gen_arbiter.m_mesg_i[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awcache(7),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[61]\(3),
      O => \S_AXI_AQOS_Q_reg[3]_0\(50)
    );
\gen_arbiter.m_mesg_i[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awqos(4),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[65]\(0),
      O => \S_AXI_AQOS_Q_reg[3]_0\(51)
    );
\gen_arbiter.m_mesg_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awqos(5),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[65]\(1),
      O => \S_AXI_AQOS_Q_reg[3]_0\(52)
    );
\gen_arbiter.m_mesg_i[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awqos(6),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[65]\(2),
      O => \S_AXI_AQOS_Q_reg[3]_0\(53)
    );
\gen_arbiter.m_mesg_i[65]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awqos(7),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[65]\(3),
      O => \S_AXI_AQOS_Q_reg[3]_0\(54)
    );
\gen_arbiter.m_mesg_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(34),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[6]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(0)
    );
\gen_arbiter.m_mesg_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E2AAAAAAAA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(2),
      I3 => next_mi_addr(2),
      I4 => access_is_incr_q,
      I5 => split_ongoing,
      O => sc_sf_awaddr(34)
    );
\gen_arbiter.m_mesg_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(35),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[7]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(1)
    );
\gen_arbiter.m_mesg_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(3),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(3),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      O => sc_sf_awaddr(35)
    );
\gen_arbiter.m_mesg_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(36),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[8]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(2)
    );
\gen_arbiter.m_mesg_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(4),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(4),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      O => sc_sf_awaddr(36)
    );
\gen_arbiter.m_mesg_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sc_sf_awaddr(37),
      I1 => \gen_arbiter.m_mesg_i_reg[43]\,
      I2 => \gen_arbiter.m_mesg_i_reg[9]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(3)
    );
\gen_arbiter.m_mesg_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(5),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(5),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      O => sc_sf_awaddr(37)
    );
\incr_need_to_split_q_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F000F000800"
    )
        port map (
      I0 => \num_transactions_q[1]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWBURST(1),
      I3 => S01_AXI_AWBURST(0),
      I4 => num_transactions(0),
      I5 => \num_transactions_q[2]_i_1__1_n_0\,
      O => incr_need_to_split
    );
incr_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => incr_need_to_split,
      Q => incr_need_to_split_q,
      R => SR(0)
    );
\legal_wrap_len_q_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555555F7"
    )
        port map (
      I0 => S01_AXI_AWSIZE(2),
      I1 => S01_AXI_AWLEN(1),
      I2 => \legal_wrap_len_q_i_2__1_n_0\,
      I3 => \legal_wrap_len_q_i_3__1_n_0\,
      I4 => S01_AXI_AWLEN(2),
      I5 => \legal_wrap_len_q_i_4__1_n_0\,
      O => \legal_wrap_len_q_i_1__1_n_0\
    );
\legal_wrap_len_q_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S01_AXI_AWSIZE(0),
      I1 => S01_AXI_AWSIZE(1),
      O => \legal_wrap_len_q_i_2__1_n_0\
    );
\legal_wrap_len_q_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S01_AXI_AWSIZE(1),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWLEN(0),
      O => \legal_wrap_len_q_i_3__1_n_0\
    );
\legal_wrap_len_q_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \split_addr_mask_q[2]_i_1__1_n_0\,
      I1 => S01_AXI_AWLEN(7),
      I2 => S01_AXI_AWLEN(6),
      I3 => S01_AXI_AWLEN(3),
      I4 => S01_AXI_AWLEN(4),
      I5 => S01_AXI_AWLEN(5),
      O => \legal_wrap_len_q_i_4__1_n_0\
    );
legal_wrap_len_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \legal_wrap_len_q_i_1__1_n_0\,
      Q => legal_wrap_len_q,
      R => SR(0)
    );
\masked_addr_q[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => S01_AXI_AWADDR(0),
      I1 => S01_AXI_AWLEN(0),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWSIZE(2),
      O => masked_addr(0)
    );
\masked_addr_q[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002AAAAAAA2AAA"
    )
        port map (
      I0 => S01_AXI_AWADDR(10),
      I1 => S01_AXI_AWSIZE(1),
      I2 => S01_AXI_AWSIZE(0),
      I3 => S01_AXI_AWLEN(7),
      I4 => S01_AXI_AWSIZE(2),
      I5 => \num_transactions_q[0]_i_2__1_n_0\,
      O => masked_addr(10)
    );
\masked_addr_q[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => S01_AXI_AWADDR(11),
      I1 => S01_AXI_AWSIZE(2),
      I2 => \num_transactions_q[1]_i_2__1_n_0\,
      O => masked_addr(11)
    );
\masked_addr_q[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_AWADDR(12),
      I1 => \num_transactions_q[2]_i_1__1_n_0\,
      O => masked_addr(12)
    );
\masked_addr_q[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAA2AAAAAAAAA"
    )
        port map (
      I0 => S01_AXI_AWADDR(13),
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWLEN(7),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWLEN(6),
      I5 => S01_AXI_AWSIZE(1),
      O => masked_addr(13)
    );
\masked_addr_q[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => S01_AXI_AWADDR(14),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWLEN(7),
      I3 => S01_AXI_AWSIZE(1),
      I4 => S01_AXI_AWSIZE(2),
      O => masked_addr(14)
    );
\masked_addr_q[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020202"
    )
        port map (
      I0 => S01_AXI_AWADDR(1),
      I1 => S01_AXI_AWSIZE(1),
      I2 => S01_AXI_AWSIZE(2),
      I3 => S01_AXI_AWLEN(0),
      I4 => S01_AXI_AWSIZE(0),
      I5 => S01_AXI_AWLEN(1),
      O => masked_addr(1)
    );
\masked_addr_q[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_AWADDR(2),
      I1 => \masked_addr_q[2]_i_2__1_n_0\,
      O => masked_addr(2)
    );
\masked_addr_q[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => S01_AXI_AWSIZE(2),
      I1 => S01_AXI_AWLEN(2),
      I2 => S01_AXI_AWSIZE(0),
      I3 => S01_AXI_AWLEN(1),
      I4 => S01_AXI_AWSIZE(1),
      I5 => S01_AXI_AWLEN(0),
      O => \masked_addr_q[2]_i_2__1_n_0\
    );
\masked_addr_q[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S01_AXI_AWADDR(3),
      I1 => \masked_addr_q[3]_i_2__1_n_0\,
      I2 => S01_AXI_AWSIZE(2),
      O => masked_addr(3)
    );
\masked_addr_q[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_AWLEN(0),
      I1 => S01_AXI_AWLEN(1),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWLEN(2),
      I4 => S01_AXI_AWSIZE(0),
      I5 => S01_AXI_AWLEN(3),
      O => \masked_addr_q[3]_i_2__1_n_0\
    );
\masked_addr_q[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202020202A2"
    )
        port map (
      I0 => S01_AXI_AWADDR(4),
      I1 => \masked_addr_q[8]_i_2__1_n_0\,
      I2 => S01_AXI_AWSIZE(2),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWSIZE(1),
      I5 => S01_AXI_AWLEN(0),
      O => masked_addr(4)
    );
\masked_addr_q[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_AWADDR(5),
      I1 => \masked_addr_q[5]_i_2__1_n_0\,
      O => masked_addr(5)
    );
\masked_addr_q[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => S01_AXI_AWSIZE(1),
      I1 => S01_AXI_AWLEN(1),
      I2 => S01_AXI_AWSIZE(0),
      I3 => S01_AXI_AWLEN(0),
      I4 => S01_AXI_AWSIZE(2),
      I5 => \downsized_len_q[7]_i_2__1_n_0\,
      O => \masked_addr_q[5]_i_2__1_n_0\
    );
\masked_addr_q[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => \num_transactions_q[0]_i_2__1_n_0\,
      I3 => S01_AXI_AWADDR(6),
      O => masked_addr(6)
    );
\masked_addr_q[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => S01_AXI_AWLEN(0),
      I1 => S01_AXI_AWSIZE(1),
      I2 => S01_AXI_AWLEN(1),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWLEN(2),
      O => \masked_addr_q[6]_i_2__1_n_0\
    );
\masked_addr_q[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_AWADDR(7),
      I1 => \masked_addr_q[7]_i_2__1_n_0\,
      O => masked_addr(7)
    );
\masked_addr_q[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \masked_addr_q[3]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => \num_transactions_q[1]_i_2__1_n_0\,
      O => \masked_addr_q[7]_i_2__1_n_0\
    );
\masked_addr_q[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => \masked_addr_q[8]_i_3__1_n_0\,
      I3 => S01_AXI_AWADDR(8),
      O => masked_addr(8)
    );
\masked_addr_q[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_AWLEN(1),
      I1 => S01_AXI_AWLEN(2),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWLEN(3),
      I4 => S01_AXI_AWSIZE(0),
      I5 => S01_AXI_AWLEN(4),
      O => \masked_addr_q[8]_i_2__1_n_0\
    );
\masked_addr_q[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => S01_AXI_AWLEN(5),
      I1 => S01_AXI_AWLEN(6),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWLEN(7),
      O => \masked_addr_q[8]_i_3__1_n_0\
    );
\masked_addr_q[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_AWADDR(9),
      I1 => \masked_addr_q[9]_i_2__1_n_0\,
      O => masked_addr(9)
    );
\masked_addr_q[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \downsized_len_q[7]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWLEN(7),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWLEN(6),
      I5 => S01_AXI_AWSIZE(1),
      O => \masked_addr_q[9]_i_2__1_n_0\
    );
\masked_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(0),
      Q => masked_addr_q(0),
      R => SR(0)
    );
\masked_addr_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(10),
      Q => masked_addr_q(10),
      R => SR(0)
    );
\masked_addr_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(11),
      Q => masked_addr_q(11),
      R => SR(0)
    );
\masked_addr_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(12),
      Q => masked_addr_q(12),
      R => SR(0)
    );
\masked_addr_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(13),
      Q => masked_addr_q(13),
      R => SR(0)
    );
\masked_addr_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(14),
      Q => masked_addr_q(14),
      R => SR(0)
    );
\masked_addr_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(15),
      Q => masked_addr_q(15),
      R => SR(0)
    );
\masked_addr_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(16),
      Q => masked_addr_q(16),
      R => SR(0)
    );
\masked_addr_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(17),
      Q => masked_addr_q(17),
      R => SR(0)
    );
\masked_addr_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(18),
      Q => masked_addr_q(18),
      R => SR(0)
    );
\masked_addr_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(19),
      Q => masked_addr_q(19),
      R => SR(0)
    );
\masked_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(1),
      Q => masked_addr_q(1),
      R => SR(0)
    );
\masked_addr_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(20),
      Q => masked_addr_q(20),
      R => SR(0)
    );
\masked_addr_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(21),
      Q => masked_addr_q(21),
      R => SR(0)
    );
\masked_addr_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(22),
      Q => masked_addr_q(22),
      R => SR(0)
    );
\masked_addr_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(23),
      Q => masked_addr_q(23),
      R => SR(0)
    );
\masked_addr_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(24),
      Q => masked_addr_q(24),
      R => SR(0)
    );
\masked_addr_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(25),
      Q => masked_addr_q(25),
      R => SR(0)
    );
\masked_addr_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(26),
      Q => masked_addr_q(26),
      R => SR(0)
    );
\masked_addr_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(27),
      Q => masked_addr_q(27),
      R => SR(0)
    );
\masked_addr_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(28),
      Q => masked_addr_q(28),
      R => SR(0)
    );
\masked_addr_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(29),
      Q => masked_addr_q(29),
      R => SR(0)
    );
\masked_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(2),
      Q => masked_addr_q(2),
      R => SR(0)
    );
\masked_addr_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(30),
      Q => masked_addr_q(30),
      R => SR(0)
    );
\masked_addr_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_AWADDR(31),
      Q => masked_addr_q(31),
      R => SR(0)
    );
\masked_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(3),
      Q => masked_addr_q(3),
      R => SR(0)
    );
\masked_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(4),
      Q => masked_addr_q(4),
      R => SR(0)
    );
\masked_addr_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(5),
      Q => masked_addr_q(5),
      R => SR(0)
    );
\masked_addr_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(6),
      Q => masked_addr_q(6),
      R => SR(0)
    );
\masked_addr_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(7),
      Q => masked_addr_q(7),
      R => SR(0)
    );
\masked_addr_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(8),
      Q => masked_addr_q(8),
      R => SR(0)
    );
\masked_addr_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(9),
      Q => masked_addr_q(9),
      R => SR(0)
    );
next_mi_addr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => next_mi_addr0_carry_n_0,
      CO(6) => next_mi_addr0_carry_n_1,
      CO(5) => next_mi_addr0_carry_n_2,
      CO(4) => next_mi_addr0_carry_n_3,
      CO(3) => next_mi_addr0_carry_n_4,
      CO(2) => next_mi_addr0_carry_n_5,
      CO(1) => next_mi_addr0_carry_n_6,
      CO(0) => next_mi_addr0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => \next_mi_addr0_carry_i_1__1_n_0\,
      DI(0) => '0',
      O(7) => next_mi_addr0_carry_n_8,
      O(6) => next_mi_addr0_carry_n_9,
      O(5) => next_mi_addr0_carry_n_10,
      O(4) => next_mi_addr0_carry_n_11,
      O(3) => next_mi_addr0_carry_n_12,
      O(2) => next_mi_addr0_carry_n_13,
      O(1) => next_mi_addr0_carry_n_14,
      O(0) => next_mi_addr0_carry_n_15,
      S(7) => \next_mi_addr0_carry_i_2__1_n_0\,
      S(6) => \next_mi_addr0_carry_i_3__1_n_0\,
      S(5) => \next_mi_addr0_carry_i_4__1_n_0\,
      S(4) => \next_mi_addr0_carry_i_5__1_n_0\,
      S(3) => \next_mi_addr0_carry_i_6__1_n_0\,
      S(2) => \next_mi_addr0_carry_i_7__1_n_0\,
      S(1) => \next_mi_addr0_carry_i_8__1_n_0\,
      S(0) => \next_mi_addr0_carry_i_9__1_n_0\
    );
\next_mi_addr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => next_mi_addr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__0_n_0\,
      CO(6) => \next_mi_addr0_carry__0_n_1\,
      CO(5) => \next_mi_addr0_carry__0_n_2\,
      CO(4) => \next_mi_addr0_carry__0_n_3\,
      CO(3) => \next_mi_addr0_carry__0_n_4\,
      CO(2) => \next_mi_addr0_carry__0_n_5\,
      CO(1) => \next_mi_addr0_carry__0_n_6\,
      CO(0) => \next_mi_addr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__0_n_8\,
      O(6) => \next_mi_addr0_carry__0_n_9\,
      O(5) => \next_mi_addr0_carry__0_n_10\,
      O(4) => \next_mi_addr0_carry__0_n_11\,
      O(3) => \next_mi_addr0_carry__0_n_12\,
      O(2) => \next_mi_addr0_carry__0_n_13\,
      O(1) => \next_mi_addr0_carry__0_n_14\,
      O(0) => \next_mi_addr0_carry__0_n_15\,
      S(7) => \next_mi_addr0_carry__0_i_1__1_n_0\,
      S(6) => \next_mi_addr0_carry__0_i_2__1_n_0\,
      S(5) => \next_mi_addr0_carry__0_i_3__1_n_0\,
      S(4) => \next_mi_addr0_carry__0_i_4__1_n_0\,
      S(3) => \next_mi_addr0_carry__0_i_5__1_n_0\,
      S(2) => \next_mi_addr0_carry__0_i_6__1_n_0\,
      S(1) => \next_mi_addr0_carry__0_i_7__1_n_0\,
      S(0) => \next_mi_addr0_carry__0_i_8__1_n_0\
    );
\next_mi_addr0_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(24),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(24),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_1__1_n_0\
    );
\next_mi_addr0_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(23),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(23),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_2__1_n_0\
    );
\next_mi_addr0_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(22),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(22),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_3__1_n_0\
    );
\next_mi_addr0_carry__0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(21),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(21),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_4__1_n_0\
    );
\next_mi_addr0_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(20),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(20),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_5__1_n_0\
    );
\next_mi_addr0_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(19),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(19),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_6__1_n_0\
    );
\next_mi_addr0_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(18),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(18),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_7__1_n_0\
    );
\next_mi_addr0_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(17),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(17),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_8__1_n_0\
    );
\next_mi_addr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_next_mi_addr0_carry__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \next_mi_addr0_carry__1_n_2\,
      CO(4) => \next_mi_addr0_carry__1_n_3\,
      CO(3) => \next_mi_addr0_carry__1_n_4\,
      CO(2) => \next_mi_addr0_carry__1_n_5\,
      CO(1) => \next_mi_addr0_carry__1_n_6\,
      CO(0) => \next_mi_addr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_next_mi_addr0_carry__1_O_UNCONNECTED\(7),
      O(6) => \next_mi_addr0_carry__1_n_9\,
      O(5) => \next_mi_addr0_carry__1_n_10\,
      O(4) => \next_mi_addr0_carry__1_n_11\,
      O(3) => \next_mi_addr0_carry__1_n_12\,
      O(2) => \next_mi_addr0_carry__1_n_13\,
      O(1) => \next_mi_addr0_carry__1_n_14\,
      O(0) => \next_mi_addr0_carry__1_n_15\,
      S(7) => '0',
      S(6) => \next_mi_addr0_carry__1_i_1__1_n_0\,
      S(5) => \next_mi_addr0_carry__1_i_2__1_n_0\,
      S(4) => \next_mi_addr0_carry__1_i_3__1_n_0\,
      S(3) => \next_mi_addr0_carry__1_i_4__1_n_0\,
      S(2) => \next_mi_addr0_carry__1_i_5__1_n_0\,
      S(1) => \next_mi_addr0_carry__1_i_6__1_n_0\,
      S(0) => \next_mi_addr0_carry__1_i_7__1_n_0\
    );
\next_mi_addr0_carry__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(31),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(31),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_1__1_n_0\
    );
\next_mi_addr0_carry__1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(30),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(30),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_2__1_n_0\
    );
\next_mi_addr0_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(29),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(29),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_3__1_n_0\
    );
\next_mi_addr0_carry__1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(28),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(28),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_4__1_n_0\
    );
\next_mi_addr0_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(27),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(27),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_5__1_n_0\
    );
\next_mi_addr0_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(26),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(26),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_6__1_n_0\
    );
\next_mi_addr0_carry__1_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(25),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(25),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_7__1_n_0\
    );
\next_mi_addr0_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(10),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(10),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_1__1_n_0\
    );
\next_mi_addr0_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(16),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(16),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_2__1_n_0\
    );
\next_mi_addr0_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(15),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(15),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_3__1_n_0\
    );
\next_mi_addr0_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(14),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(14),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_4__1_n_0\
    );
\next_mi_addr0_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(13),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(13),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_5__1_n_0\
    );
\next_mi_addr0_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(12),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(12),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_6__1_n_0\
    );
\next_mi_addr0_carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(11),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(11),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_7__1_n_0\
    );
\next_mi_addr0_carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F7575757F7F7F"
    )
        port map (
      I0 => size_mask_q(2),
      I1 => next_mi_addr(10),
      I2 => \USE_BURSTS.cmd_queue_n_14\,
      I3 => masked_addr_q(10),
      I4 => \USE_BURSTS.cmd_queue_n_13\,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => \next_mi_addr0_carry_i_8__1_n_0\
    );
\next_mi_addr0_carry_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(9),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(9),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_9__1_n_0\
    );
\next_mi_addr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2A2A2808080"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => \USE_BURSTS.cmd_queue_n_14\,
      I2 => next_mi_addr(2),
      I3 => masked_addr_q(2),
      I4 => \USE_BURSTS.cmd_queue_n_13\,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      O => pre_mi_addr(2)
    );
\next_mi_addr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[3]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      I2 => \USE_BURSTS.cmd_queue_n_13\,
      I3 => masked_addr_q(3),
      I4 => \USE_BURSTS.cmd_queue_n_14\,
      I5 => next_mi_addr(3),
      O => pre_mi_addr(3)
    );
\next_mi_addr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[4]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      I2 => \USE_BURSTS.cmd_queue_n_13\,
      I3 => masked_addr_q(4),
      I4 => \USE_BURSTS.cmd_queue_n_14\,
      I5 => next_mi_addr(4),
      O => pre_mi_addr(4)
    );
\next_mi_addr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[5]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      I2 => \USE_BURSTS.cmd_queue_n_13\,
      I3 => masked_addr_q(5),
      I4 => \USE_BURSTS.cmd_queue_n_14\,
      I5 => next_mi_addr(5),
      O => pre_mi_addr(5)
    );
\next_mi_addr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[6]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      I2 => \USE_BURSTS.cmd_queue_n_13\,
      I3 => masked_addr_q(6),
      I4 => \USE_BURSTS.cmd_queue_n_14\,
      I5 => next_mi_addr(6),
      O => pre_mi_addr(6)
    );
\next_mi_addr[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(7),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(7),
      I5 => size_mask_q(2),
      O => \next_mi_addr[7]_i_1__1_n_0\
    );
\next_mi_addr[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(8),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(8),
      I5 => size_mask_q(2),
      O => \next_mi_addr[8]_i_1__1_n_0\
    );
\next_mi_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_14,
      Q => next_mi_addr(10),
      R => SR(0)
    );
\next_mi_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_13,
      Q => next_mi_addr(11),
      R => SR(0)
    );
\next_mi_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_12,
      Q => next_mi_addr(12),
      R => SR(0)
    );
\next_mi_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_11,
      Q => next_mi_addr(13),
      R => SR(0)
    );
\next_mi_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_10,
      Q => next_mi_addr(14),
      R => SR(0)
    );
\next_mi_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_9,
      Q => next_mi_addr(15),
      R => SR(0)
    );
\next_mi_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_8,
      Q => next_mi_addr(16),
      R => SR(0)
    );
\next_mi_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_15\,
      Q => next_mi_addr(17),
      R => SR(0)
    );
\next_mi_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_14\,
      Q => next_mi_addr(18),
      R => SR(0)
    );
\next_mi_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_13\,
      Q => next_mi_addr(19),
      R => SR(0)
    );
\next_mi_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_12\,
      Q => next_mi_addr(20),
      R => SR(0)
    );
\next_mi_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_11\,
      Q => next_mi_addr(21),
      R => SR(0)
    );
\next_mi_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_10\,
      Q => next_mi_addr(22),
      R => SR(0)
    );
\next_mi_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_9\,
      Q => next_mi_addr(23),
      R => SR(0)
    );
\next_mi_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_8\,
      Q => next_mi_addr(24),
      R => SR(0)
    );
\next_mi_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_15\,
      Q => next_mi_addr(25),
      R => SR(0)
    );
\next_mi_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_14\,
      Q => next_mi_addr(26),
      R => SR(0)
    );
\next_mi_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_13\,
      Q => next_mi_addr(27),
      R => SR(0)
    );
\next_mi_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_12\,
      Q => next_mi_addr(28),
      R => SR(0)
    );
\next_mi_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_11\,
      Q => next_mi_addr(29),
      R => SR(0)
    );
\next_mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(2),
      Q => next_mi_addr(2),
      R => SR(0)
    );
\next_mi_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_10\,
      Q => next_mi_addr(30),
      R => SR(0)
    );
\next_mi_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_9\,
      Q => next_mi_addr(31),
      R => SR(0)
    );
\next_mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(3),
      Q => next_mi_addr(3),
      R => SR(0)
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(4),
      Q => next_mi_addr(4),
      R => SR(0)
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(5),
      Q => next_mi_addr(5),
      R => SR(0)
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(6),
      Q => next_mi_addr(6),
      R => SR(0)
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr[7]_i_1__1_n_0\,
      Q => next_mi_addr(7),
      R => SR(0)
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr[8]_i_1__1_n_0\,
      Q => next_mi_addr(8),
      R => SR(0)
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_15,
      Q => next_mi_addr(9),
      R => SR(0)
    );
\num_transactions_q[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \num_transactions_q[0]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWLEN(7),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWSIZE(1),
      O => num_transactions(0)
    );
\num_transactions_q[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_AWLEN(3),
      I1 => S01_AXI_AWLEN(4),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWLEN(5),
      I4 => S01_AXI_AWSIZE(0),
      I5 => S01_AXI_AWLEN(6),
      O => \num_transactions_q[0]_i_2__1_n_0\
    );
\num_transactions_q[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \num_transactions_q[1]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      O => \num_transactions_q[1]_i_1__1_n_0\
    );
\num_transactions_q[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_AWLEN(4),
      I1 => S01_AXI_AWLEN(5),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWLEN(6),
      I4 => S01_AXI_AWSIZE(0),
      I5 => S01_AXI_AWLEN(7),
      O => \num_transactions_q[1]_i_2__1_n_0\
    );
\num_transactions_q[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => S01_AXI_AWLEN(7),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWLEN(6),
      I4 => S01_AXI_AWLEN(5),
      I5 => S01_AXI_AWSIZE(2),
      O => \num_transactions_q[2]_i_1__1_n_0\
    );
\num_transactions_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => num_transactions(0),
      Q => num_transactions_q(0),
      R => SR(0)
    );
\num_transactions_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[1]_i_1__1_n_0\,
      Q => num_transactions_q(1),
      R => SR(0)
    );
\num_transactions_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[2]_i_1__1_n_0\,
      Q => num_transactions_q(2),
      R => SR(0)
    );
\pushed_commands[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pushed_commands_reg(0),
      O => \p_0_in__1\(0)
    );
\pushed_commands[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pushed_commands_reg(1),
      I1 => pushed_commands_reg(0),
      O => \p_0_in__1\(1)
    );
\pushed_commands[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pushed_commands_reg(2),
      I1 => pushed_commands_reg(0),
      I2 => pushed_commands_reg(1),
      O => \p_0_in__1\(2)
    );
\pushed_commands[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => \out\(0),
      O => \pushed_commands[3]_i_1__1_n_0\
    );
\pushed_commands[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => pushed_commands_reg(3),
      I1 => pushed_commands_reg(1),
      I2 => pushed_commands_reg(0),
      I3 => pushed_commands_reg(2),
      O => \p_0_in__1\(3)
    );
\pushed_commands_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \p_0_in__1\(0),
      Q => pushed_commands_reg(0),
      R => \pushed_commands[3]_i_1__1_n_0\
    );
\pushed_commands_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \p_0_in__1\(1),
      Q => pushed_commands_reg(1),
      R => \pushed_commands[3]_i_1__1_n_0\
    );
\pushed_commands_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \p_0_in__1\(2),
      Q => pushed_commands_reg(2),
      R => \pushed_commands[3]_i_1__1_n_0\
    );
\pushed_commands_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \p_0_in__1\(3),
      Q => pushed_commands_reg(3),
      R => \pushed_commands[3]_i_1__1_n_0\
    );
\si_full_size_q_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S01_AXI_AWSIZE(1),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWSIZE(2),
      O => si_full_size
    );
si_full_size_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => si_full_size,
      Q => si_full_size_q,
      R => SR(0)
    );
\size_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => '1',
      Q => size_mask_q(2),
      R => SR(0)
    );
\split_addr_mask_q[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => S01_AXI_AWSIZE(1),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWSIZE(2),
      O => split_addr_mask(0)
    );
\split_addr_mask_q[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S01_AXI_AWSIZE(1),
      I1 => S01_AXI_AWSIZE(2),
      O => split_addr_mask(1)
    );
\split_addr_mask_q[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => S01_AXI_AWSIZE(2),
      I1 => S01_AXI_AWSIZE(1),
      I2 => S01_AXI_AWSIZE(0),
      O => \split_addr_mask_q[2]_i_1__1_n_0\
    );
\split_addr_mask_q[3]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S01_AXI_AWSIZE(2),
      O => split_addr_mask(3)
    );
\split_addr_mask_q[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => S01_AXI_AWSIZE(0),
      I1 => S01_AXI_AWSIZE(1),
      I2 => S01_AXI_AWSIZE(2),
      O => split_addr_mask(4)
    );
\split_addr_mask_q[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S01_AXI_AWSIZE(2),
      I1 => S01_AXI_AWSIZE(1),
      O => split_addr_mask(5)
    );
\split_addr_mask_q[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => S01_AXI_AWSIZE(2),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWSIZE(1),
      O => split_addr_mask(6)
    );
\split_addr_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(0),
      Q => \split_addr_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(1),
      Q => \split_addr_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[2]_i_1__1_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[2]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(3),
      Q => \split_addr_mask_q_reg_n_0_[3]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(4),
      Q => \split_addr_mask_q_reg_n_0_[4]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(5),
      Q => \split_addr_mask_q_reg_n_0_[5]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(6),
      Q => \split_addr_mask_q_reg_n_0_[6]\,
      R => SR(0)
    );
split_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => cmd_split_i,
      Q => split_ongoing,
      R => SR(0)
    );
\unalignment_addr_q[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => S01_AXI_AWADDR(2),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWSIZE(2),
      O => unalignment_addr(0)
    );
\unalignment_addr_q[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_AWADDR(3),
      I1 => S01_AXI_AWSIZE(2),
      O => unalignment_addr(1)
    );
\unalignment_addr_q[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => S01_AXI_AWADDR(4),
      I1 => S01_AXI_AWSIZE(0),
      I2 => S01_AXI_AWSIZE(1),
      I3 => S01_AXI_AWSIZE(2),
      O => unalignment_addr(2)
    );
\unalignment_addr_q[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S01_AXI_AWADDR(5),
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWSIZE(1),
      O => unalignment_addr(3)
    );
\unalignment_addr_q[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => S01_AXI_AWADDR(6),
      I1 => S01_AXI_AWSIZE(2),
      I2 => S01_AXI_AWSIZE(0),
      I3 => S01_AXI_AWSIZE(1),
      O => unalignment_addr(4)
    );
\unalignment_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(0),
      Q => unalignment_addr_q(0),
      R => SR(0)
    );
\unalignment_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(1),
      Q => unalignment_addr_q(1),
      R => SR(0)
    );
\unalignment_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(2),
      Q => unalignment_addr_q(2),
      R => SR(0)
    );
\unalignment_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(3),
      Q => unalignment_addr_q(3),
      R => SR(0)
    );
\unalignment_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(4),
      Q => unalignment_addr_q(4),
      R => SR(0)
    );
\wrap_need_to_split_q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \wrap_need_to_split_q_i_2__1_n_0\,
      I1 => \wrap_need_to_split_q_i_3__1_n_0\,
      I2 => S01_AXI_AWBURST(1),
      I3 => S01_AXI_AWBURST(0),
      I4 => \legal_wrap_len_q_i_1__1_n_0\,
      O => wrap_need_to_split
    );
\wrap_need_to_split_q_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEAFFEA"
    )
        port map (
      I0 => wrap_unaligned_len(2),
      I1 => S01_AXI_AWADDR(5),
      I2 => \masked_addr_q[5]_i_2__1_n_0\,
      I3 => S01_AXI_AWADDR(2),
      I4 => \masked_addr_q[2]_i_2__1_n_0\,
      I5 => wrap_unaligned_len(1),
      O => \wrap_need_to_split_q_i_2__1_n_0\
    );
\wrap_need_to_split_q_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => wrap_unaligned_len(6),
      I1 => S01_AXI_AWADDR(9),
      I2 => \masked_addr_q[9]_i_2__1_n_0\,
      I3 => wrap_unaligned_len(4),
      I4 => S01_AXI_AWADDR(7),
      I5 => \masked_addr_q[7]_i_2__1_n_0\,
      O => \wrap_need_to_split_q_i_3__1_n_0\
    );
wrap_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_need_to_split,
      Q => wrap_need_to_split_q,
      R => SR(0)
    );
\wrap_rest_len[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wrap_unaligned_len_q(0),
      O => wrap_rest_len0(0)
    );
\wrap_rest_len[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wrap_unaligned_len_q(1),
      I1 => wrap_unaligned_len_q(0),
      O => \wrap_rest_len[1]_i_1__1_n_0\
    );
\wrap_rest_len[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => wrap_unaligned_len_q(2),
      I1 => wrap_unaligned_len_q(0),
      I2 => wrap_unaligned_len_q(1),
      O => wrap_rest_len0(2)
    );
\wrap_rest_len[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(3),
      I1 => wrap_unaligned_len_q(2),
      I2 => wrap_unaligned_len_q(1),
      I3 => wrap_unaligned_len_q(0),
      O => wrap_rest_len0(3)
    );
\wrap_rest_len[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_unaligned_len_q(3),
      I2 => wrap_unaligned_len_q(0),
      I3 => wrap_unaligned_len_q(1),
      I4 => wrap_unaligned_len_q(2),
      O => wrap_rest_len0(4)
    );
\wrap_rest_len[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(5),
      I1 => wrap_unaligned_len_q(4),
      I2 => wrap_unaligned_len_q(2),
      I3 => wrap_unaligned_len_q(1),
      I4 => wrap_unaligned_len_q(0),
      I5 => wrap_unaligned_len_q(3),
      O => wrap_rest_len0(5)
    );
\wrap_rest_len[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wrap_unaligned_len_q(6),
      I1 => \wrap_rest_len[7]_i_2__1_n_0\,
      O => wrap_rest_len0(6)
    );
\wrap_rest_len[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => wrap_unaligned_len_q(7),
      I1 => wrap_unaligned_len_q(6),
      I2 => \wrap_rest_len[7]_i_2__1_n_0\,
      O => wrap_rest_len0(7)
    );
\wrap_rest_len[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_unaligned_len_q(2),
      I2 => wrap_unaligned_len_q(1),
      I3 => wrap_unaligned_len_q(0),
      I4 => wrap_unaligned_len_q(3),
      I5 => wrap_unaligned_len_q(5),
      O => \wrap_rest_len[7]_i_2__1_n_0\
    );
\wrap_rest_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(0),
      Q => wrap_rest_len(0),
      R => SR(0)
    );
\wrap_rest_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[1]_i_1__1_n_0\,
      Q => wrap_rest_len(1),
      R => SR(0)
    );
\wrap_rest_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(2),
      Q => wrap_rest_len(2),
      R => SR(0)
    );
\wrap_rest_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(3),
      Q => wrap_rest_len(3),
      R => SR(0)
    );
\wrap_rest_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(4),
      Q => wrap_rest_len(4),
      R => SR(0)
    );
\wrap_rest_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(5),
      Q => wrap_rest_len(5),
      R => SR(0)
    );
\wrap_rest_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(6),
      Q => wrap_rest_len(6),
      R => SR(0)
    );
\wrap_rest_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(7),
      Q => wrap_rest_len(7),
      R => SR(0)
    );
\wrap_unaligned_len_q[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_AWADDR(2),
      I1 => \masked_addr_q[2]_i_2__1_n_0\,
      O => wrap_unaligned_len(0)
    );
\wrap_unaligned_len_q[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S01_AXI_AWADDR(3),
      I1 => \masked_addr_q[3]_i_2__1_n_0\,
      I2 => S01_AXI_AWSIZE(2),
      O => wrap_unaligned_len(1)
    );
\wrap_unaligned_len_q[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A808"
    )
        port map (
      I0 => S01_AXI_AWADDR(4),
      I1 => \masked_addr_q[8]_i_2__1_n_0\,
      I2 => S01_AXI_AWSIZE(2),
      I3 => S01_AXI_AWSIZE(0),
      I4 => S01_AXI_AWSIZE(1),
      I5 => S01_AXI_AWLEN(0),
      O => wrap_unaligned_len(2)
    );
\wrap_unaligned_len_q[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_AWADDR(5),
      I1 => \masked_addr_q[5]_i_2__1_n_0\,
      O => wrap_unaligned_len(3)
    );
\wrap_unaligned_len_q[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => \num_transactions_q[0]_i_2__1_n_0\,
      I3 => S01_AXI_AWADDR(6),
      O => wrap_unaligned_len(4)
    );
\wrap_unaligned_len_q[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_AWADDR(7),
      I1 => \masked_addr_q[7]_i_2__1_n_0\,
      O => wrap_unaligned_len(5)
    );
\wrap_unaligned_len_q[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2__1_n_0\,
      I1 => S01_AXI_AWSIZE(2),
      I2 => \masked_addr_q[8]_i_3__1_n_0\,
      I3 => S01_AXI_AWADDR(8),
      O => wrap_unaligned_len(6)
    );
\wrap_unaligned_len_q[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_AWADDR(9),
      I1 => \masked_addr_q[9]_i_2__1_n_0\,
      O => wrap_unaligned_len(7)
    );
\wrap_unaligned_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(0),
      Q => wrap_unaligned_len_q(0),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(1),
      Q => wrap_unaligned_len_q(1),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(2),
      Q => wrap_unaligned_len_q(2),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(3),
      Q => wrap_unaligned_len_q(3),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(4),
      Q => wrap_unaligned_len_q(4),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(5),
      Q => wrap_unaligned_len_q(5),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(6),
      Q => wrap_unaligned_len_q(6),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(7),
      Q => wrap_unaligned_len_q(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S_AXI_AREADY_I_reg_0 : out STD_LOGIC;
    S_AXI_ALOCK_Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[23]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    \wrap_unaligned_len_q_reg[6]_0\ : out STD_LOGIC;
    \split_addr_mask_q_reg[2]_0\ : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC;
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sc_sf_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    fix_need_to_split_q_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wrap_need_to_split_q_reg_0 : out STD_LOGIC;
    sc_sf_araddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \gen_arbiter.s_ready_i_reg[1]\ : out STD_LOGIC;
    S01_AXI_RREADY_0 : out STD_LOGIC;
    f_mux_return0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S_AXI_ABURST_Q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S_AXI_ACACHE_Q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \S_AXI_APROT_Q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \S_AXI_AQOS_Q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    sf_cb_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RVALID_0 : in STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    S01_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_ARVALID : in STD_LOGIC;
    areset_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \S01_AXI_RDATA[31]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word : in STD_LOGIC;
    \S01_AXI_RRESP[1]_INST_0_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.any_grant_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_5_0\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_4\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[4]\ : in STD_LOGIC;
    S_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0\ : entity is "axi_interconnect_v1_7_15_a_downsizer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0\ is
  signal \S_AXI_AADDR_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[9]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \^s_axi_aready_i_reg_0\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_14\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_84\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_91\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_92\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_93\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_94\ : STD_LOGIC;
  signal access_is_fix : STD_LOGIC;
  signal access_is_fix_q : STD_LOGIC;
  signal access_is_incr : STD_LOGIC;
  signal access_is_incr_q : STD_LOGIC;
  signal access_is_wrap : STD_LOGIC;
  signal access_is_wrap_q : STD_LOGIC;
  signal cmd_mask_q : STD_LOGIC;
  signal \cmd_mask_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[2]\ : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal cmd_split_i : STD_LOGIC;
  signal command_ongoing : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \downsized_len_q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \downsized_len_q[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \downsized_len_q[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \downsized_len_q[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \downsized_len_q[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \downsized_len_q[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \downsized_len_q[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \fifo_gen_inst_i_26__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_27__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_28__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_29__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_30__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_31__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_33__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_34__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_35__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_36__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_37__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_38__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_39__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_40__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_41__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_42__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_43__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_46__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_47__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_48__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_49__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_50__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_51__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_52__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_53__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_54__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_55__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_56__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_57__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_58__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_59__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_62__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_63__2_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_64__2_n_0\ : STD_LOGIC;
  signal fix_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \fix_len_q[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[4]\ : STD_LOGIC;
  signal fix_need_to_split : STD_LOGIC;
  signal fix_need_to_split_q : STD_LOGIC;
  signal incr_need_to_split : STD_LOGIC;
  signal incr_need_to_split_q : STD_LOGIC;
  signal legal_wrap_len_q : STD_LOGIC;
  signal \legal_wrap_len_q_i_1__2_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_2__2_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_3__2_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_4__2_n_0\ : STD_LOGIC;
  signal masked_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \masked_addr_q[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[10]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[11]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[12]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[13]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[14]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[15]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[16]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[17]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[18]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[19]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[20]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[21]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[22]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[23]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[24]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[25]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[26]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[27]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[28]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[29]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[30]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[31]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[8]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[9]\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_9__2_n_0\ : STD_LOGIC;
  signal next_mi_addr0_carry_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_n_1 : STD_LOGIC;
  signal next_mi_addr0_carry_n_10 : STD_LOGIC;
  signal next_mi_addr0_carry_n_11 : STD_LOGIC;
  signal next_mi_addr0_carry_n_12 : STD_LOGIC;
  signal next_mi_addr0_carry_n_13 : STD_LOGIC;
  signal next_mi_addr0_carry_n_14 : STD_LOGIC;
  signal next_mi_addr0_carry_n_15 : STD_LOGIC;
  signal next_mi_addr0_carry_n_2 : STD_LOGIC;
  signal next_mi_addr0_carry_n_3 : STD_LOGIC;
  signal next_mi_addr0_carry_n_4 : STD_LOGIC;
  signal next_mi_addr0_carry_n_5 : STD_LOGIC;
  signal next_mi_addr0_carry_n_6 : STD_LOGIC;
  signal next_mi_addr0_carry_n_7 : STD_LOGIC;
  signal next_mi_addr0_carry_n_8 : STD_LOGIC;
  signal next_mi_addr0_carry_n_9 : STD_LOGIC;
  signal \next_mi_addr[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal num_transactions : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \num_transactions_q[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \num_transactions_q[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_transactions_q[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \num_transactions_q[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \num_transactions_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \num_transactions_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \num_transactions_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pre_mi_addr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \pushed_commands[3]_i_1__2_n_0\ : STD_LOGIC;
  signal pushed_commands_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pushed_new_cmd : STD_LOGIC;
  signal si_full_size_q : STD_LOGIC;
  signal \si_full_size_q_i_1__2_n_0\ : STD_LOGIC;
  signal size_mask_q : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \split_addr_mask_q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[6]\ : STD_LOGIC;
  signal split_ongoing : STD_LOGIC;
  signal unalignment_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \unalignment_addr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \unalignment_addr_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \unalignment_addr_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \unalignment_addr_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \unalignment_addr_q_reg_n_0_[4]\ : STD_LOGIC;
  signal wrap_need_to_split : STD_LOGIC;
  signal wrap_need_to_split_q : STD_LOGIC;
  signal \wrap_need_to_split_q_i_2__2_n_0\ : STD_LOGIC;
  signal \wrap_need_to_split_q_i_3__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[7]\ : STD_LOGIC;
  signal wrap_unaligned_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wrap_unaligned_len_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_next_mi_addr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_next_mi_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \access_is_fix_q_i_1__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \access_is_incr_q_i_1__2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \access_is_wrap_q_i_1__2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \cmd_mask_q[0]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \cmd_mask_q[1]_i_2__2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \cmd_mask_q[2]_i_1__2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \downsized_len_q[0]_i_1__2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \downsized_len_q[1]_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \downsized_len_q[3]_i_1__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \downsized_len_q[5]_i_1__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_14__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_27__2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_29__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_35__2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_46__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_48__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_50__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_58__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \fix_len_q[0]_i_1__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \fix_len_q[2]_i_1__2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \fix_len_q[3]_i_1__2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \fix_len_q[4]_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \fix_need_to_split_q_i_1__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[42]_i_2__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \legal_wrap_len_q_i_2__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \legal_wrap_len_q_i_3__2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \masked_addr_q[0]_i_1__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \masked_addr_q[11]_i_1__2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \masked_addr_q[14]_i_1__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \masked_addr_q[2]_i_1__2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \masked_addr_q[3]_i_1__2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \masked_addr_q[5]_i_1__2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \masked_addr_q[6]_i_1__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \masked_addr_q[6]_i_2__2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_1__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_2__2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_1__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_3__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \masked_addr_q[9]_i_1__2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \num_transactions_q[0]_i_1__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \num_transactions_q[1]_i_1__2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \pushed_commands[0]_i_1__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \pushed_commands[1]_i_1__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \pushed_commands[2]_i_1__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \pushed_commands[3]_i_2__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \si_full_size_q_i_1__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \split_addr_mask_q[0]_i_1__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \split_addr_mask_q[1]_i_1__2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \split_addr_mask_q[2]_i_1__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \split_addr_mask_q[3]_i_1__2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \split_addr_mask_q[4]_i_1__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \split_addr_mask_q[5]_i_1__2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \split_addr_mask_q[6]_i_1__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \unalignment_addr_q[0]_i_1__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \unalignment_addr_q[2]_i_1__2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \unalignment_addr_q[3]_i_1__2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \unalignment_addr_q[4]_i_1__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \wrap_need_to_split_q_i_1__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \wrap_rest_len[0]_i_1__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \wrap_rest_len[1]_i_1__2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \wrap_rest_len[2]_i_1__2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \wrap_rest_len[3]_i_1__2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \wrap_rest_len[4]_i_1__2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \wrap_rest_len[6]_i_1__2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \wrap_rest_len[7]_i_1__2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[0]_i_1__2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[1]_i_1__2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[3]_i_1__2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[4]_i_1__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[5]_i_1__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[6]_i_1__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[7]_i_1__2\ : label is "soft_lutpair408";
begin
  S_AXI_AREADY_I_reg_0 <= \^s_axi_aready_i_reg_0\;
  din(10 downto 0) <= \^din\(10 downto 0);
\S_AXI_AADDR_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(0),
      Q => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(10),
      Q => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(11),
      Q => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(12),
      Q => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(13),
      Q => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(14),
      Q => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(15),
      Q => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(16),
      Q => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(17),
      Q => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(18),
      Q => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(19),
      Q => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(1),
      Q => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(20),
      Q => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(21),
      Q => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(22),
      Q => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(23),
      Q => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(24),
      Q => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(25),
      Q => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(26),
      Q => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(27),
      Q => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(28),
      Q => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(29),
      Q => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(2),
      Q => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(30),
      Q => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(31),
      Q => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(3),
      Q => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(4),
      Q => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(5),
      Q => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(6),
      Q => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(7),
      Q => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(8),
      Q => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(9),
      Q => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      R => '0'
    );
\S_AXI_ABURST_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARBURST(0),
      Q => \S_AXI_ABURST_Q_reg[1]_0\(0),
      R => '0'
    );
\S_AXI_ABURST_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARBURST(1),
      Q => \S_AXI_ABURST_Q_reg[1]_0\(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARCACHE(0),
      Q => \S_AXI_ACACHE_Q_reg[3]_0\(0),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARCACHE(1),
      Q => \S_AXI_ACACHE_Q_reg[3]_0\(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARCACHE(2),
      Q => \S_AXI_ACACHE_Q_reg[3]_0\(2),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARCACHE(3),
      Q => \S_AXI_ACACHE_Q_reg[3]_0\(3),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARLEN(0),
      Q => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARLEN(1),
      Q => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARLEN(2),
      Q => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARLEN(3),
      Q => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARLEN(4),
      Q => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARLEN(5),
      Q => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARLEN(6),
      Q => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARLEN(7),
      Q => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_ALOCK_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARLOCK(0),
      Q => S_AXI_ALOCK_Q(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARPROT(0),
      Q => \S_AXI_APROT_Q_reg[2]_0\(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARPROT(1),
      Q => \S_AXI_APROT_Q_reg[2]_0\(1),
      R => '0'
    );
\S_AXI_APROT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARPROT(2),
      Q => \S_AXI_APROT_Q_reg[2]_0\(2),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARQOS(0),
      Q => \S_AXI_AQOS_Q_reg[3]_0\(0),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARQOS(1),
      Q => \S_AXI_AQOS_Q_reg[3]_0\(1),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARQOS(2),
      Q => \S_AXI_AQOS_Q_reg[3]_0\(2),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARQOS(3),
      Q => \S_AXI_AQOS_Q_reg[3]_0\(3),
      R => '0'
    );
S_AXI_AREADY_I_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => S_AXI_AREADY_I_reg_1,
      Q => \^s_axi_aready_i_reg_0\,
      R => SR(0)
    );
\S_AXI_ASIZE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARSIZE(0),
      Q => \^din\(0),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARSIZE(1),
      Q => \^din\(1),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARSIZE(2),
      Q => \^din\(2),
      R => '0'
    );
\USE_BURSTS.cmd_queue\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => \^s_axi_aready_i_reg_0\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => Q(1 downto 0),
      S01_AXI_ARVALID => S01_AXI_ARVALID,
      S01_AXI_RDATA(63 downto 0) => S01_AXI_RDATA(63 downto 0),
      \S01_AXI_RDATA[31]\(33 downto 0) => \S01_AXI_RDATA[31]\(33 downto 0),
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_RREADY_0 => S01_AXI_RREADY_0,
      S01_AXI_RRESP(1 downto 0) => S01_AXI_RRESP(1 downto 0),
      \S01_AXI_RRESP[1]_INST_0_i_1\(2 downto 0) => \S01_AXI_RRESP[1]_INST_0_i_1\(2 downto 0),
      S01_AXI_RVALID => S01_AXI_RVALID,
      S01_AXI_RVALID_0 => S01_AXI_RVALID_0,
      SR(0) => SR(0),
      S_AXI_AREADY_I_reg => \USE_BURSTS.cmd_queue_n_14\,
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => \USE_BURSTS.cmd_queue_n_94\,
      access_is_wrap_q => access_is_wrap_q,
      areset_d(1 downto 0) => areset_d(1 downto 0),
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg(0) => cmd_push_block_reg_0(0),
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg_0,
      din(0) => cmd_split_i,
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0(0) => empty_fwft_i_reg_0(0),
      \fifo_gen_inst_i_22__2\(2) => \num_transactions_q_reg_n_0_[2]\,
      \fifo_gen_inst_i_22__2\(1) => \num_transactions_q_reg_n_0_[1]\,
      \fifo_gen_inst_i_22__2\(0) => \num_transactions_q_reg_n_0_[0]\,
      \fifo_gen_inst_i_22__2_0\(3 downto 0) => pushed_commands_reg(3 downto 0),
      \fifo_gen_inst_i_47__0\(3) => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      \fifo_gen_inst_i_47__0\(2) => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      \fifo_gen_inst_i_47__0\(1) => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      \fifo_gen_inst_i_47__0\(0) => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      first_word => first_word,
      fix_need_to_split_q => fix_need_to_split_q,
      fix_need_to_split_q_reg => \USE_BURSTS.cmd_queue_n_91\,
      \gen_arbiter.any_grant_i_4\ => \gen_arbiter.any_grant_i_4\,
      \gen_arbiter.any_grant_i_5\(0) => \gen_arbiter.any_grant_i_5\(0),
      \gen_arbiter.any_grant_i_5_0\ => \gen_arbiter.any_grant_i_5_0\,
      \gen_arbiter.m_grant_enc_i_reg[0]\(0) => \gen_arbiter.m_grant_enc_i_reg[0]\(0),
      \gen_arbiter.m_mesg_i_reg[42]\ => \fifo_gen_inst_i_30__2_n_0\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \fifo_gen_inst_i_28__2_n_0\,
      \gen_arbiter.s_ready_i_reg[1]\(0) => pushed_new_cmd,
      \gen_arbiter.s_ready_i_reg[1]_0\ => \gen_arbiter.s_ready_i_reg[1]\,
      \goreg_dm.dout_i_reg[19]\ => \goreg_dm.dout_i_reg[19]\,
      \goreg_dm.dout_i_reg[23]\ => \goreg_dm.dout_i_reg[23]\,
      \gpr1.dout_i_reg[15]\ => \^din\(10),
      \gpr1.dout_i_reg[15]_0\(12) => \cmd_mask_q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]_0\(11) => \cmd_mask_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]_0\(10) => \cmd_mask_q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_0\(9 downto 0) => \^din\(9 downto 0),
      \gpr1.dout_i_reg[15]_1\(2) => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]_1\(1) => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]_1\(0) => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_2\ => \split_addr_mask_q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_3\ => \split_addr_mask_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[1]\ => \fifo_gen_inst_i_26__2_n_0\,
      \gpr1.dout_i_reg[1]_0\(1) => \wrap_unaligned_len_q_reg_n_0_[6]\,
      \gpr1.dout_i_reg[1]_0\(0) => \wrap_unaligned_len_q_reg_n_0_[5]\,
      incr_need_to_split_q => incr_need_to_split_q,
      \interconnect_aresetn_pipe_reg[2]\ => \USE_BURSTS.cmd_queue_n_84\,
      \out\(0) => \out\(0),
      p_1_in(63 downto 0) => p_1_in(63 downto 0),
      \pushed_commands_reg[1]\ => \USE_BURSTS.cmd_queue_n_92\,
      sc_sf_arvalid(0) => sc_sf_arvalid(0),
      sf_cb_rvalid(0) => sf_cb_rvalid(0),
      si_full_size_q => si_full_size_q,
      size_mask_q(0) => size_mask_q(2),
      split_ongoing => split_ongoing,
      split_ongoing_reg => \USE_BURSTS.cmd_queue_n_93\,
      wrap_need_to_split_q => wrap_need_to_split_q,
      wrap_need_to_split_q_reg => wrap_need_to_split_q_reg_0
    );
\access_is_fix_q_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S01_AXI_ARBURST(0),
      I1 => S01_AXI_ARBURST(1),
      O => access_is_fix
    );
access_is_fix_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_fix,
      Q => access_is_fix_q,
      R => SR(0)
    );
\access_is_incr_q_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_ARBURST(0),
      I1 => S01_AXI_ARBURST(1),
      O => access_is_incr
    );
access_is_incr_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_incr,
      Q => access_is_incr_q,
      R => SR(0)
    );
\access_is_wrap_q_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_ARBURST(1),
      I1 => S01_AXI_ARBURST(0),
      O => access_is_wrap
    );
access_is_wrap_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_wrap,
      Q => access_is_wrap_q,
      R => SR(0)
    );
\cmd_mask_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => S01_AXI_ARLEN(0),
      I1 => S01_AXI_ARSIZE(0),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARSIZE(2),
      I4 => cmd_mask_q,
      O => \cmd_mask_q[0]_i_1__0_n_0\
    );
\cmd_mask_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => S01_AXI_ARSIZE(1),
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARLEN(0),
      I3 => S01_AXI_ARSIZE(0),
      I4 => S01_AXI_ARLEN(1),
      I5 => cmd_mask_q,
      O => \cmd_mask_q[1]_i_1__0_n_0\
    );
\cmd_mask_q[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => S01_AXI_ARBURST(0),
      I2 => S01_AXI_ARBURST(1),
      O => cmd_mask_q
    );
\cmd_mask_q[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => S01_AXI_ARBURST(1),
      I1 => S01_AXI_ARBURST(0),
      I2 => \masked_addr_q[2]_i_2__2_n_0\,
      O => \cmd_mask_q[2]_i_1__2_n_0\
    );
\cmd_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[0]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\cmd_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[1]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\cmd_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[2]_i_1__2_n_0\,
      Q => \cmd_mask_q_reg_n_0_[2]\,
      R => SR(0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_BURSTS.cmd_queue_n_84\,
      Q => cmd_push_block,
      R => '0'
    );
command_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_BURSTS.cmd_queue_n_14\,
      Q => command_ongoing,
      R => SR(0)
    );
\downsized_len_q[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => S01_AXI_ARLEN(0),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARSIZE(2),
      O => \downsized_len_q[0]_i_1__2_n_0\
    );
\downsized_len_q[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCAAA"
    )
        port map (
      I0 => S01_AXI_ARLEN(1),
      I1 => \masked_addr_q[3]_i_2__2_n_0\,
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARSIZE(1),
      I4 => S01_AXI_ARSIZE(2),
      O => \downsized_len_q[1]_i_1__2_n_0\
    );
\downsized_len_q[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEE2CEEECEE2"
    )
        port map (
      I0 => S01_AXI_ARLEN(2),
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARSIZE(1),
      I4 => S01_AXI_ARLEN(0),
      I5 => \masked_addr_q[8]_i_2__2_n_0\,
      O => \downsized_len_q[2]_i_1__2_n_0\
    );
\downsized_len_q[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0222"
    )
        port map (
      I0 => S01_AXI_ARLEN(3),
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARSIZE(1),
      I4 => \masked_addr_q[5]_i_2__2_n_0\,
      O => \downsized_len_q[3]_i_1__2_n_0\
    );
\downsized_len_q[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88BB88BB88"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => \num_transactions_q[0]_i_2__2_n_0\,
      I3 => S01_AXI_ARLEN(4),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARSIZE(1),
      O => \downsized_len_q[4]_i_1__2_n_0\
    );
\downsized_len_q[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0222"
    )
        port map (
      I0 => S01_AXI_ARLEN(5),
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARSIZE(1),
      I4 => \masked_addr_q[7]_i_2__2_n_0\,
      O => \downsized_len_q[5]_i_1__2_n_0\
    );
\downsized_len_q[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88BB88BB88"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => \masked_addr_q[8]_i_3__2_n_0\,
      I3 => S01_AXI_ARLEN(6),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARSIZE(1),
      O => \downsized_len_q[6]_i_1__2_n_0\
    );
\downsized_len_q[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55EA40BF15AA00"
    )
        port map (
      I0 => S01_AXI_ARSIZE(2),
      I1 => S01_AXI_ARSIZE(0),
      I2 => S01_AXI_ARSIZE(1),
      I3 => \downsized_len_q[7]_i_2__2_n_0\,
      I4 => S01_AXI_ARLEN(7),
      I5 => S01_AXI_ARLEN(6),
      O => \downsized_len_q[7]_i_1__2_n_0\
    );
\downsized_len_q[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_ARLEN(2),
      I1 => S01_AXI_ARLEN(3),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARLEN(4),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARLEN(5),
      O => \downsized_len_q[7]_i_2__2_n_0\
    );
\downsized_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[0]_i_1__2_n_0\,
      Q => \downsized_len_q_reg_n_0_[0]\,
      R => SR(0)
    );
\downsized_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[1]_i_1__2_n_0\,
      Q => \downsized_len_q_reg_n_0_[1]\,
      R => SR(0)
    );
\downsized_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[2]_i_1__2_n_0\,
      Q => \downsized_len_q_reg_n_0_[2]\,
      R => SR(0)
    );
\downsized_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[3]_i_1__2_n_0\,
      Q => \downsized_len_q_reg_n_0_[3]\,
      R => SR(0)
    );
\downsized_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[4]_i_1__2_n_0\,
      Q => \downsized_len_q_reg_n_0_[4]\,
      R => SR(0)
    );
\downsized_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[5]_i_1__2_n_0\,
      Q => \downsized_len_q_reg_n_0_[5]\,
      R => SR(0)
    );
\downsized_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[6]_i_1__2_n_0\,
      Q => \downsized_len_q_reg_n_0_[6]\,
      R => SR(0)
    );
\downsized_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[7]_i_1__2_n_0\,
      Q => \downsized_len_q_reg_n_0_[7]\,
      R => SR(0)
    );
\fifo_gen_inst_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BBB222BD444DDD4"
    )
        port map (
      I0 => \fifo_gen_inst_i_26__2_n_0\,
      I1 => \fifo_gen_inst_i_27__2_n_0\,
      I2 => \fifo_gen_inst_i_28__2_n_0\,
      I3 => \fifo_gen_inst_i_29__2_n_0\,
      I4 => \fifo_gen_inst_i_30__2_n_0\,
      I5 => \fifo_gen_inst_i_31__2_n_0\,
      O => \^din\(9)
    );
\fifo_gen_inst_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \fifo_gen_inst_i_28__2_n_0\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[5]\,
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \fifo_gen_inst_i_30__2_n_0\,
      O => \^din\(8)
    );
\fifo_gen_inst_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966696999666"
    )
        port map (
      I0 => \fifo_gen_inst_i_33__2_n_0\,
      I1 => \fifo_gen_inst_i_34__2_n_0\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I3 => \fifo_gen_inst_i_35__2_n_0\,
      I4 => \unalignment_addr_q_reg_n_0_[4]\,
      I5 => \fifo_gen_inst_i_36__2_n_0\,
      O => \^din\(7)
    );
\fifo_gen_inst_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559AAA9AAA655565"
    )
        port map (
      I0 => \fifo_gen_inst_i_37__2_n_0\,
      I1 => \fifo_gen_inst_i_36__2_n_0\,
      I2 => \unalignment_addr_q_reg_n_0_[3]\,
      I3 => \fifo_gen_inst_i_35__2_n_0\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I5 => \fifo_gen_inst_i_38__2_n_0\,
      O => \^din\(6)
    );
\fifo_gen_inst_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559AAA9AAA655565"
    )
        port map (
      I0 => \fifo_gen_inst_i_39__2_n_0\,
      I1 => \fifo_gen_inst_i_36__2_n_0\,
      I2 => \unalignment_addr_q_reg_n_0_[2]\,
      I3 => \fifo_gen_inst_i_35__2_n_0\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I5 => \fifo_gen_inst_i_40__2_n_0\,
      O => \^din\(5)
    );
\fifo_gen_inst_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBF404F4040BFB"
    )
        port map (
      I0 => \fifo_gen_inst_i_36__2_n_0\,
      I1 => \unalignment_addr_q_reg_n_0_[1]\,
      I2 => \fifo_gen_inst_i_35__2_n_0\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I4 => \fifo_gen_inst_i_41__2_n_0\,
      I5 => \fifo_gen_inst_i_42__2_n_0\,
      O => \^din\(4)
    );
\fifo_gen_inst_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F704F7F708FB0808"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \fifo_gen_inst_i_36__2_n_0\,
      I4 => \unalignment_addr_q_reg_n_0_[0]\,
      I5 => \fifo_gen_inst_i_43__2_n_0\,
      O => \^din\(3)
    );
\fifo_gen_inst_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      I1 => \^din\(10),
      I2 => \fifo_gen_inst_i_46__2_n_0\,
      I3 => \fifo_gen_inst_i_47__0_n_0\,
      I4 => \downsized_len_q_reg_n_0_[6]\,
      O => \fifo_gen_inst_i_26__2_n_0\
    );
\fifo_gen_inst_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => split_ongoing,
      I1 => wrap_need_to_split_q,
      I2 => \wrap_unaligned_len_q_reg_n_0_[6]\,
      O => \fifo_gen_inst_i_27__2_n_0\
    );
\fifo_gen_inst_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => \fifo_gen_inst_i_48__1_n_0\,
      I1 => \fifo_gen_inst_i_34__2_n_0\,
      I2 => \fifo_gen_inst_i_49__2_n_0\,
      I3 => \fifo_gen_inst_i_38__2_n_0\,
      I4 => \fifo_gen_inst_i_37__2_n_0\,
      O => \fifo_gen_inst_i_28__2_n_0\
    );
\fifo_gen_inst_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[5]\,
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => \fifo_gen_inst_i_29__2_n_0\
    );
\fifo_gen_inst_i_30__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      I1 => \^din\(10),
      I2 => \fifo_gen_inst_i_50__2_n_0\,
      I3 => \fifo_gen_inst_i_47__0_n_0\,
      I4 => \downsized_len_q_reg_n_0_[5]\,
      O => \fifo_gen_inst_i_30__2_n_0\
    );
\fifo_gen_inst_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF202020DF20"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => \wrap_unaligned_len_q_reg_n_0_[7]\,
      I3 => \fifo_gen_inst_i_51__1_n_0\,
      I4 => \^din\(10),
      I5 => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      O => \fifo_gen_inst_i_31__2_n_0\
    );
\fifo_gen_inst_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0BFB0BFB0000"
    )
        port map (
      I0 => \fifo_gen_inst_i_36__2_n_0\,
      I1 => \unalignment_addr_q_reg_n_0_[3]\,
      I2 => \fifo_gen_inst_i_35__2_n_0\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I4 => \fifo_gen_inst_i_38__2_n_0\,
      I5 => \fifo_gen_inst_i_37__2_n_0\,
      O => \fifo_gen_inst_i_33__2_n_0\
    );
\fifo_gen_inst_i_34__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555C0CF"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      I1 => \fifo_gen_inst_i_52__2_n_0\,
      I2 => \fifo_gen_inst_i_47__0_n_0\,
      I3 => \downsized_len_q_reg_n_0_[4]\,
      I4 => \^din\(10),
      O => \fifo_gen_inst_i_34__2_n_0\
    );
\fifo_gen_inst_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      O => \fifo_gen_inst_i_35__2_n_0\
    );
\fifo_gen_inst_i_36__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD0D"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => \^din\(10),
      I2 => incr_need_to_split_q,
      I3 => split_ongoing,
      I4 => fix_need_to_split_q,
      O => \fifo_gen_inst_i_36__2_n_0\
    );
\fifo_gen_inst_i_37__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => \fifo_gen_inst_i_53__2_n_0\,
      I1 => \fifo_gen_inst_i_40__2_n_0\,
      I2 => \fifo_gen_inst_i_54__2_n_0\,
      I3 => \fifo_gen_inst_i_41__2_n_0\,
      I4 => \fifo_gen_inst_i_42__2_n_0\,
      O => \fifo_gen_inst_i_37__2_n_0\
    );
\fifo_gen_inst_i_38__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      I1 => \^din\(10),
      I2 => \fifo_gen_inst_i_55__2_n_0\,
      I3 => \fifo_gen_inst_i_47__0_n_0\,
      I4 => \downsized_len_q_reg_n_0_[3]\,
      O => \fifo_gen_inst_i_38__2_n_0\
    );
\fifo_gen_inst_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF774777470000"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I1 => \fifo_gen_inst_i_35__2_n_0\,
      I2 => \unalignment_addr_q_reg_n_0_[1]\,
      I3 => \fifo_gen_inst_i_36__2_n_0\,
      I4 => \fifo_gen_inst_i_41__2_n_0\,
      I5 => \fifo_gen_inst_i_42__2_n_0\,
      O => \fifo_gen_inst_i_39__2_n_0\
    );
\fifo_gen_inst_i_40__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      I1 => \^din\(10),
      I2 => \fifo_gen_inst_i_56__1_n_0\,
      I3 => \fifo_gen_inst_i_47__0_n_0\,
      I4 => \downsized_len_q_reg_n_0_[2]\,
      O => \fifo_gen_inst_i_40__2_n_0\
    );
\fifo_gen_inst_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \downsized_len_q_reg_n_0_[0]\,
      I1 => \fifo_gen_inst_i_47__0_n_0\,
      I2 => \fifo_gen_inst_i_57__1_n_0\,
      I3 => \^din\(10),
      I4 => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      I5 => \fifo_gen_inst_i_58__2_n_0\,
      O => \fifo_gen_inst_i_41__2_n_0\
    );
\fifo_gen_inst_i_42__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      I1 => \^din\(10),
      I2 => \fifo_gen_inst_i_59__2_n_0\,
      I3 => \fifo_gen_inst_i_47__0_n_0\,
      I4 => \downsized_len_q_reg_n_0_[1]\,
      O => \fifo_gen_inst_i_42__2_n_0\
    );
\fifo_gen_inst_i_43__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      I1 => \^din\(10),
      I2 => \fifo_gen_inst_i_57__1_n_0\,
      I3 => \fifo_gen_inst_i_47__0_n_0\,
      I4 => \downsized_len_q_reg_n_0_[0]\,
      O => \fifo_gen_inst_i_43__2_n_0\
    );
\fifo_gen_inst_i_46__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \wrap_rest_len_reg_n_0_[6]\,
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \fifo_gen_inst_i_46__2_n_0\
    );
\fifo_gen_inst_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DFF"
    )
        port map (
      I0 => access_is_fix_q,
      I1 => \USE_BURSTS.cmd_queue_n_91\,
      I2 => \fifo_gen_inst_i_62__2_n_0\,
      I3 => access_is_incr_q,
      I4 => \fifo_gen_inst_i_63__2_n_0\,
      O => \fifo_gen_inst_i_47__0_n_0\
    );
\fifo_gen_inst_i_48__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \unalignment_addr_q_reg_n_0_[4]\,
      I4 => \fifo_gen_inst_i_36__2_n_0\,
      O => \fifo_gen_inst_i_48__1_n_0\
    );
\fifo_gen_inst_i_49__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \unalignment_addr_q_reg_n_0_[3]\,
      I4 => \fifo_gen_inst_i_36__2_n_0\,
      O => \fifo_gen_inst_i_49__2_n_0\
    );
\fifo_gen_inst_i_50__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \wrap_rest_len_reg_n_0_[5]\,
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \fifo_gen_inst_i_50__2_n_0\
    );
\fifo_gen_inst_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555FFFF45550000"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \wrap_rest_len_reg_n_0_[7]\,
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      I4 => \fifo_gen_inst_i_47__0_n_0\,
      I5 => \downsized_len_q_reg_n_0_[7]\,
      O => \fifo_gen_inst_i_51__1_n_0\
    );
\fifo_gen_inst_i_52__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4040"
    )
        port map (
      I0 => \wrap_rest_len_reg_n_0_[4]\,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \fix_len_q_reg_n_0_[4]\,
      I4 => fix_need_to_split_q,
      O => \fifo_gen_inst_i_52__2_n_0\
    );
\fifo_gen_inst_i_53__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \unalignment_addr_q_reg_n_0_[2]\,
      I4 => \fifo_gen_inst_i_36__2_n_0\,
      O => \fifo_gen_inst_i_53__2_n_0\
    );
\fifo_gen_inst_i_54__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \unalignment_addr_q_reg_n_0_[1]\,
      I4 => \fifo_gen_inst_i_36__2_n_0\,
      O => \fifo_gen_inst_i_54__2_n_0\
    );
\fifo_gen_inst_i_55__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00BFBF"
    )
        port map (
      I0 => \wrap_rest_len_reg_n_0_[3]\,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \fix_len_q_reg_n_0_[3]\,
      I4 => fix_need_to_split_q,
      O => \fifo_gen_inst_i_55__2_n_0\
    );
\fifo_gen_inst_i_56__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00BFBF"
    )
        port map (
      I0 => \wrap_rest_len_reg_n_0_[2]\,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \fix_len_q_reg_n_0_[2]\,
      I4 => fix_need_to_split_q,
      O => \fifo_gen_inst_i_56__1_n_0\
    );
\fifo_gen_inst_i_57__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => \fix_len_q_reg_n_0_[0]\,
      I1 => fix_need_to_split_q,
      I2 => \wrap_rest_len_reg_n_0_[0]\,
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => \fifo_gen_inst_i_57__1_n_0\
    );
\fifo_gen_inst_i_58__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F704F7F7"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \fifo_gen_inst_i_36__2_n_0\,
      I4 => \unalignment_addr_q_reg_n_0_[0]\,
      O => \fifo_gen_inst_i_58__2_n_0\
    );
\fifo_gen_inst_i_59__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => \fix_len_q_reg_n_0_[1]\,
      I1 => fix_need_to_split_q,
      I2 => \wrap_rest_len_reg_n_0_[1]\,
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => \fifo_gen_inst_i_59__2_n_0\
    );
\fifo_gen_inst_i_62__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \USE_BURSTS.cmd_queue_n_92\,
      I4 => \fifo_gen_inst_i_64__2_n_0\,
      O => \fifo_gen_inst_i_62__2_n_0\
    );
\fifo_gen_inst_i_63__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => split_ongoing,
      I1 => legal_wrap_len_q,
      I2 => access_is_wrap_q,
      I3 => incr_need_to_split_q,
      I4 => access_is_incr_q,
      O => \fifo_gen_inst_i_63__2_n_0\
    );
\fifo_gen_inst_i_64__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => pushed_commands_reg(3),
      I1 => access_is_incr_q,
      I2 => pushed_commands_reg(2),
      I3 => \num_transactions_q_reg_n_0_[2]\,
      O => \fifo_gen_inst_i_64__2_n_0\
    );
\fix_len_q[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => S01_AXI_ARSIZE(1),
      I1 => S01_AXI_ARSIZE(0),
      I2 => S01_AXI_ARSIZE(2),
      O => fix_len(0)
    );
\fix_len_q[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S01_AXI_ARSIZE(2),
      I1 => S01_AXI_ARSIZE(0),
      I2 => S01_AXI_ARSIZE(1),
      O => fix_len(2)
    );
\fix_len_q[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_ARSIZE(1),
      I1 => S01_AXI_ARSIZE(2),
      O => fix_len(3)
    );
\fix_len_q[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S01_AXI_ARSIZE(0),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARSIZE(2),
      O => \fix_len_q[4]_i_1__2_n_0\
    );
\fix_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(0),
      Q => \fix_len_q_reg_n_0_[0]\,
      R => SR(0)
    );
\fix_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARSIZE(2),
      Q => \fix_len_q_reg_n_0_[1]\,
      R => SR(0)
    );
\fix_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(2),
      Q => \fix_len_q_reg_n_0_[2]\,
      R => SR(0)
    );
\fix_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(3),
      Q => \fix_len_q_reg_n_0_[3]\,
      R => SR(0)
    );
\fix_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \fix_len_q[4]_i_1__2_n_0\,
      Q => \fix_len_q_reg_n_0_[4]\,
      R => SR(0)
    );
\fix_need_to_split_q_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111000"
    )
        port map (
      I0 => S01_AXI_ARBURST(1),
      I1 => S01_AXI_ARBURST(0),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARSIZE(0),
      I4 => S01_AXI_ARSIZE(2),
      O => fix_need_to_split
    );
fix_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_need_to_split,
      Q => fix_need_to_split_q,
      R => SR(0)
    );
\gen_arbiter.m_mesg_i[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[6]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[6]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      O => sc_sf_araddr(4)
    );
\gen_arbiter.m_mesg_i[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[7]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[7]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      O => sc_sf_araddr(5)
    );
\gen_arbiter.m_mesg_i[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[8]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[8]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      O => sc_sf_araddr(6)
    );
\gen_arbiter.m_mesg_i[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[9]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[9]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      O => sc_sf_araddr(7)
    );
\gen_arbiter.m_mesg_i[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[10]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[10]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => sc_sf_araddr(8)
    );
\gen_arbiter.m_mesg_i[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[11]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[11]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      O => sc_sf_araddr(9)
    );
\gen_arbiter.m_mesg_i[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[12]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[12]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      O => sc_sf_araddr(10)
    );
\gen_arbiter.m_mesg_i[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[13]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[13]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      O => sc_sf_araddr(11)
    );
\gen_arbiter.m_mesg_i[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[14]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[14]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      O => sc_sf_araddr(12)
    );
\gen_arbiter.m_mesg_i[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[15]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[15]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      O => sc_sf_araddr(13)
    );
\gen_arbiter.m_mesg_i[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[16]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[16]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      O => sc_sf_araddr(14)
    );
\gen_arbiter.m_mesg_i[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[17]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[17]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      O => sc_sf_araddr(15)
    );
\gen_arbiter.m_mesg_i[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[18]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[18]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      O => sc_sf_araddr(16)
    );
\gen_arbiter.m_mesg_i[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[19]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[19]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      O => sc_sf_araddr(17)
    );
\gen_arbiter.m_mesg_i[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[20]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[20]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      O => sc_sf_araddr(18)
    );
\gen_arbiter.m_mesg_i[25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[21]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[21]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      O => sc_sf_araddr(19)
    );
\gen_arbiter.m_mesg_i[26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[22]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[22]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      O => sc_sf_araddr(20)
    );
\gen_arbiter.m_mesg_i[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[23]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[23]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      O => sc_sf_araddr(21)
    );
\gen_arbiter.m_mesg_i[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[24]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[24]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      O => sc_sf_araddr(22)
    );
\gen_arbiter.m_mesg_i[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[25]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[25]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      O => sc_sf_araddr(23)
    );
\gen_arbiter.m_mesg_i[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[26]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[26]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      O => sc_sf_araddr(24)
    );
\gen_arbiter.m_mesg_i[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[27]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[27]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      O => sc_sf_araddr(25)
    );
\gen_arbiter.m_mesg_i[32]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[28]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[28]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      O => sc_sf_araddr(26)
    );
\gen_arbiter.m_mesg_i[33]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[29]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[29]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      O => sc_sf_araddr(27)
    );
\gen_arbiter.m_mesg_i[34]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[30]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[30]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      O => sc_sf_araddr(28)
    );
\gen_arbiter.m_mesg_i[35]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[31]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[31]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      O => sc_sf_araddr(29)
    );
\gen_arbiter.m_mesg_i[42]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F7"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[6]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \fifo_gen_inst_i_26__2_n_0\,
      O => \wrap_unaligned_len_q_reg[6]_0\
    );
\gen_arbiter.m_mesg_i[47]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => wrap_need_to_split_q,
      O => fix_need_to_split_q_reg_0
    );
\gen_arbiter.m_mesg_i[57]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \^din\(10),
      I1 => access_is_wrap_q,
      I2 => legal_wrap_len_q,
      I3 => access_is_fix_q,
      O => \split_addr_mask_q_reg[2]_0\
    );
\gen_arbiter.m_mesg_i[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E2AAAAAAAA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      I1 => access_is_wrap_q,
      I2 => \masked_addr_q_reg_n_0_[2]\,
      I3 => \next_mi_addr_reg_n_0_[2]\,
      I4 => access_is_incr_q,
      I5 => split_ongoing,
      O => sc_sf_araddr(0)
    );
\gen_arbiter.m_mesg_i[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[3]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[3]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      O => sc_sf_araddr(1)
    );
\gen_arbiter.m_mesg_i[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[4]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[4]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      O => sc_sf_araddr(2)
    );
\gen_arbiter.m_mesg_i[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[5]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[5]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      O => sc_sf_araddr(3)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A2A2A20000000"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i_reg[4]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[0]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      O => f_mux_return0(0)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A2A2A20000000"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i_reg[4]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[1]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      O => f_mux_return0(1)
    );
\incr_need_to_split_q_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F000F000800"
    )
        port map (
      I0 => \num_transactions_q[1]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARBURST(1),
      I3 => S01_AXI_ARBURST(0),
      I4 => num_transactions(0),
      I5 => \num_transactions_q[2]_i_1__2_n_0\,
      O => incr_need_to_split
    );
incr_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => incr_need_to_split,
      Q => incr_need_to_split_q,
      R => SR(0)
    );
\legal_wrap_len_q_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555555F7"
    )
        port map (
      I0 => S01_AXI_ARSIZE(2),
      I1 => S01_AXI_ARLEN(1),
      I2 => \legal_wrap_len_q_i_2__2_n_0\,
      I3 => \legal_wrap_len_q_i_3__2_n_0\,
      I4 => S01_AXI_ARLEN(2),
      I5 => \legal_wrap_len_q_i_4__2_n_0\,
      O => \legal_wrap_len_q_i_1__2_n_0\
    );
\legal_wrap_len_q_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S01_AXI_ARSIZE(1),
      I1 => S01_AXI_ARSIZE(0),
      O => \legal_wrap_len_q_i_2__2_n_0\
    );
\legal_wrap_len_q_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S01_AXI_ARSIZE(1),
      I1 => S01_AXI_ARLEN(0),
      I2 => S01_AXI_ARSIZE(0),
      O => \legal_wrap_len_q_i_3__2_n_0\
    );
\legal_wrap_len_q_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \split_addr_mask_q[2]_i_1__2_n_0\,
      I1 => S01_AXI_ARLEN(7),
      I2 => S01_AXI_ARLEN(6),
      I3 => S01_AXI_ARLEN(3),
      I4 => S01_AXI_ARLEN(4),
      I5 => S01_AXI_ARLEN(5),
      O => \legal_wrap_len_q_i_4__2_n_0\
    );
legal_wrap_len_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \legal_wrap_len_q_i_1__2_n_0\,
      Q => legal_wrap_len_q,
      R => SR(0)
    );
\masked_addr_q[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => S01_AXI_ARADDR(0),
      I1 => S01_AXI_ARLEN(0),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARSIZE(1),
      I4 => S01_AXI_ARSIZE(2),
      O => masked_addr(0)
    );
\masked_addr_q[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002AAAAAAA2AAA"
    )
        port map (
      I0 => S01_AXI_ARADDR(10),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARLEN(7),
      I4 => S01_AXI_ARSIZE(2),
      I5 => \num_transactions_q[0]_i_2__2_n_0\,
      O => masked_addr(10)
    );
\masked_addr_q[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => S01_AXI_ARADDR(11),
      I1 => S01_AXI_ARSIZE(2),
      I2 => \num_transactions_q[1]_i_2__2_n_0\,
      O => masked_addr(11)
    );
\masked_addr_q[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_ARADDR(12),
      I1 => \num_transactions_q[2]_i_1__2_n_0\,
      O => masked_addr(12)
    );
\masked_addr_q[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAA2AAAAAAAAA"
    )
        port map (
      I0 => S01_AXI_ARADDR(13),
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARLEN(7),
      I3 => S01_AXI_ARSIZE(0),
      I4 => S01_AXI_ARLEN(6),
      I5 => S01_AXI_ARSIZE(1),
      O => masked_addr(13)
    );
\masked_addr_q[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => S01_AXI_ARADDR(14),
      I1 => S01_AXI_ARSIZE(0),
      I2 => S01_AXI_ARLEN(7),
      I3 => S01_AXI_ARSIZE(1),
      I4 => S01_AXI_ARSIZE(2),
      O => masked_addr(14)
    );
\masked_addr_q[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020202"
    )
        port map (
      I0 => S01_AXI_ARADDR(1),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARSIZE(2),
      I3 => S01_AXI_ARLEN(0),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARLEN(1),
      O => masked_addr(1)
    );
\masked_addr_q[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_ARADDR(2),
      I1 => \masked_addr_q[2]_i_2__2_n_0\,
      O => masked_addr(2)
    );
\masked_addr_q[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => S01_AXI_ARSIZE(2),
      I1 => S01_AXI_ARLEN(2),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARLEN(1),
      I4 => S01_AXI_ARSIZE(1),
      I5 => S01_AXI_ARLEN(0),
      O => \masked_addr_q[2]_i_2__2_n_0\
    );
\masked_addr_q[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S01_AXI_ARADDR(3),
      I1 => \masked_addr_q[3]_i_2__2_n_0\,
      I2 => S01_AXI_ARSIZE(2),
      O => masked_addr(3)
    );
\masked_addr_q[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_ARLEN(0),
      I1 => S01_AXI_ARLEN(1),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARLEN(2),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARLEN(3),
      O => \masked_addr_q[3]_i_2__2_n_0\
    );
\masked_addr_q[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202020202A2"
    )
        port map (
      I0 => S01_AXI_ARADDR(4),
      I1 => \masked_addr_q[8]_i_2__2_n_0\,
      I2 => S01_AXI_ARSIZE(2),
      I3 => S01_AXI_ARSIZE(1),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARLEN(0),
      O => masked_addr(4)
    );
\masked_addr_q[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_ARADDR(5),
      I1 => \masked_addr_q[5]_i_2__2_n_0\,
      O => masked_addr(5)
    );
\masked_addr_q[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => S01_AXI_ARSIZE(1),
      I1 => S01_AXI_ARLEN(1),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARLEN(0),
      I4 => S01_AXI_ARSIZE(2),
      I5 => \downsized_len_q[7]_i_2__2_n_0\,
      O => \masked_addr_q[5]_i_2__2_n_0\
    );
\masked_addr_q[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => \num_transactions_q[0]_i_2__2_n_0\,
      I3 => S01_AXI_ARADDR(6),
      O => masked_addr(6)
    );
\masked_addr_q[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => S01_AXI_ARLEN(0),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARLEN(1),
      I3 => S01_AXI_ARSIZE(0),
      I4 => S01_AXI_ARLEN(2),
      O => \masked_addr_q[6]_i_2__2_n_0\
    );
\masked_addr_q[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_ARADDR(7),
      I1 => \masked_addr_q[7]_i_2__2_n_0\,
      O => masked_addr(7)
    );
\masked_addr_q[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \masked_addr_q[3]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => \num_transactions_q[1]_i_2__2_n_0\,
      O => \masked_addr_q[7]_i_2__2_n_0\
    );
\masked_addr_q[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => \masked_addr_q[8]_i_3__2_n_0\,
      I3 => S01_AXI_ARADDR(8),
      O => masked_addr(8)
    );
\masked_addr_q[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_ARLEN(1),
      I1 => S01_AXI_ARLEN(2),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARLEN(3),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARLEN(4),
      O => \masked_addr_q[8]_i_2__2_n_0\
    );
\masked_addr_q[8]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => S01_AXI_ARLEN(5),
      I1 => S01_AXI_ARLEN(6),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARSIZE(0),
      I4 => S01_AXI_ARLEN(7),
      O => \masked_addr_q[8]_i_3__2_n_0\
    );
\masked_addr_q[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_ARADDR(9),
      I1 => \masked_addr_q[9]_i_2__2_n_0\,
      O => masked_addr(9)
    );
\masked_addr_q[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \downsized_len_q[7]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARLEN(7),
      I3 => S01_AXI_ARSIZE(0),
      I4 => S01_AXI_ARLEN(6),
      I5 => S01_AXI_ARSIZE(1),
      O => \masked_addr_q[9]_i_2__2_n_0\
    );
\masked_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(0),
      Q => \masked_addr_q_reg_n_0_[0]\,
      R => SR(0)
    );
\masked_addr_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(10),
      Q => \masked_addr_q_reg_n_0_[10]\,
      R => SR(0)
    );
\masked_addr_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(11),
      Q => \masked_addr_q_reg_n_0_[11]\,
      R => SR(0)
    );
\masked_addr_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(12),
      Q => \masked_addr_q_reg_n_0_[12]\,
      R => SR(0)
    );
\masked_addr_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(13),
      Q => \masked_addr_q_reg_n_0_[13]\,
      R => SR(0)
    );
\masked_addr_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(14),
      Q => \masked_addr_q_reg_n_0_[14]\,
      R => SR(0)
    );
\masked_addr_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(15),
      Q => \masked_addr_q_reg_n_0_[15]\,
      R => SR(0)
    );
\masked_addr_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(16),
      Q => \masked_addr_q_reg_n_0_[16]\,
      R => SR(0)
    );
\masked_addr_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(17),
      Q => \masked_addr_q_reg_n_0_[17]\,
      R => SR(0)
    );
\masked_addr_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(18),
      Q => \masked_addr_q_reg_n_0_[18]\,
      R => SR(0)
    );
\masked_addr_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(19),
      Q => \masked_addr_q_reg_n_0_[19]\,
      R => SR(0)
    );
\masked_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(1),
      Q => \masked_addr_q_reg_n_0_[1]\,
      R => SR(0)
    );
\masked_addr_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(20),
      Q => \masked_addr_q_reg_n_0_[20]\,
      R => SR(0)
    );
\masked_addr_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(21),
      Q => \masked_addr_q_reg_n_0_[21]\,
      R => SR(0)
    );
\masked_addr_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(22),
      Q => \masked_addr_q_reg_n_0_[22]\,
      R => SR(0)
    );
\masked_addr_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(23),
      Q => \masked_addr_q_reg_n_0_[23]\,
      R => SR(0)
    );
\masked_addr_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(24),
      Q => \masked_addr_q_reg_n_0_[24]\,
      R => SR(0)
    );
\masked_addr_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(25),
      Q => \masked_addr_q_reg_n_0_[25]\,
      R => SR(0)
    );
\masked_addr_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(26),
      Q => \masked_addr_q_reg_n_0_[26]\,
      R => SR(0)
    );
\masked_addr_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(27),
      Q => \masked_addr_q_reg_n_0_[27]\,
      R => SR(0)
    );
\masked_addr_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(28),
      Q => \masked_addr_q_reg_n_0_[28]\,
      R => SR(0)
    );
\masked_addr_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(29),
      Q => \masked_addr_q_reg_n_0_[29]\,
      R => SR(0)
    );
\masked_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(2),
      Q => \masked_addr_q_reg_n_0_[2]\,
      R => SR(0)
    );
\masked_addr_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(30),
      Q => \masked_addr_q_reg_n_0_[30]\,
      R => SR(0)
    );
\masked_addr_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S01_AXI_ARADDR(31),
      Q => \masked_addr_q_reg_n_0_[31]\,
      R => SR(0)
    );
\masked_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(3),
      Q => \masked_addr_q_reg_n_0_[3]\,
      R => SR(0)
    );
\masked_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(4),
      Q => \masked_addr_q_reg_n_0_[4]\,
      R => SR(0)
    );
\masked_addr_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(5),
      Q => \masked_addr_q_reg_n_0_[5]\,
      R => SR(0)
    );
\masked_addr_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(6),
      Q => \masked_addr_q_reg_n_0_[6]\,
      R => SR(0)
    );
\masked_addr_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(7),
      Q => \masked_addr_q_reg_n_0_[7]\,
      R => SR(0)
    );
\masked_addr_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(8),
      Q => \masked_addr_q_reg_n_0_[8]\,
      R => SR(0)
    );
\masked_addr_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(9),
      Q => \masked_addr_q_reg_n_0_[9]\,
      R => SR(0)
    );
next_mi_addr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => next_mi_addr0_carry_n_0,
      CO(6) => next_mi_addr0_carry_n_1,
      CO(5) => next_mi_addr0_carry_n_2,
      CO(4) => next_mi_addr0_carry_n_3,
      CO(3) => next_mi_addr0_carry_n_4,
      CO(2) => next_mi_addr0_carry_n_5,
      CO(1) => next_mi_addr0_carry_n_6,
      CO(0) => next_mi_addr0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => \next_mi_addr0_carry_i_1__2_n_0\,
      DI(0) => '0',
      O(7) => next_mi_addr0_carry_n_8,
      O(6) => next_mi_addr0_carry_n_9,
      O(5) => next_mi_addr0_carry_n_10,
      O(4) => next_mi_addr0_carry_n_11,
      O(3) => next_mi_addr0_carry_n_12,
      O(2) => next_mi_addr0_carry_n_13,
      O(1) => next_mi_addr0_carry_n_14,
      O(0) => next_mi_addr0_carry_n_15,
      S(7) => \next_mi_addr0_carry_i_2__2_n_0\,
      S(6) => \next_mi_addr0_carry_i_3__2_n_0\,
      S(5) => \next_mi_addr0_carry_i_4__2_n_0\,
      S(4) => \next_mi_addr0_carry_i_5__2_n_0\,
      S(3) => \next_mi_addr0_carry_i_6__2_n_0\,
      S(2) => \next_mi_addr0_carry_i_7__2_n_0\,
      S(1) => \next_mi_addr0_carry_i_8__2_n_0\,
      S(0) => \next_mi_addr0_carry_i_9__2_n_0\
    );
\next_mi_addr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => next_mi_addr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__0_n_0\,
      CO(6) => \next_mi_addr0_carry__0_n_1\,
      CO(5) => \next_mi_addr0_carry__0_n_2\,
      CO(4) => \next_mi_addr0_carry__0_n_3\,
      CO(3) => \next_mi_addr0_carry__0_n_4\,
      CO(2) => \next_mi_addr0_carry__0_n_5\,
      CO(1) => \next_mi_addr0_carry__0_n_6\,
      CO(0) => \next_mi_addr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__0_n_8\,
      O(6) => \next_mi_addr0_carry__0_n_9\,
      O(5) => \next_mi_addr0_carry__0_n_10\,
      O(4) => \next_mi_addr0_carry__0_n_11\,
      O(3) => \next_mi_addr0_carry__0_n_12\,
      O(2) => \next_mi_addr0_carry__0_n_13\,
      O(1) => \next_mi_addr0_carry__0_n_14\,
      O(0) => \next_mi_addr0_carry__0_n_15\,
      S(7) => \next_mi_addr0_carry__0_i_1__2_n_0\,
      S(6) => \next_mi_addr0_carry__0_i_2__2_n_0\,
      S(5) => \next_mi_addr0_carry__0_i_3__2_n_0\,
      S(4) => \next_mi_addr0_carry__0_i_4__2_n_0\,
      S(3) => \next_mi_addr0_carry__0_i_5__2_n_0\,
      S(2) => \next_mi_addr0_carry__0_i_6__2_n_0\,
      S(1) => \next_mi_addr0_carry__0_i_7__2_n_0\,
      S(0) => \next_mi_addr0_carry__0_i_8__2_n_0\
    );
\next_mi_addr0_carry__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[24]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[24]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_1__2_n_0\
    );
\next_mi_addr0_carry__0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[23]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[23]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_2__2_n_0\
    );
\next_mi_addr0_carry__0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[22]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[22]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_3__2_n_0\
    );
\next_mi_addr0_carry__0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[21]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[21]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_4__2_n_0\
    );
\next_mi_addr0_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[20]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[20]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_5__2_n_0\
    );
\next_mi_addr0_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[19]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[19]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_6__2_n_0\
    );
\next_mi_addr0_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[18]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[18]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_7__2_n_0\
    );
\next_mi_addr0_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[17]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[17]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_8__2_n_0\
    );
\next_mi_addr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_next_mi_addr0_carry__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \next_mi_addr0_carry__1_n_2\,
      CO(4) => \next_mi_addr0_carry__1_n_3\,
      CO(3) => \next_mi_addr0_carry__1_n_4\,
      CO(2) => \next_mi_addr0_carry__1_n_5\,
      CO(1) => \next_mi_addr0_carry__1_n_6\,
      CO(0) => \next_mi_addr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_next_mi_addr0_carry__1_O_UNCONNECTED\(7),
      O(6) => \next_mi_addr0_carry__1_n_9\,
      O(5) => \next_mi_addr0_carry__1_n_10\,
      O(4) => \next_mi_addr0_carry__1_n_11\,
      O(3) => \next_mi_addr0_carry__1_n_12\,
      O(2) => \next_mi_addr0_carry__1_n_13\,
      O(1) => \next_mi_addr0_carry__1_n_14\,
      O(0) => \next_mi_addr0_carry__1_n_15\,
      S(7) => '0',
      S(6) => \next_mi_addr0_carry__1_i_1__2_n_0\,
      S(5) => \next_mi_addr0_carry__1_i_2__2_n_0\,
      S(4) => \next_mi_addr0_carry__1_i_3__2_n_0\,
      S(3) => \next_mi_addr0_carry__1_i_4__2_n_0\,
      S(2) => \next_mi_addr0_carry__1_i_5__2_n_0\,
      S(1) => \next_mi_addr0_carry__1_i_6__2_n_0\,
      S(0) => \next_mi_addr0_carry__1_i_7__2_n_0\
    );
\next_mi_addr0_carry__1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[31]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[31]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_1__2_n_0\
    );
\next_mi_addr0_carry__1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[30]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[30]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_2__2_n_0\
    );
\next_mi_addr0_carry__1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[29]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[29]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_3__2_n_0\
    );
\next_mi_addr0_carry__1_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[28]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[28]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_4__2_n_0\
    );
\next_mi_addr0_carry__1_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[27]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[27]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_5__2_n_0\
    );
\next_mi_addr0_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[26]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[26]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_6__2_n_0\
    );
\next_mi_addr0_carry__1_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[25]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[25]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_7__2_n_0\
    );
\next_mi_addr0_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[10]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[10]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_1__2_n_0\
    );
\next_mi_addr0_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[16]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[16]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_2__2_n_0\
    );
\next_mi_addr0_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[15]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[15]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_3__2_n_0\
    );
\next_mi_addr0_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[14]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[14]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_4__2_n_0\
    );
\next_mi_addr0_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[13]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[13]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_5__2_n_0\
    );
\next_mi_addr0_carry_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[12]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[12]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_6__2_n_0\
    );
\next_mi_addr0_carry_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[11]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[11]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_7__2_n_0\
    );
\next_mi_addr0_carry_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F7575757F7F7F"
    )
        port map (
      I0 => size_mask_q(2),
      I1 => \next_mi_addr_reg_n_0_[10]\,
      I2 => \USE_BURSTS.cmd_queue_n_94\,
      I3 => \masked_addr_q_reg_n_0_[10]\,
      I4 => \USE_BURSTS.cmd_queue_n_93\,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => \next_mi_addr0_carry_i_8__2_n_0\
    );
\next_mi_addr0_carry_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[9]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[9]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_9__2_n_0\
    );
\next_mi_addr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2A2A2808080"
    )
        port map (
      I0 => \^din\(10),
      I1 => \USE_BURSTS.cmd_queue_n_94\,
      I2 => \next_mi_addr_reg_n_0_[2]\,
      I3 => \masked_addr_q_reg_n_0_[2]\,
      I4 => \USE_BURSTS.cmd_queue_n_93\,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      O => pre_mi_addr(2)
    );
\next_mi_addr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[3]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      I2 => \USE_BURSTS.cmd_queue_n_93\,
      I3 => \masked_addr_q_reg_n_0_[3]\,
      I4 => \USE_BURSTS.cmd_queue_n_94\,
      I5 => \next_mi_addr_reg_n_0_[3]\,
      O => pre_mi_addr(3)
    );
\next_mi_addr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[4]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      I2 => \USE_BURSTS.cmd_queue_n_93\,
      I3 => \masked_addr_q_reg_n_0_[4]\,
      I4 => \USE_BURSTS.cmd_queue_n_94\,
      I5 => \next_mi_addr_reg_n_0_[4]\,
      O => pre_mi_addr(4)
    );
\next_mi_addr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[5]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      I2 => \USE_BURSTS.cmd_queue_n_93\,
      I3 => \masked_addr_q_reg_n_0_[5]\,
      I4 => \USE_BURSTS.cmd_queue_n_94\,
      I5 => \next_mi_addr_reg_n_0_[5]\,
      O => pre_mi_addr(5)
    );
\next_mi_addr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[6]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      I2 => \USE_BURSTS.cmd_queue_n_93\,
      I3 => \masked_addr_q_reg_n_0_[6]\,
      I4 => \USE_BURSTS.cmd_queue_n_94\,
      I5 => \next_mi_addr_reg_n_0_[6]\,
      O => pre_mi_addr(6)
    );
\next_mi_addr[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[7]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[7]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr[7]_i_1__2_n_0\
    );
\next_mi_addr[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      I1 => \USE_BURSTS.cmd_queue_n_93\,
      I2 => \masked_addr_q_reg_n_0_[8]\,
      I3 => \USE_BURSTS.cmd_queue_n_94\,
      I4 => \next_mi_addr_reg_n_0_[8]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr[8]_i_1__2_n_0\
    );
\next_mi_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_14,
      Q => \next_mi_addr_reg_n_0_[10]\,
      R => SR(0)
    );
\next_mi_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_13,
      Q => \next_mi_addr_reg_n_0_[11]\,
      R => SR(0)
    );
\next_mi_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_12,
      Q => \next_mi_addr_reg_n_0_[12]\,
      R => SR(0)
    );
\next_mi_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_11,
      Q => \next_mi_addr_reg_n_0_[13]\,
      R => SR(0)
    );
\next_mi_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_10,
      Q => \next_mi_addr_reg_n_0_[14]\,
      R => SR(0)
    );
\next_mi_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_9,
      Q => \next_mi_addr_reg_n_0_[15]\,
      R => SR(0)
    );
\next_mi_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_8,
      Q => \next_mi_addr_reg_n_0_[16]\,
      R => SR(0)
    );
\next_mi_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_15\,
      Q => \next_mi_addr_reg_n_0_[17]\,
      R => SR(0)
    );
\next_mi_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_14\,
      Q => \next_mi_addr_reg_n_0_[18]\,
      R => SR(0)
    );
\next_mi_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_13\,
      Q => \next_mi_addr_reg_n_0_[19]\,
      R => SR(0)
    );
\next_mi_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_12\,
      Q => \next_mi_addr_reg_n_0_[20]\,
      R => SR(0)
    );
\next_mi_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_11\,
      Q => \next_mi_addr_reg_n_0_[21]\,
      R => SR(0)
    );
\next_mi_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_10\,
      Q => \next_mi_addr_reg_n_0_[22]\,
      R => SR(0)
    );
\next_mi_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_9\,
      Q => \next_mi_addr_reg_n_0_[23]\,
      R => SR(0)
    );
\next_mi_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_8\,
      Q => \next_mi_addr_reg_n_0_[24]\,
      R => SR(0)
    );
\next_mi_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_15\,
      Q => \next_mi_addr_reg_n_0_[25]\,
      R => SR(0)
    );
\next_mi_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_14\,
      Q => \next_mi_addr_reg_n_0_[26]\,
      R => SR(0)
    );
\next_mi_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_13\,
      Q => \next_mi_addr_reg_n_0_[27]\,
      R => SR(0)
    );
\next_mi_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_12\,
      Q => \next_mi_addr_reg_n_0_[28]\,
      R => SR(0)
    );
\next_mi_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_11\,
      Q => \next_mi_addr_reg_n_0_[29]\,
      R => SR(0)
    );
\next_mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(2),
      Q => \next_mi_addr_reg_n_0_[2]\,
      R => SR(0)
    );
\next_mi_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_10\,
      Q => \next_mi_addr_reg_n_0_[30]\,
      R => SR(0)
    );
\next_mi_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_9\,
      Q => \next_mi_addr_reg_n_0_[31]\,
      R => SR(0)
    );
\next_mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(3),
      Q => \next_mi_addr_reg_n_0_[3]\,
      R => SR(0)
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(4),
      Q => \next_mi_addr_reg_n_0_[4]\,
      R => SR(0)
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(5),
      Q => \next_mi_addr_reg_n_0_[5]\,
      R => SR(0)
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(6),
      Q => \next_mi_addr_reg_n_0_[6]\,
      R => SR(0)
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[7]_i_1__2_n_0\,
      Q => \next_mi_addr_reg_n_0_[7]\,
      R => SR(0)
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[8]_i_1__2_n_0\,
      Q => \next_mi_addr_reg_n_0_[8]\,
      R => SR(0)
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_15,
      Q => \next_mi_addr_reg_n_0_[9]\,
      R => SR(0)
    );
\num_transactions_q[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \num_transactions_q[0]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARLEN(7),
      I3 => S01_AXI_ARSIZE(0),
      I4 => S01_AXI_ARSIZE(1),
      O => num_transactions(0)
    );
\num_transactions_q[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_ARLEN(3),
      I1 => S01_AXI_ARLEN(4),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARLEN(5),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARLEN(6),
      O => \num_transactions_q[0]_i_2__2_n_0\
    );
\num_transactions_q[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \num_transactions_q[1]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      O => \num_transactions_q[1]_i_1__2_n_0\
    );
\num_transactions_q[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S01_AXI_ARLEN(4),
      I1 => S01_AXI_ARLEN(5),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARLEN(6),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARLEN(7),
      O => \num_transactions_q[1]_i_2__2_n_0\
    );
\num_transactions_q[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => S01_AXI_ARLEN(7),
      I1 => S01_AXI_ARSIZE(0),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARLEN(6),
      I4 => S01_AXI_ARLEN(5),
      I5 => S01_AXI_ARSIZE(2),
      O => \num_transactions_q[2]_i_1__2_n_0\
    );
\num_transactions_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => num_transactions(0),
      Q => \num_transactions_q_reg_n_0_[0]\,
      R => SR(0)
    );
\num_transactions_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[1]_i_1__2_n_0\,
      Q => \num_transactions_q_reg_n_0_[1]\,
      R => SR(0)
    );
\num_transactions_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[2]_i_1__2_n_0\,
      Q => \num_transactions_q_reg_n_0_[2]\,
      R => SR(0)
    );
\pushed_commands[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pushed_commands_reg(0),
      O => \p_0_in__2\(0)
    );
\pushed_commands[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pushed_commands_reg(1),
      I1 => pushed_commands_reg(0),
      O => \p_0_in__2\(1)
    );
\pushed_commands[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pushed_commands_reg(2),
      I1 => pushed_commands_reg(0),
      I2 => pushed_commands_reg(1),
      O => \p_0_in__2\(2)
    );
\pushed_commands[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => \out\(0),
      O => \pushed_commands[3]_i_1__2_n_0\
    );
\pushed_commands[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => pushed_commands_reg(3),
      I1 => pushed_commands_reg(1),
      I2 => pushed_commands_reg(0),
      I3 => pushed_commands_reg(2),
      O => \p_0_in__2\(3)
    );
\pushed_commands_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \p_0_in__2\(0),
      Q => pushed_commands_reg(0),
      R => \pushed_commands[3]_i_1__2_n_0\
    );
\pushed_commands_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \p_0_in__2\(1),
      Q => pushed_commands_reg(1),
      R => \pushed_commands[3]_i_1__2_n_0\
    );
\pushed_commands_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \p_0_in__2\(2),
      Q => pushed_commands_reg(2),
      R => \pushed_commands[3]_i_1__2_n_0\
    );
\pushed_commands_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \p_0_in__2\(3),
      Q => pushed_commands_reg(3),
      R => \pushed_commands[3]_i_1__2_n_0\
    );
\si_full_size_q_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S01_AXI_ARSIZE(0),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARSIZE(2),
      O => \si_full_size_q_i_1__2_n_0\
    );
si_full_size_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \si_full_size_q_i_1__2_n_0\,
      Q => si_full_size_q,
      R => SR(0)
    );
\size_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => '1',
      Q => size_mask_q(2),
      R => SR(0)
    );
\split_addr_mask_q[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => S01_AXI_ARSIZE(0),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARSIZE(2),
      O => \split_addr_mask_q[0]_i_1__2_n_0\
    );
\split_addr_mask_q[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S01_AXI_ARSIZE(1),
      I1 => S01_AXI_ARSIZE(2),
      O => \split_addr_mask_q[1]_i_1__2_n_0\
    );
\split_addr_mask_q[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => S01_AXI_ARSIZE(2),
      I1 => S01_AXI_ARSIZE(0),
      I2 => S01_AXI_ARSIZE(1),
      O => \split_addr_mask_q[2]_i_1__2_n_0\
    );
\split_addr_mask_q[3]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S01_AXI_ARSIZE(2),
      O => \split_addr_mask_q[3]_i_1__2_n_0\
    );
\split_addr_mask_q[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => S01_AXI_ARSIZE(1),
      I1 => S01_AXI_ARSIZE(0),
      I2 => S01_AXI_ARSIZE(2),
      O => \split_addr_mask_q[4]_i_1__2_n_0\
    );
\split_addr_mask_q[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S01_AXI_ARSIZE(2),
      I1 => S01_AXI_ARSIZE(1),
      O => \split_addr_mask_q[5]_i_1__2_n_0\
    );
\split_addr_mask_q[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => S01_AXI_ARSIZE(2),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARSIZE(0),
      O => \split_addr_mask_q[6]_i_1__2_n_0\
    );
\split_addr_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[0]_i_1__2_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[1]_i_1__2_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[2]_i_1__2_n_0\,
      Q => \^din\(10),
      R => SR(0)
    );
\split_addr_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[3]_i_1__2_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[3]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[4]_i_1__2_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[4]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[5]_i_1__2_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[5]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[6]_i_1__2_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[6]\,
      R => SR(0)
    );
split_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => cmd_split_i,
      Q => split_ongoing,
      R => SR(0)
    );
\unalignment_addr_q[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => S01_AXI_ARADDR(2),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARSIZE(2),
      O => unalignment_addr(0)
    );
\unalignment_addr_q[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_ARADDR(3),
      I1 => S01_AXI_ARSIZE(2),
      O => unalignment_addr(1)
    );
\unalignment_addr_q[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => S01_AXI_ARADDR(4),
      I1 => S01_AXI_ARSIZE(1),
      I2 => S01_AXI_ARSIZE(0),
      I3 => S01_AXI_ARSIZE(2),
      O => unalignment_addr(2)
    );
\unalignment_addr_q[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S01_AXI_ARADDR(5),
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARSIZE(1),
      O => unalignment_addr(3)
    );
\unalignment_addr_q[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => S01_AXI_ARADDR(6),
      I1 => S01_AXI_ARSIZE(2),
      I2 => S01_AXI_ARSIZE(1),
      I3 => S01_AXI_ARSIZE(0),
      O => unalignment_addr(4)
    );
\unalignment_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(0),
      Q => \unalignment_addr_q_reg_n_0_[0]\,
      R => SR(0)
    );
\unalignment_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(1),
      Q => \unalignment_addr_q_reg_n_0_[1]\,
      R => SR(0)
    );
\unalignment_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(2),
      Q => \unalignment_addr_q_reg_n_0_[2]\,
      R => SR(0)
    );
\unalignment_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(3),
      Q => \unalignment_addr_q_reg_n_0_[3]\,
      R => SR(0)
    );
\unalignment_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(4),
      Q => \unalignment_addr_q_reg_n_0_[4]\,
      R => SR(0)
    );
\wrap_need_to_split_q_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \wrap_need_to_split_q_i_2__2_n_0\,
      I1 => \wrap_need_to_split_q_i_3__2_n_0\,
      I2 => S01_AXI_ARBURST(1),
      I3 => S01_AXI_ARBURST(0),
      I4 => \legal_wrap_len_q_i_1__2_n_0\,
      O => wrap_need_to_split
    );
\wrap_need_to_split_q_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFF2FFF2"
    )
        port map (
      I0 => S01_AXI_ARADDR(2),
      I1 => \masked_addr_q[2]_i_2__2_n_0\,
      I2 => wrap_unaligned_len(1),
      I3 => wrap_unaligned_len(2),
      I4 => S01_AXI_ARADDR(5),
      I5 => \masked_addr_q[5]_i_2__2_n_0\,
      O => \wrap_need_to_split_q_i_2__2_n_0\
    );
\wrap_need_to_split_q_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => wrap_unaligned_len(6),
      I1 => S01_AXI_ARADDR(9),
      I2 => \masked_addr_q[9]_i_2__2_n_0\,
      I3 => wrap_unaligned_len(4),
      I4 => S01_AXI_ARADDR(7),
      I5 => \masked_addr_q[7]_i_2__2_n_0\,
      O => \wrap_need_to_split_q_i_3__2_n_0\
    );
wrap_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_need_to_split,
      Q => wrap_need_to_split_q,
      R => SR(0)
    );
\wrap_rest_len[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      O => \wrap_rest_len[0]_i_1__2_n_0\
    );
\wrap_rest_len[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      O => \wrap_rest_len[1]_i_1__2_n_0\
    );
\wrap_rest_len[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      O => \wrap_rest_len[2]_i_1__2_n_0\
    );
\wrap_rest_len[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      O => \wrap_rest_len[3]_i_1__2_n_0\
    );
\wrap_rest_len[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      O => \wrap_rest_len[4]_i_1__2_n_0\
    );
\wrap_rest_len[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[5]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I5 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      O => \wrap_rest_len[5]_i_1__2_n_0\
    );
\wrap_rest_len[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[6]\,
      I1 => \wrap_rest_len[7]_i_2__2_n_0\,
      O => \wrap_rest_len[6]_i_1__2_n_0\
    );
\wrap_rest_len[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[7]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[6]\,
      I2 => \wrap_rest_len[7]_i_2__2_n_0\,
      O => \wrap_rest_len[7]_i_1__2_n_0\
    );
\wrap_rest_len[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I5 => \wrap_unaligned_len_q_reg_n_0_[5]\,
      O => \wrap_rest_len[7]_i_2__2_n_0\
    );
\wrap_rest_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[0]_i_1__2_n_0\,
      Q => \wrap_rest_len_reg_n_0_[0]\,
      R => SR(0)
    );
\wrap_rest_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[1]_i_1__2_n_0\,
      Q => \wrap_rest_len_reg_n_0_[1]\,
      R => SR(0)
    );
\wrap_rest_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[2]_i_1__2_n_0\,
      Q => \wrap_rest_len_reg_n_0_[2]\,
      R => SR(0)
    );
\wrap_rest_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[3]_i_1__2_n_0\,
      Q => \wrap_rest_len_reg_n_0_[3]\,
      R => SR(0)
    );
\wrap_rest_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[4]_i_1__2_n_0\,
      Q => \wrap_rest_len_reg_n_0_[4]\,
      R => SR(0)
    );
\wrap_rest_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[5]_i_1__2_n_0\,
      Q => \wrap_rest_len_reg_n_0_[5]\,
      R => SR(0)
    );
\wrap_rest_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[6]_i_1__2_n_0\,
      Q => \wrap_rest_len_reg_n_0_[6]\,
      R => SR(0)
    );
\wrap_rest_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[7]_i_1__2_n_0\,
      Q => \wrap_rest_len_reg_n_0_[7]\,
      R => SR(0)
    );
\wrap_unaligned_len_q[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S01_AXI_ARADDR(2),
      I1 => \masked_addr_q[2]_i_2__2_n_0\,
      O => wrap_unaligned_len(0)
    );
\wrap_unaligned_len_q[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S01_AXI_ARADDR(3),
      I1 => \masked_addr_q[3]_i_2__2_n_0\,
      I2 => S01_AXI_ARSIZE(2),
      O => wrap_unaligned_len(1)
    );
\wrap_unaligned_len_q[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A808"
    )
        port map (
      I0 => S01_AXI_ARADDR(4),
      I1 => \masked_addr_q[8]_i_2__2_n_0\,
      I2 => S01_AXI_ARSIZE(2),
      I3 => S01_AXI_ARSIZE(1),
      I4 => S01_AXI_ARSIZE(0),
      I5 => S01_AXI_ARLEN(0),
      O => wrap_unaligned_len(2)
    );
\wrap_unaligned_len_q[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_ARADDR(5),
      I1 => \masked_addr_q[5]_i_2__2_n_0\,
      O => wrap_unaligned_len(3)
    );
\wrap_unaligned_len_q[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => \num_transactions_q[0]_i_2__2_n_0\,
      I3 => S01_AXI_ARADDR(6),
      O => wrap_unaligned_len(4)
    );
\wrap_unaligned_len_q[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_ARADDR(7),
      I1 => \masked_addr_q[7]_i_2__2_n_0\,
      O => wrap_unaligned_len(5)
    );
\wrap_unaligned_len_q[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2__2_n_0\,
      I1 => S01_AXI_ARSIZE(2),
      I2 => \masked_addr_q[8]_i_3__2_n_0\,
      I3 => S01_AXI_ARADDR(8),
      O => wrap_unaligned_len(6)
    );
\wrap_unaligned_len_q[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S01_AXI_ARADDR(9),
      I1 => \masked_addr_q[9]_i_2__2_n_0\,
      O => wrap_unaligned_len(7)
    );
\wrap_unaligned_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(0),
      Q => \wrap_unaligned_len_q_reg_n_0_[0]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(1),
      Q => \wrap_unaligned_len_q_reg_n_0_[1]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(2),
      Q => \wrap_unaligned_len_q_reg_n_0_[2]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(3),
      Q => \wrap_unaligned_len_q_reg_n_0_[3]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(4),
      Q => \wrap_unaligned_len_q_reg_n_0_[4]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(5),
      Q => \wrap_unaligned_len_q_reg_n_0_[5]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(6),
      Q => \wrap_unaligned_len_q_reg_n_0_[6]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(7),
      Q => \wrap_unaligned_len_q_reg_n_0_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    S_AXI_AREADY_I_reg_0 : out STD_LOGIC;
    S00_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : out STD_LOGIC;
    empty_fwft_i_reg : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC;
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    command_ongoing_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.s_ready_i_reg[0]\ : out STD_LOGIC;
    S00_AXI_RREADY_0 : out STD_LOGIC;
    \S_AXI_AQOS_Q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    S00_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_RVALID_0 : in STD_LOGIC;
    S00_AXI_RVALID_1 : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    S00_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    command_ongoing_reg_2 : in STD_LOGIC;
    command_ongoing_reg_3 : in STD_LOGIC;
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \S00_AXI_RDATA[31]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word : in STD_LOGIC;
    \current_word_1[2]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.any_grant_i_6\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_6_0\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.last_rr_hot_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_4\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[44]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_arbiter.m_mesg_i_reg[43]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    S_AXI_ALOCK_Q_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_mesg_i_reg[47]\ : in STD_LOGIC;
    f_mux_return0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sc_sf_araddr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gen_arbiter.m_mesg_i_reg[57]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[56]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[51]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.m_mesg_i_reg[61]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.m_mesg_i_reg[65]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0__xdcDup__1\ : entity is "axi_interconnect_v1_7_15_a_downsizer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0__xdcDup__1\ is
  signal \S_AXI_AADDR_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[9]\ : STD_LOGIC;
  signal S_AXI_ABURST_Q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \S_AXI_ACACHE_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_ACACHE_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_ACACHE_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_ACACHE_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal S_AXI_ALOCK_Q : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \S_AXI_APROT_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_APROT_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_APROT_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \^s_axi_aready_i_reg_0\ : STD_LOGIC;
  signal S_AXI_ASIZE_Q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_BURSTS.cmd_queue_n_14\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_84\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_87\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_88\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_89\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_90\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_91\ : STD_LOGIC;
  signal access_is_fix : STD_LOGIC;
  signal access_is_fix_q : STD_LOGIC;
  signal access_is_incr : STD_LOGIC;
  signal access_is_incr_q : STD_LOGIC;
  signal access_is_wrap : STD_LOGIC;
  signal access_is_wrap_q : STD_LOGIC;
  signal cmd_mask_q : STD_LOGIC;
  signal \cmd_mask_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[2]\ : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal cmd_split_i : STD_LOGIC;
  signal command_ongoing : STD_LOGIC;
  signal \downsized_len_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \downsized_len_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \fifo_gen_inst_i_12__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_14__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_15__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_16__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_17__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_18__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_19__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_26__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_27__1_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_28__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_29__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_30__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_31__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_33__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_34__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_35__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_36__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_37__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_38__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_39__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_40__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_41__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_42__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_43__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_46__1_n_0\ : STD_LOGIC;
  signal fifo_gen_inst_i_47_n_0 : STD_LOGIC;
  signal \fifo_gen_inst_i_48__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_49__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_50__1_n_0\ : STD_LOGIC;
  signal fifo_gen_inst_i_51_n_0 : STD_LOGIC;
  signal \fifo_gen_inst_i_52__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_53__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_54__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_55__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_56__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_57__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_58__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_59__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_62__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_63__0_n_0\ : STD_LOGIC;
  signal \fifo_gen_inst_i_64__0_n_0\ : STD_LOGIC;
  signal fix_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \fix_len_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \fix_len_q_reg_n_0_[4]\ : STD_LOGIC;
  signal fix_need_to_split : STD_LOGIC;
  signal fix_need_to_split_q : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[13]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[14]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[17]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[18]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[19]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[21]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[22]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[25]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[26]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[27]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[29]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[30]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[32]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[33]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[34]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[35]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[47]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[57]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.m_mesg_i[9]_i_2_n_0\ : STD_LOGIC;
  signal incr_need_to_split : STD_LOGIC;
  signal incr_need_to_split_q : STD_LOGIC;
  signal legal_wrap_len_q : STD_LOGIC;
  signal \legal_wrap_len_q_i_1__0_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_2__0_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_3__0_n_0\ : STD_LOGIC;
  signal \legal_wrap_len_q_i_4__0_n_0\ : STD_LOGIC;
  signal masked_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \masked_addr_q[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[10]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[11]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[12]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[13]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[14]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[15]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[16]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[17]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[18]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[19]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[20]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[21]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[22]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[23]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[24]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[25]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[26]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[27]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[28]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[29]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[30]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[31]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[8]\ : STD_LOGIC;
  signal \masked_addr_q_reg_n_0_[9]\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry_i_9__0_n_0\ : STD_LOGIC;
  signal next_mi_addr0_carry_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_n_1 : STD_LOGIC;
  signal next_mi_addr0_carry_n_10 : STD_LOGIC;
  signal next_mi_addr0_carry_n_11 : STD_LOGIC;
  signal next_mi_addr0_carry_n_12 : STD_LOGIC;
  signal next_mi_addr0_carry_n_13 : STD_LOGIC;
  signal next_mi_addr0_carry_n_14 : STD_LOGIC;
  signal next_mi_addr0_carry_n_15 : STD_LOGIC;
  signal next_mi_addr0_carry_n_2 : STD_LOGIC;
  signal next_mi_addr0_carry_n_3 : STD_LOGIC;
  signal next_mi_addr0_carry_n_4 : STD_LOGIC;
  signal next_mi_addr0_carry_n_5 : STD_LOGIC;
  signal next_mi_addr0_carry_n_6 : STD_LOGIC;
  signal next_mi_addr0_carry_n_7 : STD_LOGIC;
  signal next_mi_addr0_carry_n_8 : STD_LOGIC;
  signal next_mi_addr0_carry_n_9 : STD_LOGIC;
  signal \next_mi_addr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal num_transactions : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \num_transactions_q[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \num_transactions_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_transactions_q[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \num_transactions_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_transactions_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \num_transactions_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \num_transactions_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pre_mi_addr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \pushed_commands[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pushed_commands_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pushed_new_cmd : STD_LOGIC;
  signal sc_sf_arqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal si_full_size_q : STD_LOGIC;
  signal \si_full_size_q_i_1__0_n_0\ : STD_LOGIC;
  signal size_mask_q : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \split_addr_mask_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[6]\ : STD_LOGIC;
  signal split_ongoing : STD_LOGIC;
  signal unalignment_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \unalignment_addr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \unalignment_addr_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \unalignment_addr_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \unalignment_addr_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \unalignment_addr_q_reg_n_0_[4]\ : STD_LOGIC;
  signal wrap_need_to_split : STD_LOGIC;
  signal wrap_need_to_split_q : STD_LOGIC;
  signal \wrap_need_to_split_q_i_2__0_n_0\ : STD_LOGIC;
  signal \wrap_need_to_split_q_i_3__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrap_rest_len_reg_n_0_[7]\ : STD_LOGIC;
  signal wrap_unaligned_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wrap_unaligned_len_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrap_unaligned_len_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_next_mi_addr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_next_mi_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \access_is_fix_q_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \access_is_incr_q_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \access_is_wrap_q_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \cmd_mask_q[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \cmd_mask_q[1]_i_2__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \cmd_mask_q[2]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \downsized_len_q[0]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \downsized_len_q[1]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \downsized_len_q[3]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \downsized_len_q[5]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_14__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_27__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_29__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_35__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_46__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_50__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_53__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_58__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_64__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \fix_len_q[0]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \fix_len_q[2]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \fix_len_q[3]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \fix_len_q[4]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \fix_need_to_split_q_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[47]_i_2__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[10]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[11]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[12]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[13]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[14]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[15]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[16]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[17]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[18]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[19]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[20]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[21]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[22]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[23]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[24]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[25]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[26]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[27]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[28]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[29]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[30]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[31]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[32]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[33]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[34]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[35]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[36]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[37]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[38]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[39]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[40]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[41]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[43]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[49]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[50]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[51]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[58]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[59]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[60]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[61]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[62]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[63]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[64]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[65]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[6]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[8]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[9]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \legal_wrap_len_q_i_2__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \legal_wrap_len_q_i_3__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \masked_addr_q[0]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \masked_addr_q[11]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \masked_addr_q[14]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \masked_addr_q[2]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \masked_addr_q[3]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \masked_addr_q[5]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \masked_addr_q[6]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \masked_addr_q[6]_i_2__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_2__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_3__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \masked_addr_q[9]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \num_transactions_q[0]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \num_transactions_q[1]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \pushed_commands[1]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \pushed_commands[2]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \pushed_commands[3]_i_2__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \si_full_size_q_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \split_addr_mask_q[0]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \split_addr_mask_q[1]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \split_addr_mask_q[2]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \split_addr_mask_q[3]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \split_addr_mask_q[4]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \split_addr_mask_q[5]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \split_addr_mask_q[6]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \unalignment_addr_q[0]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \unalignment_addr_q[2]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \unalignment_addr_q[3]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \unalignment_addr_q[4]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \wrap_need_to_split_q_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \wrap_rest_len[0]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \wrap_rest_len[1]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \wrap_rest_len[2]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \wrap_rest_len[3]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \wrap_rest_len[4]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \wrap_rest_len[6]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \wrap_rest_len[7]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[0]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[1]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[3]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[4]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[5]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[6]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[7]_i_1__0\ : label is "soft_lutpair255";
begin
  S_AXI_AREADY_I_reg_0 <= \^s_axi_aready_i_reg_0\;
\S_AXI_AADDR_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(0),
      Q => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(10),
      Q => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(11),
      Q => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(12),
      Q => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(13),
      Q => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(14),
      Q => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(15),
      Q => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(16),
      Q => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(17),
      Q => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(18),
      Q => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(19),
      Q => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(1),
      Q => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(20),
      Q => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(21),
      Q => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(22),
      Q => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(23),
      Q => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(24),
      Q => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(25),
      Q => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(26),
      Q => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(27),
      Q => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(28),
      Q => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(29),
      Q => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(2),
      Q => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(30),
      Q => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(31),
      Q => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(3),
      Q => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(4),
      Q => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(5),
      Q => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(6),
      Q => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(7),
      Q => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(8),
      Q => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(9),
      Q => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      R => '0'
    );
\S_AXI_ABURST_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARBURST(0),
      Q => S_AXI_ABURST_Q(0),
      R => '0'
    );
\S_AXI_ABURST_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARBURST(1),
      Q => S_AXI_ABURST_Q(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARCACHE(0),
      Q => \S_AXI_ACACHE_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARCACHE(1),
      Q => \S_AXI_ACACHE_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARCACHE(2),
      Q => \S_AXI_ACACHE_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARCACHE(3),
      Q => \S_AXI_ACACHE_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARLEN(0),
      Q => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARLEN(1),
      Q => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARLEN(2),
      Q => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARLEN(3),
      Q => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARLEN(4),
      Q => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARLEN(5),
      Q => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARLEN(6),
      Q => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARLEN(7),
      Q => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_ALOCK_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARLOCK(0),
      Q => S_AXI_ALOCK_Q(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARPROT(0),
      Q => \S_AXI_APROT_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_APROT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARPROT(1),
      Q => \S_AXI_APROT_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_APROT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARPROT(2),
      Q => \S_AXI_APROT_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_AQOS_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARQOS(0),
      Q => sc_sf_arqos(0),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARQOS(1),
      Q => sc_sf_arqos(1),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARQOS(2),
      Q => sc_sf_arqos(2),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_ARQOS(3),
      Q => sc_sf_arqos(3),
      R => '0'
    );
S_AXI_AREADY_I_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => S_AXI_AREADY_I_reg_1,
      Q => \^s_axi_aready_i_reg_0\,
      R => SR(0)
    );
\S_AXI_ASIZE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARSIZE(0),
      Q => S_AXI_ASIZE_Q(0),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARSIZE(1),
      Q => S_AXI_ASIZE_Q(1),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARSIZE(2),
      Q => S_AXI_ASIZE_Q(2),
      R => '0'
    );
\USE_BURSTS.cmd_queue\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => \^s_axi_aready_i_reg_0\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => Q(1 downto 0),
      S00_AXI_ARVALID => S00_AXI_ARVALID,
      S00_AXI_RDATA(63 downto 0) => S00_AXI_RDATA(63 downto 0),
      \S00_AXI_RDATA[31]\(33 downto 0) => \S00_AXI_RDATA[31]\(33 downto 0),
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_RREADY_0 => S00_AXI_RREADY_0,
      S00_AXI_RRESP(1 downto 0) => S00_AXI_RRESP(1 downto 0),
      S00_AXI_RVALID => S00_AXI_RVALID,
      S00_AXI_RVALID_0 => S00_AXI_RVALID_0,
      S00_AXI_RVALID_1 => S00_AXI_RVALID_1,
      SR(0) => SR(0),
      S_AXI_AREADY_I_reg => \USE_BURSTS.cmd_queue_n_14\,
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => \USE_BURSTS.cmd_queue_n_91\,
      access_is_wrap_q => access_is_wrap_q,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg(0) => cmd_push_block_reg_0(0),
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg_0,
      command_ongoing_reg_0 => command_ongoing_reg_1,
      command_ongoing_reg_1 => command_ongoing_reg_2,
      command_ongoing_reg_2 => command_ongoing_reg_3,
      \current_word_1[2]_i_2\(2 downto 0) => \current_word_1[2]_i_2\(2 downto 0),
      din(0) => cmd_split_i,
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0(0) => empty_fwft_i_reg_0(0),
      \fifo_gen_inst_i_22__0\(3 downto 0) => \pushed_commands_reg__0\(3 downto 0),
      \fifo_gen_inst_i_44__0\(3) => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      \fifo_gen_inst_i_44__0\(2) => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      \fifo_gen_inst_i_44__0\(1) => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      \fifo_gen_inst_i_44__0\(0) => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      \fifo_gen_inst_i_62__0\(2) => \num_transactions_q_reg_n_0_[2]\,
      \fifo_gen_inst_i_62__0\(1) => \num_transactions_q_reg_n_0_[1]\,
      \fifo_gen_inst_i_62__0\(0) => \num_transactions_q_reg_n_0_[0]\,
      first_word => first_word,
      fix_need_to_split_q => fix_need_to_split_q,
      fix_need_to_split_q_reg => \USE_BURSTS.cmd_queue_n_88\,
      \gen_arbiter.any_grant_i_4\ => \gen_arbiter.any_grant_i_4\,
      \gen_arbiter.any_grant_i_6\ => \gen_arbiter.any_grant_i_6\,
      \gen_arbiter.any_grant_i_6_0\ => \gen_arbiter.any_grant_i_6_0\,
      \gen_arbiter.last_rr_hot_reg[0]\(0) => \gen_arbiter.last_rr_hot_reg[0]\(0),
      \gen_arbiter.m_mesg_i_reg[42]\ => \fifo_gen_inst_i_30__0_n_0\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \fifo_gen_inst_i_28__0_n_0\,
      \gen_arbiter.qual_reg_reg[0]\ => \gen_arbiter.qual_reg_reg[0]\,
      \gen_arbiter.s_ready_i_reg[0]\(0) => pushed_new_cmd,
      \gen_arbiter.s_ready_i_reg[0]_0\ => \gen_arbiter.s_ready_i_reg[0]\,
      \goreg_dm.dout_i_reg[19]\ => \goreg_dm.dout_i_reg[19]\,
      \goreg_dm.dout_i_reg[25]\ => \goreg_dm.dout_i_reg[25]\,
      \gpr1.dout_i_reg[15]\ => \split_addr_mask_q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]_0\(12) => \cmd_mask_q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]_0\(11) => \cmd_mask_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]_0\(10) => \cmd_mask_q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_0\(9) => \fifo_gen_inst_i_12__0_n_0\,
      \gpr1.dout_i_reg[15]_0\(8) => \fifo_gen_inst_i_14__0_n_0\,
      \gpr1.dout_i_reg[15]_0\(7) => \fifo_gen_inst_i_15__0_n_0\,
      \gpr1.dout_i_reg[15]_0\(6) => \fifo_gen_inst_i_16__0_n_0\,
      \gpr1.dout_i_reg[15]_0\(5) => \fifo_gen_inst_i_17__0_n_0\,
      \gpr1.dout_i_reg[15]_0\(4) => \fifo_gen_inst_i_18__0_n_0\,
      \gpr1.dout_i_reg[15]_0\(3) => \fifo_gen_inst_i_19__0_n_0\,
      \gpr1.dout_i_reg[15]_0\(2 downto 0) => S_AXI_ASIZE_Q(2 downto 0),
      \gpr1.dout_i_reg[15]_1\(2) => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]_1\(1) => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]_1\(0) => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_2\ => \split_addr_mask_q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_3\ => \split_addr_mask_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[1]\ => \fifo_gen_inst_i_26__0_n_0\,
      \gpr1.dout_i_reg[1]_0\(1) => \wrap_unaligned_len_q_reg_n_0_[6]\,
      \gpr1.dout_i_reg[1]_0\(0) => \wrap_unaligned_len_q_reg_n_0_[5]\,
      incr_need_to_split_q => incr_need_to_split_q,
      \interconnect_aresetn_pipe_reg[2]\ => \USE_BURSTS.cmd_queue_n_84\,
      \out\(0) => \out\(0),
      p_1_in(63 downto 0) => p_1_in(63 downto 0),
      \pushed_commands_reg[2]\ => \USE_BURSTS.cmd_queue_n_89\,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      si_full_size_q => si_full_size_q,
      size_mask_q(0) => size_mask_q(2),
      split_ongoing => split_ongoing,
      split_ongoing_reg => \USE_BURSTS.cmd_queue_n_90\,
      wrap_need_to_split_q => wrap_need_to_split_q,
      wrap_need_to_split_q_reg => \USE_BURSTS.cmd_queue_n_87\
    );
\access_is_fix_q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S00_AXI_ARBURST(0),
      I1 => S00_AXI_ARBURST(1),
      O => access_is_fix
    );
access_is_fix_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_fix,
      Q => access_is_fix_q,
      R => SR(0)
    );
\access_is_incr_q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_ARBURST(0),
      I1 => S00_AXI_ARBURST(1),
      O => access_is_incr
    );
access_is_incr_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_incr,
      Q => access_is_incr_q,
      R => SR(0)
    );
\access_is_wrap_q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_ARBURST(1),
      I1 => S00_AXI_ARBURST(0),
      O => access_is_wrap
    );
access_is_wrap_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_wrap,
      Q => access_is_wrap_q,
      R => SR(0)
    );
\cmd_mask_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => S00_AXI_ARLEN(0),
      I1 => S00_AXI_ARSIZE(1),
      I2 => S00_AXI_ARSIZE(0),
      I3 => S00_AXI_ARSIZE(2),
      I4 => cmd_mask_q,
      O => \cmd_mask_q[0]_i_1_n_0\
    );
\cmd_mask_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => S00_AXI_ARSIZE(1),
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARLEN(0),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARLEN(1),
      I5 => cmd_mask_q,
      O => \cmd_mask_q[1]_i_1_n_0\
    );
\cmd_mask_q[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => S00_AXI_ARBURST(0),
      I2 => S00_AXI_ARBURST(1),
      O => cmd_mask_q
    );
\cmd_mask_q[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => S00_AXI_ARBURST(1),
      I1 => S00_AXI_ARBURST(0),
      I2 => \masked_addr_q[2]_i_2__0_n_0\,
      O => \cmd_mask_q[2]_i_1__0_n_0\
    );
\cmd_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[0]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\cmd_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[1]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\cmd_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[2]_i_1__0_n_0\,
      Q => \cmd_mask_q_reg_n_0_[2]\,
      R => SR(0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_BURSTS.cmd_queue_n_84\,
      Q => cmd_push_block,
      R => '0'
    );
command_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_BURSTS.cmd_queue_n_14\,
      Q => command_ongoing,
      R => SR(0)
    );
\downsized_len_q[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => S00_AXI_ARLEN(0),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARSIZE(2),
      O => \downsized_len_q[0]_i_1__0_n_0\
    );
\downsized_len_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCAAA"
    )
        port map (
      I0 => S00_AXI_ARLEN(1),
      I1 => \masked_addr_q[3]_i_2__0_n_0\,
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARSIZE(2),
      O => \downsized_len_q[1]_i_1__0_n_0\
    );
\downsized_len_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEE2CEEECEE2"
    )
        port map (
      I0 => S00_AXI_ARLEN(2),
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARLEN(0),
      I5 => \masked_addr_q[8]_i_2__0_n_0\,
      O => \downsized_len_q[2]_i_1__0_n_0\
    );
\downsized_len_q[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0222"
    )
        port map (
      I0 => S00_AXI_ARLEN(3),
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARSIZE(0),
      I4 => \masked_addr_q[5]_i_2__0_n_0\,
      O => \downsized_len_q[3]_i_1__0_n_0\
    );
\downsized_len_q[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88BB88BB88"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => \num_transactions_q[0]_i_2__0_n_0\,
      I3 => S00_AXI_ARLEN(4),
      I4 => S00_AXI_ARSIZE(1),
      I5 => S00_AXI_ARSIZE(0),
      O => \downsized_len_q[4]_i_1__0_n_0\
    );
\downsized_len_q[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0222"
    )
        port map (
      I0 => S00_AXI_ARLEN(5),
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARSIZE(0),
      I4 => \masked_addr_q[7]_i_2__0_n_0\,
      O => \downsized_len_q[5]_i_1__0_n_0\
    );
\downsized_len_q[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88BB88BB88"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => \masked_addr_q[8]_i_3__0_n_0\,
      I3 => S00_AXI_ARLEN(6),
      I4 => S00_AXI_ARSIZE(1),
      I5 => S00_AXI_ARSIZE(0),
      O => \downsized_len_q[6]_i_1__0_n_0\
    );
\downsized_len_q[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55EA40BF15AA00"
    )
        port map (
      I0 => S00_AXI_ARSIZE(2),
      I1 => S00_AXI_ARSIZE(1),
      I2 => S00_AXI_ARSIZE(0),
      I3 => \downsized_len_q[7]_i_2__0_n_0\,
      I4 => S00_AXI_ARLEN(7),
      I5 => S00_AXI_ARLEN(6),
      O => \downsized_len_q[7]_i_1__0_n_0\
    );
\downsized_len_q[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_ARLEN(2),
      I1 => S00_AXI_ARLEN(3),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARLEN(4),
      I4 => S00_AXI_ARSIZE(0),
      I5 => S00_AXI_ARLEN(5),
      O => \downsized_len_q[7]_i_2__0_n_0\
    );
\downsized_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[0]_i_1__0_n_0\,
      Q => \downsized_len_q_reg_n_0_[0]\,
      R => SR(0)
    );
\downsized_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[1]_i_1__0_n_0\,
      Q => \downsized_len_q_reg_n_0_[1]\,
      R => SR(0)
    );
\downsized_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[2]_i_1__0_n_0\,
      Q => \downsized_len_q_reg_n_0_[2]\,
      R => SR(0)
    );
\downsized_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[3]_i_1__0_n_0\,
      Q => \downsized_len_q_reg_n_0_[3]\,
      R => SR(0)
    );
\downsized_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[4]_i_1__0_n_0\,
      Q => \downsized_len_q_reg_n_0_[4]\,
      R => SR(0)
    );
\downsized_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[5]_i_1__0_n_0\,
      Q => \downsized_len_q_reg_n_0_[5]\,
      R => SR(0)
    );
\downsized_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[6]_i_1__0_n_0\,
      Q => \downsized_len_q_reg_n_0_[6]\,
      R => SR(0)
    );
\downsized_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[7]_i_1__0_n_0\,
      Q => \downsized_len_q_reg_n_0_[7]\,
      R => SR(0)
    );
\fifo_gen_inst_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BBB222BD444DDD4"
    )
        port map (
      I0 => \fifo_gen_inst_i_26__0_n_0\,
      I1 => \fifo_gen_inst_i_27__1_n_0\,
      I2 => \fifo_gen_inst_i_28__0_n_0\,
      I3 => \fifo_gen_inst_i_29__0_n_0\,
      I4 => \fifo_gen_inst_i_30__0_n_0\,
      I5 => \fifo_gen_inst_i_31__0_n_0\,
      O => \fifo_gen_inst_i_12__0_n_0\
    );
\fifo_gen_inst_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \fifo_gen_inst_i_28__0_n_0\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[5]\,
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => \fifo_gen_inst_i_30__0_n_0\,
      O => \fifo_gen_inst_i_14__0_n_0\
    );
\fifo_gen_inst_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966696999666"
    )
        port map (
      I0 => \fifo_gen_inst_i_33__0_n_0\,
      I1 => \fifo_gen_inst_i_34__0_n_0\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I3 => \fifo_gen_inst_i_35__0_n_0\,
      I4 => \unalignment_addr_q_reg_n_0_[4]\,
      I5 => \fifo_gen_inst_i_36__0_n_0\,
      O => \fifo_gen_inst_i_15__0_n_0\
    );
\fifo_gen_inst_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559AAA9AAA655565"
    )
        port map (
      I0 => \fifo_gen_inst_i_37__0_n_0\,
      I1 => \fifo_gen_inst_i_36__0_n_0\,
      I2 => \unalignment_addr_q_reg_n_0_[3]\,
      I3 => \fifo_gen_inst_i_35__0_n_0\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I5 => \fifo_gen_inst_i_38__0_n_0\,
      O => \fifo_gen_inst_i_16__0_n_0\
    );
\fifo_gen_inst_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559AAA9AAA655565"
    )
        port map (
      I0 => \fifo_gen_inst_i_39__0_n_0\,
      I1 => \fifo_gen_inst_i_36__0_n_0\,
      I2 => \unalignment_addr_q_reg_n_0_[2]\,
      I3 => \fifo_gen_inst_i_35__0_n_0\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I5 => \fifo_gen_inst_i_40__0_n_0\,
      O => \fifo_gen_inst_i_17__0_n_0\
    );
\fifo_gen_inst_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBF404F4040BFB"
    )
        port map (
      I0 => \fifo_gen_inst_i_36__0_n_0\,
      I1 => \unalignment_addr_q_reg_n_0_[1]\,
      I2 => \fifo_gen_inst_i_35__0_n_0\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I4 => \fifo_gen_inst_i_41__0_n_0\,
      I5 => \fifo_gen_inst_i_42__0_n_0\,
      O => \fifo_gen_inst_i_18__0_n_0\
    );
\fifo_gen_inst_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F704F7F708FB0808"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \fifo_gen_inst_i_36__0_n_0\,
      I4 => \unalignment_addr_q_reg_n_0_[0]\,
      I5 => \fifo_gen_inst_i_43__0_n_0\,
      O => \fifo_gen_inst_i_19__0_n_0\
    );
\fifo_gen_inst_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \fifo_gen_inst_i_46__1_n_0\,
      I3 => fifo_gen_inst_i_47_n_0,
      I4 => \downsized_len_q_reg_n_0_[6]\,
      O => \fifo_gen_inst_i_26__0_n_0\
    );
\fifo_gen_inst_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => split_ongoing,
      I1 => wrap_need_to_split_q,
      I2 => \wrap_unaligned_len_q_reg_n_0_[6]\,
      O => \fifo_gen_inst_i_27__1_n_0\
    );
\fifo_gen_inst_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => \fifo_gen_inst_i_48__0_n_0\,
      I1 => \fifo_gen_inst_i_34__0_n_0\,
      I2 => \fifo_gen_inst_i_49__0_n_0\,
      I3 => \fifo_gen_inst_i_38__0_n_0\,
      I4 => \fifo_gen_inst_i_37__0_n_0\,
      O => \fifo_gen_inst_i_28__0_n_0\
    );
\fifo_gen_inst_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[5]\,
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => \fifo_gen_inst_i_29__0_n_0\
    );
\fifo_gen_inst_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \fifo_gen_inst_i_50__1_n_0\,
      I3 => fifo_gen_inst_i_47_n_0,
      I4 => \downsized_len_q_reg_n_0_[5]\,
      O => \fifo_gen_inst_i_30__0_n_0\
    );
\fifo_gen_inst_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF202020DF20"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => \wrap_unaligned_len_q_reg_n_0_[7]\,
      I3 => fifo_gen_inst_i_51_n_0,
      I4 => \split_addr_mask_q_reg_n_0_[2]\,
      I5 => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      O => \fifo_gen_inst_i_31__0_n_0\
    );
\fifo_gen_inst_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0BFB0BFB0000"
    )
        port map (
      I0 => \fifo_gen_inst_i_36__0_n_0\,
      I1 => \unalignment_addr_q_reg_n_0_[3]\,
      I2 => \fifo_gen_inst_i_35__0_n_0\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I4 => \fifo_gen_inst_i_38__0_n_0\,
      I5 => \fifo_gen_inst_i_37__0_n_0\,
      O => \fifo_gen_inst_i_33__0_n_0\
    );
\fifo_gen_inst_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555C0CF"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      I1 => \fifo_gen_inst_i_52__0_n_0\,
      I2 => fifo_gen_inst_i_47_n_0,
      I3 => \downsized_len_q_reg_n_0_[4]\,
      I4 => \split_addr_mask_q_reg_n_0_[2]\,
      O => \fifo_gen_inst_i_34__0_n_0\
    );
\fifo_gen_inst_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      O => \fifo_gen_inst_i_35__0_n_0\
    );
\fifo_gen_inst_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD0D"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => incr_need_to_split_q,
      I3 => split_ongoing,
      I4 => fix_need_to_split_q,
      O => \fifo_gen_inst_i_36__0_n_0\
    );
\fifo_gen_inst_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => \fifo_gen_inst_i_53__0_n_0\,
      I1 => \fifo_gen_inst_i_40__0_n_0\,
      I2 => \fifo_gen_inst_i_54__0_n_0\,
      I3 => \fifo_gen_inst_i_41__0_n_0\,
      I4 => \fifo_gen_inst_i_42__0_n_0\,
      O => \fifo_gen_inst_i_37__0_n_0\
    );
\fifo_gen_inst_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \fifo_gen_inst_i_55__0_n_0\,
      I3 => fifo_gen_inst_i_47_n_0,
      I4 => \downsized_len_q_reg_n_0_[3]\,
      O => \fifo_gen_inst_i_38__0_n_0\
    );
\fifo_gen_inst_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF774777470000"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I1 => \fifo_gen_inst_i_35__0_n_0\,
      I2 => \unalignment_addr_q_reg_n_0_[1]\,
      I3 => \fifo_gen_inst_i_36__0_n_0\,
      I4 => \fifo_gen_inst_i_41__0_n_0\,
      I5 => \fifo_gen_inst_i_42__0_n_0\,
      O => \fifo_gen_inst_i_39__0_n_0\
    );
\fifo_gen_inst_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \fifo_gen_inst_i_56__0_n_0\,
      I3 => fifo_gen_inst_i_47_n_0,
      I4 => \downsized_len_q_reg_n_0_[2]\,
      O => \fifo_gen_inst_i_40__0_n_0\
    );
\fifo_gen_inst_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \downsized_len_q_reg_n_0_[0]\,
      I1 => fifo_gen_inst_i_47_n_0,
      I2 => \fifo_gen_inst_i_57__0_n_0\,
      I3 => \split_addr_mask_q_reg_n_0_[2]\,
      I4 => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      I5 => \fifo_gen_inst_i_58__0_n_0\,
      O => \fifo_gen_inst_i_41__0_n_0\
    );
\fifo_gen_inst_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \fifo_gen_inst_i_59__0_n_0\,
      I3 => fifo_gen_inst_i_47_n_0,
      I4 => \downsized_len_q_reg_n_0_[1]\,
      O => \fifo_gen_inst_i_42__0_n_0\
    );
\fifo_gen_inst_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \fifo_gen_inst_i_57__0_n_0\,
      I3 => fifo_gen_inst_i_47_n_0,
      I4 => \downsized_len_q_reg_n_0_[0]\,
      O => \fifo_gen_inst_i_43__0_n_0\
    );
\fifo_gen_inst_i_46__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \wrap_rest_len_reg_n_0_[6]\,
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \fifo_gen_inst_i_46__1_n_0\
    );
fifo_gen_inst_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DFF"
    )
        port map (
      I0 => access_is_fix_q,
      I1 => \USE_BURSTS.cmd_queue_n_88\,
      I2 => \fifo_gen_inst_i_62__0_n_0\,
      I3 => access_is_incr_q,
      I4 => \fifo_gen_inst_i_63__0_n_0\,
      O => fifo_gen_inst_i_47_n_0
    );
\fifo_gen_inst_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \unalignment_addr_q_reg_n_0_[4]\,
      I4 => \fifo_gen_inst_i_36__0_n_0\,
      O => \fifo_gen_inst_i_48__0_n_0\
    );
\fifo_gen_inst_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \unalignment_addr_q_reg_n_0_[3]\,
      I4 => \fifo_gen_inst_i_36__0_n_0\,
      O => \fifo_gen_inst_i_49__0_n_0\
    );
\fifo_gen_inst_i_50__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \wrap_rest_len_reg_n_0_[5]\,
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \fifo_gen_inst_i_50__1_n_0\
    );
fifo_gen_inst_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555FFFF45550000"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => \wrap_rest_len_reg_n_0_[7]\,
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      I4 => fifo_gen_inst_i_47_n_0,
      I5 => \downsized_len_q_reg_n_0_[7]\,
      O => fifo_gen_inst_i_51_n_0
    );
\fifo_gen_inst_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4040"
    )
        port map (
      I0 => \wrap_rest_len_reg_n_0_[4]\,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \fix_len_q_reg_n_0_[4]\,
      I4 => fix_need_to_split_q,
      O => \fifo_gen_inst_i_52__0_n_0\
    );
\fifo_gen_inst_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \unalignment_addr_q_reg_n_0_[2]\,
      I4 => \fifo_gen_inst_i_36__0_n_0\,
      O => \fifo_gen_inst_i_53__0_n_0\
    );
\fifo_gen_inst_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \unalignment_addr_q_reg_n_0_[1]\,
      I4 => \fifo_gen_inst_i_36__0_n_0\,
      O => \fifo_gen_inst_i_54__0_n_0\
    );
\fifo_gen_inst_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00BFBF"
    )
        port map (
      I0 => \wrap_rest_len_reg_n_0_[3]\,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \fix_len_q_reg_n_0_[3]\,
      I4 => fix_need_to_split_q,
      O => \fifo_gen_inst_i_55__0_n_0\
    );
\fifo_gen_inst_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00BFBF"
    )
        port map (
      I0 => \wrap_rest_len_reg_n_0_[2]\,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \fix_len_q_reg_n_0_[2]\,
      I4 => fix_need_to_split_q,
      O => \fifo_gen_inst_i_56__0_n_0\
    );
\fifo_gen_inst_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => \fix_len_q_reg_n_0_[0]\,
      I1 => fix_need_to_split_q,
      I2 => \wrap_rest_len_reg_n_0_[0]\,
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => \fifo_gen_inst_i_57__0_n_0\
    );
\fifo_gen_inst_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F704F7F7"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => \fifo_gen_inst_i_36__0_n_0\,
      I4 => \unalignment_addr_q_reg_n_0_[0]\,
      O => \fifo_gen_inst_i_58__0_n_0\
    );
\fifo_gen_inst_i_59__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => \fix_len_q_reg_n_0_[1]\,
      I1 => fix_need_to_split_q,
      I2 => \wrap_rest_len_reg_n_0_[1]\,
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => \fifo_gen_inst_i_59__0_n_0\
    );
\fifo_gen_inst_i_62__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \USE_BURSTS.cmd_queue_n_89\,
      I4 => \fifo_gen_inst_i_64__0_n_0\,
      O => \fifo_gen_inst_i_62__0_n_0\
    );
\fifo_gen_inst_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => split_ongoing,
      I1 => legal_wrap_len_q,
      I2 => access_is_wrap_q,
      I3 => incr_need_to_split_q,
      I4 => access_is_incr_q,
      O => \fifo_gen_inst_i_63__0_n_0\
    );
\fifo_gen_inst_i_64__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => \num_transactions_q_reg_n_0_[1]\,
      I1 => \pushed_commands_reg__0\(1),
      I2 => \pushed_commands_reg__0\(3),
      I3 => access_is_incr_q,
      O => \fifo_gen_inst_i_64__0_n_0\
    );
\fix_len_q[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => S00_AXI_ARSIZE(0),
      I1 => S00_AXI_ARSIZE(1),
      I2 => S00_AXI_ARSIZE(2),
      O => fix_len(0)
    );
\fix_len_q[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S00_AXI_ARSIZE(2),
      I1 => S00_AXI_ARSIZE(1),
      I2 => S00_AXI_ARSIZE(0),
      O => fix_len(2)
    );
\fix_len_q[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_ARSIZE(1),
      I1 => S00_AXI_ARSIZE(2),
      O => fix_len(3)
    );
\fix_len_q[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S00_AXI_ARSIZE(1),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARSIZE(2),
      O => \fix_len_q[4]_i_1__0_n_0\
    );
\fix_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(0),
      Q => \fix_len_q_reg_n_0_[0]\,
      R => SR(0)
    );
\fix_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARSIZE(2),
      Q => \fix_len_q_reg_n_0_[1]\,
      R => SR(0)
    );
\fix_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(2),
      Q => \fix_len_q_reg_n_0_[2]\,
      R => SR(0)
    );
\fix_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(3),
      Q => \fix_len_q_reg_n_0_[3]\,
      R => SR(0)
    );
\fix_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \fix_len_q[4]_i_1__0_n_0\,
      Q => \fix_len_q_reg_n_0_[4]\,
      R => SR(0)
    );
\fix_need_to_split_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111000"
    )
        port map (
      I0 => S00_AXI_ARBURST(1),
      I1 => S00_AXI_ARBURST(0),
      I2 => S00_AXI_ARSIZE(0),
      I3 => S00_AXI_ARSIZE(1),
      I4 => S00_AXI_ARSIZE(2),
      O => fix_need_to_split
    );
fix_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_need_to_split,
      Q => fix_need_to_split_q,
      R => SR(0)
    );
\gen_arbiter.m_mesg_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[6]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[6]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      O => \gen_arbiter.m_mesg_i[10]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[7]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[7]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      O => \gen_arbiter.m_mesg_i[11]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[8]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[8]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      O => \gen_arbiter.m_mesg_i[12]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[9]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[9]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      O => \gen_arbiter.m_mesg_i[13]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[10]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[10]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => \gen_arbiter.m_mesg_i[14]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[11]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[11]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      O => \gen_arbiter.m_mesg_i[15]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[12]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[12]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      O => \gen_arbiter.m_mesg_i[16]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[13]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[13]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      O => \gen_arbiter.m_mesg_i[17]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[14]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[14]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      O => \gen_arbiter.m_mesg_i[18]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[15]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[15]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      O => \gen_arbiter.m_mesg_i[19]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[16]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[16]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      O => \gen_arbiter.m_mesg_i[20]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[17]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[17]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      O => \gen_arbiter.m_mesg_i[21]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[18]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[18]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      O => \gen_arbiter.m_mesg_i[22]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[19]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[19]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      O => \gen_arbiter.m_mesg_i[23]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[20]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[20]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      O => \gen_arbiter.m_mesg_i[24]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[21]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[21]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      O => \gen_arbiter.m_mesg_i[25]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[22]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[22]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      O => \gen_arbiter.m_mesg_i[26]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[23]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[23]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      O => \gen_arbiter.m_mesg_i[27]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[24]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[24]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      O => \gen_arbiter.m_mesg_i[28]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[25]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[25]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      O => \gen_arbiter.m_mesg_i[29]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[26]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[26]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      O => \gen_arbiter.m_mesg_i[30]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[27]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[27]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      O => \gen_arbiter.m_mesg_i[31]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[28]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[28]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      O => \gen_arbiter.m_mesg_i[32]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[29]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[29]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      O => \gen_arbiter.m_mesg_i[33]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[30]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[30]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      O => \gen_arbiter.m_mesg_i[34]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[31]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[31]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      O => \gen_arbiter.m_mesg_i[35]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[47]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => wrap_need_to_split_q,
      O => \gen_arbiter.m_mesg_i[47]_i_2__0_n_0\
    );
\gen_arbiter.m_mesg_i[57]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => access_is_wrap_q,
      I2 => legal_wrap_len_q,
      I3 => access_is_fix_q,
      O => \gen_arbiter.m_mesg_i[57]_i_2__0_n_0\
    );
\gen_arbiter.m_mesg_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BF808F80BF80"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[2]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      I4 => access_is_wrap_q,
      I5 => \masked_addr_q_reg_n_0_[2]\,
      O => \gen_arbiter.m_mesg_i[6]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[3]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[3]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      O => \gen_arbiter.m_mesg_i[7]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[4]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[4]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      O => \gen_arbiter.m_mesg_i[8]_i_2_n_0\
    );
\gen_arbiter.m_mesg_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[5]\,
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => \masked_addr_q_reg_n_0_[5]\,
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      O => \gen_arbiter.m_mesg_i[9]_i_2_n_0\
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[10]_i_2_n_0\,
      I1 => sc_sf_araddr(4),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(6)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[11]_i_2_n_0\,
      I1 => sc_sf_araddr(5),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(7)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[12]_i_2_n_0\,
      I1 => sc_sf_araddr(6),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(8)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[13]_i_2_n_0\,
      I1 => sc_sf_araddr(7),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(9)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[14]_i_2_n_0\,
      I1 => sc_sf_araddr(8),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(10)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[15]_i_2_n_0\,
      I1 => sc_sf_araddr(9),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(11)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[16]_i_2_n_0\,
      I1 => sc_sf_araddr(10),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(12)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[17]_i_2_n_0\,
      I1 => sc_sf_araddr(11),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(13)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[18]_i_2_n_0\,
      I1 => sc_sf_araddr(12),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(14)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[19]_i_2_n_0\,
      I1 => sc_sf_araddr(13),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(15)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[20]_i_2_n_0\,
      I1 => sc_sf_araddr(14),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(16)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[21]_i_2_n_0\,
      I1 => sc_sf_araddr(15),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(17)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[22]_i_2_n_0\,
      I1 => sc_sf_araddr(16),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(18)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[23]_i_2_n_0\,
      I1 => sc_sf_araddr(17),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(19)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[24]_i_2_n_0\,
      I1 => sc_sf_araddr(18),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(20)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[25]_i_2_n_0\,
      I1 => sc_sf_araddr(19),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(21)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[26]_i_2_n_0\,
      I1 => sc_sf_araddr(20),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(22)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[27]_i_2_n_0\,
      I1 => sc_sf_araddr(21),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(23)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[28]_i_2_n_0\,
      I1 => sc_sf_araddr(22),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(24)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[29]_i_2_n_0\,
      I1 => sc_sf_araddr(23),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(25)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[30]_i_2_n_0\,
      I1 => sc_sf_araddr(24),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(26)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[31]_i_2_n_0\,
      I1 => sc_sf_araddr(25),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(27)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[32]_i_2_n_0\,
      I1 => sc_sf_araddr(26),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(28)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[33]_i_2_n_0\,
      I1 => sc_sf_araddr(27),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(29)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[34]_i_2_n_0\,
      I1 => sc_sf_araddr(28),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(30)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[35]_i_2_n_0\,
      I1 => sc_sf_araddr(29),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(31)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \fifo_gen_inst_i_19__0_n_0\,
      I1 => \gen_arbiter.m_mesg_i_reg[44]\(3),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(32)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \fifo_gen_inst_i_18__0_n_0\,
      I1 => \gen_arbiter.m_mesg_i_reg[44]\(4),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(33)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \fifo_gen_inst_i_17__0_n_0\,
      I1 => \gen_arbiter.m_mesg_i_reg[44]\(5),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(34)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \fifo_gen_inst_i_16__0_n_0\,
      I1 => \gen_arbiter.m_mesg_i_reg[44]\(6),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(35)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \fifo_gen_inst_i_15__0_n_0\,
      I1 => \gen_arbiter.m_mesg_i_reg[44]\(7),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(36)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \fifo_gen_inst_i_14__0_n_0\,
      I1 => \gen_arbiter.m_mesg_i_reg[44]\(8),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(37)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0069696969"
    )
        port map (
      I0 => \USE_BURSTS.cmd_queue_n_87\,
      I1 => \fifo_gen_inst_i_26__0_n_0\,
      I2 => \fifo_gen_inst_i_27__1_n_0\,
      I3 => \gen_arbiter.m_mesg_i_reg[42]\,
      I4 => \gen_arbiter.m_mesg_i_reg[42]_0\,
      I5 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(38)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \fifo_gen_inst_i_12__0_n_0\,
      I1 => \gen_arbiter.m_mesg_i_reg[44]\(9),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(39)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0008888"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => S_AXI_ASIZE_Q(0),
      I2 => \gen_arbiter.m_mesg_i_reg[44]\(10),
      I3 => \gen_arbiter.m_mesg_i_reg[44]\(0),
      I4 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(40)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FFBBBB"
    )
        port map (
      I0 => S_AXI_ASIZE_Q(1),
      I1 => \split_addr_mask_q_reg_n_0_[2]\,
      I2 => \gen_arbiter.m_mesg_i_reg[44]\(1),
      I3 => \gen_arbiter.m_mesg_i_reg[44]\(10),
      I4 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(41)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0008888"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => S_AXI_ASIZE_Q(2),
      I2 => \gen_arbiter.m_mesg_i_reg[44]\(10),
      I3 => \gen_arbiter.m_mesg_i_reg[44]\(2),
      I4 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(42)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02222"
    )
        port map (
      I0 => S_AXI_ALOCK_Q(0),
      I1 => \gen_arbiter.m_mesg_i[47]_i_2__0_n_0\,
      I2 => S_AXI_ALOCK_Q_0(0),
      I3 => \gen_arbiter.m_mesg_i_reg[47]\,
      I4 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(43)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \S_AXI_APROT_Q_reg_n_0_[0]\,
      I1 => \gen_arbiter.m_mesg_i_reg[51]\(0),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(44)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005404"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i_reg[43]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      I2 => \USE_BURSTS.cmd_queue_n_90\,
      I3 => \masked_addr_q_reg_n_0_[0]\,
      I4 => \USE_BURSTS.cmd_queue_n_91\,
      I5 => f_mux_return0(0),
      O => \S_AXI_AQOS_Q_reg[3]_0\(0)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \S_AXI_APROT_Q_reg_n_0_[1]\,
      I1 => \gen_arbiter.m_mesg_i_reg[51]\(1),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(45)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \S_AXI_APROT_Q_reg_n_0_[2]\,
      I1 => \gen_arbiter.m_mesg_i_reg[51]\(2),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(46)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0EEEE"
    )
        port map (
      I0 => S_AXI_ABURST_Q(0),
      I1 => \gen_arbiter.m_mesg_i[57]_i_2__0_n_0\,
      I2 => \gen_arbiter.m_mesg_i_reg[57]\(0),
      I3 => \gen_arbiter.m_mesg_i_reg[56]\,
      I4 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(47)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02222"
    )
        port map (
      I0 => S_AXI_ABURST_Q(1),
      I1 => \gen_arbiter.m_mesg_i[57]_i_2__0_n_0\,
      I2 => \gen_arbiter.m_mesg_i_reg[57]\(1),
      I3 => \gen_arbiter.m_mesg_i_reg[56]\,
      I4 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(48)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \S_AXI_ACACHE_Q_reg_n_0_[0]\,
      I1 => \gen_arbiter.m_mesg_i_reg[61]\(0),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(49)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \S_AXI_ACACHE_Q_reg_n_0_[1]\,
      I1 => \gen_arbiter.m_mesg_i_reg[61]\(1),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(50)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00005404"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i_reg[43]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      I2 => \USE_BURSTS.cmd_queue_n_90\,
      I3 => \masked_addr_q_reg_n_0_[1]\,
      I4 => \USE_BURSTS.cmd_queue_n_91\,
      I5 => f_mux_return0(1),
      O => \S_AXI_AQOS_Q_reg[3]_0\(1)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \S_AXI_ACACHE_Q_reg_n_0_[2]\,
      I1 => \gen_arbiter.m_mesg_i_reg[61]\(2),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(51)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \S_AXI_ACACHE_Q_reg_n_0_[3]\,
      I1 => \gen_arbiter.m_mesg_i_reg[61]\(3),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(52)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sc_sf_arqos(0),
      I1 => \gen_arbiter.m_mesg_i_reg[65]\(0),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(53)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sc_sf_arqos(1),
      I1 => \gen_arbiter.m_mesg_i_reg[65]\(1),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(54)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sc_sf_arqos(2),
      I1 => \gen_arbiter.m_mesg_i_reg[65]\(2),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(55)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[65]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sc_sf_arqos(3),
      I1 => \gen_arbiter.m_mesg_i_reg[65]\(3),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(56)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[6]_i_2_n_0\,
      I1 => sc_sf_araddr(0),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(2)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[7]_i_2_n_0\,
      I1 => sc_sf_araddr(1),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(3)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[8]_i_2_n_0\,
      I1 => sc_sf_araddr(2),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(4)
    );
\gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/gen_arbiter.m_mesg_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \gen_arbiter.m_mesg_i[9]_i_2_n_0\,
      I1 => sc_sf_araddr(3),
      I2 => \gen_arbiter.m_mesg_i_reg[43]\,
      O => \S_AXI_AQOS_Q_reg[3]_0\(5)
    );
\incr_need_to_split_q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F000F000800"
    )
        port map (
      I0 => \num_transactions_q[1]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARBURST(1),
      I3 => S00_AXI_ARBURST(0),
      I4 => num_transactions(0),
      I5 => \num_transactions_q[2]_i_1__0_n_0\,
      O => incr_need_to_split
    );
incr_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => incr_need_to_split,
      Q => incr_need_to_split_q,
      R => SR(0)
    );
\legal_wrap_len_q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555555F7"
    )
        port map (
      I0 => S00_AXI_ARSIZE(2),
      I1 => S00_AXI_ARLEN(1),
      I2 => \legal_wrap_len_q_i_2__0_n_0\,
      I3 => \legal_wrap_len_q_i_3__0_n_0\,
      I4 => S00_AXI_ARLEN(2),
      I5 => \legal_wrap_len_q_i_4__0_n_0\,
      O => \legal_wrap_len_q_i_1__0_n_0\
    );
\legal_wrap_len_q_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S00_AXI_ARSIZE(0),
      I1 => S00_AXI_ARSIZE(1),
      O => \legal_wrap_len_q_i_2__0_n_0\
    );
\legal_wrap_len_q_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S00_AXI_ARSIZE(1),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARLEN(0),
      O => \legal_wrap_len_q_i_3__0_n_0\
    );
\legal_wrap_len_q_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \split_addr_mask_q[2]_i_1__0_n_0\,
      I1 => S00_AXI_ARLEN(7),
      I2 => S00_AXI_ARLEN(6),
      I3 => S00_AXI_ARLEN(3),
      I4 => S00_AXI_ARLEN(4),
      I5 => S00_AXI_ARLEN(5),
      O => \legal_wrap_len_q_i_4__0_n_0\
    );
legal_wrap_len_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \legal_wrap_len_q_i_1__0_n_0\,
      Q => legal_wrap_len_q,
      R => SR(0)
    );
\masked_addr_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => S00_AXI_ARADDR(0),
      I1 => S00_AXI_ARLEN(0),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARSIZE(2),
      O => masked_addr(0)
    );
\masked_addr_q[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002AAAAAAA2AAA"
    )
        port map (
      I0 => S00_AXI_ARADDR(10),
      I1 => S00_AXI_ARSIZE(1),
      I2 => S00_AXI_ARSIZE(0),
      I3 => S00_AXI_ARLEN(7),
      I4 => S00_AXI_ARSIZE(2),
      I5 => \num_transactions_q[0]_i_2__0_n_0\,
      O => masked_addr(10)
    );
\masked_addr_q[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => S00_AXI_ARADDR(11),
      I1 => S00_AXI_ARSIZE(2),
      I2 => \num_transactions_q[1]_i_2__0_n_0\,
      O => masked_addr(11)
    );
\masked_addr_q[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_ARADDR(12),
      I1 => \num_transactions_q[2]_i_1__0_n_0\,
      O => masked_addr(12)
    );
\masked_addr_q[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAA2AAAAAAAAA"
    )
        port map (
      I0 => S00_AXI_ARADDR(13),
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARLEN(7),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARLEN(6),
      I5 => S00_AXI_ARSIZE(1),
      O => masked_addr(13)
    );
\masked_addr_q[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => S00_AXI_ARADDR(14),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARLEN(7),
      I3 => S00_AXI_ARSIZE(1),
      I4 => S00_AXI_ARSIZE(2),
      O => masked_addr(14)
    );
\masked_addr_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020202"
    )
        port map (
      I0 => S00_AXI_ARADDR(1),
      I1 => S00_AXI_ARSIZE(1),
      I2 => S00_AXI_ARSIZE(2),
      I3 => S00_AXI_ARLEN(0),
      I4 => S00_AXI_ARSIZE(0),
      I5 => S00_AXI_ARLEN(1),
      O => masked_addr(1)
    );
\masked_addr_q[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_ARADDR(2),
      I1 => \masked_addr_q[2]_i_2__0_n_0\,
      O => masked_addr(2)
    );
\masked_addr_q[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => S00_AXI_ARSIZE(2),
      I1 => S00_AXI_ARLEN(2),
      I2 => S00_AXI_ARSIZE(0),
      I3 => S00_AXI_ARLEN(1),
      I4 => S00_AXI_ARSIZE(1),
      I5 => S00_AXI_ARLEN(0),
      O => \masked_addr_q[2]_i_2__0_n_0\
    );
\masked_addr_q[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S00_AXI_ARADDR(3),
      I1 => \masked_addr_q[3]_i_2__0_n_0\,
      I2 => S00_AXI_ARSIZE(2),
      O => masked_addr(3)
    );
\masked_addr_q[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_ARLEN(0),
      I1 => S00_AXI_ARLEN(1),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARLEN(2),
      I4 => S00_AXI_ARSIZE(0),
      I5 => S00_AXI_ARLEN(3),
      O => \masked_addr_q[3]_i_2__0_n_0\
    );
\masked_addr_q[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202020202A2"
    )
        port map (
      I0 => S00_AXI_ARADDR(4),
      I1 => \masked_addr_q[8]_i_2__0_n_0\,
      I2 => S00_AXI_ARSIZE(2),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARSIZE(1),
      I5 => S00_AXI_ARLEN(0),
      O => masked_addr(4)
    );
\masked_addr_q[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_ARADDR(5),
      I1 => \masked_addr_q[5]_i_2__0_n_0\,
      O => masked_addr(5)
    );
\masked_addr_q[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => S00_AXI_ARSIZE(1),
      I1 => S00_AXI_ARLEN(1),
      I2 => S00_AXI_ARSIZE(0),
      I3 => S00_AXI_ARLEN(0),
      I4 => S00_AXI_ARSIZE(2),
      I5 => \downsized_len_q[7]_i_2__0_n_0\,
      O => \masked_addr_q[5]_i_2__0_n_0\
    );
\masked_addr_q[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => \num_transactions_q[0]_i_2__0_n_0\,
      I3 => S00_AXI_ARADDR(6),
      O => masked_addr(6)
    );
\masked_addr_q[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => S00_AXI_ARLEN(0),
      I1 => S00_AXI_ARSIZE(1),
      I2 => S00_AXI_ARLEN(1),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARLEN(2),
      O => \masked_addr_q[6]_i_2__0_n_0\
    );
\masked_addr_q[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_ARADDR(7),
      I1 => \masked_addr_q[7]_i_2__0_n_0\,
      O => masked_addr(7)
    );
\masked_addr_q[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \masked_addr_q[3]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => \num_transactions_q[1]_i_2__0_n_0\,
      O => \masked_addr_q[7]_i_2__0_n_0\
    );
\masked_addr_q[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => \masked_addr_q[8]_i_3__0_n_0\,
      I3 => S00_AXI_ARADDR(8),
      O => masked_addr(8)
    );
\masked_addr_q[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_ARLEN(1),
      I1 => S00_AXI_ARLEN(2),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARLEN(3),
      I4 => S00_AXI_ARSIZE(0),
      I5 => S00_AXI_ARLEN(4),
      O => \masked_addr_q[8]_i_2__0_n_0\
    );
\masked_addr_q[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => S00_AXI_ARLEN(5),
      I1 => S00_AXI_ARLEN(6),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARLEN(7),
      O => \masked_addr_q[8]_i_3__0_n_0\
    );
\masked_addr_q[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_ARADDR(9),
      I1 => \masked_addr_q[9]_i_2__0_n_0\,
      O => masked_addr(9)
    );
\masked_addr_q[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \downsized_len_q[7]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARLEN(7),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARLEN(6),
      I5 => S00_AXI_ARSIZE(1),
      O => \masked_addr_q[9]_i_2__0_n_0\
    );
\masked_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(0),
      Q => \masked_addr_q_reg_n_0_[0]\,
      R => SR(0)
    );
\masked_addr_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(10),
      Q => \masked_addr_q_reg_n_0_[10]\,
      R => SR(0)
    );
\masked_addr_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(11),
      Q => \masked_addr_q_reg_n_0_[11]\,
      R => SR(0)
    );
\masked_addr_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(12),
      Q => \masked_addr_q_reg_n_0_[12]\,
      R => SR(0)
    );
\masked_addr_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(13),
      Q => \masked_addr_q_reg_n_0_[13]\,
      R => SR(0)
    );
\masked_addr_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(14),
      Q => \masked_addr_q_reg_n_0_[14]\,
      R => SR(0)
    );
\masked_addr_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(15),
      Q => \masked_addr_q_reg_n_0_[15]\,
      R => SR(0)
    );
\masked_addr_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(16),
      Q => \masked_addr_q_reg_n_0_[16]\,
      R => SR(0)
    );
\masked_addr_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(17),
      Q => \masked_addr_q_reg_n_0_[17]\,
      R => SR(0)
    );
\masked_addr_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(18),
      Q => \masked_addr_q_reg_n_0_[18]\,
      R => SR(0)
    );
\masked_addr_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(19),
      Q => \masked_addr_q_reg_n_0_[19]\,
      R => SR(0)
    );
\masked_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(1),
      Q => \masked_addr_q_reg_n_0_[1]\,
      R => SR(0)
    );
\masked_addr_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(20),
      Q => \masked_addr_q_reg_n_0_[20]\,
      R => SR(0)
    );
\masked_addr_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(21),
      Q => \masked_addr_q_reg_n_0_[21]\,
      R => SR(0)
    );
\masked_addr_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(22),
      Q => \masked_addr_q_reg_n_0_[22]\,
      R => SR(0)
    );
\masked_addr_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(23),
      Q => \masked_addr_q_reg_n_0_[23]\,
      R => SR(0)
    );
\masked_addr_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(24),
      Q => \masked_addr_q_reg_n_0_[24]\,
      R => SR(0)
    );
\masked_addr_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(25),
      Q => \masked_addr_q_reg_n_0_[25]\,
      R => SR(0)
    );
\masked_addr_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(26),
      Q => \masked_addr_q_reg_n_0_[26]\,
      R => SR(0)
    );
\masked_addr_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(27),
      Q => \masked_addr_q_reg_n_0_[27]\,
      R => SR(0)
    );
\masked_addr_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(28),
      Q => \masked_addr_q_reg_n_0_[28]\,
      R => SR(0)
    );
\masked_addr_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(29),
      Q => \masked_addr_q_reg_n_0_[29]\,
      R => SR(0)
    );
\masked_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(2),
      Q => \masked_addr_q_reg_n_0_[2]\,
      R => SR(0)
    );
\masked_addr_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(30),
      Q => \masked_addr_q_reg_n_0_[30]\,
      R => SR(0)
    );
\masked_addr_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_ARADDR(31),
      Q => \masked_addr_q_reg_n_0_[31]\,
      R => SR(0)
    );
\masked_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(3),
      Q => \masked_addr_q_reg_n_0_[3]\,
      R => SR(0)
    );
\masked_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(4),
      Q => \masked_addr_q_reg_n_0_[4]\,
      R => SR(0)
    );
\masked_addr_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(5),
      Q => \masked_addr_q_reg_n_0_[5]\,
      R => SR(0)
    );
\masked_addr_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(6),
      Q => \masked_addr_q_reg_n_0_[6]\,
      R => SR(0)
    );
\masked_addr_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(7),
      Q => \masked_addr_q_reg_n_0_[7]\,
      R => SR(0)
    );
\masked_addr_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(8),
      Q => \masked_addr_q_reg_n_0_[8]\,
      R => SR(0)
    );
\masked_addr_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(9),
      Q => \masked_addr_q_reg_n_0_[9]\,
      R => SR(0)
    );
next_mi_addr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => next_mi_addr0_carry_n_0,
      CO(6) => next_mi_addr0_carry_n_1,
      CO(5) => next_mi_addr0_carry_n_2,
      CO(4) => next_mi_addr0_carry_n_3,
      CO(3) => next_mi_addr0_carry_n_4,
      CO(2) => next_mi_addr0_carry_n_5,
      CO(1) => next_mi_addr0_carry_n_6,
      CO(0) => next_mi_addr0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => \next_mi_addr0_carry_i_1__0_n_0\,
      DI(0) => '0',
      O(7) => next_mi_addr0_carry_n_8,
      O(6) => next_mi_addr0_carry_n_9,
      O(5) => next_mi_addr0_carry_n_10,
      O(4) => next_mi_addr0_carry_n_11,
      O(3) => next_mi_addr0_carry_n_12,
      O(2) => next_mi_addr0_carry_n_13,
      O(1) => next_mi_addr0_carry_n_14,
      O(0) => next_mi_addr0_carry_n_15,
      S(7) => \next_mi_addr0_carry_i_2__0_n_0\,
      S(6) => \next_mi_addr0_carry_i_3__0_n_0\,
      S(5) => \next_mi_addr0_carry_i_4__0_n_0\,
      S(4) => \next_mi_addr0_carry_i_5__0_n_0\,
      S(3) => \next_mi_addr0_carry_i_6__0_n_0\,
      S(2) => \next_mi_addr0_carry_i_7__0_n_0\,
      S(1) => \next_mi_addr0_carry_i_8__0_n_0\,
      S(0) => \next_mi_addr0_carry_i_9__0_n_0\
    );
\next_mi_addr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => next_mi_addr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__0_n_0\,
      CO(6) => \next_mi_addr0_carry__0_n_1\,
      CO(5) => \next_mi_addr0_carry__0_n_2\,
      CO(4) => \next_mi_addr0_carry__0_n_3\,
      CO(3) => \next_mi_addr0_carry__0_n_4\,
      CO(2) => \next_mi_addr0_carry__0_n_5\,
      CO(1) => \next_mi_addr0_carry__0_n_6\,
      CO(0) => \next_mi_addr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__0_n_8\,
      O(6) => \next_mi_addr0_carry__0_n_9\,
      O(5) => \next_mi_addr0_carry__0_n_10\,
      O(4) => \next_mi_addr0_carry__0_n_11\,
      O(3) => \next_mi_addr0_carry__0_n_12\,
      O(2) => \next_mi_addr0_carry__0_n_13\,
      O(1) => \next_mi_addr0_carry__0_n_14\,
      O(0) => \next_mi_addr0_carry__0_n_15\,
      S(7) => \next_mi_addr0_carry__0_i_1__0_n_0\,
      S(6) => \next_mi_addr0_carry__0_i_2__0_n_0\,
      S(5) => \next_mi_addr0_carry__0_i_3__0_n_0\,
      S(4) => \next_mi_addr0_carry__0_i_4__0_n_0\,
      S(3) => \next_mi_addr0_carry__0_i_5__0_n_0\,
      S(2) => \next_mi_addr0_carry__0_i_6__0_n_0\,
      S(1) => \next_mi_addr0_carry__0_i_7__0_n_0\,
      S(0) => \next_mi_addr0_carry__0_i_8__0_n_0\
    );
\next_mi_addr0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[24]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[24]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_1__0_n_0\
    );
\next_mi_addr0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[23]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[23]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_2__0_n_0\
    );
\next_mi_addr0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[22]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[22]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_3__0_n_0\
    );
\next_mi_addr0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[21]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[21]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_4__0_n_0\
    );
\next_mi_addr0_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[20]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[20]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_5__0_n_0\
    );
\next_mi_addr0_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[19]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[19]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_6__0_n_0\
    );
\next_mi_addr0_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[18]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[18]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_7__0_n_0\
    );
\next_mi_addr0_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[17]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[17]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_8__0_n_0\
    );
\next_mi_addr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_next_mi_addr0_carry__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \next_mi_addr0_carry__1_n_2\,
      CO(4) => \next_mi_addr0_carry__1_n_3\,
      CO(3) => \next_mi_addr0_carry__1_n_4\,
      CO(2) => \next_mi_addr0_carry__1_n_5\,
      CO(1) => \next_mi_addr0_carry__1_n_6\,
      CO(0) => \next_mi_addr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_next_mi_addr0_carry__1_O_UNCONNECTED\(7),
      O(6) => \next_mi_addr0_carry__1_n_9\,
      O(5) => \next_mi_addr0_carry__1_n_10\,
      O(4) => \next_mi_addr0_carry__1_n_11\,
      O(3) => \next_mi_addr0_carry__1_n_12\,
      O(2) => \next_mi_addr0_carry__1_n_13\,
      O(1) => \next_mi_addr0_carry__1_n_14\,
      O(0) => \next_mi_addr0_carry__1_n_15\,
      S(7) => '0',
      S(6) => \next_mi_addr0_carry__1_i_1__0_n_0\,
      S(5) => \next_mi_addr0_carry__1_i_2__0_n_0\,
      S(4) => \next_mi_addr0_carry__1_i_3__0_n_0\,
      S(3) => \next_mi_addr0_carry__1_i_4__0_n_0\,
      S(2) => \next_mi_addr0_carry__1_i_5__0_n_0\,
      S(1) => \next_mi_addr0_carry__1_i_6__0_n_0\,
      S(0) => \next_mi_addr0_carry__1_i_7__0_n_0\
    );
\next_mi_addr0_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[31]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[31]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_1__0_n_0\
    );
\next_mi_addr0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[30]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[30]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_2__0_n_0\
    );
\next_mi_addr0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[29]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[29]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_3__0_n_0\
    );
\next_mi_addr0_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[28]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[28]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_4__0_n_0\
    );
\next_mi_addr0_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[27]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[27]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_5__0_n_0\
    );
\next_mi_addr0_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[26]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[26]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_6__0_n_0\
    );
\next_mi_addr0_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[25]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[25]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_7__0_n_0\
    );
\next_mi_addr0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[10]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[10]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_1__0_n_0\
    );
\next_mi_addr0_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[16]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[16]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_2__0_n_0\
    );
\next_mi_addr0_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[15]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[15]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_3__0_n_0\
    );
\next_mi_addr0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[14]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[14]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_4__0_n_0\
    );
\next_mi_addr0_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[13]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[13]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_5__0_n_0\
    );
\next_mi_addr0_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[12]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[12]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_6__0_n_0\
    );
\next_mi_addr0_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[11]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[11]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_7__0_n_0\
    );
\next_mi_addr0_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F7575757F7F7F"
    )
        port map (
      I0 => size_mask_q(2),
      I1 => \next_mi_addr_reg_n_0_[10]\,
      I2 => \USE_BURSTS.cmd_queue_n_91\,
      I3 => \masked_addr_q_reg_n_0_[10]\,
      I4 => \USE_BURSTS.cmd_queue_n_90\,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => \next_mi_addr0_carry_i_8__0_n_0\
    );
\next_mi_addr0_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[9]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[9]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry_i_9__0_n_0\
    );
\next_mi_addr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A8000008A80"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[2]\,
      I1 => \masked_addr_q_reg_n_0_[2]\,
      I2 => \USE_BURSTS.cmd_queue_n_90\,
      I3 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      I4 => \USE_BURSTS.cmd_queue_n_91\,
      I5 => \next_mi_addr_reg_n_0_[2]\,
      O => pre_mi_addr(2)
    );
\next_mi_addr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[3]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      I2 => \USE_BURSTS.cmd_queue_n_90\,
      I3 => \masked_addr_q_reg_n_0_[3]\,
      I4 => \USE_BURSTS.cmd_queue_n_91\,
      I5 => \next_mi_addr_reg_n_0_[3]\,
      O => pre_mi_addr(3)
    );
\next_mi_addr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[4]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      I2 => \USE_BURSTS.cmd_queue_n_90\,
      I3 => \masked_addr_q_reg_n_0_[4]\,
      I4 => \USE_BURSTS.cmd_queue_n_91\,
      I5 => \next_mi_addr_reg_n_0_[4]\,
      O => pre_mi_addr(4)
    );
\next_mi_addr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[5]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      I2 => \USE_BURSTS.cmd_queue_n_90\,
      I3 => \masked_addr_q_reg_n_0_[5]\,
      I4 => \USE_BURSTS.cmd_queue_n_91\,
      I5 => \next_mi_addr_reg_n_0_[5]\,
      O => pre_mi_addr(5)
    );
\next_mi_addr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[6]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      I2 => \USE_BURSTS.cmd_queue_n_90\,
      I3 => \masked_addr_q_reg_n_0_[6]\,
      I4 => \USE_BURSTS.cmd_queue_n_91\,
      I5 => \next_mi_addr_reg_n_0_[6]\,
      O => pre_mi_addr(6)
    );
\next_mi_addr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[7]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[7]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr[7]_i_1__0_n_0\
    );
\next_mi_addr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      I1 => \USE_BURSTS.cmd_queue_n_90\,
      I2 => \masked_addr_q_reg_n_0_[8]\,
      I3 => \USE_BURSTS.cmd_queue_n_91\,
      I4 => \next_mi_addr_reg_n_0_[8]\,
      I5 => size_mask_q(2),
      O => \next_mi_addr[8]_i_1__0_n_0\
    );
\next_mi_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_14,
      Q => \next_mi_addr_reg_n_0_[10]\,
      R => SR(0)
    );
\next_mi_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_13,
      Q => \next_mi_addr_reg_n_0_[11]\,
      R => SR(0)
    );
\next_mi_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_12,
      Q => \next_mi_addr_reg_n_0_[12]\,
      R => SR(0)
    );
\next_mi_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_11,
      Q => \next_mi_addr_reg_n_0_[13]\,
      R => SR(0)
    );
\next_mi_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_10,
      Q => \next_mi_addr_reg_n_0_[14]\,
      R => SR(0)
    );
\next_mi_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_9,
      Q => \next_mi_addr_reg_n_0_[15]\,
      R => SR(0)
    );
\next_mi_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_8,
      Q => \next_mi_addr_reg_n_0_[16]\,
      R => SR(0)
    );
\next_mi_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_15\,
      Q => \next_mi_addr_reg_n_0_[17]\,
      R => SR(0)
    );
\next_mi_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_14\,
      Q => \next_mi_addr_reg_n_0_[18]\,
      R => SR(0)
    );
\next_mi_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_13\,
      Q => \next_mi_addr_reg_n_0_[19]\,
      R => SR(0)
    );
\next_mi_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_12\,
      Q => \next_mi_addr_reg_n_0_[20]\,
      R => SR(0)
    );
\next_mi_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_11\,
      Q => \next_mi_addr_reg_n_0_[21]\,
      R => SR(0)
    );
\next_mi_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_10\,
      Q => \next_mi_addr_reg_n_0_[22]\,
      R => SR(0)
    );
\next_mi_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_9\,
      Q => \next_mi_addr_reg_n_0_[23]\,
      R => SR(0)
    );
\next_mi_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__0_n_8\,
      Q => \next_mi_addr_reg_n_0_[24]\,
      R => SR(0)
    );
\next_mi_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_15\,
      Q => \next_mi_addr_reg_n_0_[25]\,
      R => SR(0)
    );
\next_mi_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_14\,
      Q => \next_mi_addr_reg_n_0_[26]\,
      R => SR(0)
    );
\next_mi_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_13\,
      Q => \next_mi_addr_reg_n_0_[27]\,
      R => SR(0)
    );
\next_mi_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_12\,
      Q => \next_mi_addr_reg_n_0_[28]\,
      R => SR(0)
    );
\next_mi_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_11\,
      Q => \next_mi_addr_reg_n_0_[29]\,
      R => SR(0)
    );
\next_mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(2),
      Q => \next_mi_addr_reg_n_0_[2]\,
      R => SR(0)
    );
\next_mi_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_10\,
      Q => \next_mi_addr_reg_n_0_[30]\,
      R => SR(0)
    );
\next_mi_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr0_carry__1_n_9\,
      Q => \next_mi_addr_reg_n_0_[31]\,
      R => SR(0)
    );
\next_mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(3),
      Q => \next_mi_addr_reg_n_0_[3]\,
      R => SR(0)
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(4),
      Q => \next_mi_addr_reg_n_0_[4]\,
      R => SR(0)
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(5),
      Q => \next_mi_addr_reg_n_0_[5]\,
      R => SR(0)
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => pre_mi_addr(6),
      Q => \next_mi_addr_reg_n_0_[6]\,
      R => SR(0)
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[7]_i_1__0_n_0\,
      Q => \next_mi_addr_reg_n_0_[7]\,
      R => SR(0)
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr[8]_i_1__0_n_0\,
      Q => \next_mi_addr_reg_n_0_[8]\,
      R => SR(0)
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => next_mi_addr0_carry_n_15,
      Q => \next_mi_addr_reg_n_0_[9]\,
      R => SR(0)
    );
\num_transactions_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \num_transactions_q[0]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARLEN(7),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARSIZE(1),
      O => num_transactions(0)
    );
\num_transactions_q[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_ARLEN(3),
      I1 => S00_AXI_ARLEN(4),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARLEN(5),
      I4 => S00_AXI_ARSIZE(0),
      I5 => S00_AXI_ARLEN(6),
      O => \num_transactions_q[0]_i_2__0_n_0\
    );
\num_transactions_q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \num_transactions_q[1]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      O => \num_transactions_q[1]_i_1__0_n_0\
    );
\num_transactions_q[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_ARLEN(4),
      I1 => S00_AXI_ARLEN(5),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARLEN(6),
      I4 => S00_AXI_ARSIZE(0),
      I5 => S00_AXI_ARLEN(7),
      O => \num_transactions_q[1]_i_2__0_n_0\
    );
\num_transactions_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => S00_AXI_ARLEN(7),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARLEN(6),
      I4 => S00_AXI_ARLEN(5),
      I5 => S00_AXI_ARSIZE(2),
      O => \num_transactions_q[2]_i_1__0_n_0\
    );
\num_transactions_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => num_transactions(0),
      Q => \num_transactions_q_reg_n_0_[0]\,
      R => SR(0)
    );
\num_transactions_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[1]_i_1__0_n_0\,
      Q => \num_transactions_q_reg_n_0_[1]\,
      R => SR(0)
    );
\num_transactions_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[2]_i_1__0_n_0\,
      Q => \num_transactions_q_reg_n_0_[2]\,
      R => SR(0)
    );
\pushed_commands[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pushed_commands_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\pushed_commands[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pushed_commands_reg__0\(1),
      I1 => \pushed_commands_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\pushed_commands[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \pushed_commands_reg__0\(2),
      I1 => \pushed_commands_reg__0\(0),
      I2 => \pushed_commands_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\pushed_commands[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => \out\(0),
      O => \pushed_commands[3]_i_1__0_n_0\
    );
\pushed_commands[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \pushed_commands_reg__0\(3),
      I1 => \pushed_commands_reg__0\(1),
      I2 => \pushed_commands_reg__0\(0),
      I3 => \pushed_commands_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\pushed_commands_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(0),
      Q => \pushed_commands_reg__0\(0),
      R => \pushed_commands[3]_i_1__0_n_0\
    );
\pushed_commands_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(1),
      Q => \pushed_commands_reg__0\(1),
      R => \pushed_commands[3]_i_1__0_n_0\
    );
\pushed_commands_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(2),
      Q => \pushed_commands_reg__0\(2),
      R => \pushed_commands[3]_i_1__0_n_0\
    );
\pushed_commands_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => \p_0_in__0\(3),
      Q => \pushed_commands_reg__0\(3),
      R => \pushed_commands[3]_i_1__0_n_0\
    );
\si_full_size_q_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S00_AXI_ARSIZE(1),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARSIZE(2),
      O => \si_full_size_q_i_1__0_n_0\
    );
si_full_size_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \si_full_size_q_i_1__0_n_0\,
      Q => si_full_size_q,
      R => SR(0)
    );
\size_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => '1',
      Q => size_mask_q(2),
      R => SR(0)
    );
\split_addr_mask_q[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => S00_AXI_ARSIZE(1),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARSIZE(2),
      O => \split_addr_mask_q[0]_i_1__0_n_0\
    );
\split_addr_mask_q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S00_AXI_ARSIZE(1),
      I1 => S00_AXI_ARSIZE(2),
      O => \split_addr_mask_q[1]_i_1__0_n_0\
    );
\split_addr_mask_q[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => S00_AXI_ARSIZE(2),
      I1 => S00_AXI_ARSIZE(1),
      I2 => S00_AXI_ARSIZE(0),
      O => \split_addr_mask_q[2]_i_1__0_n_0\
    );
\split_addr_mask_q[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S00_AXI_ARSIZE(2),
      O => \split_addr_mask_q[3]_i_1__0_n_0\
    );
\split_addr_mask_q[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => S00_AXI_ARSIZE(0),
      I1 => S00_AXI_ARSIZE(1),
      I2 => S00_AXI_ARSIZE(2),
      O => \split_addr_mask_q[4]_i_1__0_n_0\
    );
\split_addr_mask_q[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S00_AXI_ARSIZE(2),
      I1 => S00_AXI_ARSIZE(1),
      O => \split_addr_mask_q[5]_i_1__0_n_0\
    );
\split_addr_mask_q[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => S00_AXI_ARSIZE(2),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARSIZE(1),
      O => \split_addr_mask_q[6]_i_1__0_n_0\
    );
\split_addr_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[0]_i_1__0_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[1]_i_1__0_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[2]_i_1__0_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[2]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[3]_i_1__0_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[3]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[4]_i_1__0_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[4]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[5]_i_1__0_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[5]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[6]_i_1__0_n_0\,
      Q => \split_addr_mask_q_reg_n_0_[6]\,
      R => SR(0)
    );
split_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => pushed_new_cmd,
      D => cmd_split_i,
      Q => split_ongoing,
      R => SR(0)
    );
\unalignment_addr_q[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => S00_AXI_ARADDR(2),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARSIZE(2),
      O => unalignment_addr(0)
    );
\unalignment_addr_q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_ARADDR(3),
      I1 => S00_AXI_ARSIZE(2),
      O => unalignment_addr(1)
    );
\unalignment_addr_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => S00_AXI_ARADDR(4),
      I1 => S00_AXI_ARSIZE(0),
      I2 => S00_AXI_ARSIZE(1),
      I3 => S00_AXI_ARSIZE(2),
      O => unalignment_addr(2)
    );
\unalignment_addr_q[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S00_AXI_ARADDR(5),
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARSIZE(1),
      O => unalignment_addr(3)
    );
\unalignment_addr_q[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => S00_AXI_ARADDR(6),
      I1 => S00_AXI_ARSIZE(2),
      I2 => S00_AXI_ARSIZE(0),
      I3 => S00_AXI_ARSIZE(1),
      O => unalignment_addr(4)
    );
\unalignment_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(0),
      Q => \unalignment_addr_q_reg_n_0_[0]\,
      R => SR(0)
    );
\unalignment_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(1),
      Q => \unalignment_addr_q_reg_n_0_[1]\,
      R => SR(0)
    );
\unalignment_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(2),
      Q => \unalignment_addr_q_reg_n_0_[2]\,
      R => SR(0)
    );
\unalignment_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(3),
      Q => \unalignment_addr_q_reg_n_0_[3]\,
      R => SR(0)
    );
\unalignment_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(4),
      Q => \unalignment_addr_q_reg_n_0_[4]\,
      R => SR(0)
    );
\wrap_need_to_split_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \wrap_need_to_split_q_i_2__0_n_0\,
      I1 => \wrap_need_to_split_q_i_3__0_n_0\,
      I2 => S00_AXI_ARBURST(1),
      I3 => S00_AXI_ARBURST(0),
      I4 => \legal_wrap_len_q_i_1__0_n_0\,
      O => wrap_need_to_split
    );
\wrap_need_to_split_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFF2FFF2"
    )
        port map (
      I0 => S00_AXI_ARADDR(2),
      I1 => \masked_addr_q[2]_i_2__0_n_0\,
      I2 => wrap_unaligned_len(1),
      I3 => wrap_unaligned_len(2),
      I4 => S00_AXI_ARADDR(5),
      I5 => \masked_addr_q[5]_i_2__0_n_0\,
      O => \wrap_need_to_split_q_i_2__0_n_0\
    );
\wrap_need_to_split_q_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => wrap_unaligned_len(6),
      I1 => S00_AXI_ARADDR(9),
      I2 => \masked_addr_q[9]_i_2__0_n_0\,
      I3 => wrap_unaligned_len(4),
      I4 => S00_AXI_ARADDR(7),
      I5 => \masked_addr_q[7]_i_2__0_n_0\,
      O => \wrap_need_to_split_q_i_3__0_n_0\
    );
wrap_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_need_to_split,
      Q => wrap_need_to_split_q,
      R => SR(0)
    );
\wrap_rest_len[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      O => \wrap_rest_len[0]_i_1__0_n_0\
    );
\wrap_rest_len[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      O => \wrap_rest_len[1]_i_1__0_n_0\
    );
\wrap_rest_len[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      O => \wrap_rest_len[2]_i_1__0_n_0\
    );
\wrap_rest_len[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      O => \wrap_rest_len[3]_i_1__0_n_0\
    );
\wrap_rest_len[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      O => \wrap_rest_len[4]_i_1__0_n_0\
    );
\wrap_rest_len[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[5]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I5 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      O => \wrap_rest_len[5]_i_1__0_n_0\
    );
\wrap_rest_len[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[6]\,
      I1 => \wrap_rest_len[7]_i_2__0_n_0\,
      O => \wrap_rest_len[6]_i_1__0_n_0\
    );
\wrap_rest_len[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[7]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[6]\,
      I2 => \wrap_rest_len[7]_i_2__0_n_0\,
      O => \wrap_rest_len[7]_i_1__0_n_0\
    );
\wrap_rest_len[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wrap_unaligned_len_q_reg_n_0_[4]\,
      I1 => \wrap_unaligned_len_q_reg_n_0_[2]\,
      I2 => \wrap_unaligned_len_q_reg_n_0_[1]\,
      I3 => \wrap_unaligned_len_q_reg_n_0_[0]\,
      I4 => \wrap_unaligned_len_q_reg_n_0_[3]\,
      I5 => \wrap_unaligned_len_q_reg_n_0_[5]\,
      O => \wrap_rest_len[7]_i_2__0_n_0\
    );
\wrap_rest_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[0]_i_1__0_n_0\,
      Q => \wrap_rest_len_reg_n_0_[0]\,
      R => SR(0)
    );
\wrap_rest_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[1]_i_1__0_n_0\,
      Q => \wrap_rest_len_reg_n_0_[1]\,
      R => SR(0)
    );
\wrap_rest_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[2]_i_1__0_n_0\,
      Q => \wrap_rest_len_reg_n_0_[2]\,
      R => SR(0)
    );
\wrap_rest_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[3]_i_1__0_n_0\,
      Q => \wrap_rest_len_reg_n_0_[3]\,
      R => SR(0)
    );
\wrap_rest_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[4]_i_1__0_n_0\,
      Q => \wrap_rest_len_reg_n_0_[4]\,
      R => SR(0)
    );
\wrap_rest_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[5]_i_1__0_n_0\,
      Q => \wrap_rest_len_reg_n_0_[5]\,
      R => SR(0)
    );
\wrap_rest_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[6]_i_1__0_n_0\,
      Q => \wrap_rest_len_reg_n_0_[6]\,
      R => SR(0)
    );
\wrap_rest_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[7]_i_1__0_n_0\,
      Q => \wrap_rest_len_reg_n_0_[7]\,
      R => SR(0)
    );
\wrap_unaligned_len_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_ARADDR(2),
      I1 => \masked_addr_q[2]_i_2__0_n_0\,
      O => wrap_unaligned_len(0)
    );
\wrap_unaligned_len_q[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S00_AXI_ARADDR(3),
      I1 => \masked_addr_q[3]_i_2__0_n_0\,
      I2 => S00_AXI_ARSIZE(2),
      O => wrap_unaligned_len(1)
    );
\wrap_unaligned_len_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A808"
    )
        port map (
      I0 => S00_AXI_ARADDR(4),
      I1 => \masked_addr_q[8]_i_2__0_n_0\,
      I2 => S00_AXI_ARSIZE(2),
      I3 => S00_AXI_ARSIZE(0),
      I4 => S00_AXI_ARSIZE(1),
      I5 => S00_AXI_ARLEN(0),
      O => wrap_unaligned_len(2)
    );
\wrap_unaligned_len_q[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_ARADDR(5),
      I1 => \masked_addr_q[5]_i_2__0_n_0\,
      O => wrap_unaligned_len(3)
    );
\wrap_unaligned_len_q[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => \num_transactions_q[0]_i_2__0_n_0\,
      I3 => S00_AXI_ARADDR(6),
      O => wrap_unaligned_len(4)
    );
\wrap_unaligned_len_q[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_ARADDR(7),
      I1 => \masked_addr_q[7]_i_2__0_n_0\,
      O => wrap_unaligned_len(5)
    );
\wrap_unaligned_len_q[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2__0_n_0\,
      I1 => S00_AXI_ARSIZE(2),
      I2 => \masked_addr_q[8]_i_3__0_n_0\,
      I3 => S00_AXI_ARADDR(8),
      O => wrap_unaligned_len(6)
    );
\wrap_unaligned_len_q[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_ARADDR(9),
      I1 => \masked_addr_q[9]_i_2__0_n_0\,
      O => wrap_unaligned_len(7)
    );
\wrap_unaligned_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(0),
      Q => \wrap_unaligned_len_q_reg_n_0_[0]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(1),
      Q => \wrap_unaligned_len_q_reg_n_0_[1]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(2),
      Q => \wrap_unaligned_len_q_reg_n_0_[2]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(3),
      Q => \wrap_unaligned_len_q_reg_n_0_[3]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(4),
      Q => \wrap_unaligned_len_q_reg_n_0_[4]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(5),
      Q => \wrap_unaligned_len_q_reg_n_0_[5]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(6),
      Q => \wrap_unaligned_len_q_reg_n_0_[6]\,
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(7),
      Q => \wrap_unaligned_len_q_reg_n_0_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_fwft_i_reg : out STD_LOGIC;
    S_AXI_AREADY_I_reg_0 : out STD_LOGIC;
    S_AXI_ALOCK_Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \areset_d_reg[0]_0\ : out STD_LOGIC;
    \areset_d_reg[1]_0\ : out STD_LOGIC;
    S00_AXI_WVALID_0 : out STD_LOGIC;
    \split_addr_mask_q_reg[2]_0\ : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC;
    wrap_need_to_split_q_reg_0 : out STD_LOGIC;
    wrap_need_to_split_q_reg_1 : out STD_LOGIC;
    access_is_fix_q_reg_0 : out STD_LOGIC;
    fix_need_to_split_q_reg_0 : out STD_LOGIC;
    \S_AXI_AADDR_Q_reg[2]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[3]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[4]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[5]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[6]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[7]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[8]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[17]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[18]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[19]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[20]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[21]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[22]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[23]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[24]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[25]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[26]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[27]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[28]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[29]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[30]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[31]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[9]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[10]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[11]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[12]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[13]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[14]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[15]_0\ : out STD_LOGIC;
    \next_mi_addr_reg[16]_0\ : out STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_WDATA_32_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_33_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_34_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_35_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_36_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_37_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_38_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_39_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_40_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_41_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_42_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_43_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_44_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_45_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_46_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_47_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_48_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_49_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_50_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_51_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_52_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_53_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_54_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_55_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_56_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_57_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_58_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_59_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_60_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_61_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_62_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_63_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_4_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_5_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_6_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_7_sp_1 : out STD_LOGIC;
    \areset_d_reg[0]_1\ : out STD_LOGIC;
    \areset_d_reg[0]_2\ : out STD_LOGIC;
    \areset_d_reg[0]_3\ : out STD_LOGIC;
    command_ongoing_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S_AXI_ABURST_Q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S_AXI_ACACHE_Q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \S_AXI_APROT_Q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \S_AXI_AQOS_Q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[25]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    split_ongoing_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_WVALID : in STD_LOGIC;
    S00_AXI_WREADY_0 : in STD_LOGIC;
    \storage_data1_reg[0]\ : in STD_LOGIC;
    S00_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_0 : in STD_LOGIC;
    S00_AXI_WREADY_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    first_mi_word : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AREADY_I_reg_2 : in STD_LOGIC;
    S00_AXI_ARVALID : in STD_LOGIC;
    S_AXI_AREADY_I_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AREADY_I_reg_4 : in STD_LOGIC;
    S01_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AREADY_I_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AREADY_I_reg_6 : in STD_LOGIC;
    S01_AXI_ARVALID : in STD_LOGIC;
    S_AXI_AREADY_I_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC;
    \m_ready_d_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ss_wr_awready_0 : in STD_LOGIC;
    sc_sf_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[4]\ : in STD_LOGIC;
    S_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__xdcDup__1\ : entity is "axi_interconnect_v1_7_15_a_downsizer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__xdcDup__1\ is
  signal S00_AXI_WDATA_32_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_33_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_34_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_35_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_36_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_37_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_38_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_39_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_40_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_41_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_42_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_43_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_44_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_45_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_46_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_47_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_48_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_49_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_50_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_51_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_52_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_53_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_54_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_55_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_56_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_57_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_58_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_59_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_60_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_61_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_62_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_63_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_4_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_5_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_6_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_7_sn_1 : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[10]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[11]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[12]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[13]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[14]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[15]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[16]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[17]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[18]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[19]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[20]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[21]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[22]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[23]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[24]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[25]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[26]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[27]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[28]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[29]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[30]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[31]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[8]\ : STD_LOGIC;
  signal \S_AXI_AADDR_Q_reg_n_0_[9]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[1]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[2]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[3]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[4]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[5]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[6]\ : STD_LOGIC;
  signal \S_AXI_ALEN_Q_reg_n_0_[7]\ : STD_LOGIC;
  signal \S_AXI_AREADY_I_i_2__1_n_0\ : STD_LOGIC;
  signal \^s_axi_aready_i_reg_0\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_13\ : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_n_14\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_10\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_12\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_13\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_n_8\ : STD_LOGIC;
  signal access_is_fix : STD_LOGIC;
  signal access_is_fix_q : STD_LOGIC;
  signal access_is_incr : STD_LOGIC;
  signal access_is_incr_q : STD_LOGIC;
  signal access_is_wrap : STD_LOGIC;
  signal access_is_wrap_q : STD_LOGIC;
  signal \^areset_d_reg[0]_0\ : STD_LOGIC;
  signal \^areset_d_reg[1]_0\ : STD_LOGIC;
  signal cmd_b_push : STD_LOGIC;
  signal cmd_b_push_block : STD_LOGIC;
  signal cmd_mask_q : STD_LOGIC;
  signal \cmd_mask_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_mask_q_reg_n_0_[2]\ : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal cmd_split_i : STD_LOGIC;
  signal command_ongoing : STD_LOGIC;
  signal command_ongoing_i_1_n_0 : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal downsized_len_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \downsized_len_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \downsized_len_q[7]_i_2_n_0\ : STD_LOGIC;
  signal fifo_gen_inst_i_26_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_27_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_28_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_29_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_30_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_31_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_33_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_34_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_35_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_36_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_37_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_38_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_39_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_40_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_41_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_42_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_43_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_46_n_0 : STD_LOGIC;
  signal \fifo_gen_inst_i_47__1_n_0\ : STD_LOGIC;
  signal fifo_gen_inst_i_48_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_49_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_50_n_0 : STD_LOGIC;
  signal \fifo_gen_inst_i_51__2_n_0\ : STD_LOGIC;
  signal fifo_gen_inst_i_52_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_53_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_54_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_55_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_56_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_57_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_58_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_59_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_62_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_63_n_0 : STD_LOGIC;
  signal fifo_gen_inst_i_64_n_0 : STD_LOGIC;
  signal fix_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fix_len_q : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fix_len_q[4]_i_1_n_0\ : STD_LOGIC;
  signal fix_need_to_split : STD_LOGIC;
  signal fix_need_to_split_q : STD_LOGIC;
  signal incr_need_to_split : STD_LOGIC;
  signal incr_need_to_split_q : STD_LOGIC;
  signal \inst/full\ : STD_LOGIC;
  signal \inst/full_0\ : STD_LOGIC;
  signal legal_wrap_len_q : STD_LOGIC;
  signal legal_wrap_len_q_i_1_n_0 : STD_LOGIC;
  signal legal_wrap_len_q_i_2_n_0 : STD_LOGIC;
  signal legal_wrap_len_q_i_3_n_0 : STD_LOGIC;
  signal legal_wrap_len_q_i_4_n_0 : STD_LOGIC;
  signal masked_addr : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal masked_addr_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \masked_addr_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \masked_addr_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \masked_addr_q[9]_i_2_n_0\ : STD_LOGIC;
  signal next_mi_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \next_mi_addr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_8\ : STD_LOGIC;
  signal \next_mi_addr0_carry__0_n_9\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_10\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_11\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_12\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_13\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_14\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_15\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_4\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_5\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_6\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_7\ : STD_LOGIC;
  signal \next_mi_addr0_carry__1_n_9\ : STD_LOGIC;
  signal next_mi_addr0_carry_i_1_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_2_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_3_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_4_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_5_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_6_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_7_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_8_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_i_9_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_n_0 : STD_LOGIC;
  signal next_mi_addr0_carry_n_1 : STD_LOGIC;
  signal next_mi_addr0_carry_n_10 : STD_LOGIC;
  signal next_mi_addr0_carry_n_11 : STD_LOGIC;
  signal next_mi_addr0_carry_n_12 : STD_LOGIC;
  signal next_mi_addr0_carry_n_13 : STD_LOGIC;
  signal next_mi_addr0_carry_n_14 : STD_LOGIC;
  signal next_mi_addr0_carry_n_15 : STD_LOGIC;
  signal next_mi_addr0_carry_n_2 : STD_LOGIC;
  signal next_mi_addr0_carry_n_3 : STD_LOGIC;
  signal next_mi_addr0_carry_n_4 : STD_LOGIC;
  signal next_mi_addr0_carry_n_5 : STD_LOGIC;
  signal next_mi_addr0_carry_n_6 : STD_LOGIC;
  signal next_mi_addr0_carry_n_7 : STD_LOGIC;
  signal next_mi_addr0_carry_n_8 : STD_LOGIC;
  signal next_mi_addr0_carry_n_9 : STD_LOGIC;
  signal \next_mi_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal num_transactions : STD_LOGIC_VECTOR ( 0 to 0 );
  signal num_transactions_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \num_transactions_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \num_transactions_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions_q[2]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pre_mi_addr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \pushed_commands[3]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal si_full_size : STD_LOGIC;
  signal si_full_size_q : STD_LOGIC;
  signal size_mask_q : STD_LOGIC_VECTOR ( 2 to 2 );
  signal split_addr_mask : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \split_addr_mask_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \split_addr_mask_q_reg_n_0_[6]\ : STD_LOGIC;
  signal split_ongoing : STD_LOGIC;
  signal unalignment_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal unalignment_addr_q : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrap_need_to_split : STD_LOGIC;
  signal wrap_need_to_split_q : STD_LOGIC;
  signal wrap_need_to_split_q_i_2_n_0 : STD_LOGIC;
  signal wrap_need_to_split_q_i_3_n_0 : STD_LOGIC;
  signal wrap_rest_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrap_rest_len0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wrap_rest_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \wrap_rest_len[7]_i_2_n_0\ : STD_LOGIC;
  signal wrap_unaligned_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrap_unaligned_len_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_next_mi_addr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_next_mi_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of access_is_fix_q_i_1 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of access_is_incr_q_i_1 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of access_is_wrap_q_i_1 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \cmd_mask_q[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \cmd_mask_q[1]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \cmd_mask_q[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \downsized_len_q[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \downsized_len_q[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \downsized_len_q[3]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \downsized_len_q[5]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_14 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_28 : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_30 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_35 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_47__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \fifo_gen_inst_i_51__2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_58 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_62 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of fifo_gen_inst_i_64 : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \fix_len_q[0]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \fix_len_q[2]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \fix_len_q[3]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \fix_len_q[4]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of fix_need_to_split_q_i_1 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \gen_arbiter.m_mesg_i[42]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of legal_wrap_len_q_i_2 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of legal_wrap_len_q_i_3 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \masked_addr_q[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \masked_addr_q[11]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \masked_addr_q[14]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \masked_addr_q[2]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \masked_addr_q[3]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \masked_addr_q[5]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \masked_addr_q[6]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \masked_addr_q[7]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \masked_addr_q[8]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \masked_addr_q[9]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \num_transactions_q[0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \num_transactions_q[1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \pushed_commands[1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \pushed_commands[2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \pushed_commands[3]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of si_full_size_q_i_1 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \split_addr_mask_q[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \split_addr_mask_q[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \split_addr_mask_q[2]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \split_addr_mask_q[3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \split_addr_mask_q[4]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \split_addr_mask_q[5]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \split_addr_mask_q[6]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \unalignment_addr_q[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \unalignment_addr_q[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \unalignment_addr_q[2]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \unalignment_addr_q[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \unalignment_addr_q[4]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of wrap_need_to_split_q_i_1 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \wrap_rest_len[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \wrap_rest_len[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \wrap_rest_len[2]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \wrap_rest_len[3]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \wrap_rest_len[4]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \wrap_rest_len[6]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \wrap_rest_len[7]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[0]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[5]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[6]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \wrap_unaligned_len_q[7]_i_1\ : label is "soft_lutpair326";
begin
  S00_AXI_WDATA_32_sp_1 <= S00_AXI_WDATA_32_sn_1;
  S00_AXI_WDATA_33_sp_1 <= S00_AXI_WDATA_33_sn_1;
  S00_AXI_WDATA_34_sp_1 <= S00_AXI_WDATA_34_sn_1;
  S00_AXI_WDATA_35_sp_1 <= S00_AXI_WDATA_35_sn_1;
  S00_AXI_WDATA_36_sp_1 <= S00_AXI_WDATA_36_sn_1;
  S00_AXI_WDATA_37_sp_1 <= S00_AXI_WDATA_37_sn_1;
  S00_AXI_WDATA_38_sp_1 <= S00_AXI_WDATA_38_sn_1;
  S00_AXI_WDATA_39_sp_1 <= S00_AXI_WDATA_39_sn_1;
  S00_AXI_WDATA_40_sp_1 <= S00_AXI_WDATA_40_sn_1;
  S00_AXI_WDATA_41_sp_1 <= S00_AXI_WDATA_41_sn_1;
  S00_AXI_WDATA_42_sp_1 <= S00_AXI_WDATA_42_sn_1;
  S00_AXI_WDATA_43_sp_1 <= S00_AXI_WDATA_43_sn_1;
  S00_AXI_WDATA_44_sp_1 <= S00_AXI_WDATA_44_sn_1;
  S00_AXI_WDATA_45_sp_1 <= S00_AXI_WDATA_45_sn_1;
  S00_AXI_WDATA_46_sp_1 <= S00_AXI_WDATA_46_sn_1;
  S00_AXI_WDATA_47_sp_1 <= S00_AXI_WDATA_47_sn_1;
  S00_AXI_WDATA_48_sp_1 <= S00_AXI_WDATA_48_sn_1;
  S00_AXI_WDATA_49_sp_1 <= S00_AXI_WDATA_49_sn_1;
  S00_AXI_WDATA_50_sp_1 <= S00_AXI_WDATA_50_sn_1;
  S00_AXI_WDATA_51_sp_1 <= S00_AXI_WDATA_51_sn_1;
  S00_AXI_WDATA_52_sp_1 <= S00_AXI_WDATA_52_sn_1;
  S00_AXI_WDATA_53_sp_1 <= S00_AXI_WDATA_53_sn_1;
  S00_AXI_WDATA_54_sp_1 <= S00_AXI_WDATA_54_sn_1;
  S00_AXI_WDATA_55_sp_1 <= S00_AXI_WDATA_55_sn_1;
  S00_AXI_WDATA_56_sp_1 <= S00_AXI_WDATA_56_sn_1;
  S00_AXI_WDATA_57_sp_1 <= S00_AXI_WDATA_57_sn_1;
  S00_AXI_WDATA_58_sp_1 <= S00_AXI_WDATA_58_sn_1;
  S00_AXI_WDATA_59_sp_1 <= S00_AXI_WDATA_59_sn_1;
  S00_AXI_WDATA_60_sp_1 <= S00_AXI_WDATA_60_sn_1;
  S00_AXI_WDATA_61_sp_1 <= S00_AXI_WDATA_61_sn_1;
  S00_AXI_WDATA_62_sp_1 <= S00_AXI_WDATA_62_sn_1;
  S00_AXI_WDATA_63_sp_1 <= S00_AXI_WDATA_63_sn_1;
  S00_AXI_WSTRB_4_sp_1 <= S00_AXI_WSTRB_4_sn_1;
  S00_AXI_WSTRB_5_sp_1 <= S00_AXI_WSTRB_5_sn_1;
  S00_AXI_WSTRB_6_sp_1 <= S00_AXI_WSTRB_6_sn_1;
  S00_AXI_WSTRB_7_sp_1 <= S00_AXI_WSTRB_7_sn_1;
  S_AXI_AREADY_I_reg_0 <= \^s_axi_aready_i_reg_0\;
  \areset_d_reg[0]_0\ <= \^areset_d_reg[0]_0\;
  \areset_d_reg[1]_0\ <= \^areset_d_reg[1]_0\;
  din(10 downto 0) <= \^din\(10 downto 0);
\S_AXI_AADDR_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(0),
      Q => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(10),
      Q => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(11),
      Q => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(12),
      Q => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(13),
      Q => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(14),
      Q => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(15),
      Q => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(16),
      Q => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(17),
      Q => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(18),
      Q => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(19),
      Q => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(1),
      Q => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(20),
      Q => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(21),
      Q => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(22),
      Q => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(23),
      Q => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(24),
      Q => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(25),
      Q => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(26),
      Q => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(27),
      Q => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(28),
      Q => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(29),
      Q => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(2),
      Q => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(30),
      Q => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(31),
      Q => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(3),
      Q => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(4),
      Q => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(5),
      Q => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(6),
      Q => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(7),
      Q => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(8),
      Q => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      R => '0'
    );
\S_AXI_AADDR_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(9),
      Q => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      R => '0'
    );
\S_AXI_ABURST_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWBURST(0),
      Q => \S_AXI_ABURST_Q_reg[1]_0\(0),
      R => '0'
    );
\S_AXI_ABURST_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWBURST(1),
      Q => \S_AXI_ABURST_Q_reg[1]_0\(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWCACHE(0),
      Q => \S_AXI_ACACHE_Q_reg[3]_0\(0),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWCACHE(1),
      Q => \S_AXI_ACACHE_Q_reg[3]_0\(1),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWCACHE(2),
      Q => \S_AXI_ACACHE_Q_reg[3]_0\(2),
      R => '0'
    );
\S_AXI_ACACHE_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWCACHE(3),
      Q => \S_AXI_ACACHE_Q_reg[3]_0\(3),
      R => '0'
    );
\S_AXI_ALEN_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWLEN(0),
      Q => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWLEN(1),
      Q => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWLEN(2),
      Q => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWLEN(3),
      Q => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWLEN(4),
      Q => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWLEN(5),
      Q => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWLEN(6),
      Q => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      R => '0'
    );
\S_AXI_ALEN_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWLEN(7),
      Q => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      R => '0'
    );
\S_AXI_ALOCK_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWLOCK(0),
      Q => S_AXI_ALOCK_Q(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWPROT(0),
      Q => \S_AXI_APROT_Q_reg[2]_0\(0),
      R => '0'
    );
\S_AXI_APROT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWPROT(1),
      Q => \S_AXI_APROT_Q_reg[2]_0\(1),
      R => '0'
    );
\S_AXI_APROT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWPROT(2),
      Q => \S_AXI_APROT_Q_reg[2]_0\(2),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWQOS(0),
      Q => \S_AXI_AQOS_Q_reg[3]_0\(0),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWQOS(1),
      Q => \S_AXI_AQOS_Q_reg[3]_0\(1),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWQOS(2),
      Q => \S_AXI_AQOS_Q_reg[3]_0\(2),
      R => '0'
    );
\S_AXI_AQOS_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S_AXI_AWQOS(3),
      Q => \S_AXI_AQOS_Q_reg[3]_0\(3),
      R => '0'
    );
\S_AXI_AREADY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44FFF4F4"
    )
        port map (
      I0 => \^areset_d_reg[0]_0\,
      I1 => \^areset_d_reg[1]_0\,
      I2 => S_AXI_AREADY_I_reg_2,
      I3 => S00_AXI_ARVALID,
      I4 => S_AXI_AREADY_I_reg_3(0),
      O => \areset_d_reg[0]_1\
    );
\S_AXI_AREADY_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44FFF4F4"
    )
        port map (
      I0 => \^areset_d_reg[0]_0\,
      I1 => \^areset_d_reg[1]_0\,
      I2 => S_AXI_AREADY_I_reg_4,
      I3 => S01_AXI_AWVALID,
      I4 => S_AXI_AREADY_I_reg_5(0),
      O => \areset_d_reg[0]_2\
    );
\S_AXI_AREADY_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44FFF4F4"
    )
        port map (
      I0 => \^areset_d_reg[0]_0\,
      I1 => \^areset_d_reg[1]_0\,
      I2 => S_AXI_AREADY_I_reg_6,
      I3 => S01_AXI_ARVALID,
      I4 => S_AXI_AREADY_I_reg_7(0),
      O => \areset_d_reg[0]_3\
    );
\S_AXI_AREADY_I_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3A3A"
    )
        port map (
      I0 => S_AXI_AREADY_I_reg_1,
      I1 => S00_AXI_AWVALID,
      I2 => \^s_axi_aready_i_reg_0\,
      I3 => \^areset_d_reg[0]_0\,
      I4 => \^areset_d_reg[1]_0\,
      O => \S_AXI_AREADY_I_i_2__1_n_0\
    );
S_AXI_AREADY_I_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \S_AXI_AREADY_I_i_2__1_n_0\,
      Q => \^s_axi_aready_i_reg_0\,
      R => SR(0)
    );
\S_AXI_ASIZE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWSIZE(0),
      Q => \^din\(0),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWSIZE(1),
      Q => \^din\(1),
      R => '0'
    );
\S_AXI_ASIZE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWSIZE(2),
      Q => \^din\(2),
      R => '0'
    );
\USE_BURSTS.cmd_queue\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__xdcDup__1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => wrap_unaligned_len_q(6 downto 5),
      S00_AXI_WDATA(63 downto 0) => S00_AXI_WDATA(63 downto 0),
      S00_AXI_WDATA_32_sp_1 => S00_AXI_WDATA_32_sn_1,
      S00_AXI_WDATA_33_sp_1 => S00_AXI_WDATA_33_sn_1,
      S00_AXI_WDATA_34_sp_1 => S00_AXI_WDATA_34_sn_1,
      S00_AXI_WDATA_35_sp_1 => S00_AXI_WDATA_35_sn_1,
      S00_AXI_WDATA_36_sp_1 => S00_AXI_WDATA_36_sn_1,
      S00_AXI_WDATA_37_sp_1 => S00_AXI_WDATA_37_sn_1,
      S00_AXI_WDATA_38_sp_1 => S00_AXI_WDATA_38_sn_1,
      S00_AXI_WDATA_39_sp_1 => S00_AXI_WDATA_39_sn_1,
      S00_AXI_WDATA_40_sp_1 => S00_AXI_WDATA_40_sn_1,
      S00_AXI_WDATA_41_sp_1 => S00_AXI_WDATA_41_sn_1,
      S00_AXI_WDATA_42_sp_1 => S00_AXI_WDATA_42_sn_1,
      S00_AXI_WDATA_43_sp_1 => S00_AXI_WDATA_43_sn_1,
      S00_AXI_WDATA_44_sp_1 => S00_AXI_WDATA_44_sn_1,
      S00_AXI_WDATA_45_sp_1 => S00_AXI_WDATA_45_sn_1,
      S00_AXI_WDATA_46_sp_1 => S00_AXI_WDATA_46_sn_1,
      S00_AXI_WDATA_47_sp_1 => S00_AXI_WDATA_47_sn_1,
      S00_AXI_WDATA_48_sp_1 => S00_AXI_WDATA_48_sn_1,
      S00_AXI_WDATA_49_sp_1 => S00_AXI_WDATA_49_sn_1,
      S00_AXI_WDATA_50_sp_1 => S00_AXI_WDATA_50_sn_1,
      S00_AXI_WDATA_51_sp_1 => S00_AXI_WDATA_51_sn_1,
      S00_AXI_WDATA_52_sp_1 => S00_AXI_WDATA_52_sn_1,
      S00_AXI_WDATA_53_sp_1 => S00_AXI_WDATA_53_sn_1,
      S00_AXI_WDATA_54_sp_1 => S00_AXI_WDATA_54_sn_1,
      S00_AXI_WDATA_55_sp_1 => S00_AXI_WDATA_55_sn_1,
      S00_AXI_WDATA_56_sp_1 => S00_AXI_WDATA_56_sn_1,
      S00_AXI_WDATA_57_sp_1 => S00_AXI_WDATA_57_sn_1,
      S00_AXI_WDATA_58_sp_1 => S00_AXI_WDATA_58_sn_1,
      S00_AXI_WDATA_59_sp_1 => S00_AXI_WDATA_59_sn_1,
      S00_AXI_WDATA_60_sp_1 => S00_AXI_WDATA_60_sn_1,
      S00_AXI_WDATA_61_sp_1 => S00_AXI_WDATA_61_sn_1,
      S00_AXI_WDATA_62_sp_1 => S00_AXI_WDATA_62_sn_1,
      S00_AXI_WDATA_63_sp_1 => S00_AXI_WDATA_63_sn_1,
      S00_AXI_WREADY => S00_AXI_WREADY,
      S00_AXI_WREADY_0 => S00_AXI_WREADY_0,
      S00_AXI_WREADY_1(0) => S00_AXI_WREADY_1(0),
      S00_AXI_WSTRB(7 downto 0) => S00_AXI_WSTRB(7 downto 0),
      S00_AXI_WSTRB_4_sp_1 => S00_AXI_WSTRB_4_sn_1,
      S00_AXI_WSTRB_5_sp_1 => S00_AXI_WSTRB_5_sn_1,
      S00_AXI_WSTRB_6_sp_1 => S00_AXI_WSTRB_6_sn_1,
      S00_AXI_WSTRB_7_sp_1 => S00_AXI_WSTRB_7_sn_1,
      S00_AXI_WVALID => S00_AXI_WVALID,
      S00_AXI_WVALID_0 => S00_AXI_WVALID_0,
      SR(0) => SR(0),
      access_is_fix_q => access_is_fix_q,
      access_is_incr_q => access_is_incr_q,
      access_is_incr_q_reg => \USE_BURSTS.cmd_queue_n_14\,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_push_block => cmd_b_push_block,
      cmd_push_block => cmd_push_block,
      command_ongoing => command_ongoing,
      \current_word_1[2]_i_2__1\(2 downto 0) => Q(2 downto 0),
      din(14) => cmd_split_i,
      din(13) => \^din\(10),
      din(12) => \cmd_mask_q_reg_n_0_[2]\,
      din(11) => \cmd_mask_q_reg_n_0_[1]\,
      din(10) => \cmd_mask_q_reg_n_0_[0]\,
      din(9 downto 0) => \^din\(9 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      first_mi_word => first_mi_word,
      full => \inst/full\,
      \gen_arbiter.m_mesg_i_reg[42]\ => fifo_gen_inst_i_31_n_0,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => fifo_gen_inst_i_29_n_0,
      \goreg_dm.dout_i_reg[25]\ => \goreg_dm.dout_i_reg[25]\,
      \gpr1.dout_i_reg[15]\(2) => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[15]\(1) => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[15]\(0) => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_0\ => \split_addr_mask_q_reg_n_0_[0]\,
      \gpr1.dout_i_reg[15]_1\ => \split_addr_mask_q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[1]\ => fifo_gen_inst_i_27_n_0,
      \m_ready_d_reg[1]\ => \inst/full_0\,
      \m_ready_d_reg[1]_0\(0) => \m_ready_d_reg[1]_0\(1),
      ram_full_i_reg(0) => ram_full_i_reg(1),
      ram_full_i_reg_0 => ram_full_i_reg_0,
      si_full_size_q => si_full_size_q,
      size_mask_q(0) => size_mask_q(2),
      split_ongoing => split_ongoing,
      split_ongoing_reg => \USE_BURSTS.cmd_queue_n_13\,
      ss_wr_awready_0 => ss_wr_awready_0,
      \storage_data1_reg[0]\ => \storage_data1_reg[0]\,
      wr_en => cmd_b_push,
      wrap_need_to_split_q => wrap_need_to_split_q,
      wrap_need_to_split_q_reg => wrap_need_to_split_q_reg_0
    );
\USE_B_CHANNEL.cmd_b_queue\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axic_fifo__parameterized0__xdcDup__1\
     port map (
      E(0) => \^s_axi_aready_i_reg_0\,
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(2 downto 0) => num_transactions_q(2 downto 0),
      SR(0) => SR(0),
      access_is_fix_q => access_is_fix_q,
      access_is_fix_q_reg => access_is_fix_q_reg_0,
      access_is_incr_q => access_is_incr_q,
      access_is_wrap_q => access_is_wrap_q,
      cmd_b_push_block => cmd_b_push_block,
      cmd_b_push_block_reg => \USE_B_CHANNEL.cmd_b_queue_n_8\,
      cmd_push_block => cmd_push_block,
      cmd_push_block_reg => cmd_push_block_reg_0,
      command_ongoing => command_ongoing,
      command_ongoing_reg => command_ongoing_reg_0,
      command_ongoing_reg_0(0) => command_ongoing_reg_1(0),
      command_ongoing_reg_1(0) => ram_full_i_reg(0),
      din(0) => cmd_split_i,
      empty_fwft_i_reg => empty_fwft_i_reg,
      fifo_gen_inst_i_22(3 downto 0) => \pushed_commands_reg__0\(3 downto 0),
      fix_need_to_split_q => fix_need_to_split_q,
      fix_need_to_split_q_reg => \USE_B_CHANNEL.cmd_b_queue_n_12\,
      full => \inst/full_0\,
      \gen_arbiter.qual_reg_reg[0]\ => \gen_arbiter.qual_reg_reg[0]\,
      \goreg_dm.dout_i_reg[4]\(4 downto 0) => \goreg_dm.dout_i_reg[4]\(4 downto 0),
      \gpr1.dout_i_reg[1]\(3) => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      \gpr1.dout_i_reg[1]\(2) => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      \gpr1.dout_i_reg[1]\(1) => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      \gpr1.dout_i_reg[1]\(0) => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      incr_need_to_split_q => incr_need_to_split_q,
      \interconnect_aresetn_pipe_reg[2]\ => \USE_B_CHANNEL.cmd_b_queue_n_10\,
      \m_ready_d_reg[0]\ => \inst/full\,
      \m_ready_d_reg[0]_0\(0) => \m_ready_d_reg[0]\(0),
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \out\(0) => \out\(0),
      \pushed_commands_reg[2]\ => \USE_B_CHANNEL.cmd_b_queue_n_13\,
      rd_en => rd_en,
      split_ongoing => split_ongoing,
      \storage_data1_reg[0]\(1 downto 0) => \m_ready_d_reg[1]_0\(1 downto 0),
      \storage_data1_reg[0]_0\(1 downto 0) => \storage_data1_reg[0]_0\(1 downto 0),
      wr_en => cmd_b_push,
      wrap_need_to_split_q => wrap_need_to_split_q
    );
access_is_fix_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S00_AXI_AWBURST(0),
      I1 => S00_AXI_AWBURST(1),
      O => access_is_fix
    );
access_is_fix_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_fix,
      Q => access_is_fix_q,
      R => SR(0)
    );
access_is_incr_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_AWBURST(0),
      I1 => S00_AXI_AWBURST(1),
      O => access_is_incr
    );
access_is_incr_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_incr,
      Q => access_is_incr_q,
      R => SR(0)
    );
access_is_wrap_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_AWBURST(1),
      I1 => S00_AXI_AWBURST(0),
      O => access_is_wrap
    );
access_is_wrap_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => access_is_wrap,
      Q => access_is_wrap_q,
      R => SR(0)
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => SR(0),
      Q => \^areset_d_reg[0]_0\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \^areset_d_reg[0]_0\,
      Q => \^areset_d_reg[1]_0\,
      R => '0'
    );
cmd_b_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_queue_n_8\,
      Q => cmd_b_push_block,
      R => '0'
    );
\cmd_mask_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => S00_AXI_AWLEN(0),
      I1 => S00_AXI_AWSIZE(1),
      I2 => S00_AXI_AWSIZE(0),
      I3 => S00_AXI_AWSIZE(2),
      I4 => cmd_mask_q,
      O => \cmd_mask_q[0]_i_1_n_0\
    );
\cmd_mask_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEEE"
    )
        port map (
      I0 => S00_AXI_AWSIZE(1),
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWLEN(0),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWLEN(1),
      I5 => cmd_mask_q,
      O => \cmd_mask_q[1]_i_1_n_0\
    );
\cmd_mask_q[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => S00_AXI_AWBURST(0),
      I2 => S00_AXI_AWBURST(1),
      O => cmd_mask_q
    );
\cmd_mask_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => S00_AXI_AWBURST(1),
      I1 => S00_AXI_AWBURST(0),
      I2 => \masked_addr_q[2]_i_2_n_0\,
      O => \cmd_mask_q[2]_i_1_n_0\
    );
\cmd_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[0]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\cmd_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[1]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\cmd_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \cmd_mask_q[2]_i_1_n_0\,
      Q => \cmd_mask_q_reg_n_0_[2]\,
      R => SR(0)
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_queue_n_10\,
      Q => cmd_push_block,
      R => '0'
    );
command_ongoing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F88008888"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => S00_AXI_AWVALID,
      I2 => S_AXI_AREADY_I_reg_1,
      I3 => \^areset_d_reg[0]_0\,
      I4 => \^areset_d_reg[1]_0\,
      I5 => command_ongoing,
      O => command_ongoing_i_1_n_0
    );
command_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => command_ongoing_i_1_n_0,
      Q => command_ongoing,
      R => SR(0)
    );
\downsized_len_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => S00_AXI_AWLEN(0),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWSIZE(2),
      O => \downsized_len_q[0]_i_1_n_0\
    );
\downsized_len_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCAAA"
    )
        port map (
      I0 => S00_AXI_AWLEN(1),
      I1 => \masked_addr_q[3]_i_2_n_0\,
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWSIZE(2),
      O => \downsized_len_q[1]_i_1_n_0\
    );
\downsized_len_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEE2CEEECEE2"
    )
        port map (
      I0 => S00_AXI_AWLEN(2),
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWLEN(0),
      I5 => \masked_addr_q[8]_i_2_n_0\,
      O => \downsized_len_q[2]_i_1_n_0\
    );
\downsized_len_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0222"
    )
        port map (
      I0 => S00_AXI_AWLEN(3),
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWSIZE(0),
      I4 => \masked_addr_q[5]_i_2_n_0\,
      O => \downsized_len_q[3]_i_1_n_0\
    );
\downsized_len_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88BB88BB88"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => \num_transactions_q[0]_i_2_n_0\,
      I3 => S00_AXI_AWLEN(4),
      I4 => S00_AXI_AWSIZE(1),
      I5 => S00_AXI_AWSIZE(0),
      O => \downsized_len_q[4]_i_1_n_0\
    );
\downsized_len_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0222"
    )
        port map (
      I0 => S00_AXI_AWLEN(5),
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWSIZE(0),
      I4 => \masked_addr_q[7]_i_2_n_0\,
      O => \downsized_len_q[5]_i_1_n_0\
    );
\downsized_len_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88BB88BB88"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => \masked_addr_q[8]_i_3_n_0\,
      I3 => S00_AXI_AWLEN(6),
      I4 => S00_AXI_AWSIZE(1),
      I5 => S00_AXI_AWSIZE(0),
      O => \downsized_len_q[6]_i_1_n_0\
    );
\downsized_len_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55EA40BF15AA00"
    )
        port map (
      I0 => S00_AXI_AWSIZE(2),
      I1 => S00_AXI_AWSIZE(1),
      I2 => S00_AXI_AWSIZE(0),
      I3 => \downsized_len_q[7]_i_2_n_0\,
      I4 => S00_AXI_AWLEN(7),
      I5 => S00_AXI_AWLEN(6),
      O => \downsized_len_q[7]_i_1_n_0\
    );
\downsized_len_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_AWLEN(2),
      I1 => S00_AXI_AWLEN(3),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWLEN(4),
      I4 => S00_AXI_AWSIZE(0),
      I5 => S00_AXI_AWLEN(5),
      O => \downsized_len_q[7]_i_2_n_0\
    );
\downsized_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[0]_i_1_n_0\,
      Q => downsized_len_q(0),
      R => SR(0)
    );
\downsized_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[1]_i_1_n_0\,
      Q => downsized_len_q(1),
      R => SR(0)
    );
\downsized_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[2]_i_1_n_0\,
      Q => downsized_len_q(2),
      R => SR(0)
    );
\downsized_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[3]_i_1_n_0\,
      Q => downsized_len_q(3),
      R => SR(0)
    );
\downsized_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[4]_i_1_n_0\,
      Q => downsized_len_q(4),
      R => SR(0)
    );
\downsized_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[5]_i_1_n_0\,
      Q => downsized_len_q(5),
      R => SR(0)
    );
\downsized_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[6]_i_1_n_0\,
      Q => downsized_len_q(6),
      R => SR(0)
    );
\downsized_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \downsized_len_q[7]_i_1_n_0\,
      Q => downsized_len_q(7),
      R => SR(0)
    );
fifo_gen_inst_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A5656566A6A6A56"
    )
        port map (
      I0 => fifo_gen_inst_i_26_n_0,
      I1 => fifo_gen_inst_i_27_n_0,
      I2 => fifo_gen_inst_i_28_n_0,
      I3 => fifo_gen_inst_i_29_n_0,
      I4 => fifo_gen_inst_i_30_n_0,
      I5 => fifo_gen_inst_i_31_n_0,
      O => \^din\(9)
    );
fifo_gen_inst_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => fifo_gen_inst_i_29_n_0,
      I1 => wrap_unaligned_len_q(5),
      I2 => split_ongoing,
      I3 => wrap_need_to_split_q,
      I4 => fifo_gen_inst_i_31_n_0,
      O => \^din\(8)
    );
fifo_gen_inst_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966696999666"
    )
        port map (
      I0 => fifo_gen_inst_i_33_n_0,
      I1 => fifo_gen_inst_i_34_n_0,
      I2 => wrap_unaligned_len_q(4),
      I3 => fifo_gen_inst_i_35_n_0,
      I4 => unalignment_addr_q(4),
      I5 => fifo_gen_inst_i_36_n_0,
      O => \^din\(7)
    );
fifo_gen_inst_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559AAA9AAA655565"
    )
        port map (
      I0 => fifo_gen_inst_i_37_n_0,
      I1 => fifo_gen_inst_i_36_n_0,
      I2 => unalignment_addr_q(3),
      I3 => fifo_gen_inst_i_35_n_0,
      I4 => wrap_unaligned_len_q(3),
      I5 => fifo_gen_inst_i_38_n_0,
      O => \^din\(6)
    );
fifo_gen_inst_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559AAA9AAA655565"
    )
        port map (
      I0 => fifo_gen_inst_i_39_n_0,
      I1 => fifo_gen_inst_i_36_n_0,
      I2 => unalignment_addr_q(2),
      I3 => fifo_gen_inst_i_35_n_0,
      I4 => wrap_unaligned_len_q(2),
      I5 => fifo_gen_inst_i_40_n_0,
      O => \^din\(5)
    );
fifo_gen_inst_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBF404F4040BFB"
    )
        port map (
      I0 => fifo_gen_inst_i_36_n_0,
      I1 => unalignment_addr_q(1),
      I2 => fifo_gen_inst_i_35_n_0,
      I3 => wrap_unaligned_len_q(1),
      I4 => fifo_gen_inst_i_41_n_0,
      I5 => fifo_gen_inst_i_42_n_0,
      O => \^din\(4)
    );
fifo_gen_inst_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F704F7F708FB0808"
    )
        port map (
      I0 => wrap_unaligned_len_q(0),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => fifo_gen_inst_i_36_n_0,
      I4 => unalignment_addr_q(0),
      I5 => fifo_gen_inst_i_43_n_0,
      O => \^din\(3)
    );
fifo_gen_inst_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020DFDFDF20DF"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => wrap_unaligned_len_q(7),
      I3 => fifo_gen_inst_i_46_n_0,
      I4 => \^din\(10),
      I5 => \S_AXI_ALEN_Q_reg_n_0_[7]\,
      O => fifo_gen_inst_i_26_n_0
    );
fifo_gen_inst_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[6]\,
      I1 => \^din\(10),
      I2 => \fifo_gen_inst_i_47__1_n_0\,
      I3 => fifo_gen_inst_i_48_n_0,
      I4 => downsized_len_q(6),
      O => fifo_gen_inst_i_27_n_0
    );
fifo_gen_inst_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => wrap_unaligned_len_q(6),
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => fifo_gen_inst_i_28_n_0
    );
fifo_gen_inst_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => fifo_gen_inst_i_49_n_0,
      I1 => fifo_gen_inst_i_34_n_0,
      I2 => fifo_gen_inst_i_50_n_0,
      I3 => fifo_gen_inst_i_38_n_0,
      I4 => fifo_gen_inst_i_37_n_0,
      O => fifo_gen_inst_i_29_n_0
    );
fifo_gen_inst_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => wrap_unaligned_len_q(5),
      I1 => split_ongoing,
      I2 => wrap_need_to_split_q,
      O => fifo_gen_inst_i_30_n_0
    );
fifo_gen_inst_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[5]\,
      I1 => \^din\(10),
      I2 => \fifo_gen_inst_i_51__2_n_0\,
      I3 => fifo_gen_inst_i_48_n_0,
      I4 => downsized_len_q(5),
      O => fifo_gen_inst_i_31_n_0
    );
fifo_gen_inst_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0BFB0BFB0000"
    )
        port map (
      I0 => fifo_gen_inst_i_36_n_0,
      I1 => unalignment_addr_q(3),
      I2 => fifo_gen_inst_i_35_n_0,
      I3 => wrap_unaligned_len_q(3),
      I4 => fifo_gen_inst_i_38_n_0,
      I5 => fifo_gen_inst_i_37_n_0,
      O => fifo_gen_inst_i_33_n_0
    );
fifo_gen_inst_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555C0CF"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[4]\,
      I1 => fifo_gen_inst_i_52_n_0,
      I2 => fifo_gen_inst_i_48_n_0,
      I3 => downsized_len_q(4),
      I4 => \^din\(10),
      O => fifo_gen_inst_i_34_n_0
    );
fifo_gen_inst_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      O => fifo_gen_inst_i_35_n_0
    );
fifo_gen_inst_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD0D"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => \^din\(10),
      I2 => incr_need_to_split_q,
      I3 => split_ongoing,
      I4 => fix_need_to_split_q,
      O => fifo_gen_inst_i_36_n_0
    );
fifo_gen_inst_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => fifo_gen_inst_i_53_n_0,
      I1 => fifo_gen_inst_i_40_n_0,
      I2 => fifo_gen_inst_i_54_n_0,
      I3 => fifo_gen_inst_i_41_n_0,
      I4 => fifo_gen_inst_i_42_n_0,
      O => fifo_gen_inst_i_37_n_0
    );
fifo_gen_inst_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[3]\,
      I1 => \^din\(10),
      I2 => fifo_gen_inst_i_55_n_0,
      I3 => fifo_gen_inst_i_48_n_0,
      I4 => downsized_len_q(3),
      O => fifo_gen_inst_i_38_n_0
    );
fifo_gen_inst_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF774777470000"
    )
        port map (
      I0 => wrap_unaligned_len_q(1),
      I1 => fifo_gen_inst_i_35_n_0,
      I2 => unalignment_addr_q(1),
      I3 => fifo_gen_inst_i_36_n_0,
      I4 => fifo_gen_inst_i_41_n_0,
      I5 => fifo_gen_inst_i_42_n_0,
      O => fifo_gen_inst_i_39_n_0
    );
fifo_gen_inst_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[2]\,
      I1 => \^din\(10),
      I2 => fifo_gen_inst_i_56_n_0,
      I3 => fifo_gen_inst_i_48_n_0,
      I4 => downsized_len_q(2),
      O => fifo_gen_inst_i_40_n_0
    );
fifo_gen_inst_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => downsized_len_q(0),
      I1 => fifo_gen_inst_i_48_n_0,
      I2 => fifo_gen_inst_i_57_n_0,
      I3 => \^din\(10),
      I4 => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      I5 => fifo_gen_inst_i_58_n_0,
      O => fifo_gen_inst_i_41_n_0
    );
fifo_gen_inst_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[1]\,
      I1 => \^din\(10),
      I2 => fifo_gen_inst_i_59_n_0,
      I3 => fifo_gen_inst_i_48_n_0,
      I4 => downsized_len_q(1),
      O => fifo_gen_inst_i_42_n_0
    );
fifo_gen_inst_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \S_AXI_ALEN_Q_reg_n_0_[0]\,
      I1 => \^din\(10),
      I2 => fifo_gen_inst_i_57_n_0,
      I3 => fifo_gen_inst_i_48_n_0,
      I4 => downsized_len_q(0),
      O => fifo_gen_inst_i_43_n_0
    );
fifo_gen_inst_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555FFFF45550000"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => wrap_rest_len(7),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      I4 => fifo_gen_inst_i_48_n_0,
      I5 => downsized_len_q(7),
      O => fifo_gen_inst_i_46_n_0
    );
\fifo_gen_inst_i_47__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => wrap_rest_len(6),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \fifo_gen_inst_i_47__1_n_0\
    );
fifo_gen_inst_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DFF"
    )
        port map (
      I0 => access_is_fix_q,
      I1 => \USE_B_CHANNEL.cmd_b_queue_n_12\,
      I2 => fifo_gen_inst_i_62_n_0,
      I3 => access_is_incr_q,
      I4 => fifo_gen_inst_i_63_n_0,
      O => fifo_gen_inst_i_48_n_0
    );
fifo_gen_inst_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => unalignment_addr_q(4),
      I4 => fifo_gen_inst_i_36_n_0,
      O => fifo_gen_inst_i_49_n_0
    );
fifo_gen_inst_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => wrap_unaligned_len_q(3),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => unalignment_addr_q(3),
      I4 => fifo_gen_inst_i_36_n_0,
      O => fifo_gen_inst_i_50_n_0
    );
\fifo_gen_inst_i_51__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => wrap_rest_len(5),
      I2 => split_ongoing,
      I3 => access_is_wrap_q,
      O => \fifo_gen_inst_i_51__2_n_0\
    );
fifo_gen_inst_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4040"
    )
        port map (
      I0 => wrap_rest_len(4),
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => fix_len_q(4),
      I4 => fix_need_to_split_q,
      O => fifo_gen_inst_i_52_n_0
    );
fifo_gen_inst_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => wrap_unaligned_len_q(2),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => unalignment_addr_q(2),
      I4 => fifo_gen_inst_i_36_n_0,
      O => fifo_gen_inst_i_53_n_0
    );
fifo_gen_inst_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => wrap_unaligned_len_q(1),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => unalignment_addr_q(1),
      I4 => fifo_gen_inst_i_36_n_0,
      O => fifo_gen_inst_i_54_n_0
    );
fifo_gen_inst_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00BFBF"
    )
        port map (
      I0 => wrap_rest_len(3),
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => fix_len_q(3),
      I4 => fix_need_to_split_q,
      O => fifo_gen_inst_i_55_n_0
    );
fifo_gen_inst_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00BFBF"
    )
        port map (
      I0 => wrap_rest_len(2),
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => fix_len_q(2),
      I4 => fix_need_to_split_q,
      O => fifo_gen_inst_i_56_n_0
    );
fifo_gen_inst_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => fix_len_q(0),
      I1 => fix_need_to_split_q,
      I2 => wrap_rest_len(0),
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => fifo_gen_inst_i_57_n_0
    );
fifo_gen_inst_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F704F7F7"
    )
        port map (
      I0 => wrap_unaligned_len_q(0),
      I1 => wrap_need_to_split_q,
      I2 => split_ongoing,
      I3 => fifo_gen_inst_i_36_n_0,
      I4 => unalignment_addr_q(0),
      O => fifo_gen_inst_i_58_n_0
    );
fifo_gen_inst_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => fix_len_q(1),
      I1 => fix_need_to_split_q,
      I2 => wrap_rest_len(1),
      I3 => split_ongoing,
      I4 => access_is_wrap_q,
      O => fifo_gen_inst_i_59_n_0
    );
fifo_gen_inst_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => access_is_wrap_q,
      I3 => \USE_B_CHANNEL.cmd_b_queue_n_13\,
      I4 => fifo_gen_inst_i_64_n_0,
      O => fifo_gen_inst_i_62_n_0
    );
fifo_gen_inst_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => split_ongoing,
      I1 => legal_wrap_len_q,
      I2 => access_is_wrap_q,
      I3 => incr_need_to_split_q,
      I4 => access_is_incr_q,
      O => fifo_gen_inst_i_63_n_0
    );
fifo_gen_inst_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \pushed_commands_reg__0\(3),
      I1 => access_is_incr_q,
      I2 => \pushed_commands_reg__0\(0),
      I3 => num_transactions_q(0),
      O => fifo_gen_inst_i_64_n_0
    );
\fix_len_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => S00_AXI_AWSIZE(0),
      I1 => S00_AXI_AWSIZE(1),
      I2 => S00_AXI_AWSIZE(2),
      O => fix_len(0)
    );
\fix_len_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S00_AXI_AWSIZE(2),
      I1 => S00_AXI_AWSIZE(1),
      I2 => S00_AXI_AWSIZE(0),
      O => fix_len(2)
    );
\fix_len_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_AWSIZE(1),
      I1 => S00_AXI_AWSIZE(2),
      O => fix_len(3)
    );
\fix_len_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S00_AXI_AWSIZE(1),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWSIZE(2),
      O => \fix_len_q[4]_i_1_n_0\
    );
\fix_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(0),
      Q => fix_len_q(0),
      R => SR(0)
    );
\fix_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWSIZE(2),
      Q => fix_len_q(1),
      R => SR(0)
    );
\fix_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(2),
      Q => fix_len_q(2),
      R => SR(0)
    );
\fix_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_len(3),
      Q => fix_len_q(3),
      R => SR(0)
    );
\fix_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \fix_len_q[4]_i_1_n_0\,
      Q => fix_len_q(4),
      R => SR(0)
    );
fix_need_to_split_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111000"
    )
        port map (
      I0 => S00_AXI_AWBURST(1),
      I1 => S00_AXI_AWBURST(0),
      I2 => S00_AXI_AWSIZE(0),
      I3 => S00_AXI_AWSIZE(1),
      I4 => S00_AXI_AWSIZE(2),
      O => fix_need_to_split
    );
fix_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => fix_need_to_split,
      Q => fix_need_to_split_q,
      R => SR(0)
    );
\gen_arbiter.m_mesg_i[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(6),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(6),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      O => \next_mi_addr_reg[6]_0\
    );
\gen_arbiter.m_mesg_i[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(7),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(7),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      O => \next_mi_addr_reg[7]_0\
    );
\gen_arbiter.m_mesg_i[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(8),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(8),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      O => \next_mi_addr_reg[8]_0\
    );
\gen_arbiter.m_mesg_i[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(9),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(9),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      O => \next_mi_addr_reg[9]_0\
    );
\gen_arbiter.m_mesg_i[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(10),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(10),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => \next_mi_addr_reg[10]_0\
    );
\gen_arbiter.m_mesg_i[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(11),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(11),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      O => \next_mi_addr_reg[11]_0\
    );
\gen_arbiter.m_mesg_i[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(12),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      O => \next_mi_addr_reg[12]_0\
    );
\gen_arbiter.m_mesg_i[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(13),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      O => \next_mi_addr_reg[13]_0\
    );
\gen_arbiter.m_mesg_i[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(14),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      O => \next_mi_addr_reg[14]_0\
    );
\gen_arbiter.m_mesg_i[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(15),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      O => \next_mi_addr_reg[15]_0\
    );
\gen_arbiter.m_mesg_i[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(16),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(16),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      O => \next_mi_addr_reg[16]_0\
    );
\gen_arbiter.m_mesg_i[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(17),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(17),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      O => \next_mi_addr_reg[17]_0\
    );
\gen_arbiter.m_mesg_i[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(18),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(18),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      O => \next_mi_addr_reg[18]_0\
    );
\gen_arbiter.m_mesg_i[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(19),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(19),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      O => \next_mi_addr_reg[19]_0\
    );
\gen_arbiter.m_mesg_i[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(20),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(20),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      O => \next_mi_addr_reg[20]_0\
    );
\gen_arbiter.m_mesg_i[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(21),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(21),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      O => \next_mi_addr_reg[21]_0\
    );
\gen_arbiter.m_mesg_i[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(22),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(22),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      O => \next_mi_addr_reg[22]_0\
    );
\gen_arbiter.m_mesg_i[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(23),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(23),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      O => \next_mi_addr_reg[23]_0\
    );
\gen_arbiter.m_mesg_i[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(24),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(24),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      O => \next_mi_addr_reg[24]_0\
    );
\gen_arbiter.m_mesg_i[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(25),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(25),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      O => \next_mi_addr_reg[25]_0\
    );
\gen_arbiter.m_mesg_i[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(26),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(26),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      O => \next_mi_addr_reg[26]_0\
    );
\gen_arbiter.m_mesg_i[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(27),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(27),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      O => \next_mi_addr_reg[27]_0\
    );
\gen_arbiter.m_mesg_i[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(28),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(28),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      O => \next_mi_addr_reg[28]_0\
    );
\gen_arbiter.m_mesg_i[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(29),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(29),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      O => \next_mi_addr_reg[29]_0\
    );
\gen_arbiter.m_mesg_i[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(30),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(30),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      O => \next_mi_addr_reg[30]_0\
    );
\gen_arbiter.m_mesg_i[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(31),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(31),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      O => \next_mi_addr_reg[31]_0\
    );
\gen_arbiter.m_mesg_i[42]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20DF"
    )
        port map (
      I0 => wrap_need_to_split_q,
      I1 => split_ongoing,
      I2 => wrap_unaligned_len_q(6),
      I3 => fifo_gen_inst_i_27_n_0,
      O => wrap_need_to_split_q_reg_1
    );
\gen_arbiter.m_mesg_i[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fix_need_to_split_q,
      I1 => incr_need_to_split_q,
      I2 => wrap_need_to_split_q,
      O => fix_need_to_split_q_reg_0
    );
\gen_arbiter.m_mesg_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => sc_sf_awaddr(0),
      I1 => \gen_arbiter.m_mesg_i_reg[4]\,
      I2 => \S_AXI_AADDR_Q_reg_n_0_[0]\,
      I3 => \USE_BURSTS.cmd_queue_n_13\,
      I4 => masked_addr_q(0),
      I5 => \USE_BURSTS.cmd_queue_n_14\,
      O => \gen_arbiter.m_grant_enc_i_reg[0]\(0)
    );
\gen_arbiter.m_mesg_i[57]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \^din\(10),
      I1 => access_is_wrap_q,
      I2 => legal_wrap_len_q,
      I3 => access_is_fix_q,
      O => \split_addr_mask_q_reg[2]_0\
    );
\gen_arbiter.m_mesg_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => sc_sf_awaddr(1),
      I1 => \gen_arbiter.m_mesg_i_reg[4]\,
      I2 => \S_AXI_AADDR_Q_reg_n_0_[1]\,
      I3 => \USE_BURSTS.cmd_queue_n_13\,
      I4 => masked_addr_q(1),
      I5 => \USE_BURSTS.cmd_queue_n_14\,
      O => \gen_arbiter.m_grant_enc_i_reg[0]\(1)
    );
\gen_arbiter.m_mesg_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E2E2AAAAAAAA"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      I1 => access_is_wrap_q,
      I2 => masked_addr_q(2),
      I3 => next_mi_addr(2),
      I4 => access_is_incr_q,
      I5 => split_ongoing,
      O => \S_AXI_AADDR_Q_reg[2]_0\
    );
\gen_arbiter.m_mesg_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(3),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(3),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      O => \next_mi_addr_reg[3]_0\
    );
\gen_arbiter.m_mesg_i[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(4),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(4),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      O => \next_mi_addr_reg[4]_0\
    );
\gen_arbiter.m_mesg_i[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBFBFB0808080"
    )
        port map (
      I0 => next_mi_addr(5),
      I1 => access_is_incr_q,
      I2 => split_ongoing,
      I3 => masked_addr_q(5),
      I4 => access_is_wrap_q,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      O => \next_mi_addr_reg[5]_0\
    );
incr_need_to_split_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F000F000800"
    )
        port map (
      I0 => \num_transactions_q[1]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWBURST(1),
      I3 => S00_AXI_AWBURST(0),
      I4 => num_transactions(0),
      I5 => \num_transactions_q[2]_i_1_n_0\,
      O => incr_need_to_split
    );
incr_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => incr_need_to_split,
      Q => incr_need_to_split_q,
      R => SR(0)
    );
legal_wrap_len_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555555F7"
    )
        port map (
      I0 => S00_AXI_AWSIZE(2),
      I1 => S00_AXI_AWLEN(1),
      I2 => legal_wrap_len_q_i_2_n_0,
      I3 => legal_wrap_len_q_i_3_n_0,
      I4 => S00_AXI_AWLEN(2),
      I5 => legal_wrap_len_q_i_4_n_0,
      O => legal_wrap_len_q_i_1_n_0
    );
legal_wrap_len_q_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S00_AXI_AWSIZE(0),
      I1 => S00_AXI_AWSIZE(1),
      O => legal_wrap_len_q_i_2_n_0
    );
legal_wrap_len_q_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S00_AXI_AWSIZE(1),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWLEN(0),
      O => legal_wrap_len_q_i_3_n_0
    );
legal_wrap_len_q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \split_addr_mask_q[2]_i_1_n_0\,
      I1 => S00_AXI_AWLEN(7),
      I2 => S00_AXI_AWLEN(6),
      I3 => S00_AXI_AWLEN(3),
      I4 => S00_AXI_AWLEN(4),
      I5 => S00_AXI_AWLEN(5),
      O => legal_wrap_len_q_i_4_n_0
    );
legal_wrap_len_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => legal_wrap_len_q_i_1_n_0,
      Q => legal_wrap_len_q,
      R => SR(0)
    );
\masked_addr_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => S00_AXI_AWADDR(0),
      I1 => S00_AXI_AWLEN(0),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWSIZE(2),
      O => masked_addr(0)
    );
\masked_addr_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002AAAAAAA2AAA"
    )
        port map (
      I0 => S00_AXI_AWADDR(10),
      I1 => S00_AXI_AWSIZE(1),
      I2 => S00_AXI_AWSIZE(0),
      I3 => S00_AXI_AWLEN(7),
      I4 => S00_AXI_AWSIZE(2),
      I5 => \num_transactions_q[0]_i_2_n_0\,
      O => masked_addr(10)
    );
\masked_addr_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => S00_AXI_AWADDR(11),
      I1 => S00_AXI_AWSIZE(2),
      I2 => \num_transactions_q[1]_i_2_n_0\,
      O => masked_addr(11)
    );
\masked_addr_q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_AWADDR(12),
      I1 => \num_transactions_q[2]_i_1_n_0\,
      O => masked_addr(12)
    );
\masked_addr_q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAA2AAAAAAAAA"
    )
        port map (
      I0 => S00_AXI_AWADDR(13),
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWLEN(7),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWLEN(6),
      I5 => S00_AXI_AWSIZE(1),
      O => masked_addr(13)
    );
\masked_addr_q[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => S00_AXI_AWADDR(14),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWLEN(7),
      I3 => S00_AXI_AWSIZE(1),
      I4 => S00_AXI_AWSIZE(2),
      O => masked_addr(14)
    );
\masked_addr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020202"
    )
        port map (
      I0 => S00_AXI_AWADDR(1),
      I1 => S00_AXI_AWSIZE(1),
      I2 => S00_AXI_AWSIZE(2),
      I3 => S00_AXI_AWLEN(0),
      I4 => S00_AXI_AWSIZE(0),
      I5 => S00_AXI_AWLEN(1),
      O => masked_addr(1)
    );
\masked_addr_q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_AWADDR(2),
      I1 => \masked_addr_q[2]_i_2_n_0\,
      O => masked_addr(2)
    );
\masked_addr_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015105050151"
    )
        port map (
      I0 => S00_AXI_AWSIZE(2),
      I1 => S00_AXI_AWLEN(2),
      I2 => S00_AXI_AWSIZE(0),
      I3 => S00_AXI_AWLEN(1),
      I4 => S00_AXI_AWSIZE(1),
      I5 => S00_AXI_AWLEN(0),
      O => \masked_addr_q[2]_i_2_n_0\
    );
\masked_addr_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S00_AXI_AWADDR(3),
      I1 => \masked_addr_q[3]_i_2_n_0\,
      I2 => S00_AXI_AWSIZE(2),
      O => masked_addr(3)
    );
\masked_addr_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_AWLEN(0),
      I1 => S00_AXI_AWLEN(1),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWLEN(2),
      I4 => S00_AXI_AWSIZE(0),
      I5 => S00_AXI_AWLEN(3),
      O => \masked_addr_q[3]_i_2_n_0\
    );
\masked_addr_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202020202A2"
    )
        port map (
      I0 => S00_AXI_AWADDR(4),
      I1 => \masked_addr_q[8]_i_2_n_0\,
      I2 => S00_AXI_AWSIZE(2),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWSIZE(1),
      I5 => S00_AXI_AWLEN(0),
      O => masked_addr(4)
    );
\masked_addr_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_AWADDR(5),
      I1 => \masked_addr_q[5]_i_2_n_0\,
      O => masked_addr(5)
    );
\masked_addr_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => S00_AXI_AWSIZE(1),
      I1 => S00_AXI_AWLEN(1),
      I2 => S00_AXI_AWSIZE(0),
      I3 => S00_AXI_AWLEN(0),
      I4 => S00_AXI_AWSIZE(2),
      I5 => \downsized_len_q[7]_i_2_n_0\,
      O => \masked_addr_q[5]_i_2_n_0\
    );
\masked_addr_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => \num_transactions_q[0]_i_2_n_0\,
      I3 => S00_AXI_AWADDR(6),
      O => masked_addr(6)
    );
\masked_addr_q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => S00_AXI_AWLEN(0),
      I1 => S00_AXI_AWSIZE(1),
      I2 => S00_AXI_AWLEN(1),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWLEN(2),
      O => \masked_addr_q[6]_i_2_n_0\
    );
\masked_addr_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_AWADDR(7),
      I1 => \masked_addr_q[7]_i_2_n_0\,
      O => masked_addr(7)
    );
\masked_addr_q[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \masked_addr_q[3]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => \num_transactions_q[1]_i_2_n_0\,
      O => \masked_addr_q[7]_i_2_n_0\
    );
\masked_addr_q[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4700"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => \masked_addr_q[8]_i_3_n_0\,
      I3 => S00_AXI_AWADDR(8),
      O => masked_addr(8)
    );
\masked_addr_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_AWLEN(1),
      I1 => S00_AXI_AWLEN(2),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWLEN(3),
      I4 => S00_AXI_AWSIZE(0),
      I5 => S00_AXI_AWLEN(4),
      O => \masked_addr_q[8]_i_2_n_0\
    );
\masked_addr_q[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => S00_AXI_AWLEN(5),
      I1 => S00_AXI_AWLEN(6),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWLEN(7),
      O => \masked_addr_q[8]_i_3_n_0\
    );
\masked_addr_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_AWADDR(9),
      I1 => \masked_addr_q[9]_i_2_n_0\,
      O => masked_addr(9)
    );
\masked_addr_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \downsized_len_q[7]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWLEN(7),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWLEN(6),
      I5 => S00_AXI_AWSIZE(1),
      O => \masked_addr_q[9]_i_2_n_0\
    );
\masked_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(0),
      Q => masked_addr_q(0),
      R => SR(0)
    );
\masked_addr_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(10),
      Q => masked_addr_q(10),
      R => SR(0)
    );
\masked_addr_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(11),
      Q => masked_addr_q(11),
      R => SR(0)
    );
\masked_addr_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(12),
      Q => masked_addr_q(12),
      R => SR(0)
    );
\masked_addr_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(13),
      Q => masked_addr_q(13),
      R => SR(0)
    );
\masked_addr_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(14),
      Q => masked_addr_q(14),
      R => SR(0)
    );
\masked_addr_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(15),
      Q => masked_addr_q(15),
      R => SR(0)
    );
\masked_addr_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(16),
      Q => masked_addr_q(16),
      R => SR(0)
    );
\masked_addr_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(17),
      Q => masked_addr_q(17),
      R => SR(0)
    );
\masked_addr_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(18),
      Q => masked_addr_q(18),
      R => SR(0)
    );
\masked_addr_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(19),
      Q => masked_addr_q(19),
      R => SR(0)
    );
\masked_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(1),
      Q => masked_addr_q(1),
      R => SR(0)
    );
\masked_addr_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(20),
      Q => masked_addr_q(20),
      R => SR(0)
    );
\masked_addr_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(21),
      Q => masked_addr_q(21),
      R => SR(0)
    );
\masked_addr_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(22),
      Q => masked_addr_q(22),
      R => SR(0)
    );
\masked_addr_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(23),
      Q => masked_addr_q(23),
      R => SR(0)
    );
\masked_addr_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(24),
      Q => masked_addr_q(24),
      R => SR(0)
    );
\masked_addr_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(25),
      Q => masked_addr_q(25),
      R => SR(0)
    );
\masked_addr_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(26),
      Q => masked_addr_q(26),
      R => SR(0)
    );
\masked_addr_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(27),
      Q => masked_addr_q(27),
      R => SR(0)
    );
\masked_addr_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(28),
      Q => masked_addr_q(28),
      R => SR(0)
    );
\masked_addr_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(29),
      Q => masked_addr_q(29),
      R => SR(0)
    );
\masked_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(2),
      Q => masked_addr_q(2),
      R => SR(0)
    );
\masked_addr_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(30),
      Q => masked_addr_q(30),
      R => SR(0)
    );
\masked_addr_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => S00_AXI_AWADDR(31),
      Q => masked_addr_q(31),
      R => SR(0)
    );
\masked_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(3),
      Q => masked_addr_q(3),
      R => SR(0)
    );
\masked_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(4),
      Q => masked_addr_q(4),
      R => SR(0)
    );
\masked_addr_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(5),
      Q => masked_addr_q(5),
      R => SR(0)
    );
\masked_addr_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(6),
      Q => masked_addr_q(6),
      R => SR(0)
    );
\masked_addr_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(7),
      Q => masked_addr_q(7),
      R => SR(0)
    );
\masked_addr_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(8),
      Q => masked_addr_q(8),
      R => SR(0)
    );
\masked_addr_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => masked_addr(9),
      Q => masked_addr_q(9),
      R => SR(0)
    );
next_mi_addr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => next_mi_addr0_carry_n_0,
      CO(6) => next_mi_addr0_carry_n_1,
      CO(5) => next_mi_addr0_carry_n_2,
      CO(4) => next_mi_addr0_carry_n_3,
      CO(3) => next_mi_addr0_carry_n_4,
      CO(2) => next_mi_addr0_carry_n_5,
      CO(1) => next_mi_addr0_carry_n_6,
      CO(0) => next_mi_addr0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => next_mi_addr0_carry_i_1_n_0,
      DI(0) => '0',
      O(7) => next_mi_addr0_carry_n_8,
      O(6) => next_mi_addr0_carry_n_9,
      O(5) => next_mi_addr0_carry_n_10,
      O(4) => next_mi_addr0_carry_n_11,
      O(3) => next_mi_addr0_carry_n_12,
      O(2) => next_mi_addr0_carry_n_13,
      O(1) => next_mi_addr0_carry_n_14,
      O(0) => next_mi_addr0_carry_n_15,
      S(7) => next_mi_addr0_carry_i_2_n_0,
      S(6) => next_mi_addr0_carry_i_3_n_0,
      S(5) => next_mi_addr0_carry_i_4_n_0,
      S(4) => next_mi_addr0_carry_i_5_n_0,
      S(3) => next_mi_addr0_carry_i_6_n_0,
      S(2) => next_mi_addr0_carry_i_7_n_0,
      S(1) => next_mi_addr0_carry_i_8_n_0,
      S(0) => next_mi_addr0_carry_i_9_n_0
    );
\next_mi_addr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => next_mi_addr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \next_mi_addr0_carry__0_n_0\,
      CO(6) => \next_mi_addr0_carry__0_n_1\,
      CO(5) => \next_mi_addr0_carry__0_n_2\,
      CO(4) => \next_mi_addr0_carry__0_n_3\,
      CO(3) => \next_mi_addr0_carry__0_n_4\,
      CO(2) => \next_mi_addr0_carry__0_n_5\,
      CO(1) => \next_mi_addr0_carry__0_n_6\,
      CO(0) => \next_mi_addr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \next_mi_addr0_carry__0_n_8\,
      O(6) => \next_mi_addr0_carry__0_n_9\,
      O(5) => \next_mi_addr0_carry__0_n_10\,
      O(4) => \next_mi_addr0_carry__0_n_11\,
      O(3) => \next_mi_addr0_carry__0_n_12\,
      O(2) => \next_mi_addr0_carry__0_n_13\,
      O(1) => \next_mi_addr0_carry__0_n_14\,
      O(0) => \next_mi_addr0_carry__0_n_15\,
      S(7) => \next_mi_addr0_carry__0_i_1_n_0\,
      S(6) => \next_mi_addr0_carry__0_i_2_n_0\,
      S(5) => \next_mi_addr0_carry__0_i_3_n_0\,
      S(4) => \next_mi_addr0_carry__0_i_4_n_0\,
      S(3) => \next_mi_addr0_carry__0_i_5_n_0\,
      S(2) => \next_mi_addr0_carry__0_i_6_n_0\,
      S(1) => \next_mi_addr0_carry__0_i_7_n_0\,
      S(0) => \next_mi_addr0_carry__0_i_8_n_0\
    );
\next_mi_addr0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[24]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(24),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(24),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_1_n_0\
    );
\next_mi_addr0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[23]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(23),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(23),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_2_n_0\
    );
\next_mi_addr0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[22]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(22),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(22),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_3_n_0\
    );
\next_mi_addr0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[21]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(21),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(21),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_4_n_0\
    );
\next_mi_addr0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[20]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(20),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(20),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_5_n_0\
    );
\next_mi_addr0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[19]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(19),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(19),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_6_n_0\
    );
\next_mi_addr0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[18]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(18),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(18),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_7_n_0\
    );
\next_mi_addr0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[17]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(17),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(17),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__0_i_8_n_0\
    );
\next_mi_addr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \next_mi_addr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_next_mi_addr0_carry__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \next_mi_addr0_carry__1_n_2\,
      CO(4) => \next_mi_addr0_carry__1_n_3\,
      CO(3) => \next_mi_addr0_carry__1_n_4\,
      CO(2) => \next_mi_addr0_carry__1_n_5\,
      CO(1) => \next_mi_addr0_carry__1_n_6\,
      CO(0) => \next_mi_addr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_next_mi_addr0_carry__1_O_UNCONNECTED\(7),
      O(6) => \next_mi_addr0_carry__1_n_9\,
      O(5) => \next_mi_addr0_carry__1_n_10\,
      O(4) => \next_mi_addr0_carry__1_n_11\,
      O(3) => \next_mi_addr0_carry__1_n_12\,
      O(2) => \next_mi_addr0_carry__1_n_13\,
      O(1) => \next_mi_addr0_carry__1_n_14\,
      O(0) => \next_mi_addr0_carry__1_n_15\,
      S(7) => '0',
      S(6) => \next_mi_addr0_carry__1_i_1_n_0\,
      S(5) => \next_mi_addr0_carry__1_i_2_n_0\,
      S(4) => \next_mi_addr0_carry__1_i_3_n_0\,
      S(3) => \next_mi_addr0_carry__1_i_4_n_0\,
      S(2) => \next_mi_addr0_carry__1_i_5_n_0\,
      S(1) => \next_mi_addr0_carry__1_i_6_n_0\,
      S(0) => \next_mi_addr0_carry__1_i_7_n_0\
    );
\next_mi_addr0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[31]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(31),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(31),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_1_n_0\
    );
\next_mi_addr0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[30]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(30),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(30),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_2_n_0\
    );
\next_mi_addr0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[29]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(29),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(29),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_3_n_0\
    );
\next_mi_addr0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[28]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(28),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(28),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_4_n_0\
    );
\next_mi_addr0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[27]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(27),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(27),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_5_n_0\
    );
\next_mi_addr0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[26]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(26),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(26),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_6_n_0\
    );
\next_mi_addr0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[25]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(25),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(25),
      I5 => size_mask_q(2),
      O => \next_mi_addr0_carry__1_i_7_n_0\
    );
next_mi_addr0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(10),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(10),
      I5 => size_mask_q(2),
      O => next_mi_addr0_carry_i_1_n_0
    );
next_mi_addr0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[16]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(16),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(16),
      I5 => size_mask_q(2),
      O => next_mi_addr0_carry_i_2_n_0
    );
next_mi_addr0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[15]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(15),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(15),
      I5 => size_mask_q(2),
      O => next_mi_addr0_carry_i_3_n_0
    );
next_mi_addr0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[14]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(14),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(14),
      I5 => size_mask_q(2),
      O => next_mi_addr0_carry_i_4_n_0
    );
next_mi_addr0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[13]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(13),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(13),
      I5 => size_mask_q(2),
      O => next_mi_addr0_carry_i_5_n_0
    );
next_mi_addr0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[12]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(12),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(12),
      I5 => size_mask_q(2),
      O => next_mi_addr0_carry_i_6_n_0
    );
next_mi_addr0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[11]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(11),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(11),
      I5 => size_mask_q(2),
      O => next_mi_addr0_carry_i_7_n_0
    );
next_mi_addr0_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F7575757F7F7F"
    )
        port map (
      I0 => size_mask_q(2),
      I1 => next_mi_addr(10),
      I2 => \USE_BURSTS.cmd_queue_n_14\,
      I3 => masked_addr_q(10),
      I4 => \USE_BURSTS.cmd_queue_n_13\,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[10]\,
      O => next_mi_addr0_carry_i_8_n_0
    );
next_mi_addr0_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[9]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(9),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(9),
      I5 => size_mask_q(2),
      O => next_mi_addr0_carry_i_9_n_0
    );
\next_mi_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A2A2A2808080"
    )
        port map (
      I0 => \^din\(10),
      I1 => \USE_BURSTS.cmd_queue_n_14\,
      I2 => next_mi_addr(2),
      I3 => masked_addr_q(2),
      I4 => \USE_BURSTS.cmd_queue_n_13\,
      I5 => \S_AXI_AADDR_Q_reg_n_0_[2]\,
      O => pre_mi_addr(2)
    );
\next_mi_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[3]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[3]\,
      I2 => \USE_BURSTS.cmd_queue_n_13\,
      I3 => masked_addr_q(3),
      I4 => \USE_BURSTS.cmd_queue_n_14\,
      I5 => next_mi_addr(3),
      O => pre_mi_addr(3)
    );
\next_mi_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[4]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[4]\,
      I2 => \USE_BURSTS.cmd_queue_n_13\,
      I3 => masked_addr_q(4),
      I4 => \USE_BURSTS.cmd_queue_n_14\,
      I5 => next_mi_addr(4),
      O => pre_mi_addr(4)
    );
\next_mi_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[5]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[5]\,
      I2 => \USE_BURSTS.cmd_queue_n_13\,
      I3 => masked_addr_q(5),
      I4 => \USE_BURSTS.cmd_queue_n_14\,
      I5 => next_mi_addr(5),
      O => pre_mi_addr(5)
    );
\next_mi_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \split_addr_mask_q_reg_n_0_[6]\,
      I1 => \S_AXI_AADDR_Q_reg_n_0_[6]\,
      I2 => \USE_BURSTS.cmd_queue_n_13\,
      I3 => masked_addr_q(6),
      I4 => \USE_BURSTS.cmd_queue_n_14\,
      I5 => next_mi_addr(6),
      O => pre_mi_addr(6)
    );
\next_mi_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[7]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(7),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(7),
      I5 => size_mask_q(2),
      O => \next_mi_addr[7]_i_1_n_0\
    );
\next_mi_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \S_AXI_AADDR_Q_reg_n_0_[8]\,
      I1 => \USE_BURSTS.cmd_queue_n_13\,
      I2 => masked_addr_q(8),
      I3 => \USE_BURSTS.cmd_queue_n_14\,
      I4 => next_mi_addr(8),
      I5 => size_mask_q(2),
      O => \next_mi_addr[8]_i_1_n_0\
    );
\next_mi_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_14,
      Q => next_mi_addr(10),
      R => SR(0)
    );
\next_mi_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_13,
      Q => next_mi_addr(11),
      R => SR(0)
    );
\next_mi_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_12,
      Q => next_mi_addr(12),
      R => SR(0)
    );
\next_mi_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_11,
      Q => next_mi_addr(13),
      R => SR(0)
    );
\next_mi_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_10,
      Q => next_mi_addr(14),
      R => SR(0)
    );
\next_mi_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_9,
      Q => next_mi_addr(15),
      R => SR(0)
    );
\next_mi_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_8,
      Q => next_mi_addr(16),
      R => SR(0)
    );
\next_mi_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_15\,
      Q => next_mi_addr(17),
      R => SR(0)
    );
\next_mi_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_14\,
      Q => next_mi_addr(18),
      R => SR(0)
    );
\next_mi_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_13\,
      Q => next_mi_addr(19),
      R => SR(0)
    );
\next_mi_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_12\,
      Q => next_mi_addr(20),
      R => SR(0)
    );
\next_mi_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_11\,
      Q => next_mi_addr(21),
      R => SR(0)
    );
\next_mi_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_10\,
      Q => next_mi_addr(22),
      R => SR(0)
    );
\next_mi_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_9\,
      Q => next_mi_addr(23),
      R => SR(0)
    );
\next_mi_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__0_n_8\,
      Q => next_mi_addr(24),
      R => SR(0)
    );
\next_mi_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_15\,
      Q => next_mi_addr(25),
      R => SR(0)
    );
\next_mi_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_14\,
      Q => next_mi_addr(26),
      R => SR(0)
    );
\next_mi_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_13\,
      Q => next_mi_addr(27),
      R => SR(0)
    );
\next_mi_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_12\,
      Q => next_mi_addr(28),
      R => SR(0)
    );
\next_mi_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_11\,
      Q => next_mi_addr(29),
      R => SR(0)
    );
\next_mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(2),
      Q => next_mi_addr(2),
      R => SR(0)
    );
\next_mi_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_10\,
      Q => next_mi_addr(30),
      R => SR(0)
    );
\next_mi_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr0_carry__1_n_9\,
      Q => next_mi_addr(31),
      R => SR(0)
    );
\next_mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(3),
      Q => next_mi_addr(3),
      R => SR(0)
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(4),
      Q => next_mi_addr(4),
      R => SR(0)
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(5),
      Q => next_mi_addr(5),
      R => SR(0)
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => pre_mi_addr(6),
      Q => next_mi_addr(6),
      R => SR(0)
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr[7]_i_1_n_0\,
      Q => next_mi_addr(7),
      R => SR(0)
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => \next_mi_addr[8]_i_1_n_0\,
      Q => next_mi_addr(8),
      R => SR(0)
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => next_mi_addr0_carry_n_15,
      Q => next_mi_addr(9),
      R => SR(0)
    );
\num_transactions_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \num_transactions_q[0]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWLEN(7),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWSIZE(1),
      O => num_transactions(0)
    );
\num_transactions_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_AWLEN(3),
      I1 => S00_AXI_AWLEN(4),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWLEN(5),
      I4 => S00_AXI_AWSIZE(0),
      I5 => S00_AXI_AWLEN(6),
      O => \num_transactions_q[0]_i_2_n_0\
    );
\num_transactions_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \num_transactions_q[1]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      O => \num_transactions_q[1]_i_1_n_0\
    );
\num_transactions_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S00_AXI_AWLEN(4),
      I1 => S00_AXI_AWLEN(5),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWLEN(6),
      I4 => S00_AXI_AWSIZE(0),
      I5 => S00_AXI_AWLEN(7),
      O => \num_transactions_q[1]_i_2_n_0\
    );
\num_transactions_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => S00_AXI_AWLEN(7),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWLEN(6),
      I4 => S00_AXI_AWLEN(5),
      I5 => S00_AXI_AWSIZE(2),
      O => \num_transactions_q[2]_i_1_n_0\
    );
\num_transactions_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => num_transactions(0),
      Q => num_transactions_q(0),
      R => SR(0)
    );
\num_transactions_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[1]_i_1_n_0\,
      Q => num_transactions_q(1),
      R => SR(0)
    );
\num_transactions_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \num_transactions_q[2]_i_1_n_0\,
      Q => num_transactions_q(2),
      R => SR(0)
    );
\pushed_commands[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pushed_commands_reg__0\(0),
      O => p_0_in(0)
    );
\pushed_commands[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pushed_commands_reg__0\(0),
      I1 => \pushed_commands_reg__0\(1),
      O => p_0_in(1)
    );
\pushed_commands[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \pushed_commands_reg__0\(2),
      I1 => \pushed_commands_reg__0\(1),
      I2 => \pushed_commands_reg__0\(0),
      O => p_0_in(2)
    );
\pushed_commands[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_aready_i_reg_0\,
      I1 => \out\(0),
      O => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \pushed_commands_reg__0\(3),
      I1 => \pushed_commands_reg__0\(0),
      I2 => \pushed_commands_reg__0\(1),
      I3 => \pushed_commands_reg__0\(2),
      O => p_0_in(3)
    );
\pushed_commands_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => p_0_in(0),
      Q => \pushed_commands_reg__0\(0),
      R => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => p_0_in(1),
      Q => \pushed_commands_reg__0\(1),
      R => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => p_0_in(2),
      Q => \pushed_commands_reg__0\(2),
      R => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => p_0_in(3),
      Q => \pushed_commands_reg__0\(3),
      R => \pushed_commands[3]_i_1_n_0\
    );
si_full_size_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S00_AXI_AWSIZE(1),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWSIZE(2),
      O => si_full_size
    );
si_full_size_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => si_full_size,
      Q => si_full_size_q,
      R => SR(0)
    );
\size_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => '1',
      Q => size_mask_q(2),
      R => SR(0)
    );
\split_addr_mask_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => S00_AXI_AWSIZE(1),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWSIZE(2),
      O => split_addr_mask(0)
    );
\split_addr_mask_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S00_AXI_AWSIZE(1),
      I1 => S00_AXI_AWSIZE(2),
      O => split_addr_mask(1)
    );
\split_addr_mask_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => S00_AXI_AWSIZE(2),
      I1 => S00_AXI_AWSIZE(1),
      I2 => S00_AXI_AWSIZE(0),
      O => \split_addr_mask_q[2]_i_1_n_0\
    );
\split_addr_mask_q[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S00_AXI_AWSIZE(2),
      O => split_addr_mask(3)
    );
\split_addr_mask_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => S00_AXI_AWSIZE(0),
      I1 => S00_AXI_AWSIZE(1),
      I2 => S00_AXI_AWSIZE(2),
      O => split_addr_mask(4)
    );
\split_addr_mask_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S00_AXI_AWSIZE(2),
      I1 => S00_AXI_AWSIZE(1),
      O => split_addr_mask(5)
    );
\split_addr_mask_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => S00_AXI_AWSIZE(2),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWSIZE(1),
      O => split_addr_mask(6)
    );
\split_addr_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(0),
      Q => \split_addr_mask_q_reg_n_0_[0]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(1),
      Q => \split_addr_mask_q_reg_n_0_[1]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => \split_addr_mask_q[2]_i_1_n_0\,
      Q => \^din\(10),
      R => SR(0)
    );
\split_addr_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(3),
      Q => \split_addr_mask_q_reg_n_0_[3]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(4),
      Q => \split_addr_mask_q_reg_n_0_[4]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(5),
      Q => \split_addr_mask_q_reg_n_0_[5]\,
      R => SR(0)
    );
\split_addr_mask_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => split_addr_mask(6),
      Q => \split_addr_mask_q_reg_n_0_[6]\,
      R => SR(0)
    );
split_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => split_ongoing_reg_0(0),
      D => cmd_split_i,
      Q => split_ongoing,
      R => SR(0)
    );
\unalignment_addr_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => S00_AXI_AWADDR(2),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWSIZE(2),
      O => unalignment_addr(0)
    );
\unalignment_addr_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_AWADDR(3),
      I1 => S00_AXI_AWSIZE(2),
      O => unalignment_addr(1)
    );
\unalignment_addr_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => S00_AXI_AWADDR(4),
      I1 => S00_AXI_AWSIZE(0),
      I2 => S00_AXI_AWSIZE(1),
      I3 => S00_AXI_AWSIZE(2),
      O => unalignment_addr(2)
    );
\unalignment_addr_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S00_AXI_AWADDR(5),
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWSIZE(1),
      O => unalignment_addr(3)
    );
\unalignment_addr_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => S00_AXI_AWADDR(6),
      I1 => S00_AXI_AWSIZE(2),
      I2 => S00_AXI_AWSIZE(0),
      I3 => S00_AXI_AWSIZE(1),
      O => unalignment_addr(4)
    );
\unalignment_addr_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(0),
      Q => unalignment_addr_q(0),
      R => SR(0)
    );
\unalignment_addr_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(1),
      Q => unalignment_addr_q(1),
      R => SR(0)
    );
\unalignment_addr_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(2),
      Q => unalignment_addr_q(2),
      R => SR(0)
    );
\unalignment_addr_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(3),
      Q => unalignment_addr_q(3),
      R => SR(0)
    );
\unalignment_addr_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => unalignment_addr(4),
      Q => unalignment_addr_q(4),
      R => SR(0)
    );
wrap_need_to_split_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => wrap_need_to_split_q_i_2_n_0,
      I1 => wrap_need_to_split_q_i_3_n_0,
      I2 => S00_AXI_AWBURST(1),
      I3 => S00_AXI_AWBURST(0),
      I4 => legal_wrap_len_q_i_1_n_0,
      O => wrap_need_to_split
    );
wrap_need_to_split_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFF2FFF2"
    )
        port map (
      I0 => S00_AXI_AWADDR(2),
      I1 => \masked_addr_q[2]_i_2_n_0\,
      I2 => wrap_unaligned_len(1),
      I3 => wrap_unaligned_len(2),
      I4 => S00_AXI_AWADDR(5),
      I5 => \masked_addr_q[5]_i_2_n_0\,
      O => wrap_need_to_split_q_i_2_n_0
    );
wrap_need_to_split_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => wrap_unaligned_len(6),
      I1 => S00_AXI_AWADDR(9),
      I2 => \masked_addr_q[9]_i_2_n_0\,
      I3 => wrap_unaligned_len(4),
      I4 => S00_AXI_AWADDR(7),
      I5 => \masked_addr_q[7]_i_2_n_0\,
      O => wrap_need_to_split_q_i_3_n_0
    );
wrap_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_need_to_split,
      Q => wrap_need_to_split_q,
      R => SR(0)
    );
\wrap_rest_len[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wrap_unaligned_len_q(0),
      O => wrap_rest_len0(0)
    );
\wrap_rest_len[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wrap_unaligned_len_q(1),
      I1 => wrap_unaligned_len_q(0),
      O => \wrap_rest_len[1]_i_1_n_0\
    );
\wrap_rest_len[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => wrap_unaligned_len_q(2),
      I1 => wrap_unaligned_len_q(0),
      I2 => wrap_unaligned_len_q(1),
      O => wrap_rest_len0(2)
    );
\wrap_rest_len[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(3),
      I1 => wrap_unaligned_len_q(2),
      I2 => wrap_unaligned_len_q(1),
      I3 => wrap_unaligned_len_q(0),
      O => wrap_rest_len0(3)
    );
\wrap_rest_len[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_unaligned_len_q(3),
      I2 => wrap_unaligned_len_q(0),
      I3 => wrap_unaligned_len_q(1),
      I4 => wrap_unaligned_len_q(2),
      O => wrap_rest_len0(4)
    );
\wrap_rest_len[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => wrap_unaligned_len_q(5),
      I1 => wrap_unaligned_len_q(4),
      I2 => wrap_unaligned_len_q(2),
      I3 => wrap_unaligned_len_q(1),
      I4 => wrap_unaligned_len_q(0),
      I5 => wrap_unaligned_len_q(3),
      O => wrap_rest_len0(5)
    );
\wrap_rest_len[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wrap_unaligned_len_q(6),
      I1 => \wrap_rest_len[7]_i_2_n_0\,
      O => wrap_rest_len0(6)
    );
\wrap_rest_len[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => wrap_unaligned_len_q(7),
      I1 => wrap_unaligned_len_q(6),
      I2 => \wrap_rest_len[7]_i_2_n_0\,
      O => wrap_rest_len0(7)
    );
\wrap_rest_len[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wrap_unaligned_len_q(4),
      I1 => wrap_unaligned_len_q(2),
      I2 => wrap_unaligned_len_q(1),
      I3 => wrap_unaligned_len_q(0),
      I4 => wrap_unaligned_len_q(3),
      I5 => wrap_unaligned_len_q(5),
      O => \wrap_rest_len[7]_i_2_n_0\
    );
\wrap_rest_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(0),
      Q => wrap_rest_len(0),
      R => SR(0)
    );
\wrap_rest_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => \wrap_rest_len[1]_i_1_n_0\,
      Q => wrap_rest_len(1),
      R => SR(0)
    );
\wrap_rest_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(2),
      Q => wrap_rest_len(2),
      R => SR(0)
    );
\wrap_rest_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(3),
      Q => wrap_rest_len(3),
      R => SR(0)
    );
\wrap_rest_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(4),
      Q => wrap_rest_len(4),
      R => SR(0)
    );
\wrap_rest_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(5),
      Q => wrap_rest_len(5),
      R => SR(0)
    );
\wrap_rest_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(6),
      Q => wrap_rest_len(6),
      R => SR(0)
    );
\wrap_rest_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => '1',
      D => wrap_rest_len0(7),
      Q => wrap_rest_len(7),
      R => SR(0)
    );
\wrap_unaligned_len_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S00_AXI_AWADDR(2),
      I1 => \masked_addr_q[2]_i_2_n_0\,
      O => wrap_unaligned_len(0)
    );
\wrap_unaligned_len_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => S00_AXI_AWADDR(3),
      I1 => \masked_addr_q[3]_i_2_n_0\,
      I2 => S00_AXI_AWSIZE(2),
      O => wrap_unaligned_len(1)
    );
\wrap_unaligned_len_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A808"
    )
        port map (
      I0 => S00_AXI_AWADDR(4),
      I1 => \masked_addr_q[8]_i_2_n_0\,
      I2 => S00_AXI_AWSIZE(2),
      I3 => S00_AXI_AWSIZE(0),
      I4 => S00_AXI_AWSIZE(1),
      I5 => S00_AXI_AWLEN(0),
      O => wrap_unaligned_len(2)
    );
\wrap_unaligned_len_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_AWADDR(5),
      I1 => \masked_addr_q[5]_i_2_n_0\,
      O => wrap_unaligned_len(3)
    );
\wrap_unaligned_len_q[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \masked_addr_q[6]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => \num_transactions_q[0]_i_2_n_0\,
      I3 => S00_AXI_AWADDR(6),
      O => wrap_unaligned_len(4)
    );
\wrap_unaligned_len_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_AWADDR(7),
      I1 => \masked_addr_q[7]_i_2_n_0\,
      O => wrap_unaligned_len(5)
    );
\wrap_unaligned_len_q[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \masked_addr_q[8]_i_2_n_0\,
      I1 => S00_AXI_AWSIZE(2),
      I2 => \masked_addr_q[8]_i_3_n_0\,
      I3 => S00_AXI_AWADDR(8),
      O => wrap_unaligned_len(6)
    );
\wrap_unaligned_len_q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S00_AXI_AWADDR(9),
      I1 => \masked_addr_q[9]_i_2_n_0\,
      O => wrap_unaligned_len(7)
    );
\wrap_unaligned_len_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(0),
      Q => wrap_unaligned_len_q(0),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(1),
      Q => wrap_unaligned_len_q(1),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(2),
      Q => wrap_unaligned_len_q(2),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(3),
      Q => wrap_unaligned_len_q(3),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(4),
      Q => wrap_unaligned_len_q(4),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(5),
      Q => wrap_unaligned_len_q(5),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(6),
      Q => wrap_unaligned_len_q(6),
      R => SR(0)
    );
\wrap_unaligned_len_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => INTERCONNECT_ACLK,
      CE => \^s_axi_aready_i_reg_0\,
      D => wrap_unaligned_len(7),
      Q => wrap_unaligned_len_q(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_downsizer is
  port (
    empty_fwft_i_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    \split_addr_mask_q_reg[2]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ALOCK_Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[23]\ : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \wrap_unaligned_len_q_reg[6]\ : out STD_LOGIC;
    \split_addr_mask_q_reg[2]_0\ : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC;
    sc_sf_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    access_is_fix_q_reg : out STD_LOGIC;
    S01_AXI_WREADY : out STD_LOGIC;
    sc_sf_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    fix_need_to_split_q_reg : out STD_LOGIC;
    \S_AXI_AADDR_Q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wrap_need_to_split_q_reg : out STD_LOGIC;
    sc_sf_araddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S01_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    command_ongoing_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \S_AXI_AQOS_Q_reg[3]\ : out STD_LOGIC_VECTOR ( 54 downto 0 );
    \gen_arbiter.s_ready_i_reg[1]\ : out STD_LOGIC;
    S01_AXI_RREADY_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 36 downto 0 );
    f_mux_return0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S_AXI_ACACHE_Q_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \S_AXI_APROT_Q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \S_AXI_AQOS_Q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \repeat_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    split_ongoing_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_mi_word_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    S_AXI_AREADY_I_reg_0 : in STD_LOGIC;
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    sf_cb_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RREADY : in STD_LOGIC;
    S01_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_AWVALID : in STD_LOGIC;
    command_ongoing_reg_1 : in STD_LOGIC;
    areset_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_ARVALID : in STD_LOGIC;
    S01_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[4]_0\ : in STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    sf_cb_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S_AXI_BRESP_ACC_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[1]\ : in STD_LOGIC;
    \storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ss_wr_awready_1 : in STD_LOGIC;
    \m_ready_d_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_mesg_i_reg[43]\ : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    S_AXI_ALOCK_Q_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_mesg_i_reg[47]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[6]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[7]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[8]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[9]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[10]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[11]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[12]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[21]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[22]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[23]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[24]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[25]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[26]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[27]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[28]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[29]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[30]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[31]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[32]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[33]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[34]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[35]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[13]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[14]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[15]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[16]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[17]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[18]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[19]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[20]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[44]\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_4\ : in STD_LOGIC;
    m_select_enc : in STD_LOGIC;
    \storage_data2_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[57]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[56]\ : in STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \storage_data2_reg[5]\ : in STD_LOGIC;
    \storage_data2_reg[6]\ : in STD_LOGIC;
    \storage_data2_reg[7]\ : in STD_LOGIC;
    \storage_data2_reg[8]\ : in STD_LOGIC;
    \storage_data2_reg[9]\ : in STD_LOGIC;
    \storage_data2_reg[10]\ : in STD_LOGIC;
    \storage_data2_reg[11]\ : in STD_LOGIC;
    \storage_data2_reg[12]\ : in STD_LOGIC;
    \storage_data2_reg[13]\ : in STD_LOGIC;
    \storage_data2_reg[14]\ : in STD_LOGIC;
    \storage_data2_reg[15]\ : in STD_LOGIC;
    \storage_data2_reg[16]\ : in STD_LOGIC;
    \storage_data2_reg[17]\ : in STD_LOGIC;
    \storage_data2_reg[18]\ : in STD_LOGIC;
    \storage_data2_reg[19]\ : in STD_LOGIC;
    \storage_data2_reg[20]\ : in STD_LOGIC;
    \storage_data2_reg[21]\ : in STD_LOGIC;
    \storage_data2_reg[22]\ : in STD_LOGIC;
    \storage_data2_reg[23]\ : in STD_LOGIC;
    \storage_data2_reg[24]\ : in STD_LOGIC;
    \storage_data2_reg[25]\ : in STD_LOGIC;
    \storage_data2_reg[26]\ : in STD_LOGIC;
    \storage_data2_reg[27]\ : in STD_LOGIC;
    \storage_data2_reg[28]\ : in STD_LOGIC;
    \storage_data2_reg[29]\ : in STD_LOGIC;
    \storage_data2_reg[30]\ : in STD_LOGIC;
    \storage_data2_reg[31]\ : in STD_LOGIC;
    \storage_data2_reg[32]\ : in STD_LOGIC;
    \storage_data2_reg[33]\ : in STD_LOGIC;
    \storage_data2_reg[34]\ : in STD_LOGIC;
    \storage_data2_reg[35]\ : in STD_LOGIC;
    \storage_data2_reg[36]\ : in STD_LOGIC;
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \storage_data2_reg[1]\ : in STD_LOGIC;
    \storage_data2_reg[2]\ : in STD_LOGIC;
    \storage_data2_reg[3]\ : in STD_LOGIC;
    \storage_data2_reg[4]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[65]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.m_mesg_i_reg[61]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.m_mesg_i_reg[51]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.m_mesg_i_reg[4]\ : in STD_LOGIC;
    S_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_downsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_downsizer is
  signal \^s01_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_RRESP_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_B_CHANNEL.cmd_b_queue/inst/empty\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_length\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_READ.read_addr_inst_n_96\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_2\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_3\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_4\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_5\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_6\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_b_ready\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_b_repeat\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \USE_WRITE.wr_cmd_b_split\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_length\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal current_word_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal first_mi_word : STD_LOGIC;
  signal first_word : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[9]\ : STD_LOGIC;
  signal length_counter_1_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  S01_AXI_RRESP(1 downto 0) <= \^s01_axi_rresp\(1 downto 0);
  \goreg_dm.dout_i_reg[9]\ <= \^goreg_dm.dout_i_reg[9]\;
\USE_READ.read_addr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0\
     port map (
      D(2 downto 0) => p_0_in(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => S_AXI_RRESP_ACC(1 downto 0),
      S01_AXI_ARADDR(31 downto 0) => S01_AXI_ARADDR(31 downto 0),
      S01_AXI_ARBURST(1 downto 0) => S01_AXI_ARBURST(1 downto 0),
      S01_AXI_ARLEN(7 downto 0) => S01_AXI_ARLEN(7 downto 0),
      S01_AXI_ARSIZE(2 downto 0) => S01_AXI_ARSIZE(2 downto 0),
      S01_AXI_ARVALID => S01_AXI_ARVALID,
      S01_AXI_RDATA(63 downto 0) => S01_AXI_RDATA(63 downto 0),
      \S01_AXI_RDATA[31]\(33 downto 0) => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(34 downto 1),
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_RREADY_0 => S01_AXI_RREADY_0,
      S01_AXI_RRESP(1 downto 0) => \^s01_axi_rresp\(1 downto 0),
      \S01_AXI_RRESP[1]_INST_0_i_1\(2) => \USE_READ.read_data_inst_n_4\,
      \S01_AXI_RRESP[1]_INST_0_i_1\(1) => \USE_READ.read_data_inst_n_5\,
      \S01_AXI_RRESP[1]_INST_0_i_1\(0) => \USE_READ.read_data_inst_n_6\,
      S01_AXI_RVALID => S01_AXI_RVALID,
      S01_AXI_RVALID_0 => \USE_READ.read_data_inst_n_2\,
      SR(0) => SR(0),
      \S_AXI_ABURST_Q_reg[1]_0\(1 downto 0) => Q(1 downto 0),
      \S_AXI_ACACHE_Q_reg[3]_0\(3 downto 0) => \S_AXI_ACACHE_Q_reg[3]\(3 downto 0),
      S_AXI_ALOCK_Q(0) => S_AXI_ALOCK_Q(0),
      \S_AXI_APROT_Q_reg[2]_0\(2 downto 0) => \S_AXI_APROT_Q_reg[2]\(2 downto 0),
      \S_AXI_AQOS_Q_reg[3]_0\(3 downto 0) => \S_AXI_AQOS_Q_reg[3]_0\(3 downto 0),
      S_AXI_ARCACHE(3 downto 0) => S_AXI_ARCACHE(3 downto 0),
      S_AXI_AREADY_I_reg_0 => S_AXI_AREADY_I_reg(0),
      S_AXI_AREADY_I_reg_1 => S_AXI_AREADY_I_reg_1,
      S_AXI_ARLOCK(0) => S_AXI_ARLOCK(0),
      S_AXI_ARPROT(2 downto 0) => S_AXI_ARPROT(2 downto 0),
      S_AXI_ARQOS(3 downto 0) => S_AXI_ARQOS(3 downto 0),
      areset_d(1 downto 0) => areset_d(1 downto 0),
      cmd_push_block_reg_0(0) => cmd_push_block_reg(0),
      command_ongoing_reg_0 => command_ongoing_reg,
      din(10 downto 0) => \split_addr_mask_q_reg[2]\(10 downto 0),
      dout(8) => \goreg_dm.dout_i_reg[24]\(0),
      dout(7 downto 0) => \USE_READ.rd_cmd_length\(7 downto 0),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg_0,
      empty_fwft_i_reg_0(0) => \USE_READ.read_addr_inst_n_96\,
      f_mux_return0(1 downto 0) => f_mux_return0(1 downto 0),
      first_word => first_word,
      fix_need_to_split_q_reg_0 => fix_need_to_split_q_reg,
      \gen_arbiter.any_grant_i_4\ => \gen_arbiter.any_grant_i_4\,
      \gen_arbiter.any_grant_i_5\(0) => length_counter_1_reg(7),
      \gen_arbiter.any_grant_i_5_0\ => \USE_READ.read_data_inst_n_3\,
      \gen_arbiter.m_grant_enc_i_reg[0]\(0) => \gen_arbiter.m_grant_enc_i_reg[0]\(0),
      \gen_arbiter.m_mesg_i_reg[4]\ => \gen_arbiter.m_mesg_i_reg[4]\,
      \gen_arbiter.s_ready_i_reg[1]\ => \gen_arbiter.s_ready_i_reg[1]\,
      \goreg_dm.dout_i_reg[19]\ => \goreg_dm.dout_i_reg[19]\,
      \goreg_dm.dout_i_reg[23]\ => \goreg_dm.dout_i_reg[23]\,
      \out\(0) => \out\(0),
      p_1_in(63 downto 0) => p_1_in(63 downto 0),
      sc_sf_araddr(29 downto 0) => sc_sf_araddr(29 downto 0),
      sc_sf_arvalid(0) => sc_sf_arvalid(0),
      sf_cb_rvalid(0) => sf_cb_rvalid(0),
      \split_addr_mask_q_reg[2]_0\ => \split_addr_mask_q_reg[2]_0\,
      wrap_need_to_split_q_reg_0 => wrap_need_to_split_q_reg,
      \wrap_unaligned_len_q_reg[6]_0\ => \wrap_unaligned_len_q_reg[6]\
    );
\USE_READ.read_data_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_downsizer
     port map (
      D(2 downto 0) => p_0_in(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(0) => length_counter_1_reg(7),
      S01_AXI_RRESP(1 downto 0) => \^s01_axi_rresp\(1 downto 0),
      SR(0) => SR(0),
      \S_AXI_RRESP_ACC_reg[1]_0\(1 downto 0) => S_AXI_RRESP_ACC(1 downto 0),
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(32 downto 1) => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(34 downto 3),
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0) => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(0),
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0) => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0) => \USE_READ.read_addr_inst_n_96\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0) => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\(0),
      \current_word_1_reg[2]_0\(2) => \USE_READ.read_data_inst_n_4\,
      \current_word_1_reg[2]_0\(1) => \USE_READ.read_data_inst_n_5\,
      \current_word_1_reg[2]_0\(0) => \USE_READ.read_data_inst_n_6\,
      dout(7 downto 0) => \USE_READ.rd_cmd_length\(7 downto 0),
      first_mi_word_reg_0(0) => first_mi_word_reg(0),
      first_word => first_word,
      \goreg_dm.dout_i_reg[9]\ => \USE_READ.read_data_inst_n_2\,
      \length_counter_1_reg[4]_0\ => \USE_READ.read_data_inst_n_3\,
      p_1_in(63 downto 0) => p_1_in(63 downto 0)
    );
\USE_WRITE.USE_SPLIT.write_resp_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_b_downsizer
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      S01_AXI_BREADY => S01_AXI_BREADY,
      S01_AXI_BRESP(1 downto 0) => S01_AXI_BRESP(1 downto 0),
      SR(0) => SR(0),
      \S_AXI_BRESP_ACC_reg[0]_0\(1 downto 0) => \S_AXI_BRESP_ACC_reg[0]\(1 downto 0),
      dout(4) => \USE_WRITE.wr_cmd_b_split\,
      dout(3 downto 0) => \USE_WRITE.wr_cmd_b_repeat\(3 downto 0),
      empty => \USE_B_CHANNEL.cmd_b_queue/inst/empty\,
      \goreg_dm.dout_i_reg[4]\ => \goreg_dm.dout_i_reg[4]\,
      \goreg_dm.dout_i_reg[4]_0\ => \goreg_dm.dout_i_reg[4]_0\,
      rd_en => \USE_WRITE.wr_cmd_b_ready\,
      \repeat_cnt_reg[3]_0\(0) => \repeat_cnt_reg[3]\(0)
    );
\USE_WRITE.write_addr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer
     port map (
      D(2 downto 0) => p_0_in_0(2 downto 0),
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(2 downto 0) => current_word_1(2 downto 0),
      S01_AXI_AWADDR(31 downto 0) => S01_AXI_AWADDR(31 downto 0),
      S01_AXI_AWBURST(1 downto 0) => S01_AXI_AWBURST(1 downto 0),
      S01_AXI_AWLEN(7 downto 0) => S01_AXI_AWLEN(7 downto 0),
      S01_AXI_AWSIZE(2 downto 0) => S01_AXI_AWSIZE(2 downto 0),
      S01_AXI_AWVALID => S01_AXI_AWVALID,
      S01_AXI_WDATA(63 downto 0) => S01_AXI_WDATA(63 downto 0),
      \S01_AXI_WDATA[63]\(35 downto 0) => D(36 downto 1),
      S01_AXI_WREADY => S01_AXI_WREADY,
      S01_AXI_WREADY_0(0) => first_word_reg(0),
      S01_AXI_WREADY_1 => \^goreg_dm.dout_i_reg[9]\,
      S01_AXI_WSTRB(7 downto 0) => S01_AXI_WSTRB(7 downto 0),
      SR(0) => SR(0),
      \S_AXI_AADDR_Q_reg[1]_0\(1 downto 0) => \S_AXI_AADDR_Q_reg[1]\(1 downto 0),
      S_AXI_ALOCK_Q_0(0) => S_AXI_ALOCK_Q_0(0),
      \S_AXI_AQOS_Q_reg[3]_0\(54 downto 0) => \S_AXI_AQOS_Q_reg[3]\(54 downto 0),
      S_AXI_AREADY_I_reg_0 => E(0),
      S_AXI_AREADY_I_reg_1 => S_AXI_AREADY_I_reg_0,
      S_AXI_AWCACHE(3 downto 0) => S_AXI_AWCACHE(3 downto 0),
      S_AXI_AWLOCK(0) => S_AXI_AWLOCK(0),
      S_AXI_AWPROT(2 downto 0) => S_AXI_AWPROT(2 downto 0),
      S_AXI_AWQOS(3 downto 0) => S_AXI_AWQOS(3 downto 0),
      access_is_fix_q_reg_0 => access_is_fix_q_reg,
      areset_d(1 downto 0) => areset_d(1 downto 0),
      command_ongoing_reg_0(0) => command_ongoing_reg_0(0),
      command_ongoing_reg_1 => command_ongoing_reg_1,
      din(9 downto 0) => din(9 downto 0),
      dout(7 downto 0) => \USE_WRITE.wr_cmd_length\(7 downto 0),
      empty => \USE_B_CHANNEL.cmd_b_queue/inst/empty\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      first_mi_word => first_mi_word,
      \gen_arbiter.m_mesg_i_reg[10]\ => \gen_arbiter.m_mesg_i_reg[10]\,
      \gen_arbiter.m_mesg_i_reg[11]\ => \gen_arbiter.m_mesg_i_reg[11]\,
      \gen_arbiter.m_mesg_i_reg[12]\ => \gen_arbiter.m_mesg_i_reg[12]\,
      \gen_arbiter.m_mesg_i_reg[13]\ => \gen_arbiter.m_mesg_i_reg[13]\,
      \gen_arbiter.m_mesg_i_reg[14]\ => \gen_arbiter.m_mesg_i_reg[14]\,
      \gen_arbiter.m_mesg_i_reg[15]\ => \gen_arbiter.m_mesg_i_reg[15]\,
      \gen_arbiter.m_mesg_i_reg[16]\ => \gen_arbiter.m_mesg_i_reg[16]\,
      \gen_arbiter.m_mesg_i_reg[17]\ => \gen_arbiter.m_mesg_i_reg[17]\,
      \gen_arbiter.m_mesg_i_reg[18]\ => \gen_arbiter.m_mesg_i_reg[18]\,
      \gen_arbiter.m_mesg_i_reg[19]\ => \gen_arbiter.m_mesg_i_reg[19]\,
      \gen_arbiter.m_mesg_i_reg[20]\ => \gen_arbiter.m_mesg_i_reg[20]\,
      \gen_arbiter.m_mesg_i_reg[21]\ => \gen_arbiter.m_mesg_i_reg[21]\,
      \gen_arbiter.m_mesg_i_reg[22]\ => \gen_arbiter.m_mesg_i_reg[22]\,
      \gen_arbiter.m_mesg_i_reg[23]\ => \gen_arbiter.m_mesg_i_reg[23]\,
      \gen_arbiter.m_mesg_i_reg[24]\ => \gen_arbiter.m_mesg_i_reg[24]\,
      \gen_arbiter.m_mesg_i_reg[25]\ => \gen_arbiter.m_mesg_i_reg[25]\,
      \gen_arbiter.m_mesg_i_reg[26]\ => \gen_arbiter.m_mesg_i_reg[26]\,
      \gen_arbiter.m_mesg_i_reg[27]\ => \gen_arbiter.m_mesg_i_reg[27]\,
      \gen_arbiter.m_mesg_i_reg[28]\ => \gen_arbiter.m_mesg_i_reg[28]\,
      \gen_arbiter.m_mesg_i_reg[29]\ => \gen_arbiter.m_mesg_i_reg[29]\,
      \gen_arbiter.m_mesg_i_reg[30]\ => \gen_arbiter.m_mesg_i_reg[30]\,
      \gen_arbiter.m_mesg_i_reg[31]\ => \gen_arbiter.m_mesg_i_reg[31]\,
      \gen_arbiter.m_mesg_i_reg[32]\ => \gen_arbiter.m_mesg_i_reg[32]\,
      \gen_arbiter.m_mesg_i_reg[33]\ => \gen_arbiter.m_mesg_i_reg[33]\,
      \gen_arbiter.m_mesg_i_reg[34]\ => \gen_arbiter.m_mesg_i_reg[34]\,
      \gen_arbiter.m_mesg_i_reg[35]\ => \gen_arbiter.m_mesg_i_reg[35]\,
      \gen_arbiter.m_mesg_i_reg[42]\ => \gen_arbiter.m_mesg_i_reg[42]\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \gen_arbiter.m_mesg_i_reg[42]_0\,
      \gen_arbiter.m_mesg_i_reg[43]\ => \gen_arbiter.m_mesg_i_reg[43]\,
      \gen_arbiter.m_mesg_i_reg[44]\ => \gen_arbiter.m_mesg_i_reg[44]\,
      \gen_arbiter.m_mesg_i_reg[47]\ => \gen_arbiter.m_mesg_i_reg[47]\,
      \gen_arbiter.m_mesg_i_reg[51]\(2 downto 0) => \gen_arbiter.m_mesg_i_reg[51]\(2 downto 0),
      \gen_arbiter.m_mesg_i_reg[56]\ => \gen_arbiter.m_mesg_i_reg[56]\,
      \gen_arbiter.m_mesg_i_reg[57]\(1 downto 0) => \gen_arbiter.m_mesg_i_reg[57]\(1 downto 0),
      \gen_arbiter.m_mesg_i_reg[61]\(3 downto 0) => \gen_arbiter.m_mesg_i_reg[61]\(3 downto 0),
      \gen_arbiter.m_mesg_i_reg[65]\(3 downto 0) => \gen_arbiter.m_mesg_i_reg[65]\(3 downto 0),
      \gen_arbiter.m_mesg_i_reg[6]\ => \gen_arbiter.m_mesg_i_reg[6]\,
      \gen_arbiter.m_mesg_i_reg[7]\ => \gen_arbiter.m_mesg_i_reg[7]\,
      \gen_arbiter.m_mesg_i_reg[8]\ => \gen_arbiter.m_mesg_i_reg[8]\,
      \gen_arbiter.m_mesg_i_reg[9]\ => \gen_arbiter.m_mesg_i_reg[9]\,
      \gen_arbiter.qual_reg_reg[1]\ => \gen_arbiter.qual_reg_reg[1]\,
      \goreg_dm.dout_i_reg[4]\(4) => \USE_WRITE.wr_cmd_b_split\,
      \goreg_dm.dout_i_reg[4]\(3 downto 0) => \USE_WRITE.wr_cmd_b_repeat\(3 downto 0),
      \goreg_dm.dout_i_reg[4]_0\ => \USE_WRITE.wr_cmd_b_ready\,
      \m_ready_d_reg[0]\(0) => \m_ready_d_reg[0]\(0),
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \m_ready_d_reg[1]_0\(1 downto 0) => \m_ready_d_reg[1]_0\(1 downto 0),
      m_select_enc => m_select_enc,
      \out\(0) => \out\(0),
      ram_full_i_reg(1 downto 0) => ram_full_i_reg(1 downto 0),
      ram_full_i_reg_0 => ram_full_i_reg_0,
      rd_en => rd_en,
      sc_sf_awvalid(0) => sc_sf_awvalid(0),
      sf_cb_awready(0) => sf_cb_awready(0),
      split_ongoing_reg_0(0) => split_ongoing_reg(0),
      ss_wr_awready_1 => ss_wr_awready_1,
      \storage_data1_reg[0]\(1 downto 0) => \storage_data1_reg[0]\(1 downto 0),
      \storage_data2_reg[10]\ => \storage_data2_reg[10]\,
      \storage_data2_reg[11]\ => \storage_data2_reg[11]\,
      \storage_data2_reg[12]\ => \storage_data2_reg[12]\,
      \storage_data2_reg[13]\ => \storage_data2_reg[13]\,
      \storage_data2_reg[14]\ => \storage_data2_reg[14]\,
      \storage_data2_reg[15]\ => \storage_data2_reg[15]\,
      \storage_data2_reg[16]\ => \storage_data2_reg[16]\,
      \storage_data2_reg[17]\ => \storage_data2_reg[17]\,
      \storage_data2_reg[18]\ => \storage_data2_reg[18]\,
      \storage_data2_reg[19]\ => \storage_data2_reg[19]\,
      \storage_data2_reg[1]\ => \storage_data2_reg[1]\,
      \storage_data2_reg[20]\ => \storage_data2_reg[20]\,
      \storage_data2_reg[21]\ => \storage_data2_reg[21]\,
      \storage_data2_reg[22]\ => \storage_data2_reg[22]\,
      \storage_data2_reg[23]\ => \storage_data2_reg[23]\,
      \storage_data2_reg[24]\ => \storage_data2_reg[24]\,
      \storage_data2_reg[25]\ => \storage_data2_reg[25]\,
      \storage_data2_reg[26]\ => \storage_data2_reg[26]\,
      \storage_data2_reg[27]\ => \storage_data2_reg[27]\,
      \storage_data2_reg[28]\ => \storage_data2_reg[28]\,
      \storage_data2_reg[29]\ => \storage_data2_reg[29]\,
      \storage_data2_reg[2]\ => \storage_data2_reg[2]\,
      \storage_data2_reg[30]\ => \storage_data2_reg[30]\,
      \storage_data2_reg[31]\ => \storage_data2_reg[31]\,
      \storage_data2_reg[32]\ => \storage_data2_reg[32]\,
      \storage_data2_reg[33]\ => \storage_data2_reg[33]\,
      \storage_data2_reg[34]\ => \storage_data2_reg[34]\,
      \storage_data2_reg[35]\ => \storage_data2_reg[35]\,
      \storage_data2_reg[36]\ => \storage_data2_reg[36]\,
      \storage_data2_reg[3]\ => \storage_data2_reg[3]\,
      \storage_data2_reg[4]\ => \storage_data2_reg[4]\,
      \storage_data2_reg[5]\ => \storage_data2_reg[5]\,
      \storage_data2_reg[6]\ => \storage_data2_reg[6]\,
      \storage_data2_reg[7]\ => \storage_data2_reg[7]\,
      \storage_data2_reg[8]\ => \storage_data2_reg[8]\,
      \storage_data2_reg[9]\ => \storage_data2_reg[9]\
    );
\USE_WRITE.write_data_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_downsizer
     port map (
      D(0) => D(0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(2 downto 0) => current_word_1(2 downto 0),
      SR(0) => SR(0),
      \current_word_1_reg[2]_0\(2 downto 0) => p_0_in_0(2 downto 0),
      dout(7 downto 0) => \USE_WRITE.wr_cmd_length\(7 downto 0),
      first_mi_word => first_mi_word,
      first_word_reg_0(0) => first_word_reg(0),
      \goreg_dm.dout_i_reg[9]\ => \^goreg_dm.dout_i_reg[9]\,
      m_select_enc => m_select_enc,
      \storage_data2_reg[0]\ => \storage_data2_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_downsizer__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    \split_addr_mask_q_reg[2]\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ALOCK_Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    S_AXI_AREADY_I_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_WVALID_0 : out STD_LOGIC;
    S00_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : out STD_LOGIC;
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \split_addr_mask_q_reg[2]_0\ : out STD_LOGIC;
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    wrap_need_to_split_q_reg : out STD_LOGIC;
    wrap_need_to_split_q_reg_0 : out STD_LOGIC;
    access_is_fix_q_reg : out STD_LOGIC;
    fix_need_to_split_q_reg : out STD_LOGIC;
    \S_AXI_AADDR_Q_reg[2]\ : out STD_LOGIC;
    \next_mi_addr_reg[3]\ : out STD_LOGIC;
    \next_mi_addr_reg[4]\ : out STD_LOGIC;
    \next_mi_addr_reg[5]\ : out STD_LOGIC;
    \next_mi_addr_reg[6]\ : out STD_LOGIC;
    \next_mi_addr_reg[7]\ : out STD_LOGIC;
    \next_mi_addr_reg[8]\ : out STD_LOGIC;
    \next_mi_addr_reg[17]\ : out STD_LOGIC;
    \next_mi_addr_reg[18]\ : out STD_LOGIC;
    \next_mi_addr_reg[19]\ : out STD_LOGIC;
    \next_mi_addr_reg[20]\ : out STD_LOGIC;
    \next_mi_addr_reg[21]\ : out STD_LOGIC;
    \next_mi_addr_reg[22]\ : out STD_LOGIC;
    \next_mi_addr_reg[23]\ : out STD_LOGIC;
    \next_mi_addr_reg[24]\ : out STD_LOGIC;
    \next_mi_addr_reg[25]\ : out STD_LOGIC;
    \next_mi_addr_reg[26]\ : out STD_LOGIC;
    \next_mi_addr_reg[27]\ : out STD_LOGIC;
    \next_mi_addr_reg[28]\ : out STD_LOGIC;
    \next_mi_addr_reg[29]\ : out STD_LOGIC;
    \next_mi_addr_reg[30]\ : out STD_LOGIC;
    \next_mi_addr_reg[31]\ : out STD_LOGIC;
    \next_mi_addr_reg[9]\ : out STD_LOGIC;
    \next_mi_addr_reg[10]\ : out STD_LOGIC;
    \next_mi_addr_reg[11]\ : out STD_LOGIC;
    \next_mi_addr_reg[12]\ : out STD_LOGIC;
    \next_mi_addr_reg[13]\ : out STD_LOGIC;
    \next_mi_addr_reg[14]\ : out STD_LOGIC;
    \next_mi_addr_reg[15]\ : out STD_LOGIC;
    \next_mi_addr_reg[16]\ : out STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC;
    S00_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_WDATA_32_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_33_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_34_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_35_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_36_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_37_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_38_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_39_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_40_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_41_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_42_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_43_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_44_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_45_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_46_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_47_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_48_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_49_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_50_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_51_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_52_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_53_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_54_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_55_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_56_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_57_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_58_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_59_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_60_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_61_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_62_sp_1 : out STD_LOGIC;
    S00_AXI_WDATA_63_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_4_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_5_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_6_sp_1 : out STD_LOGIC;
    S00_AXI_WSTRB_7_sp_1 : out STD_LOGIC;
    \areset_d_reg[0]\ : out STD_LOGIC;
    \areset_d_reg[0]_0\ : out STD_LOGIC;
    command_ongoing_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.s_ready_i_reg[0]\ : out STD_LOGIC;
    S00_AXI_RREADY_0 : out STD_LOGIC;
    \S_AXI_AQOS_Q_reg[3]\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    \S_AXI_ABURST_Q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S_AXI_ACACHE_Q_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \S_AXI_APROT_Q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \S_AXI_AQOS_Q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[25]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    split_ongoing_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_mi_word_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    S00_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_WVALID : in STD_LOGIC;
    \storage_data1_reg[0]\ : in STD_LOGIC;
    S00_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_RVALID_0 : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    S00_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AREADY_I_reg_1 : in STD_LOGIC;
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[4]_0\ : in STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC;
    cmd_push_block_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S_AXI_BRESP_ACC_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AREADY_I_reg_2 : in STD_LOGIC;
    S01_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AREADY_I_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AREADY_I_reg_4 : in STD_LOGIC;
    S01_AXI_ARVALID : in STD_LOGIC;
    S_AXI_AREADY_I_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC;
    \m_ready_d_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ss_wr_awready_0 : in STD_LOGIC;
    sc_sf_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[4]\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.last_rr_hot_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.any_grant_i_4\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[44]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_arbiter.m_mesg_i_reg[43]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[42]_0\ : in STD_LOGIC;
    S_AXI_ALOCK_Q_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_mesg_i_reg[47]\ : in STD_LOGIC;
    f_mux_return0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sc_sf_araddr : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gen_arbiter.m_mesg_i_reg[57]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.m_mesg_i_reg[56]\ : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[51]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.m_mesg_i_reg[61]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.m_mesg_i_reg[65]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_downsizer__xdcDup__1\ : entity is "axi_interconnect_v1_7_15_axi_downsizer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_downsizer__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_downsizer__xdcDup__1\ is
  signal \^s00_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_WDATA_32_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_33_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_34_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_35_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_36_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_37_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_38_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_39_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_40_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_41_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_42_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_43_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_44_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_45_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_46_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_47_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_48_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_49_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_50_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_51_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_52_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_53_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_54_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_55_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_56_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_57_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_58_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_59_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_60_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_61_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_62_sn_1 : STD_LOGIC;
  signal S00_AXI_WDATA_63_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_4_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_5_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_6_sn_1 : STD_LOGIC;
  signal S00_AXI_WSTRB_7_sn_1 : STD_LOGIC;
  signal \^s_axi_aready_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_RRESP_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_B_CHANNEL.cmd_b_queue/inst/empty\ : STD_LOGIC;
  signal \USE_READ.rd_cmd_length\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_READ.read_addr_inst_n_14\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst_n_82\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_1\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_2\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_3\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_4\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_5\ : STD_LOGIC;
  signal \USE_READ.read_data_inst_n_6\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_b_ready\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_b_repeat\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \USE_WRITE.wr_cmd_b_split\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_length\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_WRITE.write_addr_inst_n_107\ : STD_LOGIC;
  signal \^areset_d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal current_word_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal first_mi_word : STD_LOGIC;
  signal first_word : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  S00_AXI_RRESP(1 downto 0) <= \^s00_axi_rresp\(1 downto 0);
  S00_AXI_WDATA_32_sp_1 <= S00_AXI_WDATA_32_sn_1;
  S00_AXI_WDATA_33_sp_1 <= S00_AXI_WDATA_33_sn_1;
  S00_AXI_WDATA_34_sp_1 <= S00_AXI_WDATA_34_sn_1;
  S00_AXI_WDATA_35_sp_1 <= S00_AXI_WDATA_35_sn_1;
  S00_AXI_WDATA_36_sp_1 <= S00_AXI_WDATA_36_sn_1;
  S00_AXI_WDATA_37_sp_1 <= S00_AXI_WDATA_37_sn_1;
  S00_AXI_WDATA_38_sp_1 <= S00_AXI_WDATA_38_sn_1;
  S00_AXI_WDATA_39_sp_1 <= S00_AXI_WDATA_39_sn_1;
  S00_AXI_WDATA_40_sp_1 <= S00_AXI_WDATA_40_sn_1;
  S00_AXI_WDATA_41_sp_1 <= S00_AXI_WDATA_41_sn_1;
  S00_AXI_WDATA_42_sp_1 <= S00_AXI_WDATA_42_sn_1;
  S00_AXI_WDATA_43_sp_1 <= S00_AXI_WDATA_43_sn_1;
  S00_AXI_WDATA_44_sp_1 <= S00_AXI_WDATA_44_sn_1;
  S00_AXI_WDATA_45_sp_1 <= S00_AXI_WDATA_45_sn_1;
  S00_AXI_WDATA_46_sp_1 <= S00_AXI_WDATA_46_sn_1;
  S00_AXI_WDATA_47_sp_1 <= S00_AXI_WDATA_47_sn_1;
  S00_AXI_WDATA_48_sp_1 <= S00_AXI_WDATA_48_sn_1;
  S00_AXI_WDATA_49_sp_1 <= S00_AXI_WDATA_49_sn_1;
  S00_AXI_WDATA_50_sp_1 <= S00_AXI_WDATA_50_sn_1;
  S00_AXI_WDATA_51_sp_1 <= S00_AXI_WDATA_51_sn_1;
  S00_AXI_WDATA_52_sp_1 <= S00_AXI_WDATA_52_sn_1;
  S00_AXI_WDATA_53_sp_1 <= S00_AXI_WDATA_53_sn_1;
  S00_AXI_WDATA_54_sp_1 <= S00_AXI_WDATA_54_sn_1;
  S00_AXI_WDATA_55_sp_1 <= S00_AXI_WDATA_55_sn_1;
  S00_AXI_WDATA_56_sp_1 <= S00_AXI_WDATA_56_sn_1;
  S00_AXI_WDATA_57_sp_1 <= S00_AXI_WDATA_57_sn_1;
  S00_AXI_WDATA_58_sp_1 <= S00_AXI_WDATA_58_sn_1;
  S00_AXI_WDATA_59_sp_1 <= S00_AXI_WDATA_59_sn_1;
  S00_AXI_WDATA_60_sp_1 <= S00_AXI_WDATA_60_sn_1;
  S00_AXI_WDATA_61_sp_1 <= S00_AXI_WDATA_61_sn_1;
  S00_AXI_WDATA_62_sp_1 <= S00_AXI_WDATA_62_sn_1;
  S00_AXI_WDATA_63_sp_1 <= S00_AXI_WDATA_63_sn_1;
  S00_AXI_WSTRB_4_sp_1 <= S00_AXI_WSTRB_4_sn_1;
  S00_AXI_WSTRB_5_sp_1 <= S00_AXI_WSTRB_5_sn_1;
  S00_AXI_WSTRB_6_sp_1 <= S00_AXI_WSTRB_6_sn_1;
  S00_AXI_WSTRB_7_sp_1 <= S00_AXI_WSTRB_7_sn_1;
  S_AXI_AREADY_I_reg_0(0) <= \^s_axi_aready_i_reg_0\(0);
  areset_d(1 downto 0) <= \^areset_d\(1 downto 0);
  \goreg_dm.dout_i_reg[9]\ <= \^goreg_dm.dout_i_reg[9]\;
\USE_READ.read_addr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__parameterized0__xdcDup__1\
     port map (
      D(2 downto 0) => p_0_in(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => S_AXI_RRESP_ACC(1 downto 0),
      S00_AXI_ARADDR(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      S00_AXI_ARBURST(1 downto 0) => S00_AXI_ARBURST(1 downto 0),
      S00_AXI_ARLEN(7 downto 0) => S00_AXI_ARLEN(7 downto 0),
      S00_AXI_ARSIZE(2 downto 0) => S00_AXI_ARSIZE(2 downto 0),
      S00_AXI_ARVALID => S00_AXI_ARVALID,
      S00_AXI_RDATA(63 downto 0) => S00_AXI_RDATA(63 downto 0),
      \S00_AXI_RDATA[31]\(33 downto 0) => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\(34 downto 1),
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_RREADY_0 => S00_AXI_RREADY_0,
      S00_AXI_RRESP(1 downto 0) => \^s00_axi_rresp\(1 downto 0),
      S00_AXI_RVALID => S00_AXI_RVALID,
      S00_AXI_RVALID_0 => S00_AXI_RVALID_0,
      S00_AXI_RVALID_1 => \USE_READ.read_data_inst_n_1\,
      SR(0) => SR(0),
      S_AXI_ALOCK_Q_0(0) => S_AXI_ALOCK_Q_0(0),
      \S_AXI_AQOS_Q_reg[3]_0\(56 downto 0) => \S_AXI_AQOS_Q_reg[3]\(56 downto 0),
      S_AXI_ARCACHE(3 downto 0) => S_AXI_ARCACHE(3 downto 0),
      S_AXI_AREADY_I_reg_0 => \^s_axi_aready_i_reg_0\(0),
      S_AXI_AREADY_I_reg_1 => \USE_WRITE.write_addr_inst_n_107\,
      S_AXI_ARLOCK(0) => S_AXI_ARLOCK(0),
      S_AXI_ARPROT(2 downto 0) => S_AXI_ARPROT(2 downto 0),
      S_AXI_ARQOS(3 downto 0) => S_AXI_ARQOS(3 downto 0),
      cmd_push_block_reg_0(0) => cmd_push_block_reg_0(0),
      command_ongoing_reg_0 => \USE_READ.read_addr_inst_n_14\,
      command_ongoing_reg_1 => command_ongoing_reg_0,
      command_ongoing_reg_2 => \^areset_d\(0),
      command_ongoing_reg_3 => \^areset_d\(1),
      \current_word_1[2]_i_2\(2) => \USE_READ.read_data_inst_n_4\,
      \current_word_1[2]_i_2\(1) => \USE_READ.read_data_inst_n_5\,
      \current_word_1[2]_i_2\(0) => \USE_READ.read_data_inst_n_6\,
      dout(8) => dout(0),
      dout(7 downto 0) => \USE_READ.rd_cmd_length\(7 downto 0),
      empty => empty_fwft_i_reg,
      empty_fwft_i_reg => empty_fwft_i_reg_0,
      empty_fwft_i_reg_0(0) => \USE_READ.read_addr_inst_n_82\,
      f_mux_return0(1 downto 0) => f_mux_return0(1 downto 0),
      first_word => first_word,
      \gen_arbiter.any_grant_i_4\ => \gen_arbiter.any_grant_i_4\,
      \gen_arbiter.any_grant_i_6\ => \USE_READ.read_data_inst_n_2\,
      \gen_arbiter.any_grant_i_6_0\ => \USE_READ.read_data_inst_n_3\,
      \gen_arbiter.last_rr_hot_reg[0]\(0) => \gen_arbiter.last_rr_hot_reg[0]\(0),
      \gen_arbiter.m_mesg_i_reg[42]\ => \gen_arbiter.m_mesg_i_reg[42]\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \gen_arbiter.m_mesg_i_reg[42]_0\,
      \gen_arbiter.m_mesg_i_reg[43]\ => \gen_arbiter.m_mesg_i_reg[43]\,
      \gen_arbiter.m_mesg_i_reg[44]\(10 downto 0) => \gen_arbiter.m_mesg_i_reg[44]\(10 downto 0),
      \gen_arbiter.m_mesg_i_reg[47]\ => \gen_arbiter.m_mesg_i_reg[47]\,
      \gen_arbiter.m_mesg_i_reg[51]\(2 downto 0) => \gen_arbiter.m_mesg_i_reg[51]\(2 downto 0),
      \gen_arbiter.m_mesg_i_reg[56]\ => \gen_arbiter.m_mesg_i_reg[56]\,
      \gen_arbiter.m_mesg_i_reg[57]\(1 downto 0) => \gen_arbiter.m_mesg_i_reg[57]\(1 downto 0),
      \gen_arbiter.m_mesg_i_reg[61]\(3 downto 0) => \gen_arbiter.m_mesg_i_reg[61]\(3 downto 0),
      \gen_arbiter.m_mesg_i_reg[65]\(3 downto 0) => \gen_arbiter.m_mesg_i_reg[65]\(3 downto 0),
      \gen_arbiter.qual_reg_reg[0]\ => \gen_arbiter.qual_reg_reg[0]_0\,
      \gen_arbiter.s_ready_i_reg[0]\ => \gen_arbiter.s_ready_i_reg[0]\,
      \goreg_dm.dout_i_reg[19]\ => \goreg_dm.dout_i_reg[19]\,
      \goreg_dm.dout_i_reg[25]\ => \goreg_dm.dout_i_reg[25]\,
      \out\(0) => \out\(0),
      p_1_in(63 downto 0) => p_1_in(63 downto 0),
      ram_full_i_reg(0) => ram_full_i_reg_1(0),
      sc_sf_araddr(29 downto 0) => sc_sf_araddr(29 downto 0)
    );
\USE_READ.read_data_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_r_downsizer_17
     port map (
      D(2 downto 0) => p_0_in(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(2) => \USE_READ.read_data_inst_n_4\,
      Q(1) => \USE_READ.read_data_inst_n_5\,
      Q(0) => \USE_READ.read_data_inst_n_6\,
      S00_AXI_RRESP(1 downto 0) => \^s00_axi_rresp\(1 downto 0),
      SR(0) => SR(0),
      \S_AXI_RRESP_ACC_reg[1]_0\(1 downto 0) => S_AXI_RRESP_ACC(1 downto 0),
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0) => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(0),
      \WORD_LANE[1].S_AXI_RDATA_II_reg[32]_0\(0) => \USE_READ.read_addr_inst_n_82\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(32 downto 1) => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\(34 downto 3),
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0) => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\(0),
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_1\(0) => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      dout(7 downto 0) => \USE_READ.rd_cmd_length\(7 downto 0),
      first_mi_word_reg_0(0) => first_mi_word_reg(0),
      first_word => first_word,
      \goreg_dm.dout_i_reg[10]\ => \USE_READ.read_data_inst_n_2\,
      \goreg_dm.dout_i_reg[9]\ => \USE_READ.read_data_inst_n_1\,
      \length_counter_1_reg[4]_0\ => \USE_READ.read_data_inst_n_3\,
      p_1_in(63 downto 0) => p_1_in(63 downto 0)
    );
\USE_WRITE.USE_SPLIT.write_resp_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_b_downsizer_18
     port map (
      E(0) => E(0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BRESP(1 downto 0) => S00_AXI_BRESP(1 downto 0),
      SR(0) => SR(0),
      \S_AXI_BRESP_ACC_reg[0]_0\(1 downto 0) => \S_AXI_BRESP_ACC_reg[0]\(1 downto 0),
      dout(4) => \USE_WRITE.wr_cmd_b_split\,
      dout(3 downto 0) => \USE_WRITE.wr_cmd_b_repeat\(3 downto 0),
      empty => \USE_B_CHANNEL.cmd_b_queue/inst/empty\,
      \goreg_dm.dout_i_reg[4]\ => \goreg_dm.dout_i_reg[4]\,
      \goreg_dm.dout_i_reg[4]_0\ => \goreg_dm.dout_i_reg[4]_0\,
      rd_en => \USE_WRITE.wr_cmd_b_ready\
    );
\USE_WRITE.write_addr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_a_downsizer__xdcDup__1\
     port map (
      D(2 downto 0) => p_0_in_0(2 downto 0),
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(2 downto 0) => current_word_1(2 downto 0),
      S00_AXI_ARVALID => S00_AXI_ARVALID,
      S00_AXI_AWADDR(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      S00_AXI_AWBURST(1 downto 0) => S00_AXI_AWBURST(1 downto 0),
      S00_AXI_AWLEN(7 downto 0) => S00_AXI_AWLEN(7 downto 0),
      S00_AXI_AWSIZE(2 downto 0) => S00_AXI_AWSIZE(2 downto 0),
      S00_AXI_AWVALID => S00_AXI_AWVALID,
      S00_AXI_WDATA(63 downto 0) => S00_AXI_WDATA(63 downto 0),
      S00_AXI_WDATA_32_sp_1 => S00_AXI_WDATA_32_sn_1,
      S00_AXI_WDATA_33_sp_1 => S00_AXI_WDATA_33_sn_1,
      S00_AXI_WDATA_34_sp_1 => S00_AXI_WDATA_34_sn_1,
      S00_AXI_WDATA_35_sp_1 => S00_AXI_WDATA_35_sn_1,
      S00_AXI_WDATA_36_sp_1 => S00_AXI_WDATA_36_sn_1,
      S00_AXI_WDATA_37_sp_1 => S00_AXI_WDATA_37_sn_1,
      S00_AXI_WDATA_38_sp_1 => S00_AXI_WDATA_38_sn_1,
      S00_AXI_WDATA_39_sp_1 => S00_AXI_WDATA_39_sn_1,
      S00_AXI_WDATA_40_sp_1 => S00_AXI_WDATA_40_sn_1,
      S00_AXI_WDATA_41_sp_1 => S00_AXI_WDATA_41_sn_1,
      S00_AXI_WDATA_42_sp_1 => S00_AXI_WDATA_42_sn_1,
      S00_AXI_WDATA_43_sp_1 => S00_AXI_WDATA_43_sn_1,
      S00_AXI_WDATA_44_sp_1 => S00_AXI_WDATA_44_sn_1,
      S00_AXI_WDATA_45_sp_1 => S00_AXI_WDATA_45_sn_1,
      S00_AXI_WDATA_46_sp_1 => S00_AXI_WDATA_46_sn_1,
      S00_AXI_WDATA_47_sp_1 => S00_AXI_WDATA_47_sn_1,
      S00_AXI_WDATA_48_sp_1 => S00_AXI_WDATA_48_sn_1,
      S00_AXI_WDATA_49_sp_1 => S00_AXI_WDATA_49_sn_1,
      S00_AXI_WDATA_50_sp_1 => S00_AXI_WDATA_50_sn_1,
      S00_AXI_WDATA_51_sp_1 => S00_AXI_WDATA_51_sn_1,
      S00_AXI_WDATA_52_sp_1 => S00_AXI_WDATA_52_sn_1,
      S00_AXI_WDATA_53_sp_1 => S00_AXI_WDATA_53_sn_1,
      S00_AXI_WDATA_54_sp_1 => S00_AXI_WDATA_54_sn_1,
      S00_AXI_WDATA_55_sp_1 => S00_AXI_WDATA_55_sn_1,
      S00_AXI_WDATA_56_sp_1 => S00_AXI_WDATA_56_sn_1,
      S00_AXI_WDATA_57_sp_1 => S00_AXI_WDATA_57_sn_1,
      S00_AXI_WDATA_58_sp_1 => S00_AXI_WDATA_58_sn_1,
      S00_AXI_WDATA_59_sp_1 => S00_AXI_WDATA_59_sn_1,
      S00_AXI_WDATA_60_sp_1 => S00_AXI_WDATA_60_sn_1,
      S00_AXI_WDATA_61_sp_1 => S00_AXI_WDATA_61_sn_1,
      S00_AXI_WDATA_62_sp_1 => S00_AXI_WDATA_62_sn_1,
      S00_AXI_WDATA_63_sp_1 => S00_AXI_WDATA_63_sn_1,
      S00_AXI_WREADY => S00_AXI_WREADY,
      S00_AXI_WREADY_0 => \^goreg_dm.dout_i_reg[9]\,
      S00_AXI_WREADY_1(0) => first_word_reg(0),
      S00_AXI_WSTRB(7 downto 0) => S00_AXI_WSTRB(7 downto 0),
      S00_AXI_WSTRB_4_sp_1 => S00_AXI_WSTRB_4_sn_1,
      S00_AXI_WSTRB_5_sp_1 => S00_AXI_WSTRB_5_sn_1,
      S00_AXI_WSTRB_6_sp_1 => S00_AXI_WSTRB_6_sn_1,
      S00_AXI_WSTRB_7_sp_1 => S00_AXI_WSTRB_7_sn_1,
      S00_AXI_WVALID => S00_AXI_WVALID,
      S00_AXI_WVALID_0 => S00_AXI_WVALID_0,
      S01_AXI_ARVALID => S01_AXI_ARVALID,
      S01_AXI_AWVALID => S01_AXI_AWVALID,
      SR(0) => SR(0),
      \S_AXI_AADDR_Q_reg[2]_0\ => \S_AXI_AADDR_Q_reg[2]\,
      \S_AXI_ABURST_Q_reg[1]_0\(1 downto 0) => \S_AXI_ABURST_Q_reg[1]\(1 downto 0),
      \S_AXI_ACACHE_Q_reg[3]_0\(3 downto 0) => \S_AXI_ACACHE_Q_reg[3]\(3 downto 0),
      S_AXI_ALOCK_Q(0) => S_AXI_ALOCK_Q(0),
      \S_AXI_APROT_Q_reg[2]_0\(2 downto 0) => \S_AXI_APROT_Q_reg[2]\(2 downto 0),
      \S_AXI_AQOS_Q_reg[3]_0\(3 downto 0) => \S_AXI_AQOS_Q_reg[3]_0\(3 downto 0),
      S_AXI_AREADY_I_reg_0 => S_AXI_AREADY_I_reg(0),
      S_AXI_AREADY_I_reg_1 => S_AXI_AREADY_I_reg_1,
      S_AXI_AREADY_I_reg_2 => \USE_READ.read_addr_inst_n_14\,
      S_AXI_AREADY_I_reg_3(0) => \^s_axi_aready_i_reg_0\(0),
      S_AXI_AREADY_I_reg_4 => S_AXI_AREADY_I_reg_2,
      S_AXI_AREADY_I_reg_5(0) => S_AXI_AREADY_I_reg_3(0),
      S_AXI_AREADY_I_reg_6 => S_AXI_AREADY_I_reg_4,
      S_AXI_AREADY_I_reg_7(0) => S_AXI_AREADY_I_reg_5(0),
      S_AXI_AWCACHE(3 downto 0) => S_AXI_AWCACHE(3 downto 0),
      S_AXI_AWLOCK(0) => S_AXI_AWLOCK(0),
      S_AXI_AWPROT(2 downto 0) => S_AXI_AWPROT(2 downto 0),
      S_AXI_AWQOS(3 downto 0) => S_AXI_AWQOS(3 downto 0),
      access_is_fix_q_reg_0 => access_is_fix_q_reg,
      \areset_d_reg[0]_0\ => \^areset_d\(0),
      \areset_d_reg[0]_1\ => \USE_WRITE.write_addr_inst_n_107\,
      \areset_d_reg[0]_2\ => \areset_d_reg[0]\,
      \areset_d_reg[0]_3\ => \areset_d_reg[0]_0\,
      \areset_d_reg[1]_0\ => \^areset_d\(1),
      cmd_push_block_reg_0 => cmd_push_block_reg,
      command_ongoing_reg_0 => command_ongoing_reg,
      command_ongoing_reg_1(0) => command_ongoing_reg_1(0),
      din(10) => \split_addr_mask_q_reg[2]\,
      din(9 downto 0) => din(9 downto 0),
      dout(7 downto 0) => \USE_WRITE.wr_cmd_length\(7 downto 0),
      empty => empty,
      empty_fwft_i_reg => \USE_B_CHANNEL.cmd_b_queue/inst/empty\,
      first_mi_word => first_mi_word,
      fix_need_to_split_q_reg_0 => fix_need_to_split_q_reg,
      \gen_arbiter.m_grant_enc_i_reg[0]\(1 downto 0) => \gen_arbiter.m_grant_enc_i_reg[0]\(1 downto 0),
      \gen_arbiter.m_mesg_i_reg[4]\ => \gen_arbiter.m_mesg_i_reg[4]\,
      \gen_arbiter.qual_reg_reg[0]\ => \gen_arbiter.qual_reg_reg[0]\,
      \goreg_dm.dout_i_reg[25]\ => \goreg_dm.dout_i_reg[25]_0\,
      \goreg_dm.dout_i_reg[4]\(4) => \USE_WRITE.wr_cmd_b_split\,
      \goreg_dm.dout_i_reg[4]\(3 downto 0) => \USE_WRITE.wr_cmd_b_repeat\(3 downto 0),
      \m_ready_d_reg[0]\(0) => \m_ready_d_reg[0]\(0),
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \m_ready_d_reg[1]_0\(1 downto 0) => Q(1 downto 0),
      \next_mi_addr_reg[10]_0\ => \next_mi_addr_reg[10]\,
      \next_mi_addr_reg[11]_0\ => \next_mi_addr_reg[11]\,
      \next_mi_addr_reg[12]_0\ => \next_mi_addr_reg[12]\,
      \next_mi_addr_reg[13]_0\ => \next_mi_addr_reg[13]\,
      \next_mi_addr_reg[14]_0\ => \next_mi_addr_reg[14]\,
      \next_mi_addr_reg[15]_0\ => \next_mi_addr_reg[15]\,
      \next_mi_addr_reg[16]_0\ => \next_mi_addr_reg[16]\,
      \next_mi_addr_reg[17]_0\ => \next_mi_addr_reg[17]\,
      \next_mi_addr_reg[18]_0\ => \next_mi_addr_reg[18]\,
      \next_mi_addr_reg[19]_0\ => \next_mi_addr_reg[19]\,
      \next_mi_addr_reg[20]_0\ => \next_mi_addr_reg[20]\,
      \next_mi_addr_reg[21]_0\ => \next_mi_addr_reg[21]\,
      \next_mi_addr_reg[22]_0\ => \next_mi_addr_reg[22]\,
      \next_mi_addr_reg[23]_0\ => \next_mi_addr_reg[23]\,
      \next_mi_addr_reg[24]_0\ => \next_mi_addr_reg[24]\,
      \next_mi_addr_reg[25]_0\ => \next_mi_addr_reg[25]\,
      \next_mi_addr_reg[26]_0\ => \next_mi_addr_reg[26]\,
      \next_mi_addr_reg[27]_0\ => \next_mi_addr_reg[27]\,
      \next_mi_addr_reg[28]_0\ => \next_mi_addr_reg[28]\,
      \next_mi_addr_reg[29]_0\ => \next_mi_addr_reg[29]\,
      \next_mi_addr_reg[30]_0\ => \next_mi_addr_reg[30]\,
      \next_mi_addr_reg[31]_0\ => \next_mi_addr_reg[31]\,
      \next_mi_addr_reg[3]_0\ => \next_mi_addr_reg[3]\,
      \next_mi_addr_reg[4]_0\ => \next_mi_addr_reg[4]\,
      \next_mi_addr_reg[5]_0\ => \next_mi_addr_reg[5]\,
      \next_mi_addr_reg[6]_0\ => \next_mi_addr_reg[6]\,
      \next_mi_addr_reg[7]_0\ => \next_mi_addr_reg[7]\,
      \next_mi_addr_reg[8]_0\ => \next_mi_addr_reg[8]\,
      \next_mi_addr_reg[9]_0\ => \next_mi_addr_reg[9]\,
      \out\(0) => \out\(0),
      ram_full_i_reg(1 downto 0) => ram_full_i_reg(1 downto 0),
      ram_full_i_reg_0 => ram_full_i_reg_0,
      rd_en => \USE_WRITE.wr_cmd_b_ready\,
      sc_sf_awaddr(1 downto 0) => sc_sf_awaddr(1 downto 0),
      \split_addr_mask_q_reg[2]_0\ => \split_addr_mask_q_reg[2]_0\,
      split_ongoing_reg_0(0) => split_ongoing_reg(0),
      ss_wr_awready_0 => ss_wr_awready_0,
      \storage_data1_reg[0]\ => \storage_data1_reg[0]\,
      \storage_data1_reg[0]_0\(1 downto 0) => \storage_data1_reg[0]_0\(1 downto 0),
      wrap_need_to_split_q_reg_0 => wrap_need_to_split_q_reg,
      wrap_need_to_split_q_reg_1 => wrap_need_to_split_q_reg_0
    );
\USE_WRITE.write_data_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_w_downsizer_19
     port map (
      D(2 downto 0) => p_0_in_0(2 downto 0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(2 downto 0) => current_word_1(2 downto 0),
      SR(0) => SR(0),
      dout(7 downto 0) => \USE_WRITE.wr_cmd_length\(7 downto 0),
      first_mi_word => first_mi_word,
      first_word_reg_0(0) => first_word_reg(0),
      \goreg_dm.dout_i_reg[9]\ => \^goreg_dm.dout_i_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_converter_bank is
  port (
    empty : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : out STD_LOGIC;
    S_AXI_AREADY_I_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[9]\ : out STD_LOGIC;
    S_AXI_AREADY_I_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_0 : out STD_LOGIC;
    \goreg_dm.dout_i_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_1 : out STD_LOGIC;
    S_AXI_AREADY_I_reg_1 : out STD_LOGIC;
    sc_sf_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AREADY_I_reg_2 : out STD_LOGIC;
    S00_AXI_WVALID_0 : out STD_LOGIC;
    S00_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[25]\ : out STD_LOGIC;
    empty_fwft_i_reg_2 : out STD_LOGIC;
    S01_AXI_RVALID : out STD_LOGIC;
    \goreg_dm.dout_i_reg[23]\ : out STD_LOGIC;
    empty_fwft_i_reg_3 : out STD_LOGIC;
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]\ : out STD_LOGIC;
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \goreg_dm.dout_i_reg[19]_0\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[4]_0\ : out STD_LOGIC;
    command_ongoing_reg : out STD_LOGIC;
    sc_sf_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    access_is_fix_q_reg : out STD_LOGIC;
    access_is_fix_q_reg_0 : out STD_LOGIC;
    S01_AXI_WREADY : out STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    command_ongoing_reg_0 : out STD_LOGIC;
    sc_sf_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    command_ongoing_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC;
    ram_full_i_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ready_d_reg[1]_0\ : out STD_LOGIC;
    ram_full_i_reg_2 : out STD_LOGIC;
    \S_AXI_AQOS_Q_reg[3]\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    ram_full_i_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.s_ready_i_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.s_ready_i_reg[1]\ : out STD_LOGIC;
    S00_AXI_RREADY_0 : out STD_LOGIC;
    S01_AXI_RREADY_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \S_AXI_AQOS_Q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARESET_OUT_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INTERCONNECT_ACLK : in STD_LOGIC;
    \goreg_dm.dout_i_reg[25]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    split_ongoing_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    first_word_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    first_mi_word_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    S_AXI_ACLK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \repeat_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    split_ongoing_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_word_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_mi_word_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_WVALID : in STD_LOGIC;
    \storage_data1_reg[0]\ : in STD_LOGIC;
    S00_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_RVALID_0 : in STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    sf_cb_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RREADY : in STD_LOGIC;
    S01_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AREADY_I_reg_3 : in STD_LOGIC;
    S01_AXI_AWVALID : in STD_LOGIC;
    command_ongoing_reg_2 : in STD_LOGIC;
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    S01_AXI_ARVALID : in STD_LOGIC;
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \goreg_dm.dout_i_reg[4]_1\ : in STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    \goreg_dm.dout_i_reg[4]_2\ : in STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    cmd_push_block_reg : in STD_LOGIC;
    sf_cb_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_push_block_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \S_AXI_BRESP_ACC_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[0]\ : in STD_LOGIC;
    \m_ready_d_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.qual_reg_reg[1]\ : in STD_LOGIC;
    \m_ready_d_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ss_wr_awready_0 : in STD_LOGIC;
    \storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ss_wr_awready_1 : in STD_LOGIC;
    \gen_arbiter.m_mesg_i_reg[43]\ : in STD_LOGIC;
    \gen_arbiter.qual_reg_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.m_grant_enc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.any_grant_i_4\ : in STD_LOGIC;
    \gen_arbiter.any_grant_i_4_0\ : in STD_LOGIC;
    m_select_enc : in STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_AWQOS : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_ARQOS : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.m_mesg_i_reg[43]_0\ : in STD_LOGIC;
    \interconnect_aresetn_resync_reg[3]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_converter_bank;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_converter_bank is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_aready_i_reg_1\ : STD_LOGIC;
  signal \^s_axi_aready_i_reg_2\ : STD_LOGIC;
  signal \USE_READ.read_addr_inst/S_AXI_ABURST_Q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_READ.read_addr_inst/S_AXI_ALOCK_Q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_READ.read_addr_inst/S_AXI_ASIZE_Q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_WRITE.write_addr_inst/S_AXI_ABURST_Q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_WRITE.write_addr_inst/areset_d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \crossbar_samd/f_mux_return0\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_1\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_100\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_101\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_102\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_103\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_104\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_105\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_106\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_107\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_108\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_109\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_110\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_111\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_112\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_113\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_114\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_115\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_116\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_117\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_118\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_119\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_120\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_121\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_122\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_123\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_124\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_125\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_126\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_127\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_132\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_133\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_134\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_135\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_136\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_137\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_138\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_139\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_140\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_141\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_142\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_143\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_144\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_145\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_146\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_147\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_148\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_149\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_150\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_151\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_152\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_153\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_154\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_155\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_156\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_157\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_158\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_159\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_160\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_161\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_162\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_163\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_164\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_165\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_166\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_167\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_168\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_169\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_2\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_24\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_240\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_241\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_242\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_243\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_244\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_245\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_246\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_3\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_4\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_5\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_6\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_7\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_8\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_94\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_95\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_97\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_98\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_99\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_21\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_22\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_23\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_3\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_96\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_99\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[9]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sc_sf_araddr : STD_LOGIC_VECTOR ( 63 downto 34 );
  signal sc_sf_arcache : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal sc_sf_arlen : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal sc_sf_arprot : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal sc_sf_arqos : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal sc_sf_awaddr : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal sc_sf_awqos : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  AR(0) <= \^ar\(0);
  SR(0) <= \^sr\(0);
  S_AXI_AREADY_I_reg_1 <= \^s_axi_aready_i_reg_1\;
  S_AXI_AREADY_I_reg_2 <= \^s_axi_aready_i_reg_2\;
  \goreg_dm.dout_i_reg[9]\ <= \^goreg_dm.dout_i_reg[9]\;
  \out\(0) <= \^out\(0);
\gen_conv_slot[0].clock_conv_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter
     port map (
      AR(0) => \^ar\(0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      SR(0) => \^sr\(0),
      S_AXI_ACLK(0) => S_AXI_ACLK(0),
      S_AXI_ARESET_OUT_N(0) => S_AXI_ARESET_OUT_N(0),
      \interconnect_aresetn_resync_reg[3]_0\ => \interconnect_aresetn_resync_reg[3]\,
      \out\(0) => \^out\(0)
    );
\gen_conv_slot[0].gen_downsizer.downsizer_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_downsizer__xdcDup__1\
     port map (
      E(0) => E(0),
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => Q(1 downto 0),
      S00_AXI_ARADDR(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      S00_AXI_ARBURST(1 downto 0) => S00_AXI_ARBURST(1 downto 0),
      S00_AXI_ARLEN(7 downto 0) => S00_AXI_ARLEN(7 downto 0),
      S00_AXI_ARSIZE(2 downto 0) => S00_AXI_ARSIZE(2 downto 0),
      S00_AXI_ARVALID => S00_AXI_ARVALID,
      S00_AXI_AWADDR(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      S00_AXI_AWBURST(1 downto 0) => S00_AXI_AWBURST(1 downto 0),
      S00_AXI_AWLEN(7 downto 0) => S00_AXI_AWLEN(7 downto 0),
      S00_AXI_AWSIZE(2 downto 0) => S00_AXI_AWSIZE(2 downto 0),
      S00_AXI_AWVALID => S00_AXI_AWVALID,
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BRESP(1 downto 0) => S00_AXI_BRESP(1 downto 0),
      S00_AXI_RDATA(63 downto 0) => S00_AXI_RDATA(63 downto 0),
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_RREADY_0 => S00_AXI_RREADY_0,
      S00_AXI_RRESP(1 downto 0) => S00_AXI_RRESP(1 downto 0),
      S00_AXI_RVALID => S00_AXI_RVALID,
      S00_AXI_RVALID_0 => S00_AXI_RVALID_0,
      S00_AXI_WDATA(63 downto 0) => S00_AXI_WDATA(63 downto 0),
      S00_AXI_WDATA_32_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_132\,
      S00_AXI_WDATA_33_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_133\,
      S00_AXI_WDATA_34_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_134\,
      S00_AXI_WDATA_35_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_135\,
      S00_AXI_WDATA_36_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_136\,
      S00_AXI_WDATA_37_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_137\,
      S00_AXI_WDATA_38_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_138\,
      S00_AXI_WDATA_39_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_139\,
      S00_AXI_WDATA_40_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_140\,
      S00_AXI_WDATA_41_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_141\,
      S00_AXI_WDATA_42_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_142\,
      S00_AXI_WDATA_43_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_143\,
      S00_AXI_WDATA_44_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_144\,
      S00_AXI_WDATA_45_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_145\,
      S00_AXI_WDATA_46_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_146\,
      S00_AXI_WDATA_47_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_147\,
      S00_AXI_WDATA_48_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_148\,
      S00_AXI_WDATA_49_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_149\,
      S00_AXI_WDATA_50_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_150\,
      S00_AXI_WDATA_51_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_151\,
      S00_AXI_WDATA_52_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_152\,
      S00_AXI_WDATA_53_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_153\,
      S00_AXI_WDATA_54_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_154\,
      S00_AXI_WDATA_55_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_155\,
      S00_AXI_WDATA_56_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_156\,
      S00_AXI_WDATA_57_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_157\,
      S00_AXI_WDATA_58_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_158\,
      S00_AXI_WDATA_59_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_159\,
      S00_AXI_WDATA_60_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_160\,
      S00_AXI_WDATA_61_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_161\,
      S00_AXI_WDATA_62_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_162\,
      S00_AXI_WDATA_63_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_163\,
      S00_AXI_WREADY => S00_AXI_WREADY,
      S00_AXI_WSTRB(7 downto 0) => S00_AXI_WSTRB(7 downto 0),
      S00_AXI_WSTRB_4_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_164\,
      S00_AXI_WSTRB_5_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_165\,
      S00_AXI_WSTRB_6_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_166\,
      S00_AXI_WSTRB_7_sp_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_167\,
      S00_AXI_WVALID => S00_AXI_WVALID,
      S00_AXI_WVALID_0 => S00_AXI_WVALID_0,
      S01_AXI_ARVALID => S01_AXI_ARVALID,
      S01_AXI_AWVALID => S01_AXI_AWVALID,
      SR(0) => \^sr\(0),
      \S_AXI_AADDR_Q_reg[2]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_98\,
      \S_AXI_ABURST_Q_reg[1]\(1 downto 0) => \USE_WRITE.write_addr_inst/S_AXI_ABURST_Q\(1 downto 0),
      \S_AXI_ACACHE_Q_reg[3]\(3) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_240\,
      \S_AXI_ACACHE_Q_reg[3]\(2) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_241\,
      \S_AXI_ACACHE_Q_reg[3]\(1) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_242\,
      \S_AXI_ACACHE_Q_reg[3]\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_243\,
      S_AXI_ALOCK_Q(0) => \USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q\(0),
      S_AXI_ALOCK_Q_0(0) => \USE_READ.read_addr_inst/S_AXI_ALOCK_Q\(0),
      \S_AXI_APROT_Q_reg[2]\(2) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_244\,
      \S_AXI_APROT_Q_reg[2]\(1) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_245\,
      \S_AXI_APROT_Q_reg[2]\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_246\,
      \S_AXI_AQOS_Q_reg[3]\(56 downto 0) => \S_AXI_AQOS_Q_reg[3]_0\(56 downto 0),
      \S_AXI_AQOS_Q_reg[3]_0\(3 downto 0) => sc_sf_awqos(3 downto 0),
      S_AXI_ARCACHE(3 downto 0) => S_AXI_ARCACHE(3 downto 0),
      S_AXI_AREADY_I_reg(0) => S_AXI_AREADY_I_reg,
      S_AXI_AREADY_I_reg_0(0) => S_AXI_AREADY_I_reg_0,
      S_AXI_AREADY_I_reg_1 => S_AXI_AREADY_I_reg_3,
      S_AXI_AREADY_I_reg_2 => command_ongoing_reg_2,
      S_AXI_AREADY_I_reg_3(0) => \^s_axi_aready_i_reg_1\,
      S_AXI_AREADY_I_reg_4 => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_23\,
      S_AXI_AREADY_I_reg_5(0) => \^s_axi_aready_i_reg_2\,
      S_AXI_ARLOCK(0) => S_AXI_ARLOCK(0),
      S_AXI_ARPROT(2 downto 0) => S_AXI_ARPROT(2 downto 0),
      S_AXI_ARQOS(3 downto 0) => S_AXI_ARQOS(3 downto 0),
      S_AXI_AWCACHE(3 downto 0) => S_AXI_AWCACHE(3 downto 0),
      S_AXI_AWLOCK(0) => S_AXI_AWLOCK(0),
      S_AXI_AWPROT(2 downto 0) => S_AXI_AWPROT(2 downto 0),
      S_AXI_AWQOS(3 downto 0) => S_AXI_AWQOS(3 downto 0),
      \S_AXI_BRESP_ACC_reg[0]\(1 downto 0) => \S_AXI_BRESP_ACC_reg[0]\(1 downto 0),
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(0) => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0),
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\(34 downto 0) => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(34 downto 0),
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0) => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\(0),
      access_is_fix_q_reg => access_is_fix_q_reg,
      areset_d(1 downto 0) => \USE_WRITE.write_addr_inst/areset_d\(1 downto 0),
      \areset_d_reg[0]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_168\,
      \areset_d_reg[0]_0\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_169\,
      cmd_push_block_reg => cmd_push_block_reg,
      cmd_push_block_reg_0(0) => cmd_push_block_reg_0(0),
      command_ongoing_reg => command_ongoing_reg,
      command_ongoing_reg_0 => command_ongoing_reg_0,
      command_ongoing_reg_1(0) => command_ongoing_reg_1(0),
      din(9) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_2\,
      din(8) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_3\,
      din(7) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_4\,
      din(6) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_5\,
      din(5) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_6\,
      din(4) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_7\,
      din(3) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_8\,
      din(2 downto 0) => \USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q\(2 downto 0),
      dout(0) => dout(0),
      empty => empty,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_2,
      f_mux_return0(1 downto 0) => \crossbar_samd/f_mux_return0\(5 downto 4),
      first_mi_word_reg(0) => first_mi_word_reg(0),
      first_word_reg(0) => first_word_reg(0),
      fix_need_to_split_q_reg => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_97\,
      \gen_arbiter.any_grant_i_4\ => \gen_arbiter.any_grant_i_4\,
      \gen_arbiter.last_rr_hot_reg[0]\(0) => \gen_arbiter.m_grant_enc_i_reg[0]\(0),
      \gen_arbiter.m_grant_enc_i_reg[0]\(1 downto 0) => \S_AXI_AQOS_Q_reg[3]\(1 downto 0),
      \gen_arbiter.m_mesg_i_reg[42]\ => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_99\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_21\,
      \gen_arbiter.m_mesg_i_reg[43]\ => \gen_arbiter.m_mesg_i_reg[43]_0\,
      \gen_arbiter.m_mesg_i_reg[44]\(10) => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_3\,
      \gen_arbiter.m_mesg_i_reg[44]\(9) => sc_sf_arlen(15),
      \gen_arbiter.m_mesg_i_reg[44]\(8 downto 3) => sc_sf_arlen(13 downto 8),
      \gen_arbiter.m_mesg_i_reg[44]\(2 downto 0) => \USE_READ.read_addr_inst/S_AXI_ASIZE_Q\(2 downto 0),
      \gen_arbiter.m_mesg_i_reg[47]\ => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_96\,
      \gen_arbiter.m_mesg_i_reg[4]\ => \gen_arbiter.m_mesg_i_reg[43]\,
      \gen_arbiter.m_mesg_i_reg[51]\(2 downto 0) => sc_sf_arprot(5 downto 3),
      \gen_arbiter.m_mesg_i_reg[56]\ => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_22\,
      \gen_arbiter.m_mesg_i_reg[57]\(1 downto 0) => \USE_READ.read_addr_inst/S_AXI_ABURST_Q\(1 downto 0),
      \gen_arbiter.m_mesg_i_reg[61]\(3 downto 0) => sc_sf_arcache(7 downto 4),
      \gen_arbiter.m_mesg_i_reg[65]\(3 downto 0) => sc_sf_arqos(7 downto 4),
      \gen_arbiter.qual_reg_reg[0]\ => \gen_arbiter.qual_reg_reg[0]\,
      \gen_arbiter.qual_reg_reg[0]_0\ => \gen_arbiter.qual_reg_reg[0]_0\,
      \gen_arbiter.s_ready_i_reg[0]\ => \gen_arbiter.s_ready_i_reg[0]\,
      \goreg_dm.dout_i_reg[19]\ => \goreg_dm.dout_i_reg[19]\,
      \goreg_dm.dout_i_reg[25]\ => \goreg_dm.dout_i_reg[25]\,
      \goreg_dm.dout_i_reg[25]_0\ => \goreg_dm.dout_i_reg[25]_0\,
      \goreg_dm.dout_i_reg[4]\ => \goreg_dm.dout_i_reg[4]\,
      \goreg_dm.dout_i_reg[4]_0\ => \goreg_dm.dout_i_reg[4]_1\,
      \goreg_dm.dout_i_reg[9]\ => \^goreg_dm.dout_i_reg[9]\,
      \m_ready_d_reg[0]\(0) => \m_ready_d_reg[0]\(0),
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]\,
      \next_mi_addr_reg[10]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_121\,
      \next_mi_addr_reg[11]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_122\,
      \next_mi_addr_reg[12]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_123\,
      \next_mi_addr_reg[13]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_124\,
      \next_mi_addr_reg[14]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_125\,
      \next_mi_addr_reg[15]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_126\,
      \next_mi_addr_reg[16]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_127\,
      \next_mi_addr_reg[17]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_105\,
      \next_mi_addr_reg[18]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_106\,
      \next_mi_addr_reg[19]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_107\,
      \next_mi_addr_reg[20]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_108\,
      \next_mi_addr_reg[21]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_109\,
      \next_mi_addr_reg[22]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_110\,
      \next_mi_addr_reg[23]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_111\,
      \next_mi_addr_reg[24]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_112\,
      \next_mi_addr_reg[25]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_113\,
      \next_mi_addr_reg[26]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_114\,
      \next_mi_addr_reg[27]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_115\,
      \next_mi_addr_reg[28]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_116\,
      \next_mi_addr_reg[29]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_117\,
      \next_mi_addr_reg[30]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_118\,
      \next_mi_addr_reg[31]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_119\,
      \next_mi_addr_reg[3]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_99\,
      \next_mi_addr_reg[4]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_100\,
      \next_mi_addr_reg[5]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_101\,
      \next_mi_addr_reg[6]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_102\,
      \next_mi_addr_reg[7]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_103\,
      \next_mi_addr_reg[8]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_104\,
      \next_mi_addr_reg[9]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_120\,
      \out\(0) => \^out\(0),
      ram_full_i_reg(1 downto 0) => ram_full_i_reg(1 downto 0),
      ram_full_i_reg_0 => ram_full_i_reg_0,
      ram_full_i_reg_1(0) => ram_full_i_reg_3(0),
      sc_sf_araddr(29 downto 0) => sc_sf_araddr(63 downto 34),
      sc_sf_awaddr(1 downto 0) => sc_sf_awaddr(33 downto 32),
      \split_addr_mask_q_reg[2]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_1\,
      \split_addr_mask_q_reg[2]_0\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_24\,
      split_ongoing_reg(0) => split_ongoing_reg(0),
      ss_wr_awready_0 => ss_wr_awready_0,
      \storage_data1_reg[0]\ => \storage_data1_reg[0]\,
      \storage_data1_reg[0]_0\(1 downto 0) => \storage_data1_reg[0]_0\(1 downto 0),
      wrap_need_to_split_q_reg => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_94\,
      wrap_need_to_split_q_reg_0 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_95\
    );
\gen_conv_slot[1].clock_conv_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_clock_converter_0
     port map (
      AR(0) => \^ar\(0),
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      S_AXI_ACLK(0) => S_AXI_ACLK(1),
      S_AXI_ARESET_OUT_N(0) => S_AXI_ARESET_OUT_N(1),
      \out\(0) => \^out\(0)
    );
\gen_conv_slot[1].gen_downsizer.downsizer_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_downsizer
     port map (
      D(36 downto 0) => D(36 downto 0),
      E(0) => \^s_axi_aready_i_reg_1\,
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]_0\,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => \USE_READ.read_addr_inst/S_AXI_ABURST_Q\(1 downto 0),
      S01_AXI_ARADDR(31 downto 0) => S01_AXI_ARADDR(31 downto 0),
      S01_AXI_ARBURST(1 downto 0) => S01_AXI_ARBURST(1 downto 0),
      S01_AXI_ARLEN(7 downto 0) => S01_AXI_ARLEN(7 downto 0),
      S01_AXI_ARSIZE(2 downto 0) => S01_AXI_ARSIZE(2 downto 0),
      S01_AXI_ARVALID => S01_AXI_ARVALID,
      S01_AXI_AWADDR(31 downto 0) => S01_AXI_AWADDR(31 downto 0),
      S01_AXI_AWBURST(1 downto 0) => S01_AXI_AWBURST(1 downto 0),
      S01_AXI_AWLEN(7 downto 0) => S01_AXI_AWLEN(7 downto 0),
      S01_AXI_AWSIZE(2 downto 0) => S01_AXI_AWSIZE(2 downto 0),
      S01_AXI_AWVALID => S01_AXI_AWVALID,
      S01_AXI_BREADY => S01_AXI_BREADY,
      S01_AXI_BRESP(1 downto 0) => S01_AXI_BRESP(1 downto 0),
      S01_AXI_RDATA(63 downto 0) => S01_AXI_RDATA(63 downto 0),
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_RREADY_0 => S01_AXI_RREADY_0,
      S01_AXI_RRESP(1 downto 0) => S01_AXI_RRESP(1 downto 0),
      S01_AXI_RVALID => S01_AXI_RVALID,
      S01_AXI_WDATA(63 downto 0) => S01_AXI_WDATA(63 downto 0),
      S01_AXI_WREADY => S01_AXI_WREADY,
      S01_AXI_WSTRB(7 downto 0) => S01_AXI_WSTRB(7 downto 0),
      SR(0) => \^sr\(0),
      \S_AXI_AADDR_Q_reg[1]\(1 downto 0) => sc_sf_awaddr(33 downto 32),
      \S_AXI_ACACHE_Q_reg[3]\(3 downto 0) => sc_sf_arcache(7 downto 4),
      S_AXI_ALOCK_Q(0) => \USE_READ.read_addr_inst/S_AXI_ALOCK_Q\(0),
      S_AXI_ALOCK_Q_0(0) => \USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q\(0),
      \S_AXI_APROT_Q_reg[2]\(2 downto 0) => sc_sf_arprot(5 downto 3),
      \S_AXI_AQOS_Q_reg[3]\(54 downto 0) => \S_AXI_AQOS_Q_reg[3]\(56 downto 2),
      \S_AXI_AQOS_Q_reg[3]_0\(3 downto 0) => sc_sf_arqos(7 downto 4),
      S_AXI_ARCACHE(3 downto 0) => S_AXI_ARCACHE(7 downto 4),
      S_AXI_AREADY_I_reg(0) => \^s_axi_aready_i_reg_2\,
      S_AXI_AREADY_I_reg_0 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_168\,
      S_AXI_AREADY_I_reg_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_169\,
      S_AXI_ARLOCK(0) => S_AXI_ARLOCK(1),
      S_AXI_ARPROT(2 downto 0) => S_AXI_ARPROT(5 downto 3),
      S_AXI_ARQOS(3 downto 0) => S_AXI_ARQOS(7 downto 4),
      S_AXI_AWCACHE(3 downto 0) => S_AXI_AWCACHE(7 downto 4),
      S_AXI_AWLOCK(0) => S_AXI_AWLOCK(1),
      S_AXI_AWPROT(2 downto 0) => S_AXI_AWPROT(5 downto 3),
      S_AXI_AWQOS(3 downto 0) => S_AXI_AWQOS(7 downto 4),
      \S_AXI_BRESP_ACC_reg[0]\(1 downto 0) => \S_AXI_BRESP_ACC_reg[0]\(1 downto 0),
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(34 downto 0) => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(34 downto 0),
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0) => \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0),
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\(0) => \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0),
      access_is_fix_q_reg => access_is_fix_q_reg_0,
      areset_d(1 downto 0) => \USE_WRITE.write_addr_inst/areset_d\(1 downto 0),
      cmd_push_block_reg(0) => cmd_push_block_reg_0(1),
      command_ongoing_reg => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_23\,
      command_ongoing_reg_0(0) => command_ongoing_reg_1(1),
      command_ongoing_reg_1 => command_ongoing_reg_2,
      din(9) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_2\,
      din(8) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_3\,
      din(7) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_4\,
      din(6) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_5\,
      din(5) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_6\,
      din(4) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_7\,
      din(3) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_8\,
      din(2 downto 0) => \USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q\(2 downto 0),
      empty => empty_fwft_i_reg_1,
      empty_fwft_i_reg => empty_fwft_i_reg_0,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_3,
      f_mux_return0(1 downto 0) => \crossbar_samd/f_mux_return0\(5 downto 4),
      first_mi_word_reg(0) => first_mi_word_reg_0(0),
      first_word_reg(0) => first_word_reg_0(0),
      fix_need_to_split_q_reg => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_96\,
      \gen_arbiter.any_grant_i_4\ => \gen_arbiter.any_grant_i_4_0\,
      \gen_arbiter.m_grant_enc_i_reg[0]\(0) => \gen_arbiter.m_grant_enc_i_reg[0]\(1),
      \gen_arbiter.m_mesg_i_reg[10]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_102\,
      \gen_arbiter.m_mesg_i_reg[11]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_103\,
      \gen_arbiter.m_mesg_i_reg[12]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_104\,
      \gen_arbiter.m_mesg_i_reg[13]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_120\,
      \gen_arbiter.m_mesg_i_reg[14]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_121\,
      \gen_arbiter.m_mesg_i_reg[15]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_122\,
      \gen_arbiter.m_mesg_i_reg[16]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_123\,
      \gen_arbiter.m_mesg_i_reg[17]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_124\,
      \gen_arbiter.m_mesg_i_reg[18]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_125\,
      \gen_arbiter.m_mesg_i_reg[19]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_126\,
      \gen_arbiter.m_mesg_i_reg[20]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_127\,
      \gen_arbiter.m_mesg_i_reg[21]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_105\,
      \gen_arbiter.m_mesg_i_reg[22]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_106\,
      \gen_arbiter.m_mesg_i_reg[23]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_107\,
      \gen_arbiter.m_mesg_i_reg[24]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_108\,
      \gen_arbiter.m_mesg_i_reg[25]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_109\,
      \gen_arbiter.m_mesg_i_reg[26]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_110\,
      \gen_arbiter.m_mesg_i_reg[27]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_111\,
      \gen_arbiter.m_mesg_i_reg[28]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_112\,
      \gen_arbiter.m_mesg_i_reg[29]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_113\,
      \gen_arbiter.m_mesg_i_reg[30]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_114\,
      \gen_arbiter.m_mesg_i_reg[31]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_115\,
      \gen_arbiter.m_mesg_i_reg[32]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_116\,
      \gen_arbiter.m_mesg_i_reg[33]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_117\,
      \gen_arbiter.m_mesg_i_reg[34]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_118\,
      \gen_arbiter.m_mesg_i_reg[35]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_119\,
      \gen_arbiter.m_mesg_i_reg[42]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_94\,
      \gen_arbiter.m_mesg_i_reg[42]_0\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_95\,
      \gen_arbiter.m_mesg_i_reg[43]\ => \gen_arbiter.m_mesg_i_reg[43]\,
      \gen_arbiter.m_mesg_i_reg[44]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_1\,
      \gen_arbiter.m_mesg_i_reg[47]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_97\,
      \gen_arbiter.m_mesg_i_reg[4]\ => \gen_arbiter.m_mesg_i_reg[43]_0\,
      \gen_arbiter.m_mesg_i_reg[51]\(2) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_244\,
      \gen_arbiter.m_mesg_i_reg[51]\(1) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_245\,
      \gen_arbiter.m_mesg_i_reg[51]\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_246\,
      \gen_arbiter.m_mesg_i_reg[56]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_24\,
      \gen_arbiter.m_mesg_i_reg[57]\(1 downto 0) => \USE_WRITE.write_addr_inst/S_AXI_ABURST_Q\(1 downto 0),
      \gen_arbiter.m_mesg_i_reg[61]\(3) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_240\,
      \gen_arbiter.m_mesg_i_reg[61]\(2) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_241\,
      \gen_arbiter.m_mesg_i_reg[61]\(1) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_242\,
      \gen_arbiter.m_mesg_i_reg[61]\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_243\,
      \gen_arbiter.m_mesg_i_reg[65]\(3 downto 0) => sc_sf_awqos(3 downto 0),
      \gen_arbiter.m_mesg_i_reg[6]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_98\,
      \gen_arbiter.m_mesg_i_reg[7]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_99\,
      \gen_arbiter.m_mesg_i_reg[8]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_100\,
      \gen_arbiter.m_mesg_i_reg[9]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_101\,
      \gen_arbiter.qual_reg_reg[1]\ => \gen_arbiter.qual_reg_reg[1]\,
      \gen_arbiter.s_ready_i_reg[1]\ => \gen_arbiter.s_ready_i_reg[1]\,
      \goreg_dm.dout_i_reg[19]\ => \goreg_dm.dout_i_reg[19]_0\,
      \goreg_dm.dout_i_reg[23]\ => \goreg_dm.dout_i_reg[23]\,
      \goreg_dm.dout_i_reg[24]\(0) => \goreg_dm.dout_i_reg[24]\(0),
      \goreg_dm.dout_i_reg[4]\ => \goreg_dm.dout_i_reg[4]_0\,
      \goreg_dm.dout_i_reg[4]_0\ => \goreg_dm.dout_i_reg[4]_2\,
      \goreg_dm.dout_i_reg[9]\ => sc_sf_wlast(0),
      \m_ready_d_reg[0]\(0) => \m_ready_d_reg[0]\(1),
      \m_ready_d_reg[1]\ => \m_ready_d_reg[1]_0\,
      \m_ready_d_reg[1]_0\(1 downto 0) => \m_ready_d_reg[1]_1\(1 downto 0),
      m_select_enc => m_select_enc,
      \out\(0) => \^out\(0),
      ram_full_i_reg(1 downto 0) => ram_full_i_reg_1(1 downto 0),
      ram_full_i_reg_0 => ram_full_i_reg_2,
      rd_en => rd_en,
      \repeat_cnt_reg[3]\(0) => \repeat_cnt_reg[3]\(0),
      sc_sf_araddr(29 downto 0) => sc_sf_araddr(63 downto 34),
      sc_sf_arvalid(0) => sc_sf_arvalid(0),
      sc_sf_awvalid(0) => sc_sf_awvalid(0),
      sf_cb_awready(0) => sf_cb_awready(0),
      sf_cb_rvalid(0) => sf_cb_rvalid(0),
      \split_addr_mask_q_reg[2]\(10) => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_3\,
      \split_addr_mask_q_reg[2]\(9) => sc_sf_arlen(15),
      \split_addr_mask_q_reg[2]\(8 downto 3) => sc_sf_arlen(13 downto 8),
      \split_addr_mask_q_reg[2]\(2 downto 0) => \USE_READ.read_addr_inst/S_AXI_ASIZE_Q\(2 downto 0),
      \split_addr_mask_q_reg[2]_0\ => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_22\,
      split_ongoing_reg(0) => split_ongoing_reg_0(0),
      ss_wr_awready_1 => ss_wr_awready_1,
      \storage_data1_reg[0]\(1 downto 0) => \storage_data1_reg[0]_1\(1 downto 0),
      \storage_data2_reg[0]\ => \^goreg_dm.dout_i_reg[9]\,
      \storage_data2_reg[10]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_137\,
      \storage_data2_reg[11]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_138\,
      \storage_data2_reg[12]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_139\,
      \storage_data2_reg[13]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_140\,
      \storage_data2_reg[14]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_141\,
      \storage_data2_reg[15]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_142\,
      \storage_data2_reg[16]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_143\,
      \storage_data2_reg[17]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_144\,
      \storage_data2_reg[18]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_145\,
      \storage_data2_reg[19]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_146\,
      \storage_data2_reg[1]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_164\,
      \storage_data2_reg[20]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_147\,
      \storage_data2_reg[21]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_148\,
      \storage_data2_reg[22]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_149\,
      \storage_data2_reg[23]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_150\,
      \storage_data2_reg[24]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_151\,
      \storage_data2_reg[25]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_152\,
      \storage_data2_reg[26]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_153\,
      \storage_data2_reg[27]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_154\,
      \storage_data2_reg[28]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_155\,
      \storage_data2_reg[29]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_156\,
      \storage_data2_reg[2]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_165\,
      \storage_data2_reg[30]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_157\,
      \storage_data2_reg[31]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_158\,
      \storage_data2_reg[32]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_159\,
      \storage_data2_reg[33]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_160\,
      \storage_data2_reg[34]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_161\,
      \storage_data2_reg[35]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_162\,
      \storage_data2_reg[36]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_163\,
      \storage_data2_reg[3]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_166\,
      \storage_data2_reg[4]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_167\,
      \storage_data2_reg[5]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_132\,
      \storage_data2_reg[6]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_133\,
      \storage_data2_reg[7]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_134\,
      \storage_data2_reg[8]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_135\,
      \storage_data2_reg[9]\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst_n_136\,
      wrap_need_to_split_q_reg => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_99\,
      \wrap_unaligned_len_q_reg[6]\ => \gen_conv_slot[1].gen_downsizer.downsizer_inst_n_21\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_interconnect is
  port (
    S00_AXI_BVALID : out STD_LOGIC;
    S01_AXI_BVALID : out STD_LOGIC;
    M_AXI_WVALID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_RVALID : out STD_LOGIC;
    S01_AXI_RVALID : out STD_LOGIC;
    S00_AXI_AWREADY : out STD_LOGIC;
    S01_AXI_AWREADY : out STD_LOGIC;
    S00_AXI_ARREADY : out STD_LOGIC;
    S01_AXI_ARREADY : out STD_LOGIC;
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \USE_REGISTER.M_AXI_AVALID_q_reg\ : out STD_LOGIC;
    \USE_REGISTER.M_AXI_AVALID_q_reg_0\ : out STD_LOGIC;
    S00_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_ARESET_OUT_N : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_WREADY : out STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    S00_AXI_RLAST : out STD_LOGIC;
    S01_AXI_RLAST : out STD_LOGIC;
    M00_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_AWLOCK : out STD_LOGIC;
    M00_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_WLAST : out STD_LOGIC;
    M00_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_ARLOCK : out STD_LOGIC;
    M00_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_RREADY : out STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    M00_AXI_WSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_BREADY : out STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    S00_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_WREADY : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    S00_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_RREADY : in STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    S01_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_AWVALID : in STD_LOGIC;
    S01_AXI_AWVALID : in STD_LOGIC;
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    S01_AXI_ARVALID : in STD_LOGIC;
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    INTERCONNECT_ACLK : in STD_LOGIC;
    S_AXI_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_AWQOS : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_ARQOS : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ACLK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_WVALID : in STD_LOGIC;
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ACLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 70 downto 0 );
    M00_AXI_RVALID : in STD_LOGIC;
    M00_AXI_BID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_BVALID : in STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    INTERCONNECT_ARESETN : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_interconnect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_interconnect is
  signal cb_mf_arqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cb_mf_awqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal crossbar_samd_n_0 : STD_LOGIC;
  signal crossbar_samd_n_1 : STD_LOGIC;
  signal crossbar_samd_n_10 : STD_LOGIC;
  signal crossbar_samd_n_104 : STD_LOGIC;
  signal crossbar_samd_n_105 : STD_LOGIC;
  signal crossbar_samd_n_106 : STD_LOGIC;
  signal crossbar_samd_n_107 : STD_LOGIC;
  signal crossbar_samd_n_108 : STD_LOGIC;
  signal crossbar_samd_n_109 : STD_LOGIC;
  signal crossbar_samd_n_110 : STD_LOGIC;
  signal crossbar_samd_n_111 : STD_LOGIC;
  signal crossbar_samd_n_112 : STD_LOGIC;
  signal crossbar_samd_n_113 : STD_LOGIC;
  signal crossbar_samd_n_114 : STD_LOGIC;
  signal crossbar_samd_n_115 : STD_LOGIC;
  signal crossbar_samd_n_116 : STD_LOGIC;
  signal crossbar_samd_n_117 : STD_LOGIC;
  signal crossbar_samd_n_118 : STD_LOGIC;
  signal crossbar_samd_n_119 : STD_LOGIC;
  signal crossbar_samd_n_12 : STD_LOGIC;
  signal crossbar_samd_n_120 : STD_LOGIC;
  signal crossbar_samd_n_121 : STD_LOGIC;
  signal crossbar_samd_n_122 : STD_LOGIC;
  signal crossbar_samd_n_123 : STD_LOGIC;
  signal crossbar_samd_n_124 : STD_LOGIC;
  signal crossbar_samd_n_125 : STD_LOGIC;
  signal crossbar_samd_n_126 : STD_LOGIC;
  signal crossbar_samd_n_127 : STD_LOGIC;
  signal crossbar_samd_n_128 : STD_LOGIC;
  signal crossbar_samd_n_129 : STD_LOGIC;
  signal crossbar_samd_n_13 : STD_LOGIC;
  signal crossbar_samd_n_130 : STD_LOGIC;
  signal crossbar_samd_n_131 : STD_LOGIC;
  signal crossbar_samd_n_132 : STD_LOGIC;
  signal crossbar_samd_n_133 : STD_LOGIC;
  signal crossbar_samd_n_134 : STD_LOGIC;
  signal crossbar_samd_n_135 : STD_LOGIC;
  signal crossbar_samd_n_136 : STD_LOGIC;
  signal crossbar_samd_n_137 : STD_LOGIC;
  signal crossbar_samd_n_138 : STD_LOGIC;
  signal crossbar_samd_n_139 : STD_LOGIC;
  signal crossbar_samd_n_14 : STD_LOGIC;
  signal crossbar_samd_n_140 : STD_LOGIC;
  signal crossbar_samd_n_141 : STD_LOGIC;
  signal crossbar_samd_n_142 : STD_LOGIC;
  signal crossbar_samd_n_143 : STD_LOGIC;
  signal crossbar_samd_n_144 : STD_LOGIC;
  signal crossbar_samd_n_145 : STD_LOGIC;
  signal crossbar_samd_n_146 : STD_LOGIC;
  signal crossbar_samd_n_147 : STD_LOGIC;
  signal crossbar_samd_n_148 : STD_LOGIC;
  signal crossbar_samd_n_149 : STD_LOGIC;
  signal crossbar_samd_n_150 : STD_LOGIC;
  signal crossbar_samd_n_151 : STD_LOGIC;
  signal crossbar_samd_n_152 : STD_LOGIC;
  signal crossbar_samd_n_153 : STD_LOGIC;
  signal crossbar_samd_n_154 : STD_LOGIC;
  signal crossbar_samd_n_155 : STD_LOGIC;
  signal crossbar_samd_n_156 : STD_LOGIC;
  signal crossbar_samd_n_157 : STD_LOGIC;
  signal crossbar_samd_n_162 : STD_LOGIC;
  signal crossbar_samd_n_163 : STD_LOGIC;
  signal crossbar_samd_n_164 : STD_LOGIC;
  signal crossbar_samd_n_165 : STD_LOGIC;
  signal crossbar_samd_n_166 : STD_LOGIC;
  signal crossbar_samd_n_167 : STD_LOGIC;
  signal crossbar_samd_n_168 : STD_LOGIC;
  signal crossbar_samd_n_169 : STD_LOGIC;
  signal crossbar_samd_n_170 : STD_LOGIC;
  signal crossbar_samd_n_171 : STD_LOGIC;
  signal crossbar_samd_n_172 : STD_LOGIC;
  signal crossbar_samd_n_173 : STD_LOGIC;
  signal crossbar_samd_n_174 : STD_LOGIC;
  signal crossbar_samd_n_175 : STD_LOGIC;
  signal crossbar_samd_n_176 : STD_LOGIC;
  signal crossbar_samd_n_177 : STD_LOGIC;
  signal crossbar_samd_n_178 : STD_LOGIC;
  signal crossbar_samd_n_179 : STD_LOGIC;
  signal crossbar_samd_n_180 : STD_LOGIC;
  signal crossbar_samd_n_181 : STD_LOGIC;
  signal crossbar_samd_n_182 : STD_LOGIC;
  signal crossbar_samd_n_183 : STD_LOGIC;
  signal crossbar_samd_n_184 : STD_LOGIC;
  signal crossbar_samd_n_185 : STD_LOGIC;
  signal crossbar_samd_n_186 : STD_LOGIC;
  signal crossbar_samd_n_187 : STD_LOGIC;
  signal crossbar_samd_n_188 : STD_LOGIC;
  signal crossbar_samd_n_189 : STD_LOGIC;
  signal crossbar_samd_n_19 : STD_LOGIC;
  signal crossbar_samd_n_190 : STD_LOGIC;
  signal crossbar_samd_n_191 : STD_LOGIC;
  signal crossbar_samd_n_192 : STD_LOGIC;
  signal crossbar_samd_n_193 : STD_LOGIC;
  signal crossbar_samd_n_194 : STD_LOGIC;
  signal crossbar_samd_n_195 : STD_LOGIC;
  signal crossbar_samd_n_196 : STD_LOGIC;
  signal crossbar_samd_n_197 : STD_LOGIC;
  signal crossbar_samd_n_198 : STD_LOGIC;
  signal crossbar_samd_n_199 : STD_LOGIC;
  signal crossbar_samd_n_200 : STD_LOGIC;
  signal crossbar_samd_n_201 : STD_LOGIC;
  signal crossbar_samd_n_202 : STD_LOGIC;
  signal crossbar_samd_n_203 : STD_LOGIC;
  signal crossbar_samd_n_204 : STD_LOGIC;
  signal crossbar_samd_n_205 : STD_LOGIC;
  signal crossbar_samd_n_206 : STD_LOGIC;
  signal crossbar_samd_n_207 : STD_LOGIC;
  signal crossbar_samd_n_208 : STD_LOGIC;
  signal crossbar_samd_n_209 : STD_LOGIC;
  signal crossbar_samd_n_210 : STD_LOGIC;
  signal crossbar_samd_n_211 : STD_LOGIC;
  signal crossbar_samd_n_212 : STD_LOGIC;
  signal crossbar_samd_n_213 : STD_LOGIC;
  signal crossbar_samd_n_214 : STD_LOGIC;
  signal crossbar_samd_n_215 : STD_LOGIC;
  signal crossbar_samd_n_216 : STD_LOGIC;
  signal crossbar_samd_n_217 : STD_LOGIC;
  signal crossbar_samd_n_218 : STD_LOGIC;
  signal crossbar_samd_n_219 : STD_LOGIC;
  signal crossbar_samd_n_22 : STD_LOGIC;
  signal crossbar_samd_n_220 : STD_LOGIC;
  signal crossbar_samd_n_221 : STD_LOGIC;
  signal crossbar_samd_n_222 : STD_LOGIC;
  signal crossbar_samd_n_223 : STD_LOGIC;
  signal crossbar_samd_n_224 : STD_LOGIC;
  signal crossbar_samd_n_225 : STD_LOGIC;
  signal crossbar_samd_n_226 : STD_LOGIC;
  signal crossbar_samd_n_227 : STD_LOGIC;
  signal crossbar_samd_n_228 : STD_LOGIC;
  signal crossbar_samd_n_229 : STD_LOGIC;
  signal crossbar_samd_n_23 : STD_LOGIC;
  signal crossbar_samd_n_230 : STD_LOGIC;
  signal crossbar_samd_n_231 : STD_LOGIC;
  signal crossbar_samd_n_232 : STD_LOGIC;
  signal crossbar_samd_n_233 : STD_LOGIC;
  signal crossbar_samd_n_234 : STD_LOGIC;
  signal crossbar_samd_n_235 : STD_LOGIC;
  signal crossbar_samd_n_236 : STD_LOGIC;
  signal crossbar_samd_n_237 : STD_LOGIC;
  signal crossbar_samd_n_238 : STD_LOGIC;
  signal crossbar_samd_n_239 : STD_LOGIC;
  signal crossbar_samd_n_240 : STD_LOGIC;
  signal crossbar_samd_n_241 : STD_LOGIC;
  signal crossbar_samd_n_242 : STD_LOGIC;
  signal crossbar_samd_n_243 : STD_LOGIC;
  signal crossbar_samd_n_244 : STD_LOGIC;
  signal crossbar_samd_n_245 : STD_LOGIC;
  signal crossbar_samd_n_246 : STD_LOGIC;
  signal crossbar_samd_n_247 : STD_LOGIC;
  signal crossbar_samd_n_248 : STD_LOGIC;
  signal crossbar_samd_n_249 : STD_LOGIC;
  signal crossbar_samd_n_250 : STD_LOGIC;
  signal crossbar_samd_n_251 : STD_LOGIC;
  signal crossbar_samd_n_252 : STD_LOGIC;
  signal crossbar_samd_n_253 : STD_LOGIC;
  signal crossbar_samd_n_254 : STD_LOGIC;
  signal crossbar_samd_n_255 : STD_LOGIC;
  signal crossbar_samd_n_256 : STD_LOGIC;
  signal crossbar_samd_n_257 : STD_LOGIC;
  signal crossbar_samd_n_258 : STD_LOGIC;
  signal crossbar_samd_n_259 : STD_LOGIC;
  signal crossbar_samd_n_260 : STD_LOGIC;
  signal crossbar_samd_n_261 : STD_LOGIC;
  signal crossbar_samd_n_39 : STD_LOGIC;
  signal crossbar_samd_n_40 : STD_LOGIC;
  signal crossbar_samd_n_42 : STD_LOGIC;
  signal crossbar_samd_n_43 : STD_LOGIC;
  signal crossbar_samd_n_44 : STD_LOGIC;
  signal crossbar_samd_n_49 : STD_LOGIC;
  signal crossbar_samd_n_50 : STD_LOGIC;
  signal crossbar_samd_n_51 : STD_LOGIC;
  signal crossbar_samd_n_55 : STD_LOGIC;
  signal crossbar_samd_n_56 : STD_LOGIC;
  signal crossbar_samd_n_57 : STD_LOGIC;
  signal crossbar_samd_n_59 : STD_LOGIC;
  signal crossbar_samd_n_60 : STD_LOGIC;
  signal crossbar_samd_n_61 : STD_LOGIC;
  signal crossbar_samd_n_62 : STD_LOGIC;
  signal crossbar_samd_n_63 : STD_LOGIC;
  signal crossbar_samd_n_64 : STD_LOGIC;
  signal crossbar_samd_n_65 : STD_LOGIC;
  signal crossbar_samd_n_66 : STD_LOGIC;
  signal crossbar_samd_n_67 : STD_LOGIC;
  signal crossbar_samd_n_68 : STD_LOGIC;
  signal crossbar_samd_n_69 : STD_LOGIC;
  signal crossbar_samd_n_70 : STD_LOGIC;
  signal crossbar_samd_n_71 : STD_LOGIC;
  signal crossbar_samd_n_72 : STD_LOGIC;
  signal crossbar_samd_n_73 : STD_LOGIC;
  signal crossbar_samd_n_74 : STD_LOGIC;
  signal crossbar_samd_n_75 : STD_LOGIC;
  signal crossbar_samd_n_76 : STD_LOGIC;
  signal crossbar_samd_n_77 : STD_LOGIC;
  signal crossbar_samd_n_78 : STD_LOGIC;
  signal crossbar_samd_n_79 : STD_LOGIC;
  signal crossbar_samd_n_80 : STD_LOGIC;
  signal crossbar_samd_n_81 : STD_LOGIC;
  signal crossbar_samd_n_82 : STD_LOGIC;
  signal crossbar_samd_n_83 : STD_LOGIC;
  signal crossbar_samd_n_84 : STD_LOGIC;
  signal crossbar_samd_n_85 : STD_LOGIC;
  signal crossbar_samd_n_86 : STD_LOGIC;
  signal crossbar_samd_n_87 : STD_LOGIC;
  signal crossbar_samd_n_88 : STD_LOGIC;
  signal crossbar_samd_n_89 : STD_LOGIC;
  signal crossbar_samd_n_9 : STD_LOGIC;
  signal crossbar_samd_n_90 : STD_LOGIC;
  signal crossbar_samd_n_91 : STD_LOGIC;
  signal crossbar_samd_n_92 : STD_LOGIC;
  signal crossbar_samd_n_93 : STD_LOGIC;
  signal crossbar_samd_n_94 : STD_LOGIC;
  signal crossbar_samd_n_96 : STD_LOGIC;
  signal crossbar_samd_n_98 : STD_LOGIC;
  signal crossbar_samd_n_99 : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_split\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_2_out\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_4_out\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/pop_mi_data\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.wr_cmd_ready\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/p_4_in\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.rd_cmd_valid\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/p_15_in\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/use_wrap_buffer\ : STD_LOGIC;
  signal \gen_conv_slot[0].gen_upsizer.upsizer_inst/mr_RVALID\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_split\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_2_out\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_4_out\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/pop_mi_data\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.wr_cmd_ready\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd\ : STD_LOGIC;
  signal \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/p_4_in\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/aa_mi_artarget_hot\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_samd.crossbar_samd/aa_mi_arvalid\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_mux\ : STD_LOGIC_VECTOR ( 65 downto 4 );
  signal \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_mux\ : STD_LOGIC_VECTOR ( 65 downto 4 );
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/m_select_enc\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1_from_s2\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/w_pipe/load_s1_from_s2\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \gen_samd.crossbar_samd/p_48_out\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \gen_samd.crossbar_samd/ss_aa_awready\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_samd.crossbar_samd/ss_wr_awready_0\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/ss_wr_awready_1\ : STD_LOGIC;
  signal \gen_samd.crossbar_samd/wm_mr_wlast_0\ : STD_LOGIC;
  signal interconnect_areset_i : STD_LOGIC;
  signal mi_converter_bank_n_21 : STD_LOGIC;
  signal mi_converter_bank_n_22 : STD_LOGIC;
  signal mi_converter_bank_n_23 : STD_LOGIC;
  signal mi_converter_bank_n_24 : STD_LOGIC;
  signal mi_converter_bank_n_25 : STD_LOGIC;
  signal mi_converter_bank_n_27 : STD_LOGIC;
  signal mi_converter_bank_n_28 : STD_LOGIC;
  signal mi_converter_bank_n_29 : STD_LOGIC;
  signal mi_converter_bank_n_30 : STD_LOGIC;
  signal mi_converter_bank_n_31 : STD_LOGIC;
  signal mi_converter_bank_n_32 : STD_LOGIC;
  signal mi_converter_bank_n_33 : STD_LOGIC;
  signal mi_converter_bank_n_34 : STD_LOGIC;
  signal mi_converter_bank_n_35 : STD_LOGIC;
  signal mi_converter_bank_n_36 : STD_LOGIC;
  signal mi_converter_bank_n_37 : STD_LOGIC;
  signal mi_converter_bank_n_38 : STD_LOGIC;
  signal mi_converter_bank_n_39 : STD_LOGIC;
  signal mi_converter_bank_n_40 : STD_LOGIC;
  signal mi_converter_bank_n_41 : STD_LOGIC;
  signal mi_converter_bank_n_42 : STD_LOGIC;
  signal mi_converter_bank_n_43 : STD_LOGIC;
  signal mi_converter_bank_n_44 : STD_LOGIC;
  signal mi_converter_bank_n_45 : STD_LOGIC;
  signal mi_converter_bank_n_46 : STD_LOGIC;
  signal mi_converter_bank_n_47 : STD_LOGIC;
  signal mi_converter_bank_n_48 : STD_LOGIC;
  signal mi_converter_bank_n_49 : STD_LOGIC;
  signal mi_converter_bank_n_50 : STD_LOGIC;
  signal mi_converter_bank_n_51 : STD_LOGIC;
  signal mi_converter_bank_n_52 : STD_LOGIC;
  signal mi_converter_bank_n_53 : STD_LOGIC;
  signal mi_converter_bank_n_54 : STD_LOGIC;
  signal mi_converter_bank_n_55 : STD_LOGIC;
  signal mi_converter_bank_n_56 : STD_LOGIC;
  signal mi_converter_bank_n_57 : STD_LOGIC;
  signal mi_converter_bank_n_58 : STD_LOGIC;
  signal mi_converter_bank_n_59 : STD_LOGIC;
  signal mi_converter_bank_n_60 : STD_LOGIC;
  signal mi_converter_bank_n_61 : STD_LOGIC;
  signal mi_converter_bank_n_62 : STD_LOGIC;
  signal mi_converter_bank_n_63 : STD_LOGIC;
  signal mi_converter_bank_n_64 : STD_LOGIC;
  signal mi_converter_bank_n_65 : STD_LOGIC;
  signal mi_converter_bank_n_66 : STD_LOGIC;
  signal mi_converter_bank_n_68 : STD_LOGIC;
  signal mi_converter_bank_n_69 : STD_LOGIC;
  signal mi_converter_bank_n_70 : STD_LOGIC;
  signal mi_converter_bank_n_71 : STD_LOGIC;
  signal mi_converter_bank_n_72 : STD_LOGIC;
  signal mi_converter_bank_n_73 : STD_LOGIC;
  signal mi_converter_bank_n_74 : STD_LOGIC;
  signal mi_converter_bank_n_75 : STD_LOGIC;
  signal mi_converter_bank_n_76 : STD_LOGIC;
  signal mi_converter_bank_n_77 : STD_LOGIC;
  signal mi_converter_bank_n_8 : STD_LOGIC;
  signal sc_sf_arvalid : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sc_sf_awvalid : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sc_sf_wlast : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sf_cb_arready : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sf_cb_awready : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sf_cb_rvalid : STD_LOGIC_VECTOR ( 1 to 1 );
  signal si_converter_bank_n_1 : STD_LOGIC;
  signal si_converter_bank_n_14 : STD_LOGIC;
  signal si_converter_bank_n_154 : STD_LOGIC;
  signal si_converter_bank_n_155 : STD_LOGIC;
  signal si_converter_bank_n_156 : STD_LOGIC;
  signal si_converter_bank_n_157 : STD_LOGIC;
  signal si_converter_bank_n_159 : STD_LOGIC;
  signal si_converter_bank_n_16 : STD_LOGIC;
  signal si_converter_bank_n_160 : STD_LOGIC;
  signal si_converter_bank_n_163 : STD_LOGIC;
  signal si_converter_bank_n_169 : STD_LOGIC;
  signal si_converter_bank_n_17 : STD_LOGIC;
  signal si_converter_bank_n_170 : STD_LOGIC;
  signal si_converter_bank_n_173 : STD_LOGIC;
  signal si_converter_bank_n_174 : STD_LOGIC;
  signal si_converter_bank_n_175 : STD_LOGIC;
  signal si_converter_bank_n_176 : STD_LOGIC;
  signal si_converter_bank_n_179 : STD_LOGIC;
  signal si_converter_bank_n_180 : STD_LOGIC;
  signal si_converter_bank_n_19 : STD_LOGIC;
  signal si_converter_bank_n_20 : STD_LOGIC;
  signal si_converter_bank_n_238 : STD_LOGIC;
  signal si_converter_bank_n_239 : STD_LOGIC;
  signal si_converter_bank_n_240 : STD_LOGIC;
  signal si_converter_bank_n_241 : STD_LOGIC;
  signal si_converter_bank_n_242 : STD_LOGIC;
  signal si_converter_bank_n_5 : STD_LOGIC;
  signal si_converter_bank_n_7 : STD_LOGIC;
  signal si_converter_bank_n_87 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
crossbar_samd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_crossbar
     port map (
      D(36 downto 5) => \gen_samd.crossbar_samd/p_48_out\(31 downto 0),
      D(4 downto 1) => \gen_samd.crossbar_samd/p_48_out\(35 downto 32),
      D(0) => \gen_samd.crossbar_samd/wm_mr_wlast_0\,
      E(0) => crossbar_samd_n_10,
      \FSM_onehot_state_reg[0]\(0) => \gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/w_pipe/load_s1_from_s2\,
      \FSM_onehot_state_reg[1]\ => si_converter_bank_n_175,
      \FSM_onehot_state_reg[1]_0\ => si_converter_bank_n_180,
      \FSM_onehot_state_reg[1]_1\ => mi_converter_bank_n_28,
      \FSM_onehot_state_reg[3]\(1) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in\,
      \FSM_onehot_state_reg[3]\(0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in\,
      \FSM_onehot_state_reg[3]_0\(1) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in\,
      \FSM_onehot_state_reg[3]_0\(0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in\,
      \FSM_onehot_state_reg[3]_1\(2) => crossbar_samd_n_56,
      \FSM_onehot_state_reg[3]_1\(1) => crossbar_samd_n_57,
      \FSM_onehot_state_reg[3]_1\(0) => \gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1_from_s2\,
      \FSM_onehot_state_reg[3]_2\ => si_converter_bank_n_157,
      \FSM_onehot_state_reg[3]_3\(2) => mi_converter_bank_n_68,
      \FSM_onehot_state_reg[3]_3\(1) => mi_converter_bank_n_69,
      \FSM_onehot_state_reg[3]_3\(0) => mi_converter_bank_n_70,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_BVALID => M00_AXI_BVALID,
      Q(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d\(1 downto 0),
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BVALID => S00_AXI_BVALID,
      S00_AXI_RLAST => S00_AXI_RLAST,
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_WVALID => S00_AXI_WVALID,
      S01_AXI_BREADY => S01_AXI_BREADY,
      S01_AXI_BREADY_0 => crossbar_samd_n_13,
      S01_AXI_BVALID => S01_AXI_BVALID,
      S01_AXI_RLAST => S01_AXI_RLAST,
      S01_AXI_RLAST_0(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_split\,
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_WVALID => S01_AXI_WVALID,
      S_AXI_AREADY_I_reg => si_converter_bank_n_159,
      \USE_READ.rd_cmd_valid\ => \gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.rd_cmd_valid\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\ => si_converter_bank_n_87,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\ => si_converter_bank_n_154,
      aa_mi_artarget_hot(0) => \gen_samd.crossbar_samd/aa_mi_artarget_hot\(0),
      aa_mi_arvalid => \gen_samd.crossbar_samd/aa_mi_arvalid\,
      command_ongoing_reg => si_converter_bank_n_160,
      dout(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_split\,
      empty => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty\,
      first_mi_word_reg => si_converter_bank_n_16,
      first_mi_word_reg_0 => si_converter_bank_n_19,
      first_mi_word_reg_1 => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty\,
      first_word_reg => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty\,
      first_word_reg_0 => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty\,
      \gen_arbiter.any_grant_i_2\ => si_converter_bank_n_242,
      \gen_arbiter.any_grant_i_2_0\ => si_converter_bank_n_241,
      \gen_arbiter.any_grant_reg\ => mi_converter_bank_n_22,
      \gen_arbiter.last_rr_hot_reg[0]\ => si_converter_bank_n_239,
      \gen_arbiter.m_grant_enc_i_reg[0]\ => crossbar_samd_n_0,
      \gen_arbiter.m_grant_enc_i_reg[0]_0\ => crossbar_samd_n_1,
      \gen_arbiter.m_grant_enc_i_reg[0]_1\ => si_converter_bank_n_163,
      \gen_arbiter.m_grant_enc_i_reg[0]_2\ => si_converter_bank_n_240,
      \gen_arbiter.m_mesg_i_reg[65]\(57 downto 54) => cb_mf_awqos(3 downto 0),
      \gen_arbiter.m_mesg_i_reg[65]\(53) => crossbar_samd_n_104,
      \gen_arbiter.m_mesg_i_reg[65]\(52) => crossbar_samd_n_105,
      \gen_arbiter.m_mesg_i_reg[65]\(51) => crossbar_samd_n_106,
      \gen_arbiter.m_mesg_i_reg[65]\(50) => crossbar_samd_n_107,
      \gen_arbiter.m_mesg_i_reg[65]\(49) => crossbar_samd_n_108,
      \gen_arbiter.m_mesg_i_reg[65]\(48) => crossbar_samd_n_109,
      \gen_arbiter.m_mesg_i_reg[65]\(47) => crossbar_samd_n_110,
      \gen_arbiter.m_mesg_i_reg[65]\(46) => crossbar_samd_n_111,
      \gen_arbiter.m_mesg_i_reg[65]\(45) => crossbar_samd_n_112,
      \gen_arbiter.m_mesg_i_reg[65]\(44) => crossbar_samd_n_113,
      \gen_arbiter.m_mesg_i_reg[65]\(43) => crossbar_samd_n_114,
      \gen_arbiter.m_mesg_i_reg[65]\(42) => crossbar_samd_n_115,
      \gen_arbiter.m_mesg_i_reg[65]\(41) => crossbar_samd_n_116,
      \gen_arbiter.m_mesg_i_reg[65]\(40) => crossbar_samd_n_117,
      \gen_arbiter.m_mesg_i_reg[65]\(39) => crossbar_samd_n_118,
      \gen_arbiter.m_mesg_i_reg[65]\(38) => crossbar_samd_n_119,
      \gen_arbiter.m_mesg_i_reg[65]\(37) => crossbar_samd_n_120,
      \gen_arbiter.m_mesg_i_reg[65]\(36) => crossbar_samd_n_121,
      \gen_arbiter.m_mesg_i_reg[65]\(35) => crossbar_samd_n_122,
      \gen_arbiter.m_mesg_i_reg[65]\(34) => crossbar_samd_n_123,
      \gen_arbiter.m_mesg_i_reg[65]\(33) => crossbar_samd_n_124,
      \gen_arbiter.m_mesg_i_reg[65]\(32) => crossbar_samd_n_125,
      \gen_arbiter.m_mesg_i_reg[65]\(31) => crossbar_samd_n_126,
      \gen_arbiter.m_mesg_i_reg[65]\(30) => crossbar_samd_n_127,
      \gen_arbiter.m_mesg_i_reg[65]\(29) => crossbar_samd_n_128,
      \gen_arbiter.m_mesg_i_reg[65]\(28) => crossbar_samd_n_129,
      \gen_arbiter.m_mesg_i_reg[65]\(27) => crossbar_samd_n_130,
      \gen_arbiter.m_mesg_i_reg[65]\(26) => crossbar_samd_n_131,
      \gen_arbiter.m_mesg_i_reg[65]\(25) => crossbar_samd_n_132,
      \gen_arbiter.m_mesg_i_reg[65]\(24) => crossbar_samd_n_133,
      \gen_arbiter.m_mesg_i_reg[65]\(23) => crossbar_samd_n_134,
      \gen_arbiter.m_mesg_i_reg[65]\(22) => crossbar_samd_n_135,
      \gen_arbiter.m_mesg_i_reg[65]\(21) => crossbar_samd_n_136,
      \gen_arbiter.m_mesg_i_reg[65]\(20) => crossbar_samd_n_137,
      \gen_arbiter.m_mesg_i_reg[65]\(19) => crossbar_samd_n_138,
      \gen_arbiter.m_mesg_i_reg[65]\(18) => crossbar_samd_n_139,
      \gen_arbiter.m_mesg_i_reg[65]\(17) => crossbar_samd_n_140,
      \gen_arbiter.m_mesg_i_reg[65]\(16) => crossbar_samd_n_141,
      \gen_arbiter.m_mesg_i_reg[65]\(15) => crossbar_samd_n_142,
      \gen_arbiter.m_mesg_i_reg[65]\(14) => crossbar_samd_n_143,
      \gen_arbiter.m_mesg_i_reg[65]\(13) => crossbar_samd_n_144,
      \gen_arbiter.m_mesg_i_reg[65]\(12) => crossbar_samd_n_145,
      \gen_arbiter.m_mesg_i_reg[65]\(11) => crossbar_samd_n_146,
      \gen_arbiter.m_mesg_i_reg[65]\(10) => crossbar_samd_n_147,
      \gen_arbiter.m_mesg_i_reg[65]\(9) => crossbar_samd_n_148,
      \gen_arbiter.m_mesg_i_reg[65]\(8) => crossbar_samd_n_149,
      \gen_arbiter.m_mesg_i_reg[65]\(7) => crossbar_samd_n_150,
      \gen_arbiter.m_mesg_i_reg[65]\(6) => crossbar_samd_n_151,
      \gen_arbiter.m_mesg_i_reg[65]\(5) => crossbar_samd_n_152,
      \gen_arbiter.m_mesg_i_reg[65]\(4) => crossbar_samd_n_153,
      \gen_arbiter.m_mesg_i_reg[65]\(3) => crossbar_samd_n_154,
      \gen_arbiter.m_mesg_i_reg[65]\(2) => crossbar_samd_n_155,
      \gen_arbiter.m_mesg_i_reg[65]\(1) => crossbar_samd_n_156,
      \gen_arbiter.m_mesg_i_reg[65]\(0) => crossbar_samd_n_157,
      \gen_arbiter.m_mesg_i_reg[65]_0\(57 downto 54) => cb_mf_arqos(3 downto 0),
      \gen_arbiter.m_mesg_i_reg[65]_0\(53) => crossbar_samd_n_162,
      \gen_arbiter.m_mesg_i_reg[65]_0\(52) => crossbar_samd_n_163,
      \gen_arbiter.m_mesg_i_reg[65]_0\(51) => crossbar_samd_n_164,
      \gen_arbiter.m_mesg_i_reg[65]_0\(50) => crossbar_samd_n_165,
      \gen_arbiter.m_mesg_i_reg[65]_0\(49) => crossbar_samd_n_166,
      \gen_arbiter.m_mesg_i_reg[65]_0\(48) => crossbar_samd_n_167,
      \gen_arbiter.m_mesg_i_reg[65]_0\(47) => crossbar_samd_n_168,
      \gen_arbiter.m_mesg_i_reg[65]_0\(46) => crossbar_samd_n_169,
      \gen_arbiter.m_mesg_i_reg[65]_0\(45) => crossbar_samd_n_170,
      \gen_arbiter.m_mesg_i_reg[65]_0\(44) => crossbar_samd_n_171,
      \gen_arbiter.m_mesg_i_reg[65]_0\(43) => crossbar_samd_n_172,
      \gen_arbiter.m_mesg_i_reg[65]_0\(42) => crossbar_samd_n_173,
      \gen_arbiter.m_mesg_i_reg[65]_0\(41) => crossbar_samd_n_174,
      \gen_arbiter.m_mesg_i_reg[65]_0\(40) => crossbar_samd_n_175,
      \gen_arbiter.m_mesg_i_reg[65]_0\(39) => crossbar_samd_n_176,
      \gen_arbiter.m_mesg_i_reg[65]_0\(38) => crossbar_samd_n_177,
      \gen_arbiter.m_mesg_i_reg[65]_0\(37) => crossbar_samd_n_178,
      \gen_arbiter.m_mesg_i_reg[65]_0\(36) => crossbar_samd_n_179,
      \gen_arbiter.m_mesg_i_reg[65]_0\(35) => crossbar_samd_n_180,
      \gen_arbiter.m_mesg_i_reg[65]_0\(34) => crossbar_samd_n_181,
      \gen_arbiter.m_mesg_i_reg[65]_0\(33) => crossbar_samd_n_182,
      \gen_arbiter.m_mesg_i_reg[65]_0\(32) => crossbar_samd_n_183,
      \gen_arbiter.m_mesg_i_reg[65]_0\(31) => crossbar_samd_n_184,
      \gen_arbiter.m_mesg_i_reg[65]_0\(30) => crossbar_samd_n_185,
      \gen_arbiter.m_mesg_i_reg[65]_0\(29) => crossbar_samd_n_186,
      \gen_arbiter.m_mesg_i_reg[65]_0\(28) => crossbar_samd_n_187,
      \gen_arbiter.m_mesg_i_reg[65]_0\(27) => crossbar_samd_n_188,
      \gen_arbiter.m_mesg_i_reg[65]_0\(26) => crossbar_samd_n_189,
      \gen_arbiter.m_mesg_i_reg[65]_0\(25) => crossbar_samd_n_190,
      \gen_arbiter.m_mesg_i_reg[65]_0\(24) => crossbar_samd_n_191,
      \gen_arbiter.m_mesg_i_reg[65]_0\(23) => crossbar_samd_n_192,
      \gen_arbiter.m_mesg_i_reg[65]_0\(22) => crossbar_samd_n_193,
      \gen_arbiter.m_mesg_i_reg[65]_0\(21) => crossbar_samd_n_194,
      \gen_arbiter.m_mesg_i_reg[65]_0\(20) => crossbar_samd_n_195,
      \gen_arbiter.m_mesg_i_reg[65]_0\(19) => crossbar_samd_n_196,
      \gen_arbiter.m_mesg_i_reg[65]_0\(18) => crossbar_samd_n_197,
      \gen_arbiter.m_mesg_i_reg[65]_0\(17) => crossbar_samd_n_198,
      \gen_arbiter.m_mesg_i_reg[65]_0\(16) => crossbar_samd_n_199,
      \gen_arbiter.m_mesg_i_reg[65]_0\(15) => crossbar_samd_n_200,
      \gen_arbiter.m_mesg_i_reg[65]_0\(14) => crossbar_samd_n_201,
      \gen_arbiter.m_mesg_i_reg[65]_0\(13) => crossbar_samd_n_202,
      \gen_arbiter.m_mesg_i_reg[65]_0\(12) => crossbar_samd_n_203,
      \gen_arbiter.m_mesg_i_reg[65]_0\(11) => crossbar_samd_n_204,
      \gen_arbiter.m_mesg_i_reg[65]_0\(10) => crossbar_samd_n_205,
      \gen_arbiter.m_mesg_i_reg[65]_0\(9) => crossbar_samd_n_206,
      \gen_arbiter.m_mesg_i_reg[65]_0\(8) => crossbar_samd_n_207,
      \gen_arbiter.m_mesg_i_reg[65]_0\(7) => crossbar_samd_n_208,
      \gen_arbiter.m_mesg_i_reg[65]_0\(6) => crossbar_samd_n_209,
      \gen_arbiter.m_mesg_i_reg[65]_0\(5) => crossbar_samd_n_210,
      \gen_arbiter.m_mesg_i_reg[65]_0\(4) => crossbar_samd_n_211,
      \gen_arbiter.m_mesg_i_reg[65]_0\(3) => crossbar_samd_n_212,
      \gen_arbiter.m_mesg_i_reg[65]_0\(2) => crossbar_samd_n_213,
      \gen_arbiter.m_mesg_i_reg[65]_0\(1) => crossbar_samd_n_214,
      \gen_arbiter.m_mesg_i_reg[65]_0\(0) => crossbar_samd_n_215,
      \gen_arbiter.m_mesg_i_reg[65]_1\(56 downto 47) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_mux\(65 downto 56),
      \gen_arbiter.m_mesg_i_reg[65]_1\(46 downto 44) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_mux\(51 downto 49),
      \gen_arbiter.m_mesg_i_reg[65]_1\(43 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_mux\(47 downto 4),
      \gen_arbiter.m_mesg_i_reg[65]_2\(56 downto 47) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_mux\(65 downto 56),
      \gen_arbiter.m_mesg_i_reg[65]_2\(46 downto 44) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_mux\(51 downto 49),
      \gen_arbiter.m_mesg_i_reg[65]_2\(43 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_mux\(47 downto 4),
      \gen_arbiter.m_valid_i_reg\ => crossbar_samd_n_99,
      \gen_arbiter.qual_reg_reg[0]\(0) => si_converter_bank_n_238,
      \gen_arbiter.qual_reg_reg[1]\(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg\(1 downto 0),
      \gen_arbiter.qual_reg_reg[1]_0\ => si_converter_bank_n_17,
      \gen_arbiter.qual_reg_reg[1]_1\ => si_converter_bank_n_20,
      \gen_arbiter.qual_reg_reg[1]_2\(1) => si_converter_bank_n_169,
      \gen_arbiter.qual_reg_reg[1]_2\(0) => si_converter_bank_n_170,
      \gen_arbiter.s_ready_i_reg[1]\(1 downto 0) => \gen_samd.crossbar_samd/ss_aa_awready\(1 downto 0),
      \gen_arbiter.s_ready_i_reg[1]_0\(1) => sf_cb_arready(1),
      \gen_arbiter.s_ready_i_reg[1]_0\(0) => crossbar_samd_n_55,
      \gen_single_issue.accept_cnt_reg\ => crossbar_samd_n_43,
      \gen_single_issue.accept_cnt_reg_0\ => crossbar_samd_n_44,
      \gen_single_issue.accept_cnt_reg_1\ => crossbar_samd_n_51,
      \gen_single_issue.active_target_hot_reg[0]\ => crossbar_samd_n_9,
      \gen_single_issue.active_target_hot_reg[0]_0\ => crossbar_samd_n_22,
      \gen_single_issue.active_target_hot_reg[0]_1\ => crossbar_samd_n_23,
      \gen_single_issue.active_target_hot_reg[0]_2\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_4_out\,
      \gen_single_issue.active_target_hot_reg[0]_3\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/pop_mi_data\,
      \gen_single_issue.active_target_hot_reg[0]_4\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_2_out\,
      \gen_single_issue.active_target_hot_reg[0]_5\ => crossbar_samd_n_39,
      \m_ready_d_reg[0]\ => crossbar_samd_n_96,
      \m_ready_d_reg[0]_0\ => mi_converter_bank_n_21,
      \m_ready_d_reg[1]\ => crossbar_samd_n_14,
      \m_ready_d_reg[1]_0\ => crossbar_samd_n_19,
      \m_ready_d_reg[1]_1\(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d\(1 downto 0),
      \m_ready_d_reg[1]_2\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd\,
      \m_ready_d_reg[1]_3\(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd\,
      \m_ready_d_reg[1]_4\(0) => \gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d\(1),
      \m_ready_d_reg[1]_5\(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d0\(1 downto 0),
      \m_ready_d_reg[1]_6\(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d0\(1 downto 0),
      m_select_enc => \gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/m_select_enc\,
      m_valid_i_reg => crossbar_samd_n_12,
      m_valid_i_reg_0(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/p_4_in\,
      m_valid_i_reg_1 => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.wr_cmd_ready\,
      m_valid_i_reg_2(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/p_4_in\,
      m_valid_i_reg_3 => crossbar_samd_n_49,
      rd_en => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.wr_cmd_ready\,
      \repeat_cnt_reg[0]\ => si_converter_bank_n_155,
      \repeat_cnt_reg[3]\ => si_converter_bank_n_156,
      reset_reg => si_converter_bank_n_1,
      s_ready_i_reg => crossbar_samd_n_40,
      s_ready_i_reg_0 => crossbar_samd_n_42,
      s_ready_i_reg_1 => crossbar_samd_n_255,
      s_ready_i_reg_2 => mi_converter_bank_n_23,
      s_ready_i_reg_3 => mi_converter_bank_n_24,
      s_ready_i_reg_4 => mi_converter_bank_n_25,
      sc_sf_arvalid(0) => sc_sf_arvalid(1),
      sc_sf_awvalid(0) => sc_sf_awvalid(1),
      sc_sf_wlast(0) => sc_sf_wlast(1),
      sf_cb_awready(0) => sf_cb_awready(1),
      sf_cb_rvalid(0) => sf_cb_rvalid(1),
      ss_wr_awready_0 => \gen_samd.crossbar_samd/ss_wr_awready_0\,
      ss_wr_awready_1 => \gen_samd.crossbar_samd/ss_wr_awready_1\,
      \state_reg[0]\(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_4_out\,
      \state_reg[0]_0\(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/pop_mi_data\,
      \state_reg[0]_1\(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_2_out\,
      \state_reg[0]_2\(0) => crossbar_samd_n_50,
      \state_reg[0]_3\ => crossbar_samd_n_94,
      \state_reg[0]_4\(0) => \gen_conv_slot[0].gen_upsizer.upsizer_inst/mr_RVALID\,
      \state_reg[1]\(1 downto 0) => state(1 downto 0),
      \state_reg[1]_0\(0) => mi_converter_bank_n_71,
      \storage_data1_reg[0]\ => crossbar_samd_n_98,
      \storage_data1_reg[0]_0\ => si_converter_bank_n_5,
      \storage_data1_reg[0]_1\ => si_converter_bank_n_14,
      \storage_data1_reg[0]_2\ => mi_converter_bank_n_27,
      \storage_data1_reg[0]_3\ => si_converter_bank_n_173,
      \storage_data1_reg[0]_4\ => si_converter_bank_n_174,
      \storage_data1_reg[0]_5\ => si_converter_bank_n_176,
      \storage_data1_reg[0]_6\ => si_converter_bank_n_179,
      \storage_data1_reg[1]\(1) => crossbar_samd_n_253,
      \storage_data1_reg[1]\(0) => crossbar_samd_n_254,
      \storage_data1_reg[34]\(34) => crossbar_samd_n_59,
      \storage_data1_reg[34]\(33) => crossbar_samd_n_60,
      \storage_data1_reg[34]\(32) => crossbar_samd_n_61,
      \storage_data1_reg[34]\(31) => crossbar_samd_n_62,
      \storage_data1_reg[34]\(30) => crossbar_samd_n_63,
      \storage_data1_reg[34]\(29) => crossbar_samd_n_64,
      \storage_data1_reg[34]\(28) => crossbar_samd_n_65,
      \storage_data1_reg[34]\(27) => crossbar_samd_n_66,
      \storage_data1_reg[34]\(26) => crossbar_samd_n_67,
      \storage_data1_reg[34]\(25) => crossbar_samd_n_68,
      \storage_data1_reg[34]\(24) => crossbar_samd_n_69,
      \storage_data1_reg[34]\(23) => crossbar_samd_n_70,
      \storage_data1_reg[34]\(22) => crossbar_samd_n_71,
      \storage_data1_reg[34]\(21) => crossbar_samd_n_72,
      \storage_data1_reg[34]\(20) => crossbar_samd_n_73,
      \storage_data1_reg[34]\(19) => crossbar_samd_n_74,
      \storage_data1_reg[34]\(18) => crossbar_samd_n_75,
      \storage_data1_reg[34]\(17) => crossbar_samd_n_76,
      \storage_data1_reg[34]\(16) => crossbar_samd_n_77,
      \storage_data1_reg[34]\(15) => crossbar_samd_n_78,
      \storage_data1_reg[34]\(14) => crossbar_samd_n_79,
      \storage_data1_reg[34]\(13) => crossbar_samd_n_80,
      \storage_data1_reg[34]\(12) => crossbar_samd_n_81,
      \storage_data1_reg[34]\(11) => crossbar_samd_n_82,
      \storage_data1_reg[34]\(10) => crossbar_samd_n_83,
      \storage_data1_reg[34]\(9) => crossbar_samd_n_84,
      \storage_data1_reg[34]\(8) => crossbar_samd_n_85,
      \storage_data1_reg[34]\(7) => crossbar_samd_n_86,
      \storage_data1_reg[34]\(6) => crossbar_samd_n_87,
      \storage_data1_reg[34]\(5) => crossbar_samd_n_88,
      \storage_data1_reg[34]\(4) => crossbar_samd_n_89,
      \storage_data1_reg[34]\(3) => crossbar_samd_n_90,
      \storage_data1_reg[34]\(2) => crossbar_samd_n_91,
      \storage_data1_reg[34]\(1) => crossbar_samd_n_92,
      \storage_data1_reg[34]\(0) => crossbar_samd_n_93,
      \storage_data1_reg[36]\(36) => crossbar_samd_n_216,
      \storage_data1_reg[36]\(35) => crossbar_samd_n_217,
      \storage_data1_reg[36]\(34) => crossbar_samd_n_218,
      \storage_data1_reg[36]\(33) => crossbar_samd_n_219,
      \storage_data1_reg[36]\(32) => crossbar_samd_n_220,
      \storage_data1_reg[36]\(31) => crossbar_samd_n_221,
      \storage_data1_reg[36]\(30) => crossbar_samd_n_222,
      \storage_data1_reg[36]\(29) => crossbar_samd_n_223,
      \storage_data1_reg[36]\(28) => crossbar_samd_n_224,
      \storage_data1_reg[36]\(27) => crossbar_samd_n_225,
      \storage_data1_reg[36]\(26) => crossbar_samd_n_226,
      \storage_data1_reg[36]\(25) => crossbar_samd_n_227,
      \storage_data1_reg[36]\(24) => crossbar_samd_n_228,
      \storage_data1_reg[36]\(23) => crossbar_samd_n_229,
      \storage_data1_reg[36]\(22) => crossbar_samd_n_230,
      \storage_data1_reg[36]\(21) => crossbar_samd_n_231,
      \storage_data1_reg[36]\(20) => crossbar_samd_n_232,
      \storage_data1_reg[36]\(19) => crossbar_samd_n_233,
      \storage_data1_reg[36]\(18) => crossbar_samd_n_234,
      \storage_data1_reg[36]\(17) => crossbar_samd_n_235,
      \storage_data1_reg[36]\(16) => crossbar_samd_n_236,
      \storage_data1_reg[36]\(15) => crossbar_samd_n_237,
      \storage_data1_reg[36]\(14) => crossbar_samd_n_238,
      \storage_data1_reg[36]\(13) => crossbar_samd_n_239,
      \storage_data1_reg[36]\(12) => crossbar_samd_n_240,
      \storage_data1_reg[36]\(11) => crossbar_samd_n_241,
      \storage_data1_reg[36]\(10) => crossbar_samd_n_242,
      \storage_data1_reg[36]\(9) => crossbar_samd_n_243,
      \storage_data1_reg[36]\(8) => crossbar_samd_n_244,
      \storage_data1_reg[36]\(7) => crossbar_samd_n_245,
      \storage_data1_reg[36]\(6) => crossbar_samd_n_246,
      \storage_data1_reg[36]\(5) => crossbar_samd_n_247,
      \storage_data1_reg[36]\(4) => crossbar_samd_n_248,
      \storage_data1_reg[36]\(3) => crossbar_samd_n_249,
      \storage_data1_reg[36]\(2) => crossbar_samd_n_250,
      \storage_data1_reg[36]\(1) => crossbar_samd_n_251,
      \storage_data1_reg[36]\(0) => crossbar_samd_n_252,
      \storage_data1_reg[38]\(5) => mi_converter_bank_n_72,
      \storage_data1_reg[38]\(4) => mi_converter_bank_n_73,
      \storage_data1_reg[38]\(3) => mi_converter_bank_n_74,
      \storage_data1_reg[38]\(2) => mi_converter_bank_n_75,
      \storage_data1_reg[38]\(1) => mi_converter_bank_n_76,
      \storage_data1_reg[38]\(0) => mi_converter_bank_n_77,
      \storage_data1_reg[5]\(5 downto 2) => M00_AXI_BID(3 downto 0),
      \storage_data1_reg[5]\(1 downto 0) => M00_AXI_BRESP(1 downto 0),
      \storage_data2_reg[0]\ => mi_converter_bank_n_8,
      \storage_data2_reg[0]_0\(0) => \gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/p_15_in\,
      \storage_data2_reg[38]\(5) => crossbar_samd_n_256,
      \storage_data2_reg[38]\(4) => crossbar_samd_n_257,
      \storage_data2_reg[38]\(3) => crossbar_samd_n_258,
      \storage_data2_reg[38]\(2) => crossbar_samd_n_259,
      \storage_data2_reg[38]\(1) => crossbar_samd_n_260,
      \storage_data2_reg[38]\(0) => crossbar_samd_n_261,
      \storage_data2_reg[38]_0\(37) => mi_converter_bank_n_29,
      \storage_data2_reg[38]_0\(36) => mi_converter_bank_n_30,
      \storage_data2_reg[38]_0\(35) => mi_converter_bank_n_31,
      \storage_data2_reg[38]_0\(34) => mi_converter_bank_n_32,
      \storage_data2_reg[38]_0\(33) => mi_converter_bank_n_33,
      \storage_data2_reg[38]_0\(32) => mi_converter_bank_n_34,
      \storage_data2_reg[38]_0\(31) => mi_converter_bank_n_35,
      \storage_data2_reg[38]_0\(30) => mi_converter_bank_n_36,
      \storage_data2_reg[38]_0\(29) => mi_converter_bank_n_37,
      \storage_data2_reg[38]_0\(28) => mi_converter_bank_n_38,
      \storage_data2_reg[38]_0\(27) => mi_converter_bank_n_39,
      \storage_data2_reg[38]_0\(26) => mi_converter_bank_n_40,
      \storage_data2_reg[38]_0\(25) => mi_converter_bank_n_41,
      \storage_data2_reg[38]_0\(24) => mi_converter_bank_n_42,
      \storage_data2_reg[38]_0\(23) => mi_converter_bank_n_43,
      \storage_data2_reg[38]_0\(22) => mi_converter_bank_n_44,
      \storage_data2_reg[38]_0\(21) => mi_converter_bank_n_45,
      \storage_data2_reg[38]_0\(20) => mi_converter_bank_n_46,
      \storage_data2_reg[38]_0\(19) => mi_converter_bank_n_47,
      \storage_data2_reg[38]_0\(18) => mi_converter_bank_n_48,
      \storage_data2_reg[38]_0\(17) => mi_converter_bank_n_49,
      \storage_data2_reg[38]_0\(16) => mi_converter_bank_n_50,
      \storage_data2_reg[38]_0\(15) => mi_converter_bank_n_51,
      \storage_data2_reg[38]_0\(14) => mi_converter_bank_n_52,
      \storage_data2_reg[38]_0\(13) => mi_converter_bank_n_53,
      \storage_data2_reg[38]_0\(12) => mi_converter_bank_n_54,
      \storage_data2_reg[38]_0\(11) => mi_converter_bank_n_55,
      \storage_data2_reg[38]_0\(10) => mi_converter_bank_n_56,
      \storage_data2_reg[38]_0\(9) => mi_converter_bank_n_57,
      \storage_data2_reg[38]_0\(8) => mi_converter_bank_n_58,
      \storage_data2_reg[38]_0\(7) => mi_converter_bank_n_59,
      \storage_data2_reg[38]_0\(6) => mi_converter_bank_n_60,
      \storage_data2_reg[38]_0\(5) => mi_converter_bank_n_61,
      \storage_data2_reg[38]_0\(4) => mi_converter_bank_n_62,
      \storage_data2_reg[38]_0\(3) => mi_converter_bank_n_63,
      \storage_data2_reg[38]_0\(2) => mi_converter_bank_n_64,
      \storage_data2_reg[38]_0\(1) => mi_converter_bank_n_65,
      \storage_data2_reg[38]_0\(0) => mi_converter_bank_n_66,
      use_wrap_buffer => \gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/use_wrap_buffer\
    );
mi_converter_bank: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_converter_bank__parameterized0\
     port map (
      AR(0) => interconnect_areset_i,
      D(70 downto 0) => D(70 downto 0),
      E(0) => \gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/p_15_in\,
      \FSM_onehot_state_reg[0]\ => mi_converter_bank_n_24,
      \FSM_onehot_state_reg[1]\ => mi_converter_bank_n_25,
      \FSM_onehot_state_reg[1]_0\(2) => mi_converter_bank_n_68,
      \FSM_onehot_state_reg[1]_0\(1) => mi_converter_bank_n_69,
      \FSM_onehot_state_reg[1]_0\(0) => mi_converter_bank_n_70,
      \FSM_onehot_state_reg[1]_1\(2) => crossbar_samd_n_56,
      \FSM_onehot_state_reg[1]_1\(1) => crossbar_samd_n_57,
      \FSM_onehot_state_reg[1]_1\(0) => \gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1_from_s2\,
      \FSM_onehot_state_reg[3]\ => crossbar_samd_n_22,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      M00_AXI_ACLK => M00_AXI_ACLK,
      M00_AXI_ARADDR(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      M00_AXI_ARBURST(1 downto 0) => M00_AXI_ARBURST(1 downto 0),
      M00_AXI_ARCACHE(3 downto 0) => M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_ARESET_OUT_N => M00_AXI_ARESET_OUT_N,
      M00_AXI_ARID(0) => M00_AXI_ARID(0),
      M00_AXI_ARLEN(7 downto 0) => M00_AXI_ARLEN(7 downto 0),
      M00_AXI_ARLOCK => M00_AXI_ARLOCK,
      M00_AXI_ARPROT(2 downto 0) => M00_AXI_ARPROT(2 downto 0),
      M00_AXI_ARQOS(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_ARSIZE(2 downto 0) => M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_AWADDR(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      M00_AXI_AWBURST(1 downto 0) => M00_AXI_AWBURST(1 downto 0),
      M00_AXI_AWCACHE(3 downto 0) => M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_AWID(0) => M00_AXI_AWID(0),
      M00_AXI_AWLEN(7 downto 0) => M00_AXI_AWLEN(7 downto 0),
      M00_AXI_AWLOCK => M00_AXI_AWLOCK,
      M00_AXI_AWPROT(2 downto 0) => M00_AXI_AWPROT(2 downto 0),
      M00_AXI_AWQOS(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_AWSIZE(2 downto 0) => M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_RVALID => M00_AXI_RVALID,
      M00_AXI_WDATA(63 downto 0) => M00_AXI_WDATA(63 downto 0),
      M00_AXI_WLAST => M00_AXI_WLAST,
      M00_AXI_WREADY => M00_AXI_WREADY,
      M00_AXI_WSTRB(7 downto 0) => M00_AXI_WSTRB(7 downto 0),
      Q(0) => \gen_conv_slot[0].gen_upsizer.upsizer_inst/mr_RVALID\,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[19]\ => mi_converter_bank_n_8,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg\ => mi_converter_bank_n_23,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0\(0) => mi_converter_bank_n_71,
      \USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1\ => crossbar_samd_n_255,
      \USE_READ.rd_cmd_valid\ => \gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.rd_cmd_valid\,
      \USE_REGISTER.M_AXI_AVALID_q_reg\ => \USE_REGISTER.M_AXI_AVALID_q_reg\,
      \USE_REGISTER.M_AXI_AVALID_q_reg_0\ => \USE_REGISTER.M_AXI_AVALID_q_reg_0\,
      \USE_REGISTER.M_AXI_WVALID_q_reg\ => M_AXI_WVALID(0),
      \USE_RTL_CURR_WORD.first_word_q_reg\(0) => crossbar_samd_n_50,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(36) => crossbar_samd_n_216,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(35) => crossbar_samd_n_217,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(34) => crossbar_samd_n_218,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(33) => crossbar_samd_n_219,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(32) => crossbar_samd_n_220,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(31) => crossbar_samd_n_221,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(30) => crossbar_samd_n_222,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(29) => crossbar_samd_n_223,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(28) => crossbar_samd_n_224,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(27) => crossbar_samd_n_225,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(26) => crossbar_samd_n_226,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(25) => crossbar_samd_n_227,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(24) => crossbar_samd_n_228,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(23) => crossbar_samd_n_229,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(22) => crossbar_samd_n_230,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(21) => crossbar_samd_n_231,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(20) => crossbar_samd_n_232,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(19) => crossbar_samd_n_233,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(18) => crossbar_samd_n_234,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(17) => crossbar_samd_n_235,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(16) => crossbar_samd_n_236,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(15) => crossbar_samd_n_237,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(14) => crossbar_samd_n_238,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(13) => crossbar_samd_n_239,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(12) => crossbar_samd_n_240,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(11) => crossbar_samd_n_241,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(10) => crossbar_samd_n_242,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(9) => crossbar_samd_n_243,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(8) => crossbar_samd_n_244,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(7) => crossbar_samd_n_245,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(6) => crossbar_samd_n_246,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(5) => crossbar_samd_n_247,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(4) => crossbar_samd_n_248,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(3) => crossbar_samd_n_249,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(2) => crossbar_samd_n_250,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(1) => crossbar_samd_n_251,
      \WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63]\(0) => crossbar_samd_n_252,
      aa_mi_artarget_hot(0) => \gen_samd.crossbar_samd/aa_mi_artarget_hot\(0),
      aa_mi_arvalid => \gen_samd.crossbar_samd/aa_mi_arvalid\,
      m_valid_i_reg => crossbar_samd_n_40,
      m_valid_i_reg_0 => crossbar_samd_n_42,
      \out\(0) => si_converter_bank_n_7,
      reset_reg => si_converter_bank_n_1,
      \rid_wrap_buffer_reg[3]\(37) => mi_converter_bank_n_29,
      \rid_wrap_buffer_reg[3]\(36) => mi_converter_bank_n_30,
      \rid_wrap_buffer_reg[3]\(35) => mi_converter_bank_n_31,
      \rid_wrap_buffer_reg[3]\(34) => mi_converter_bank_n_32,
      \rid_wrap_buffer_reg[3]\(33) => mi_converter_bank_n_33,
      \rid_wrap_buffer_reg[3]\(32) => mi_converter_bank_n_34,
      \rid_wrap_buffer_reg[3]\(31) => mi_converter_bank_n_35,
      \rid_wrap_buffer_reg[3]\(30) => mi_converter_bank_n_36,
      \rid_wrap_buffer_reg[3]\(29) => mi_converter_bank_n_37,
      \rid_wrap_buffer_reg[3]\(28) => mi_converter_bank_n_38,
      \rid_wrap_buffer_reg[3]\(27) => mi_converter_bank_n_39,
      \rid_wrap_buffer_reg[3]\(26) => mi_converter_bank_n_40,
      \rid_wrap_buffer_reg[3]\(25) => mi_converter_bank_n_41,
      \rid_wrap_buffer_reg[3]\(24) => mi_converter_bank_n_42,
      \rid_wrap_buffer_reg[3]\(23) => mi_converter_bank_n_43,
      \rid_wrap_buffer_reg[3]\(22) => mi_converter_bank_n_44,
      \rid_wrap_buffer_reg[3]\(21) => mi_converter_bank_n_45,
      \rid_wrap_buffer_reg[3]\(20) => mi_converter_bank_n_46,
      \rid_wrap_buffer_reg[3]\(19) => mi_converter_bank_n_47,
      \rid_wrap_buffer_reg[3]\(18) => mi_converter_bank_n_48,
      \rid_wrap_buffer_reg[3]\(17) => mi_converter_bank_n_49,
      \rid_wrap_buffer_reg[3]\(16) => mi_converter_bank_n_50,
      \rid_wrap_buffer_reg[3]\(15) => mi_converter_bank_n_51,
      \rid_wrap_buffer_reg[3]\(14) => mi_converter_bank_n_52,
      \rid_wrap_buffer_reg[3]\(13) => mi_converter_bank_n_53,
      \rid_wrap_buffer_reg[3]\(12) => mi_converter_bank_n_54,
      \rid_wrap_buffer_reg[3]\(11) => mi_converter_bank_n_55,
      \rid_wrap_buffer_reg[3]\(10) => mi_converter_bank_n_56,
      \rid_wrap_buffer_reg[3]\(9) => mi_converter_bank_n_57,
      \rid_wrap_buffer_reg[3]\(8) => mi_converter_bank_n_58,
      \rid_wrap_buffer_reg[3]\(7) => mi_converter_bank_n_59,
      \rid_wrap_buffer_reg[3]\(6) => mi_converter_bank_n_60,
      \rid_wrap_buffer_reg[3]\(5) => mi_converter_bank_n_61,
      \rid_wrap_buffer_reg[3]\(4) => mi_converter_bank_n_62,
      \rid_wrap_buffer_reg[3]\(3) => mi_converter_bank_n_63,
      \rid_wrap_buffer_reg[3]\(2) => mi_converter_bank_n_64,
      \rid_wrap_buffer_reg[3]\(1) => mi_converter_bank_n_65,
      \rid_wrap_buffer_reg[3]\(0) => mi_converter_bank_n_66,
      s_ready_i_reg => mi_converter_bank_n_21,
      s_ready_i_reg_0 => mi_converter_bank_n_22,
      s_ready_i_reg_1 => crossbar_samd_n_49,
      s_ready_i_reg_2(0) => \gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/w_pipe/load_s1_from_s2\,
      s_ready_i_reg_3 => crossbar_samd_n_99,
      s_ready_i_reg_4(0) => \gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d\(1),
      \state_reg[1]\(1 downto 0) => state(1 downto 0),
      \storage_data1_reg[38]\(5) => crossbar_samd_n_256,
      \storage_data1_reg[38]\(4) => crossbar_samd_n_257,
      \storage_data1_reg[38]\(3) => crossbar_samd_n_258,
      \storage_data1_reg[38]\(2) => crossbar_samd_n_259,
      \storage_data1_reg[38]\(1) => crossbar_samd_n_260,
      \storage_data1_reg[38]\(0) => crossbar_samd_n_261,
      \storage_data1_reg[62]\(57) => crossbar_samd_n_157,
      \storage_data1_reg[62]\(56) => crossbar_samd_n_125,
      \storage_data1_reg[62]\(55) => crossbar_samd_n_126,
      \storage_data1_reg[62]\(54) => crossbar_samd_n_127,
      \storage_data1_reg[62]\(53) => crossbar_samd_n_128,
      \storage_data1_reg[62]\(52) => crossbar_samd_n_129,
      \storage_data1_reg[62]\(51) => crossbar_samd_n_130,
      \storage_data1_reg[62]\(50) => crossbar_samd_n_131,
      \storage_data1_reg[62]\(49) => crossbar_samd_n_132,
      \storage_data1_reg[62]\(48) => crossbar_samd_n_133,
      \storage_data1_reg[62]\(47) => crossbar_samd_n_134,
      \storage_data1_reg[62]\(46) => crossbar_samd_n_135,
      \storage_data1_reg[62]\(45) => crossbar_samd_n_136,
      \storage_data1_reg[62]\(44) => crossbar_samd_n_137,
      \storage_data1_reg[62]\(43) => crossbar_samd_n_138,
      \storage_data1_reg[62]\(42) => crossbar_samd_n_139,
      \storage_data1_reg[62]\(41) => crossbar_samd_n_140,
      \storage_data1_reg[62]\(40) => crossbar_samd_n_141,
      \storage_data1_reg[62]\(39) => crossbar_samd_n_142,
      \storage_data1_reg[62]\(38) => crossbar_samd_n_143,
      \storage_data1_reg[62]\(37) => crossbar_samd_n_144,
      \storage_data1_reg[62]\(36) => crossbar_samd_n_145,
      \storage_data1_reg[62]\(35) => crossbar_samd_n_146,
      \storage_data1_reg[62]\(34) => crossbar_samd_n_147,
      \storage_data1_reg[62]\(33) => crossbar_samd_n_148,
      \storage_data1_reg[62]\(32) => crossbar_samd_n_149,
      \storage_data1_reg[62]\(31) => crossbar_samd_n_150,
      \storage_data1_reg[62]\(30) => crossbar_samd_n_151,
      \storage_data1_reg[62]\(29) => crossbar_samd_n_152,
      \storage_data1_reg[62]\(28) => crossbar_samd_n_153,
      \storage_data1_reg[62]\(27) => crossbar_samd_n_154,
      \storage_data1_reg[62]\(26) => crossbar_samd_n_155,
      \storage_data1_reg[62]\(25) => crossbar_samd_n_156,
      \storage_data1_reg[62]\(24) => crossbar_samd_n_117,
      \storage_data1_reg[62]\(23) => crossbar_samd_n_118,
      \storage_data1_reg[62]\(22) => crossbar_samd_n_119,
      \storage_data1_reg[62]\(21) => crossbar_samd_n_120,
      \storage_data1_reg[62]\(20) => crossbar_samd_n_121,
      \storage_data1_reg[62]\(19) => crossbar_samd_n_122,
      \storage_data1_reg[62]\(18) => crossbar_samd_n_123,
      \storage_data1_reg[62]\(17) => crossbar_samd_n_124,
      \storage_data1_reg[62]\(16) => crossbar_samd_n_114,
      \storage_data1_reg[62]\(15) => crossbar_samd_n_115,
      \storage_data1_reg[62]\(14) => crossbar_samd_n_116,
      \storage_data1_reg[62]\(13) => crossbar_samd_n_108,
      \storage_data1_reg[62]\(12) => crossbar_samd_n_109,
      \storage_data1_reg[62]\(11) => crossbar_samd_n_113,
      \storage_data1_reg[62]\(10) => crossbar_samd_n_104,
      \storage_data1_reg[62]\(9) => crossbar_samd_n_105,
      \storage_data1_reg[62]\(8) => crossbar_samd_n_106,
      \storage_data1_reg[62]\(7) => crossbar_samd_n_107,
      \storage_data1_reg[62]\(6) => crossbar_samd_n_110,
      \storage_data1_reg[62]\(5) => crossbar_samd_n_111,
      \storage_data1_reg[62]\(4) => crossbar_samd_n_112,
      \storage_data1_reg[62]\(3 downto 0) => cb_mf_awqos(3 downto 0),
      \storage_data1_reg[62]_0\(57) => crossbar_samd_n_215,
      \storage_data1_reg[62]_0\(56) => crossbar_samd_n_183,
      \storage_data1_reg[62]_0\(55) => crossbar_samd_n_184,
      \storage_data1_reg[62]_0\(54) => crossbar_samd_n_185,
      \storage_data1_reg[62]_0\(53) => crossbar_samd_n_186,
      \storage_data1_reg[62]_0\(52) => crossbar_samd_n_187,
      \storage_data1_reg[62]_0\(51) => crossbar_samd_n_188,
      \storage_data1_reg[62]_0\(50) => crossbar_samd_n_189,
      \storage_data1_reg[62]_0\(49) => crossbar_samd_n_190,
      \storage_data1_reg[62]_0\(48) => crossbar_samd_n_191,
      \storage_data1_reg[62]_0\(47) => crossbar_samd_n_192,
      \storage_data1_reg[62]_0\(46) => crossbar_samd_n_193,
      \storage_data1_reg[62]_0\(45) => crossbar_samd_n_194,
      \storage_data1_reg[62]_0\(44) => crossbar_samd_n_195,
      \storage_data1_reg[62]_0\(43) => crossbar_samd_n_196,
      \storage_data1_reg[62]_0\(42) => crossbar_samd_n_197,
      \storage_data1_reg[62]_0\(41) => crossbar_samd_n_198,
      \storage_data1_reg[62]_0\(40) => crossbar_samd_n_199,
      \storage_data1_reg[62]_0\(39) => crossbar_samd_n_200,
      \storage_data1_reg[62]_0\(38) => crossbar_samd_n_201,
      \storage_data1_reg[62]_0\(37) => crossbar_samd_n_202,
      \storage_data1_reg[62]_0\(36) => crossbar_samd_n_203,
      \storage_data1_reg[62]_0\(35) => crossbar_samd_n_204,
      \storage_data1_reg[62]_0\(34) => crossbar_samd_n_205,
      \storage_data1_reg[62]_0\(33) => crossbar_samd_n_206,
      \storage_data1_reg[62]_0\(32) => crossbar_samd_n_207,
      \storage_data1_reg[62]_0\(31) => crossbar_samd_n_208,
      \storage_data1_reg[62]_0\(30) => crossbar_samd_n_209,
      \storage_data1_reg[62]_0\(29) => crossbar_samd_n_210,
      \storage_data1_reg[62]_0\(28) => crossbar_samd_n_211,
      \storage_data1_reg[62]_0\(27) => crossbar_samd_n_212,
      \storage_data1_reg[62]_0\(26) => crossbar_samd_n_213,
      \storage_data1_reg[62]_0\(25) => crossbar_samd_n_214,
      \storage_data1_reg[62]_0\(24) => crossbar_samd_n_175,
      \storage_data1_reg[62]_0\(23) => crossbar_samd_n_176,
      \storage_data1_reg[62]_0\(22) => crossbar_samd_n_177,
      \storage_data1_reg[62]_0\(21) => crossbar_samd_n_178,
      \storage_data1_reg[62]_0\(20) => crossbar_samd_n_179,
      \storage_data1_reg[62]_0\(19) => crossbar_samd_n_180,
      \storage_data1_reg[62]_0\(18) => crossbar_samd_n_181,
      \storage_data1_reg[62]_0\(17) => crossbar_samd_n_182,
      \storage_data1_reg[62]_0\(16) => crossbar_samd_n_172,
      \storage_data1_reg[62]_0\(15) => crossbar_samd_n_173,
      \storage_data1_reg[62]_0\(14) => crossbar_samd_n_174,
      \storage_data1_reg[62]_0\(13) => crossbar_samd_n_166,
      \storage_data1_reg[62]_0\(12) => crossbar_samd_n_167,
      \storage_data1_reg[62]_0\(11) => crossbar_samd_n_171,
      \storage_data1_reg[62]_0\(10) => crossbar_samd_n_162,
      \storage_data1_reg[62]_0\(9) => crossbar_samd_n_163,
      \storage_data1_reg[62]_0\(8) => crossbar_samd_n_164,
      \storage_data1_reg[62]_0\(7) => crossbar_samd_n_165,
      \storage_data1_reg[62]_0\(6) => crossbar_samd_n_168,
      \storage_data1_reg[62]_0\(5) => crossbar_samd_n_169,
      \storage_data1_reg[62]_0\(4) => crossbar_samd_n_170,
      \storage_data1_reg[62]_0\(3 downto 0) => cb_mf_arqos(3 downto 0),
      \storage_data2_reg[38]\(5) => mi_converter_bank_n_72,
      \storage_data2_reg[38]\(4) => mi_converter_bank_n_73,
      \storage_data2_reg[38]\(3) => mi_converter_bank_n_74,
      \storage_data2_reg[38]\(2) => mi_converter_bank_n_75,
      \storage_data2_reg[38]\(1) => mi_converter_bank_n_76,
      \storage_data2_reg[38]\(0) => mi_converter_bank_n_77,
      use_wrap_buffer => \gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/use_wrap_buffer\,
      use_wrap_buffer_reg => mi_converter_bank_n_27,
      wrap_buffer_available_reg => mi_converter_bank_n_28
    );
si_converter_bank: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_converter_bank
     port map (
      AR(0) => interconnect_areset_i,
      D(36 downto 5) => \gen_samd.crossbar_samd/p_48_out\(31 downto 0),
      D(4 downto 1) => \gen_samd.crossbar_samd/p_48_out\(35 downto 32),
      D(0) => \gen_samd.crossbar_samd/wm_mr_wlast_0\,
      E(0) => crossbar_samd_n_10,
      \FSM_onehot_state_reg[3]\ => si_converter_bank_n_173,
      \FSM_onehot_state_reg[3]_0\ => si_converter_bank_n_176,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      Q(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d\(1 downto 0),
      S00_AXI_ARADDR(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      S00_AXI_ARBURST(1 downto 0) => S00_AXI_ARBURST(1 downto 0),
      S00_AXI_ARLEN(7 downto 0) => S00_AXI_ARLEN(7 downto 0),
      S00_AXI_ARSIZE(2 downto 0) => S00_AXI_ARSIZE(2 downto 0),
      S00_AXI_ARVALID => S00_AXI_ARVALID,
      S00_AXI_AWADDR(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      S00_AXI_AWBURST(1 downto 0) => S00_AXI_AWBURST(1 downto 0),
      S00_AXI_AWLEN(7 downto 0) => S00_AXI_AWLEN(7 downto 0),
      S00_AXI_AWSIZE(2 downto 0) => S00_AXI_AWSIZE(2 downto 0),
      S00_AXI_AWVALID => S00_AXI_AWVALID,
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BRESP(1 downto 0) => S00_AXI_BRESP(1 downto 0),
      S00_AXI_RDATA(63 downto 0) => S00_AXI_RDATA(63 downto 0),
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_RREADY_0 => si_converter_bank_n_241,
      S00_AXI_RRESP(1 downto 0) => S00_AXI_RRESP(1 downto 0),
      S00_AXI_RVALID => S00_AXI_RVALID,
      S00_AXI_RVALID_0 => crossbar_samd_n_94,
      S00_AXI_WDATA(63 downto 0) => S00_AXI_WDATA(63 downto 0),
      S00_AXI_WREADY => S00_AXI_WREADY,
      S00_AXI_WSTRB(7 downto 0) => S00_AXI_WSTRB(7 downto 0),
      S00_AXI_WVALID => S00_AXI_WVALID,
      S00_AXI_WVALID_0 => si_converter_bank_n_14,
      S01_AXI_ARADDR(31 downto 0) => S01_AXI_ARADDR(31 downto 0),
      S01_AXI_ARBURST(1 downto 0) => S01_AXI_ARBURST(1 downto 0),
      S01_AXI_ARLEN(7 downto 0) => S01_AXI_ARLEN(7 downto 0),
      S01_AXI_ARSIZE(2 downto 0) => S01_AXI_ARSIZE(2 downto 0),
      S01_AXI_ARVALID => S01_AXI_ARVALID,
      S01_AXI_AWADDR(31 downto 0) => S01_AXI_AWADDR(31 downto 0),
      S01_AXI_AWBURST(1 downto 0) => S01_AXI_AWBURST(1 downto 0),
      S01_AXI_AWLEN(7 downto 0) => S01_AXI_AWLEN(7 downto 0),
      S01_AXI_AWSIZE(2 downto 0) => S01_AXI_AWSIZE(2 downto 0),
      S01_AXI_AWVALID => S01_AXI_AWVALID,
      S01_AXI_BREADY => S01_AXI_BREADY,
      S01_AXI_BRESP(1 downto 0) => S01_AXI_BRESP(1 downto 0),
      S01_AXI_RDATA(63 downto 0) => S01_AXI_RDATA(63 downto 0),
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_RREADY_0 => si_converter_bank_n_242,
      S01_AXI_RRESP(1 downto 0) => S01_AXI_RRESP(1 downto 0),
      S01_AXI_RVALID => S01_AXI_RVALID,
      S01_AXI_WDATA(63 downto 0) => S01_AXI_WDATA(63 downto 0),
      S01_AXI_WREADY => S01_AXI_WREADY,
      S01_AXI_WSTRB(7 downto 0) => S01_AXI_WSTRB(7 downto 0),
      SR(0) => si_converter_bank_n_1,
      S_AXI_ACLK(1 downto 0) => S_AXI_ACLK(1 downto 0),
      \S_AXI_AQOS_Q_reg[3]\(56 downto 47) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_mux\(65 downto 56),
      \S_AXI_AQOS_Q_reg[3]\(46 downto 44) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_mux\(51 downto 49),
      \S_AXI_AQOS_Q_reg[3]\(43 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_mux\(47 downto 4),
      \S_AXI_AQOS_Q_reg[3]_0\(56 downto 47) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_mux\(65 downto 56),
      \S_AXI_AQOS_Q_reg[3]_0\(46 downto 44) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_mux\(51 downto 49),
      \S_AXI_AQOS_Q_reg[3]_0\(43 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_mux\(47 downto 4),
      S_AXI_ARCACHE(7 downto 0) => S_AXI_ARCACHE(7 downto 0),
      S_AXI_AREADY_I_reg => S00_AXI_AWREADY,
      S_AXI_AREADY_I_reg_0 => S00_AXI_ARREADY,
      S_AXI_AREADY_I_reg_1 => S01_AXI_AWREADY,
      S_AXI_AREADY_I_reg_2 => S01_AXI_ARREADY,
      S_AXI_AREADY_I_reg_3 => crossbar_samd_n_14,
      S_AXI_ARESET_OUT_N(1 downto 0) => S_AXI_ARESET_OUT_N(1 downto 0),
      S_AXI_ARLOCK(1 downto 0) => S_AXI_ARLOCK(1 downto 0),
      S_AXI_ARPROT(5 downto 0) => S_AXI_ARPROT(5 downto 0),
      S_AXI_ARQOS(7 downto 0) => S_AXI_ARQOS(7 downto 0),
      S_AXI_AWCACHE(7 downto 0) => S_AXI_AWCACHE(7 downto 0),
      S_AXI_AWLOCK(1 downto 0) => S_AXI_AWLOCK(1 downto 0),
      S_AXI_AWPROT(5 downto 0) => S_AXI_AWPROT(5 downto 0),
      S_AXI_AWQOS(7 downto 0) => S_AXI_AWQOS(7 downto 0),
      \S_AXI_BRESP_ACC_reg[0]\(1) => crossbar_samd_n_253,
      \S_AXI_BRESP_ACC_reg[0]\(0) => crossbar_samd_n_254,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(34) => crossbar_samd_n_59,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(33) => crossbar_samd_n_60,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(32) => crossbar_samd_n_61,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(31) => crossbar_samd_n_62,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(30) => crossbar_samd_n_63,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(29) => crossbar_samd_n_64,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(28) => crossbar_samd_n_65,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(27) => crossbar_samd_n_66,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(26) => crossbar_samd_n_67,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(25) => crossbar_samd_n_68,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(24) => crossbar_samd_n_69,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(23) => crossbar_samd_n_70,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(22) => crossbar_samd_n_71,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(21) => crossbar_samd_n_72,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(20) => crossbar_samd_n_73,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(19) => crossbar_samd_n_74,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(18) => crossbar_samd_n_75,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(17) => crossbar_samd_n_76,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(16) => crossbar_samd_n_77,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(15) => crossbar_samd_n_78,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(14) => crossbar_samd_n_79,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(13) => crossbar_samd_n_80,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(12) => crossbar_samd_n_81,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(11) => crossbar_samd_n_82,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(10) => crossbar_samd_n_83,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(9) => crossbar_samd_n_84,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(8) => crossbar_samd_n_85,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(7) => crossbar_samd_n_86,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(6) => crossbar_samd_n_87,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(5) => crossbar_samd_n_88,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(4) => crossbar_samd_n_89,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(3) => crossbar_samd_n_90,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(2) => crossbar_samd_n_91,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(1) => crossbar_samd_n_92,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]\(0) => crossbar_samd_n_93,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_4_out\,
      \WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1\(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_4_out\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]\(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_2_out\,
      \WORD_LANE[1].S_AXI_RDATA_II_reg[63]_0\(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/p_2_out\,
      access_is_fix_q_reg => si_converter_bank_n_159,
      access_is_fix_q_reg_0 => si_converter_bank_n_160,
      cmd_push_block_reg => crossbar_samd_n_96,
      cmd_push_block_reg_0(1) => sf_cb_arready(1),
      cmd_push_block_reg_0(0) => crossbar_samd_n_55,
      command_ongoing_reg => si_converter_bank_n_157,
      command_ongoing_reg_0 => si_converter_bank_n_163,
      command_ongoing_reg_1(1) => si_converter_bank_n_169,
      command_ongoing_reg_1(0) => si_converter_bank_n_170,
      command_ongoing_reg_2 => crossbar_samd_n_19,
      dout(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_split\,
      empty => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty\,
      empty_fwft_i_reg => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty\,
      empty_fwft_i_reg_0 => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty\,
      empty_fwft_i_reg_1 => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/empty\,
      empty_fwft_i_reg_2 => si_converter_bank_n_17,
      empty_fwft_i_reg_3 => si_converter_bank_n_20,
      first_mi_word_reg(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/pop_mi_data\,
      first_mi_word_reg_0(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/pop_mi_data\,
      first_word_reg(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/p_4_in\,
      first_word_reg_0(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_data_inst/p_4_in\,
      \gen_arbiter.any_grant_i_4\ => crossbar_samd_n_23,
      \gen_arbiter.any_grant_i_4_0\ => crossbar_samd_n_39,
      \gen_arbiter.m_grant_enc_i_reg[0]\(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg\(1 downto 0),
      \gen_arbiter.m_mesg_i_reg[43]\ => crossbar_samd_n_0,
      \gen_arbiter.m_mesg_i_reg[43]_0\ => crossbar_samd_n_1,
      \gen_arbiter.qual_reg_reg[0]\ => crossbar_samd_n_43,
      \gen_arbiter.qual_reg_reg[0]_0\ => crossbar_samd_n_51,
      \gen_arbiter.qual_reg_reg[1]\ => crossbar_samd_n_44,
      \gen_arbiter.s_ready_i_reg[0]\ => si_converter_bank_n_239,
      \gen_arbiter.s_ready_i_reg[1]\ => si_converter_bank_n_240,
      \goreg_dm.dout_i_reg[19]\ => si_converter_bank_n_87,
      \goreg_dm.dout_i_reg[19]_0\ => si_converter_bank_n_154,
      \goreg_dm.dout_i_reg[23]\ => si_converter_bank_n_19,
      \goreg_dm.dout_i_reg[24]\(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_split\,
      \goreg_dm.dout_i_reg[25]\ => si_converter_bank_n_16,
      \goreg_dm.dout_i_reg[25]_0\ => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.wr_cmd_ready\,
      \goreg_dm.dout_i_reg[4]\ => si_converter_bank_n_155,
      \goreg_dm.dout_i_reg[4]_0\ => si_converter_bank_n_156,
      \goreg_dm.dout_i_reg[4]_1\ => crossbar_samd_n_9,
      \goreg_dm.dout_i_reg[4]_2\ => crossbar_samd_n_12,
      \goreg_dm.dout_i_reg[9]\ => si_converter_bank_n_5,
      \interconnect_aresetn_resync_reg[3]\ => INTERCONNECT_ARESETN,
      \m_ready_d_reg[0]\(1 downto 0) => \gen_samd.crossbar_samd/ss_aa_awready\(1 downto 0),
      \m_ready_d_reg[1]\ => si_converter_bank_n_174,
      \m_ready_d_reg[1]_0\ => si_converter_bank_n_179,
      \m_ready_d_reg[1]_1\(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d\(1 downto 0),
      m_select_enc => \gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/m_select_enc\,
      \out\(0) => si_converter_bank_n_7,
      ram_full_i_reg(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d0\(1 downto 0),
      ram_full_i_reg_0 => si_converter_bank_n_175,
      ram_full_i_reg_1(1 downto 0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d0\(1 downto 0),
      ram_full_i_reg_2 => si_converter_bank_n_180,
      ram_full_i_reg_3(0) => si_converter_bank_n_238,
      rd_en => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.wr_cmd_ready\,
      \repeat_cnt_reg[3]\(0) => crossbar_samd_n_13,
      sc_sf_arvalid(0) => sc_sf_arvalid(1),
      sc_sf_awvalid(0) => sc_sf_awvalid(1),
      sc_sf_wlast(0) => sc_sf_wlast(1),
      sf_cb_awready(0) => sf_cb_awready(1),
      sf_cb_rvalid(0) => sf_cb_rvalid(1),
      split_ongoing_reg(0) => \gen_conv_slot[0].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd\,
      split_ongoing_reg_0(0) => \gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd\,
      ss_wr_awready_0 => \gen_samd.crossbar_samd/ss_wr_awready_0\,
      ss_wr_awready_1 => \gen_samd.crossbar_samd/ss_wr_awready_1\,
      \storage_data1_reg[0]\ => crossbar_samd_n_98,
      \storage_data1_reg[0]_0\(1) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in\,
      \storage_data1_reg[0]_0\(0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in\,
      \storage_data1_reg[0]_1\(1) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in\,
      \storage_data1_reg[0]_1\(0) => \gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top is
  port (
    INTERCONNECT_ACLK : in STD_LOGIC;
    INTERCONNECT_ARESETN : in STD_LOGIC;
    S00_AXI_ARESET_OUT_N : out STD_LOGIC;
    S00_AXI_ACLK : in STD_LOGIC;
    S00_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_AWLOCK : in STD_LOGIC;
    S00_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWVALID : in STD_LOGIC;
    S00_AXI_AWREADY : out STD_LOGIC;
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_WLAST : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    S00_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_BVALID : out STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    S00_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_ARLOCK : in STD_LOGIC;
    S00_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    S00_AXI_ARREADY : out STD_LOGIC;
    S00_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RLAST : out STD_LOGIC;
    S00_AXI_RVALID : out STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    S01_AXI_ARESET_OUT_N : out STD_LOGIC;
    S01_AXI_ACLK : in STD_LOGIC;
    S01_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_AWLOCK : in STD_LOGIC;
    S01_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_AWVALID : in STD_LOGIC;
    S01_AXI_AWREADY : out STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_WLAST : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    S01_AXI_WREADY : out STD_LOGIC;
    S01_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_BVALID : out STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    S01_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_ARLOCK : in STD_LOGIC;
    S01_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_ARVALID : in STD_LOGIC;
    S01_AXI_ARREADY : out STD_LOGIC;
    S01_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RLAST : out STD_LOGIC;
    S01_AXI_RVALID : out STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    S02_AXI_ARESET_OUT_N : out STD_LOGIC;
    S02_AXI_ACLK : in STD_LOGIC;
    S02_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S02_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_AWLOCK : in STD_LOGIC;
    S02_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_AWVALID : in STD_LOGIC;
    S02_AXI_AWREADY : out STD_LOGIC;
    S02_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_WLAST : in STD_LOGIC;
    S02_AXI_WVALID : in STD_LOGIC;
    S02_AXI_WREADY : out STD_LOGIC;
    S02_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_BVALID : out STD_LOGIC;
    S02_AXI_BREADY : in STD_LOGIC;
    S02_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S02_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_ARLOCK : in STD_LOGIC;
    S02_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_ARVALID : in STD_LOGIC;
    S02_AXI_ARREADY : out STD_LOGIC;
    S02_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_RLAST : out STD_LOGIC;
    S02_AXI_RVALID : out STD_LOGIC;
    S02_AXI_RREADY : in STD_LOGIC;
    S03_AXI_ARESET_OUT_N : out STD_LOGIC;
    S03_AXI_ACLK : in STD_LOGIC;
    S03_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S03_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S03_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S03_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXI_AWLOCK : in STD_LOGIC;
    S03_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S03_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_AWVALID : in STD_LOGIC;
    S03_AXI_AWREADY : out STD_LOGIC;
    S03_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_WLAST : in STD_LOGIC;
    S03_AXI_WVALID : in STD_LOGIC;
    S03_AXI_WREADY : out STD_LOGIC;
    S03_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S03_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXI_BVALID : out STD_LOGIC;
    S03_AXI_BREADY : in STD_LOGIC;
    S03_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S03_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S03_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S03_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXI_ARLOCK : in STD_LOGIC;
    S03_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S03_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXI_ARVALID : in STD_LOGIC;
    S03_AXI_ARREADY : out STD_LOGIC;
    S03_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S03_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXI_RLAST : out STD_LOGIC;
    S03_AXI_RVALID : out STD_LOGIC;
    S03_AXI_RREADY : in STD_LOGIC;
    S04_AXI_ARESET_OUT_N : out STD_LOGIC;
    S04_AXI_ACLK : in STD_LOGIC;
    S04_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S04_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S04_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S04_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S04_AXI_AWLOCK : in STD_LOGIC;
    S04_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S04_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_AWVALID : in STD_LOGIC;
    S04_AXI_AWREADY : out STD_LOGIC;
    S04_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_WLAST : in STD_LOGIC;
    S04_AXI_WVALID : in STD_LOGIC;
    S04_AXI_WREADY : out STD_LOGIC;
    S04_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S04_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S04_AXI_BVALID : out STD_LOGIC;
    S04_AXI_BREADY : in STD_LOGIC;
    S04_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S04_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S04_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S04_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S04_AXI_ARLOCK : in STD_LOGIC;
    S04_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S04_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXI_ARVALID : in STD_LOGIC;
    S04_AXI_ARREADY : out STD_LOGIC;
    S04_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S04_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S04_AXI_RLAST : out STD_LOGIC;
    S04_AXI_RVALID : out STD_LOGIC;
    S04_AXI_RREADY : in STD_LOGIC;
    S05_AXI_ARESET_OUT_N : out STD_LOGIC;
    S05_AXI_ACLK : in STD_LOGIC;
    S05_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S05_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S05_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S05_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S05_AXI_AWLOCK : in STD_LOGIC;
    S05_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S05_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_AWVALID : in STD_LOGIC;
    S05_AXI_AWREADY : out STD_LOGIC;
    S05_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S05_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_WLAST : in STD_LOGIC;
    S05_AXI_WVALID : in STD_LOGIC;
    S05_AXI_WREADY : out STD_LOGIC;
    S05_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S05_AXI_BVALID : out STD_LOGIC;
    S05_AXI_BREADY : in STD_LOGIC;
    S05_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S05_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S05_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S05_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S05_AXI_ARLOCK : in STD_LOGIC;
    S05_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S05_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S05_AXI_ARVALID : in STD_LOGIC;
    S05_AXI_ARREADY : out STD_LOGIC;
    S05_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S05_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S05_AXI_RLAST : out STD_LOGIC;
    S05_AXI_RVALID : out STD_LOGIC;
    S05_AXI_RREADY : in STD_LOGIC;
    S06_AXI_ARESET_OUT_N : out STD_LOGIC;
    S06_AXI_ACLK : in STD_LOGIC;
    S06_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S06_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S06_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S06_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S06_AXI_AWLOCK : in STD_LOGIC;
    S06_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S06_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_AWVALID : in STD_LOGIC;
    S06_AXI_AWREADY : out STD_LOGIC;
    S06_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S06_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_WLAST : in STD_LOGIC;
    S06_AXI_WVALID : in STD_LOGIC;
    S06_AXI_WREADY : out STD_LOGIC;
    S06_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S06_AXI_BVALID : out STD_LOGIC;
    S06_AXI_BREADY : in STD_LOGIC;
    S06_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S06_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S06_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S06_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S06_AXI_ARLOCK : in STD_LOGIC;
    S06_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S06_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S06_AXI_ARVALID : in STD_LOGIC;
    S06_AXI_ARREADY : out STD_LOGIC;
    S06_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S06_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S06_AXI_RLAST : out STD_LOGIC;
    S06_AXI_RVALID : out STD_LOGIC;
    S06_AXI_RREADY : in STD_LOGIC;
    S07_AXI_ARESET_OUT_N : out STD_LOGIC;
    S07_AXI_ACLK : in STD_LOGIC;
    S07_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S07_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S07_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S07_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S07_AXI_AWLOCK : in STD_LOGIC;
    S07_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S07_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_AWVALID : in STD_LOGIC;
    S07_AXI_AWREADY : out STD_LOGIC;
    S07_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S07_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_WLAST : in STD_LOGIC;
    S07_AXI_WVALID : in STD_LOGIC;
    S07_AXI_WREADY : out STD_LOGIC;
    S07_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S07_AXI_BVALID : out STD_LOGIC;
    S07_AXI_BREADY : in STD_LOGIC;
    S07_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S07_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S07_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S07_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S07_AXI_ARLOCK : in STD_LOGIC;
    S07_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S07_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S07_AXI_ARVALID : in STD_LOGIC;
    S07_AXI_ARREADY : out STD_LOGIC;
    S07_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S07_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S07_AXI_RLAST : out STD_LOGIC;
    S07_AXI_RVALID : out STD_LOGIC;
    S07_AXI_RREADY : in STD_LOGIC;
    S08_AXI_ARESET_OUT_N : out STD_LOGIC;
    S08_AXI_ACLK : in STD_LOGIC;
    S08_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S08_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S08_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S08_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S08_AXI_AWLOCK : in STD_LOGIC;
    S08_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S08_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_AWVALID : in STD_LOGIC;
    S08_AXI_AWREADY : out STD_LOGIC;
    S08_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S08_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_WLAST : in STD_LOGIC;
    S08_AXI_WVALID : in STD_LOGIC;
    S08_AXI_WREADY : out STD_LOGIC;
    S08_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S08_AXI_BVALID : out STD_LOGIC;
    S08_AXI_BREADY : in STD_LOGIC;
    S08_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S08_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S08_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S08_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S08_AXI_ARLOCK : in STD_LOGIC;
    S08_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S08_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S08_AXI_ARVALID : in STD_LOGIC;
    S08_AXI_ARREADY : out STD_LOGIC;
    S08_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S08_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S08_AXI_RLAST : out STD_LOGIC;
    S08_AXI_RVALID : out STD_LOGIC;
    S08_AXI_RREADY : in STD_LOGIC;
    S09_AXI_ARESET_OUT_N : out STD_LOGIC;
    S09_AXI_ACLK : in STD_LOGIC;
    S09_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S09_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S09_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S09_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S09_AXI_AWLOCK : in STD_LOGIC;
    S09_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S09_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_AWVALID : in STD_LOGIC;
    S09_AXI_AWREADY : out STD_LOGIC;
    S09_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S09_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_WLAST : in STD_LOGIC;
    S09_AXI_WVALID : in STD_LOGIC;
    S09_AXI_WREADY : out STD_LOGIC;
    S09_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S09_AXI_BVALID : out STD_LOGIC;
    S09_AXI_BREADY : in STD_LOGIC;
    S09_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S09_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S09_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S09_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S09_AXI_ARLOCK : in STD_LOGIC;
    S09_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S09_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S09_AXI_ARVALID : in STD_LOGIC;
    S09_AXI_ARREADY : out STD_LOGIC;
    S09_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S09_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S09_AXI_RLAST : out STD_LOGIC;
    S09_AXI_RVALID : out STD_LOGIC;
    S09_AXI_RREADY : in STD_LOGIC;
    S10_AXI_ARESET_OUT_N : out STD_LOGIC;
    S10_AXI_ACLK : in STD_LOGIC;
    S10_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S10_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_AWLOCK : in STD_LOGIC;
    S10_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_AWVALID : in STD_LOGIC;
    S10_AXI_AWREADY : out STD_LOGIC;
    S10_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_WLAST : in STD_LOGIC;
    S10_AXI_WVALID : in STD_LOGIC;
    S10_AXI_WREADY : out STD_LOGIC;
    S10_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_BVALID : out STD_LOGIC;
    S10_AXI_BREADY : in STD_LOGIC;
    S10_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S10_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_ARLOCK : in STD_LOGIC;
    S10_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_ARVALID : in STD_LOGIC;
    S10_AXI_ARREADY : out STD_LOGIC;
    S10_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_RLAST : out STD_LOGIC;
    S10_AXI_RVALID : out STD_LOGIC;
    S10_AXI_RREADY : in STD_LOGIC;
    S11_AXI_ARESET_OUT_N : out STD_LOGIC;
    S11_AXI_ACLK : in STD_LOGIC;
    S11_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S11_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_AWLOCK : in STD_LOGIC;
    S11_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_AWVALID : in STD_LOGIC;
    S11_AXI_AWREADY : out STD_LOGIC;
    S11_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_WLAST : in STD_LOGIC;
    S11_AXI_WVALID : in STD_LOGIC;
    S11_AXI_WREADY : out STD_LOGIC;
    S11_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_BVALID : out STD_LOGIC;
    S11_AXI_BREADY : in STD_LOGIC;
    S11_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S11_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_ARLOCK : in STD_LOGIC;
    S11_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_ARVALID : in STD_LOGIC;
    S11_AXI_ARREADY : out STD_LOGIC;
    S11_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_RLAST : out STD_LOGIC;
    S11_AXI_RVALID : out STD_LOGIC;
    S11_AXI_RREADY : in STD_LOGIC;
    S12_AXI_ARESET_OUT_N : out STD_LOGIC;
    S12_AXI_ACLK : in STD_LOGIC;
    S12_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S12_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_AWLOCK : in STD_LOGIC;
    S12_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_AWVALID : in STD_LOGIC;
    S12_AXI_AWREADY : out STD_LOGIC;
    S12_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_WLAST : in STD_LOGIC;
    S12_AXI_WVALID : in STD_LOGIC;
    S12_AXI_WREADY : out STD_LOGIC;
    S12_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_BVALID : out STD_LOGIC;
    S12_AXI_BREADY : in STD_LOGIC;
    S12_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S12_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_ARLOCK : in STD_LOGIC;
    S12_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_ARVALID : in STD_LOGIC;
    S12_AXI_ARREADY : out STD_LOGIC;
    S12_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_RLAST : out STD_LOGIC;
    S12_AXI_RVALID : out STD_LOGIC;
    S12_AXI_RREADY : in STD_LOGIC;
    S13_AXI_ARESET_OUT_N : out STD_LOGIC;
    S13_AXI_ACLK : in STD_LOGIC;
    S13_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S13_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_AWLOCK : in STD_LOGIC;
    S13_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_AWVALID : in STD_LOGIC;
    S13_AXI_AWREADY : out STD_LOGIC;
    S13_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_WLAST : in STD_LOGIC;
    S13_AXI_WVALID : in STD_LOGIC;
    S13_AXI_WREADY : out STD_LOGIC;
    S13_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_BVALID : out STD_LOGIC;
    S13_AXI_BREADY : in STD_LOGIC;
    S13_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S13_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_ARLOCK : in STD_LOGIC;
    S13_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_ARVALID : in STD_LOGIC;
    S13_AXI_ARREADY : out STD_LOGIC;
    S13_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_RLAST : out STD_LOGIC;
    S13_AXI_RVALID : out STD_LOGIC;
    S13_AXI_RREADY : in STD_LOGIC;
    S14_AXI_ARESET_OUT_N : out STD_LOGIC;
    S14_AXI_ACLK : in STD_LOGIC;
    S14_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S14_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_AWLOCK : in STD_LOGIC;
    S14_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_AWVALID : in STD_LOGIC;
    S14_AXI_AWREADY : out STD_LOGIC;
    S14_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_WLAST : in STD_LOGIC;
    S14_AXI_WVALID : in STD_LOGIC;
    S14_AXI_WREADY : out STD_LOGIC;
    S14_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_BVALID : out STD_LOGIC;
    S14_AXI_BREADY : in STD_LOGIC;
    S14_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S14_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_ARLOCK : in STD_LOGIC;
    S14_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_ARVALID : in STD_LOGIC;
    S14_AXI_ARREADY : out STD_LOGIC;
    S14_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_RLAST : out STD_LOGIC;
    S14_AXI_RVALID : out STD_LOGIC;
    S14_AXI_RREADY : in STD_LOGIC;
    S15_AXI_ARESET_OUT_N : out STD_LOGIC;
    S15_AXI_ACLK : in STD_LOGIC;
    S15_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S15_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_AWLOCK : in STD_LOGIC;
    S15_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_AWVALID : in STD_LOGIC;
    S15_AXI_AWREADY : out STD_LOGIC;
    S15_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_WLAST : in STD_LOGIC;
    S15_AXI_WVALID : in STD_LOGIC;
    S15_AXI_WREADY : out STD_LOGIC;
    S15_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_BVALID : out STD_LOGIC;
    S15_AXI_BREADY : in STD_LOGIC;
    S15_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S15_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_ARLOCK : in STD_LOGIC;
    S15_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_ARVALID : in STD_LOGIC;
    S15_AXI_ARREADY : out STD_LOGIC;
    S15_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_RLAST : out STD_LOGIC;
    S15_AXI_RVALID : out STD_LOGIC;
    S15_AXI_RREADY : in STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    M00_AXI_ACLK : in STD_LOGIC;
    M00_AXI_AWID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_AWLOCK : out STD_LOGIC;
    M00_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWVALID : out STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_WSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_WLAST : out STD_LOGIC;
    M00_AXI_WVALID : out STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    M00_AXI_BID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_BVALID : in STD_LOGIC;
    M00_AXI_BREADY : out STD_LOGIC;
    M00_AXI_ARID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_ARLOCK : out STD_LOGIC;
    M00_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARVALID : out STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    M00_AXI_RID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_RDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_RLAST : in STD_LOGIC;
    M00_AXI_RVALID : in STD_LOGIC;
    M00_AXI_RREADY : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "kintexu";
  attribute C_INTERCONNECT_DATA_WIDTH : integer;
  attribute C_INTERCONNECT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_M00_AXI_ACLK_RATIO : string;
  attribute C_M00_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_M00_AXI_DATA_WIDTH : integer;
  attribute C_M00_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 64;
  attribute C_M00_AXI_IS_ACLK_ASYNC : string;
  attribute C_M00_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_M00_AXI_READ_FIFO_DELAY : integer;
  attribute C_M00_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_M00_AXI_READ_FIFO_DEPTH : integer;
  attribute C_M00_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_M00_AXI_READ_ISSUING : integer;
  attribute C_M00_AXI_READ_ISSUING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_M00_AXI_REGISTER : string;
  attribute C_M00_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_M00_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_M00_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_M00_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_M00_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_M00_AXI_WRITE_ISSUING : integer;
  attribute C_M00_AXI_WRITE_ISSUING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_NUM_SLAVE_PORTS : integer;
  attribute C_NUM_SLAVE_PORTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 2;
  attribute C_S00_AXI_ACLK_RATIO : string;
  attribute C_S00_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S00_AXI_ARB_PRIORITY : integer;
  attribute C_S00_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 64;
  attribute C_S00_AXI_IS_ACLK_ASYNC : string;
  attribute C_S00_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S00_AXI_READ_ACCEPTANCE : integer;
  attribute C_S00_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S00_AXI_READ_FIFO_DELAY : integer;
  attribute C_S00_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S00_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S00_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S00_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S00_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S00_AXI_REGISTER : string;
  attribute C_S00_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S00_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S00_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S00_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S00_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S00_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S00_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_ACLK_RATIO : string;
  attribute C_S01_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S01_AXI_ARB_PRIORITY : integer;
  attribute C_S01_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_DATA_WIDTH : integer;
  attribute C_S01_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 64;
  attribute C_S01_AXI_IS_ACLK_ASYNC : string;
  attribute C_S01_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S01_AXI_READ_ACCEPTANCE : integer;
  attribute C_S01_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S01_AXI_READ_FIFO_DELAY : integer;
  attribute C_S01_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S01_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S01_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S01_AXI_REGISTER : string;
  attribute C_S01_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S01_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S01_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S01_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S01_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S01_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S01_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_ACLK_RATIO : string;
  attribute C_S02_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S02_AXI_ARB_PRIORITY : integer;
  attribute C_S02_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_DATA_WIDTH : integer;
  attribute C_S02_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S02_AXI_IS_ACLK_ASYNC : string;
  attribute C_S02_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S02_AXI_READ_ACCEPTANCE : integer;
  attribute C_S02_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S02_AXI_READ_FIFO_DELAY : integer;
  attribute C_S02_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S02_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S02_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S02_AXI_REGISTER : string;
  attribute C_S02_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S02_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S02_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S02_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S02_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S02_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S02_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_ACLK_RATIO : string;
  attribute C_S03_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S03_AXI_ARB_PRIORITY : integer;
  attribute C_S03_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_DATA_WIDTH : integer;
  attribute C_S03_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S03_AXI_IS_ACLK_ASYNC : string;
  attribute C_S03_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S03_AXI_READ_ACCEPTANCE : integer;
  attribute C_S03_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S03_AXI_READ_FIFO_DELAY : integer;
  attribute C_S03_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S03_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S03_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S03_AXI_REGISTER : string;
  attribute C_S03_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S03_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S03_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S03_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S03_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S03_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S03_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_ACLK_RATIO : string;
  attribute C_S04_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S04_AXI_ARB_PRIORITY : integer;
  attribute C_S04_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_DATA_WIDTH : integer;
  attribute C_S04_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S04_AXI_IS_ACLK_ASYNC : string;
  attribute C_S04_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S04_AXI_READ_ACCEPTANCE : integer;
  attribute C_S04_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S04_AXI_READ_FIFO_DELAY : integer;
  attribute C_S04_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S04_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S04_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S04_AXI_REGISTER : string;
  attribute C_S04_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S04_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S04_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S04_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S04_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S04_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S04_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_ACLK_RATIO : string;
  attribute C_S05_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S05_AXI_ARB_PRIORITY : integer;
  attribute C_S05_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_DATA_WIDTH : integer;
  attribute C_S05_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S05_AXI_IS_ACLK_ASYNC : string;
  attribute C_S05_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S05_AXI_READ_ACCEPTANCE : integer;
  attribute C_S05_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S05_AXI_READ_FIFO_DELAY : integer;
  attribute C_S05_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S05_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S05_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S05_AXI_REGISTER : string;
  attribute C_S05_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S05_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S05_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S05_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S05_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S05_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S05_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_ACLK_RATIO : string;
  attribute C_S06_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S06_AXI_ARB_PRIORITY : integer;
  attribute C_S06_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_DATA_WIDTH : integer;
  attribute C_S06_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S06_AXI_IS_ACLK_ASYNC : string;
  attribute C_S06_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S06_AXI_READ_ACCEPTANCE : integer;
  attribute C_S06_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S06_AXI_READ_FIFO_DELAY : integer;
  attribute C_S06_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S06_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S06_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S06_AXI_REGISTER : string;
  attribute C_S06_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S06_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S06_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S06_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S06_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S06_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S06_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_ACLK_RATIO : string;
  attribute C_S07_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S07_AXI_ARB_PRIORITY : integer;
  attribute C_S07_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_DATA_WIDTH : integer;
  attribute C_S07_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S07_AXI_IS_ACLK_ASYNC : string;
  attribute C_S07_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S07_AXI_READ_ACCEPTANCE : integer;
  attribute C_S07_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S07_AXI_READ_FIFO_DELAY : integer;
  attribute C_S07_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S07_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S07_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S07_AXI_REGISTER : string;
  attribute C_S07_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S07_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S07_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S07_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S07_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S07_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S07_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_ACLK_RATIO : string;
  attribute C_S08_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S08_AXI_ARB_PRIORITY : integer;
  attribute C_S08_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_DATA_WIDTH : integer;
  attribute C_S08_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S08_AXI_IS_ACLK_ASYNC : string;
  attribute C_S08_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S08_AXI_READ_ACCEPTANCE : integer;
  attribute C_S08_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S08_AXI_READ_FIFO_DELAY : integer;
  attribute C_S08_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S08_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S08_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S08_AXI_REGISTER : string;
  attribute C_S08_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S08_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S08_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S08_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S08_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S08_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S08_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_ACLK_RATIO : string;
  attribute C_S09_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S09_AXI_ARB_PRIORITY : integer;
  attribute C_S09_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_DATA_WIDTH : integer;
  attribute C_S09_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S09_AXI_IS_ACLK_ASYNC : string;
  attribute C_S09_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S09_AXI_READ_ACCEPTANCE : integer;
  attribute C_S09_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S09_AXI_READ_FIFO_DELAY : integer;
  attribute C_S09_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S09_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S09_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S09_AXI_REGISTER : string;
  attribute C_S09_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S09_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S09_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S09_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S09_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S09_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S09_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_ACLK_RATIO : string;
  attribute C_S10_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S10_AXI_ARB_PRIORITY : integer;
  attribute C_S10_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_DATA_WIDTH : integer;
  attribute C_S10_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S10_AXI_IS_ACLK_ASYNC : string;
  attribute C_S10_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S10_AXI_READ_ACCEPTANCE : integer;
  attribute C_S10_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S10_AXI_READ_FIFO_DELAY : integer;
  attribute C_S10_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S10_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S10_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S10_AXI_REGISTER : string;
  attribute C_S10_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S10_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S10_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S10_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S10_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S10_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S10_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_ACLK_RATIO : string;
  attribute C_S11_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S11_AXI_ARB_PRIORITY : integer;
  attribute C_S11_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_DATA_WIDTH : integer;
  attribute C_S11_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S11_AXI_IS_ACLK_ASYNC : string;
  attribute C_S11_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S11_AXI_READ_ACCEPTANCE : integer;
  attribute C_S11_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S11_AXI_READ_FIFO_DELAY : integer;
  attribute C_S11_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S11_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S11_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S11_AXI_REGISTER : string;
  attribute C_S11_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S11_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S11_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S11_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S11_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S11_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S11_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_ACLK_RATIO : string;
  attribute C_S12_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S12_AXI_ARB_PRIORITY : integer;
  attribute C_S12_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_DATA_WIDTH : integer;
  attribute C_S12_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S12_AXI_IS_ACLK_ASYNC : string;
  attribute C_S12_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S12_AXI_READ_ACCEPTANCE : integer;
  attribute C_S12_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S12_AXI_READ_FIFO_DELAY : integer;
  attribute C_S12_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S12_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S12_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S12_AXI_REGISTER : string;
  attribute C_S12_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S12_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S12_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S12_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S12_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S12_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S12_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_ACLK_RATIO : string;
  attribute C_S13_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S13_AXI_ARB_PRIORITY : integer;
  attribute C_S13_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_DATA_WIDTH : integer;
  attribute C_S13_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S13_AXI_IS_ACLK_ASYNC : string;
  attribute C_S13_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S13_AXI_READ_ACCEPTANCE : integer;
  attribute C_S13_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S13_AXI_READ_FIFO_DELAY : integer;
  attribute C_S13_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S13_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S13_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S13_AXI_REGISTER : string;
  attribute C_S13_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S13_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S13_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S13_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S13_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S13_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S13_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_ACLK_RATIO : string;
  attribute C_S14_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S14_AXI_ARB_PRIORITY : integer;
  attribute C_S14_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_DATA_WIDTH : integer;
  attribute C_S14_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S14_AXI_IS_ACLK_ASYNC : string;
  attribute C_S14_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S14_AXI_READ_ACCEPTANCE : integer;
  attribute C_S14_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S14_AXI_READ_FIFO_DELAY : integer;
  attribute C_S14_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S14_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S14_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S14_AXI_REGISTER : string;
  attribute C_S14_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S14_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S14_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S14_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S14_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S14_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S14_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_ACLK_RATIO : string;
  attribute C_S15_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1:1";
  attribute C_S15_AXI_ARB_PRIORITY : integer;
  attribute C_S15_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_DATA_WIDTH : integer;
  attribute C_S15_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 32;
  attribute C_S15_AXI_IS_ACLK_ASYNC : string;
  attribute C_S15_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S15_AXI_READ_ACCEPTANCE : integer;
  attribute C_S15_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S15_AXI_READ_FIFO_DELAY : integer;
  attribute C_S15_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S15_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S15_AXI_READ_WRITE_SUPPORT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "READ/WRITE";
  attribute C_S15_AXI_REGISTER : string;
  attribute C_S15_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "1'b0";
  attribute C_S15_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S15_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_S15_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S15_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_S15_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S15_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 2;
  attribute C_THREAD_ID_PORT_WIDTH : integer;
  attribute C_THREAD_ID_PORT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 1;
  attribute C_THREAD_ID_WIDTH : integer;
  attribute C_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "yes";
  attribute K : integer;
  attribute K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 720720;
  attribute P_AXI_DATA_MAX_WIDTH : integer;
  attribute P_AXI_DATA_MAX_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 64;
  attribute P_AXI_ID_WIDTH : integer;
  attribute P_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 4;
  attribute P_M_AXI_ACLK_RATIO : string;
  attribute P_M_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000";
  attribute P_M_AXI_BASE_ADDR : string;
  attribute P_M_AXI_BASE_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000";
  attribute P_M_AXI_DATA_WIDTH : string;
  attribute P_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000001000000";
  attribute P_M_AXI_HIGH_ADDR : string;
  attribute P_M_AXI_HIGH_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "64'b1111111111111111111111111111111111111111111111111111111111111111";
  attribute P_M_AXI_READ_ISSUING : string;
  attribute P_M_AXI_READ_ISSUING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_M_AXI_REGISTER : integer;
  attribute P_M_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 0;
  attribute P_M_AXI_WRITE_ISSUING : string;
  attribute P_M_AXI_WRITE_ISSUING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_OR_DATA_WIDTHS : integer;
  attribute P_OR_DATA_WIDTHS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is 96;
  attribute P_S_AXI_ACLK_RATIO : string;
  attribute P_S_AXI_ACLK_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000001010111111110101000000000000000010101111111101010000";
  attribute P_S_AXI_ARB_PRIORITY : string;
  attribute P_S_AXI_ARB_PRIORITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_BASE_ID : string;
  attribute P_S_AXI_BASE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000";
  attribute P_S_AXI_DATA_WIDTH : string;
  attribute P_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000";
  attribute P_S_AXI_IS_ACLK_ASYNC : string;
  attribute P_S_AXI_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "16'b0000000000000000";
  attribute P_S_AXI_READ_ACCEPTANCE : string;
  attribute P_S_AXI_READ_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_S_AXI_READ_FIFO_DELAY : string;
  attribute P_S_AXI_READ_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "16'b0000000000000000";
  attribute P_S_AXI_READ_FIFO_DEPTH : string;
  attribute P_S_AXI_READ_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_REGISTER : string;
  attribute P_S_AXI_REGISTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_SUPPORTS_READ : string;
  attribute P_S_AXI_SUPPORTS_READ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "16'b1111111111111111";
  attribute P_S_AXI_SUPPORTS_WRITE : string;
  attribute P_S_AXI_SUPPORTS_WRITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "16'b1111111111111111";
  attribute P_S_AXI_THREAD_ID_WIDTH : string;
  attribute P_S_AXI_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_WRITE_ACCEPTANCE : string;
  attribute P_S_AXI_WRITE_ACCEPTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_S_AXI_WRITE_FIFO_DELAY : string;
  attribute P_S_AXI_WRITE_FIFO_DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "16'b0000000000000000";
  attribute P_S_AXI_WRITE_FIFO_DEPTH : string;
  attribute P_S_AXI_WRITE_FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^m00_axi_arid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m00_axi_awid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute keep : string;
  attribute keep of INTERCONNECT_ACLK : signal is "true";
  attribute keep of INTERCONNECT_ARESETN : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of INTERCONNECT_ARESETN : signal is "true";
  attribute keep of M00_AXI_ACLK : signal is "true";
  attribute keep of S00_AXI_ACLK : signal is "true";
  attribute keep of S01_AXI_ACLK : signal is "true";
begin
  M00_AXI_ARID(3) <= \<const0>\;
  M00_AXI_ARID(2) <= \<const0>\;
  M00_AXI_ARID(1) <= \<const0>\;
  M00_AXI_ARID(0) <= \^m00_axi_arid\(0);
  M00_AXI_AWID(3) <= \<const0>\;
  M00_AXI_AWID(2) <= \<const0>\;
  M00_AXI_AWID(1) <= \<const0>\;
  M00_AXI_AWID(0) <= \^m00_axi_awid\(0);
  S00_AXI_BID(0) <= \<const0>\;
  S00_AXI_RID(0) <= \<const0>\;
  S01_AXI_BID(0) <= \<const0>\;
  S01_AXI_RID(0) <= \<const0>\;
  S02_AXI_ARESET_OUT_N <= \<const0>\;
  S02_AXI_ARREADY <= \<const0>\;
  S02_AXI_AWREADY <= \<const0>\;
  S02_AXI_BID(0) <= \<const0>\;
  S02_AXI_BRESP(1) <= \<const0>\;
  S02_AXI_BRESP(0) <= \<const0>\;
  S02_AXI_BVALID <= \<const0>\;
  S02_AXI_RDATA(31) <= \<const0>\;
  S02_AXI_RDATA(30) <= \<const0>\;
  S02_AXI_RDATA(29) <= \<const0>\;
  S02_AXI_RDATA(28) <= \<const0>\;
  S02_AXI_RDATA(27) <= \<const0>\;
  S02_AXI_RDATA(26) <= \<const0>\;
  S02_AXI_RDATA(25) <= \<const0>\;
  S02_AXI_RDATA(24) <= \<const0>\;
  S02_AXI_RDATA(23) <= \<const0>\;
  S02_AXI_RDATA(22) <= \<const0>\;
  S02_AXI_RDATA(21) <= \<const0>\;
  S02_AXI_RDATA(20) <= \<const0>\;
  S02_AXI_RDATA(19) <= \<const0>\;
  S02_AXI_RDATA(18) <= \<const0>\;
  S02_AXI_RDATA(17) <= \<const0>\;
  S02_AXI_RDATA(16) <= \<const0>\;
  S02_AXI_RDATA(15) <= \<const0>\;
  S02_AXI_RDATA(14) <= \<const0>\;
  S02_AXI_RDATA(13) <= \<const0>\;
  S02_AXI_RDATA(12) <= \<const0>\;
  S02_AXI_RDATA(11) <= \<const0>\;
  S02_AXI_RDATA(10) <= \<const0>\;
  S02_AXI_RDATA(9) <= \<const0>\;
  S02_AXI_RDATA(8) <= \<const0>\;
  S02_AXI_RDATA(7) <= \<const0>\;
  S02_AXI_RDATA(6) <= \<const0>\;
  S02_AXI_RDATA(5) <= \<const0>\;
  S02_AXI_RDATA(4) <= \<const0>\;
  S02_AXI_RDATA(3) <= \<const0>\;
  S02_AXI_RDATA(2) <= \<const0>\;
  S02_AXI_RDATA(1) <= \<const0>\;
  S02_AXI_RDATA(0) <= \<const0>\;
  S02_AXI_RID(0) <= \<const0>\;
  S02_AXI_RLAST <= \<const0>\;
  S02_AXI_RRESP(1) <= \<const0>\;
  S02_AXI_RRESP(0) <= \<const0>\;
  S02_AXI_RVALID <= \<const0>\;
  S02_AXI_WREADY <= \<const0>\;
  S03_AXI_ARESET_OUT_N <= \<const0>\;
  S03_AXI_ARREADY <= \<const0>\;
  S03_AXI_AWREADY <= \<const0>\;
  S03_AXI_BID(0) <= \<const0>\;
  S03_AXI_BRESP(1) <= \<const0>\;
  S03_AXI_BRESP(0) <= \<const0>\;
  S03_AXI_BVALID <= \<const0>\;
  S03_AXI_RDATA(31) <= \<const0>\;
  S03_AXI_RDATA(30) <= \<const0>\;
  S03_AXI_RDATA(29) <= \<const0>\;
  S03_AXI_RDATA(28) <= \<const0>\;
  S03_AXI_RDATA(27) <= \<const0>\;
  S03_AXI_RDATA(26) <= \<const0>\;
  S03_AXI_RDATA(25) <= \<const0>\;
  S03_AXI_RDATA(24) <= \<const0>\;
  S03_AXI_RDATA(23) <= \<const0>\;
  S03_AXI_RDATA(22) <= \<const0>\;
  S03_AXI_RDATA(21) <= \<const0>\;
  S03_AXI_RDATA(20) <= \<const0>\;
  S03_AXI_RDATA(19) <= \<const0>\;
  S03_AXI_RDATA(18) <= \<const0>\;
  S03_AXI_RDATA(17) <= \<const0>\;
  S03_AXI_RDATA(16) <= \<const0>\;
  S03_AXI_RDATA(15) <= \<const0>\;
  S03_AXI_RDATA(14) <= \<const0>\;
  S03_AXI_RDATA(13) <= \<const0>\;
  S03_AXI_RDATA(12) <= \<const0>\;
  S03_AXI_RDATA(11) <= \<const0>\;
  S03_AXI_RDATA(10) <= \<const0>\;
  S03_AXI_RDATA(9) <= \<const0>\;
  S03_AXI_RDATA(8) <= \<const0>\;
  S03_AXI_RDATA(7) <= \<const0>\;
  S03_AXI_RDATA(6) <= \<const0>\;
  S03_AXI_RDATA(5) <= \<const0>\;
  S03_AXI_RDATA(4) <= \<const0>\;
  S03_AXI_RDATA(3) <= \<const0>\;
  S03_AXI_RDATA(2) <= \<const0>\;
  S03_AXI_RDATA(1) <= \<const0>\;
  S03_AXI_RDATA(0) <= \<const0>\;
  S03_AXI_RID(0) <= \<const0>\;
  S03_AXI_RLAST <= \<const0>\;
  S03_AXI_RRESP(1) <= \<const0>\;
  S03_AXI_RRESP(0) <= \<const0>\;
  S03_AXI_RVALID <= \<const0>\;
  S03_AXI_WREADY <= \<const0>\;
  S04_AXI_ARESET_OUT_N <= \<const0>\;
  S04_AXI_ARREADY <= \<const0>\;
  S04_AXI_AWREADY <= \<const0>\;
  S04_AXI_BID(0) <= \<const0>\;
  S04_AXI_BRESP(1) <= \<const0>\;
  S04_AXI_BRESP(0) <= \<const0>\;
  S04_AXI_BVALID <= \<const0>\;
  S04_AXI_RDATA(31) <= \<const0>\;
  S04_AXI_RDATA(30) <= \<const0>\;
  S04_AXI_RDATA(29) <= \<const0>\;
  S04_AXI_RDATA(28) <= \<const0>\;
  S04_AXI_RDATA(27) <= \<const0>\;
  S04_AXI_RDATA(26) <= \<const0>\;
  S04_AXI_RDATA(25) <= \<const0>\;
  S04_AXI_RDATA(24) <= \<const0>\;
  S04_AXI_RDATA(23) <= \<const0>\;
  S04_AXI_RDATA(22) <= \<const0>\;
  S04_AXI_RDATA(21) <= \<const0>\;
  S04_AXI_RDATA(20) <= \<const0>\;
  S04_AXI_RDATA(19) <= \<const0>\;
  S04_AXI_RDATA(18) <= \<const0>\;
  S04_AXI_RDATA(17) <= \<const0>\;
  S04_AXI_RDATA(16) <= \<const0>\;
  S04_AXI_RDATA(15) <= \<const0>\;
  S04_AXI_RDATA(14) <= \<const0>\;
  S04_AXI_RDATA(13) <= \<const0>\;
  S04_AXI_RDATA(12) <= \<const0>\;
  S04_AXI_RDATA(11) <= \<const0>\;
  S04_AXI_RDATA(10) <= \<const0>\;
  S04_AXI_RDATA(9) <= \<const0>\;
  S04_AXI_RDATA(8) <= \<const0>\;
  S04_AXI_RDATA(7) <= \<const0>\;
  S04_AXI_RDATA(6) <= \<const0>\;
  S04_AXI_RDATA(5) <= \<const0>\;
  S04_AXI_RDATA(4) <= \<const0>\;
  S04_AXI_RDATA(3) <= \<const0>\;
  S04_AXI_RDATA(2) <= \<const0>\;
  S04_AXI_RDATA(1) <= \<const0>\;
  S04_AXI_RDATA(0) <= \<const0>\;
  S04_AXI_RID(0) <= \<const0>\;
  S04_AXI_RLAST <= \<const0>\;
  S04_AXI_RRESP(1) <= \<const0>\;
  S04_AXI_RRESP(0) <= \<const0>\;
  S04_AXI_RVALID <= \<const0>\;
  S04_AXI_WREADY <= \<const0>\;
  S05_AXI_ARESET_OUT_N <= \<const0>\;
  S05_AXI_ARREADY <= \<const0>\;
  S05_AXI_AWREADY <= \<const0>\;
  S05_AXI_BID(0) <= \<const0>\;
  S05_AXI_BRESP(1) <= \<const0>\;
  S05_AXI_BRESP(0) <= \<const0>\;
  S05_AXI_BVALID <= \<const0>\;
  S05_AXI_RDATA(31) <= \<const0>\;
  S05_AXI_RDATA(30) <= \<const0>\;
  S05_AXI_RDATA(29) <= \<const0>\;
  S05_AXI_RDATA(28) <= \<const0>\;
  S05_AXI_RDATA(27) <= \<const0>\;
  S05_AXI_RDATA(26) <= \<const0>\;
  S05_AXI_RDATA(25) <= \<const0>\;
  S05_AXI_RDATA(24) <= \<const0>\;
  S05_AXI_RDATA(23) <= \<const0>\;
  S05_AXI_RDATA(22) <= \<const0>\;
  S05_AXI_RDATA(21) <= \<const0>\;
  S05_AXI_RDATA(20) <= \<const0>\;
  S05_AXI_RDATA(19) <= \<const0>\;
  S05_AXI_RDATA(18) <= \<const0>\;
  S05_AXI_RDATA(17) <= \<const0>\;
  S05_AXI_RDATA(16) <= \<const0>\;
  S05_AXI_RDATA(15) <= \<const0>\;
  S05_AXI_RDATA(14) <= \<const0>\;
  S05_AXI_RDATA(13) <= \<const0>\;
  S05_AXI_RDATA(12) <= \<const0>\;
  S05_AXI_RDATA(11) <= \<const0>\;
  S05_AXI_RDATA(10) <= \<const0>\;
  S05_AXI_RDATA(9) <= \<const0>\;
  S05_AXI_RDATA(8) <= \<const0>\;
  S05_AXI_RDATA(7) <= \<const0>\;
  S05_AXI_RDATA(6) <= \<const0>\;
  S05_AXI_RDATA(5) <= \<const0>\;
  S05_AXI_RDATA(4) <= \<const0>\;
  S05_AXI_RDATA(3) <= \<const0>\;
  S05_AXI_RDATA(2) <= \<const0>\;
  S05_AXI_RDATA(1) <= \<const0>\;
  S05_AXI_RDATA(0) <= \<const0>\;
  S05_AXI_RID(0) <= \<const0>\;
  S05_AXI_RLAST <= \<const0>\;
  S05_AXI_RRESP(1) <= \<const0>\;
  S05_AXI_RRESP(0) <= \<const0>\;
  S05_AXI_RVALID <= \<const0>\;
  S05_AXI_WREADY <= \<const0>\;
  S06_AXI_ARESET_OUT_N <= \<const0>\;
  S06_AXI_ARREADY <= \<const0>\;
  S06_AXI_AWREADY <= \<const0>\;
  S06_AXI_BID(0) <= \<const0>\;
  S06_AXI_BRESP(1) <= \<const0>\;
  S06_AXI_BRESP(0) <= \<const0>\;
  S06_AXI_BVALID <= \<const0>\;
  S06_AXI_RDATA(31) <= \<const0>\;
  S06_AXI_RDATA(30) <= \<const0>\;
  S06_AXI_RDATA(29) <= \<const0>\;
  S06_AXI_RDATA(28) <= \<const0>\;
  S06_AXI_RDATA(27) <= \<const0>\;
  S06_AXI_RDATA(26) <= \<const0>\;
  S06_AXI_RDATA(25) <= \<const0>\;
  S06_AXI_RDATA(24) <= \<const0>\;
  S06_AXI_RDATA(23) <= \<const0>\;
  S06_AXI_RDATA(22) <= \<const0>\;
  S06_AXI_RDATA(21) <= \<const0>\;
  S06_AXI_RDATA(20) <= \<const0>\;
  S06_AXI_RDATA(19) <= \<const0>\;
  S06_AXI_RDATA(18) <= \<const0>\;
  S06_AXI_RDATA(17) <= \<const0>\;
  S06_AXI_RDATA(16) <= \<const0>\;
  S06_AXI_RDATA(15) <= \<const0>\;
  S06_AXI_RDATA(14) <= \<const0>\;
  S06_AXI_RDATA(13) <= \<const0>\;
  S06_AXI_RDATA(12) <= \<const0>\;
  S06_AXI_RDATA(11) <= \<const0>\;
  S06_AXI_RDATA(10) <= \<const0>\;
  S06_AXI_RDATA(9) <= \<const0>\;
  S06_AXI_RDATA(8) <= \<const0>\;
  S06_AXI_RDATA(7) <= \<const0>\;
  S06_AXI_RDATA(6) <= \<const0>\;
  S06_AXI_RDATA(5) <= \<const0>\;
  S06_AXI_RDATA(4) <= \<const0>\;
  S06_AXI_RDATA(3) <= \<const0>\;
  S06_AXI_RDATA(2) <= \<const0>\;
  S06_AXI_RDATA(1) <= \<const0>\;
  S06_AXI_RDATA(0) <= \<const0>\;
  S06_AXI_RID(0) <= \<const0>\;
  S06_AXI_RLAST <= \<const0>\;
  S06_AXI_RRESP(1) <= \<const0>\;
  S06_AXI_RRESP(0) <= \<const0>\;
  S06_AXI_RVALID <= \<const0>\;
  S06_AXI_WREADY <= \<const0>\;
  S07_AXI_ARESET_OUT_N <= \<const0>\;
  S07_AXI_ARREADY <= \<const0>\;
  S07_AXI_AWREADY <= \<const0>\;
  S07_AXI_BID(0) <= \<const0>\;
  S07_AXI_BRESP(1) <= \<const0>\;
  S07_AXI_BRESP(0) <= \<const0>\;
  S07_AXI_BVALID <= \<const0>\;
  S07_AXI_RDATA(31) <= \<const0>\;
  S07_AXI_RDATA(30) <= \<const0>\;
  S07_AXI_RDATA(29) <= \<const0>\;
  S07_AXI_RDATA(28) <= \<const0>\;
  S07_AXI_RDATA(27) <= \<const0>\;
  S07_AXI_RDATA(26) <= \<const0>\;
  S07_AXI_RDATA(25) <= \<const0>\;
  S07_AXI_RDATA(24) <= \<const0>\;
  S07_AXI_RDATA(23) <= \<const0>\;
  S07_AXI_RDATA(22) <= \<const0>\;
  S07_AXI_RDATA(21) <= \<const0>\;
  S07_AXI_RDATA(20) <= \<const0>\;
  S07_AXI_RDATA(19) <= \<const0>\;
  S07_AXI_RDATA(18) <= \<const0>\;
  S07_AXI_RDATA(17) <= \<const0>\;
  S07_AXI_RDATA(16) <= \<const0>\;
  S07_AXI_RDATA(15) <= \<const0>\;
  S07_AXI_RDATA(14) <= \<const0>\;
  S07_AXI_RDATA(13) <= \<const0>\;
  S07_AXI_RDATA(12) <= \<const0>\;
  S07_AXI_RDATA(11) <= \<const0>\;
  S07_AXI_RDATA(10) <= \<const0>\;
  S07_AXI_RDATA(9) <= \<const0>\;
  S07_AXI_RDATA(8) <= \<const0>\;
  S07_AXI_RDATA(7) <= \<const0>\;
  S07_AXI_RDATA(6) <= \<const0>\;
  S07_AXI_RDATA(5) <= \<const0>\;
  S07_AXI_RDATA(4) <= \<const0>\;
  S07_AXI_RDATA(3) <= \<const0>\;
  S07_AXI_RDATA(2) <= \<const0>\;
  S07_AXI_RDATA(1) <= \<const0>\;
  S07_AXI_RDATA(0) <= \<const0>\;
  S07_AXI_RID(0) <= \<const0>\;
  S07_AXI_RLAST <= \<const0>\;
  S07_AXI_RRESP(1) <= \<const0>\;
  S07_AXI_RRESP(0) <= \<const0>\;
  S07_AXI_RVALID <= \<const0>\;
  S07_AXI_WREADY <= \<const0>\;
  S08_AXI_ARESET_OUT_N <= \<const0>\;
  S08_AXI_ARREADY <= \<const0>\;
  S08_AXI_AWREADY <= \<const0>\;
  S08_AXI_BID(0) <= \<const0>\;
  S08_AXI_BRESP(1) <= \<const0>\;
  S08_AXI_BRESP(0) <= \<const0>\;
  S08_AXI_BVALID <= \<const0>\;
  S08_AXI_RDATA(31) <= \<const0>\;
  S08_AXI_RDATA(30) <= \<const0>\;
  S08_AXI_RDATA(29) <= \<const0>\;
  S08_AXI_RDATA(28) <= \<const0>\;
  S08_AXI_RDATA(27) <= \<const0>\;
  S08_AXI_RDATA(26) <= \<const0>\;
  S08_AXI_RDATA(25) <= \<const0>\;
  S08_AXI_RDATA(24) <= \<const0>\;
  S08_AXI_RDATA(23) <= \<const0>\;
  S08_AXI_RDATA(22) <= \<const0>\;
  S08_AXI_RDATA(21) <= \<const0>\;
  S08_AXI_RDATA(20) <= \<const0>\;
  S08_AXI_RDATA(19) <= \<const0>\;
  S08_AXI_RDATA(18) <= \<const0>\;
  S08_AXI_RDATA(17) <= \<const0>\;
  S08_AXI_RDATA(16) <= \<const0>\;
  S08_AXI_RDATA(15) <= \<const0>\;
  S08_AXI_RDATA(14) <= \<const0>\;
  S08_AXI_RDATA(13) <= \<const0>\;
  S08_AXI_RDATA(12) <= \<const0>\;
  S08_AXI_RDATA(11) <= \<const0>\;
  S08_AXI_RDATA(10) <= \<const0>\;
  S08_AXI_RDATA(9) <= \<const0>\;
  S08_AXI_RDATA(8) <= \<const0>\;
  S08_AXI_RDATA(7) <= \<const0>\;
  S08_AXI_RDATA(6) <= \<const0>\;
  S08_AXI_RDATA(5) <= \<const0>\;
  S08_AXI_RDATA(4) <= \<const0>\;
  S08_AXI_RDATA(3) <= \<const0>\;
  S08_AXI_RDATA(2) <= \<const0>\;
  S08_AXI_RDATA(1) <= \<const0>\;
  S08_AXI_RDATA(0) <= \<const0>\;
  S08_AXI_RID(0) <= \<const0>\;
  S08_AXI_RLAST <= \<const0>\;
  S08_AXI_RRESP(1) <= \<const0>\;
  S08_AXI_RRESP(0) <= \<const0>\;
  S08_AXI_RVALID <= \<const0>\;
  S08_AXI_WREADY <= \<const0>\;
  S09_AXI_ARESET_OUT_N <= \<const0>\;
  S09_AXI_ARREADY <= \<const0>\;
  S09_AXI_AWREADY <= \<const0>\;
  S09_AXI_BID(0) <= \<const0>\;
  S09_AXI_BRESP(1) <= \<const0>\;
  S09_AXI_BRESP(0) <= \<const0>\;
  S09_AXI_BVALID <= \<const0>\;
  S09_AXI_RDATA(31) <= \<const0>\;
  S09_AXI_RDATA(30) <= \<const0>\;
  S09_AXI_RDATA(29) <= \<const0>\;
  S09_AXI_RDATA(28) <= \<const0>\;
  S09_AXI_RDATA(27) <= \<const0>\;
  S09_AXI_RDATA(26) <= \<const0>\;
  S09_AXI_RDATA(25) <= \<const0>\;
  S09_AXI_RDATA(24) <= \<const0>\;
  S09_AXI_RDATA(23) <= \<const0>\;
  S09_AXI_RDATA(22) <= \<const0>\;
  S09_AXI_RDATA(21) <= \<const0>\;
  S09_AXI_RDATA(20) <= \<const0>\;
  S09_AXI_RDATA(19) <= \<const0>\;
  S09_AXI_RDATA(18) <= \<const0>\;
  S09_AXI_RDATA(17) <= \<const0>\;
  S09_AXI_RDATA(16) <= \<const0>\;
  S09_AXI_RDATA(15) <= \<const0>\;
  S09_AXI_RDATA(14) <= \<const0>\;
  S09_AXI_RDATA(13) <= \<const0>\;
  S09_AXI_RDATA(12) <= \<const0>\;
  S09_AXI_RDATA(11) <= \<const0>\;
  S09_AXI_RDATA(10) <= \<const0>\;
  S09_AXI_RDATA(9) <= \<const0>\;
  S09_AXI_RDATA(8) <= \<const0>\;
  S09_AXI_RDATA(7) <= \<const0>\;
  S09_AXI_RDATA(6) <= \<const0>\;
  S09_AXI_RDATA(5) <= \<const0>\;
  S09_AXI_RDATA(4) <= \<const0>\;
  S09_AXI_RDATA(3) <= \<const0>\;
  S09_AXI_RDATA(2) <= \<const0>\;
  S09_AXI_RDATA(1) <= \<const0>\;
  S09_AXI_RDATA(0) <= \<const0>\;
  S09_AXI_RID(0) <= \<const0>\;
  S09_AXI_RLAST <= \<const0>\;
  S09_AXI_RRESP(1) <= \<const0>\;
  S09_AXI_RRESP(0) <= \<const0>\;
  S09_AXI_RVALID <= \<const0>\;
  S09_AXI_WREADY <= \<const0>\;
  S10_AXI_ARESET_OUT_N <= \<const0>\;
  S10_AXI_ARREADY <= \<const0>\;
  S10_AXI_AWREADY <= \<const0>\;
  S10_AXI_BID(0) <= \<const0>\;
  S10_AXI_BRESP(1) <= \<const0>\;
  S10_AXI_BRESP(0) <= \<const0>\;
  S10_AXI_BVALID <= \<const0>\;
  S10_AXI_RDATA(31) <= \<const0>\;
  S10_AXI_RDATA(30) <= \<const0>\;
  S10_AXI_RDATA(29) <= \<const0>\;
  S10_AXI_RDATA(28) <= \<const0>\;
  S10_AXI_RDATA(27) <= \<const0>\;
  S10_AXI_RDATA(26) <= \<const0>\;
  S10_AXI_RDATA(25) <= \<const0>\;
  S10_AXI_RDATA(24) <= \<const0>\;
  S10_AXI_RDATA(23) <= \<const0>\;
  S10_AXI_RDATA(22) <= \<const0>\;
  S10_AXI_RDATA(21) <= \<const0>\;
  S10_AXI_RDATA(20) <= \<const0>\;
  S10_AXI_RDATA(19) <= \<const0>\;
  S10_AXI_RDATA(18) <= \<const0>\;
  S10_AXI_RDATA(17) <= \<const0>\;
  S10_AXI_RDATA(16) <= \<const0>\;
  S10_AXI_RDATA(15) <= \<const0>\;
  S10_AXI_RDATA(14) <= \<const0>\;
  S10_AXI_RDATA(13) <= \<const0>\;
  S10_AXI_RDATA(12) <= \<const0>\;
  S10_AXI_RDATA(11) <= \<const0>\;
  S10_AXI_RDATA(10) <= \<const0>\;
  S10_AXI_RDATA(9) <= \<const0>\;
  S10_AXI_RDATA(8) <= \<const0>\;
  S10_AXI_RDATA(7) <= \<const0>\;
  S10_AXI_RDATA(6) <= \<const0>\;
  S10_AXI_RDATA(5) <= \<const0>\;
  S10_AXI_RDATA(4) <= \<const0>\;
  S10_AXI_RDATA(3) <= \<const0>\;
  S10_AXI_RDATA(2) <= \<const0>\;
  S10_AXI_RDATA(1) <= \<const0>\;
  S10_AXI_RDATA(0) <= \<const0>\;
  S10_AXI_RID(0) <= \<const0>\;
  S10_AXI_RLAST <= \<const0>\;
  S10_AXI_RRESP(1) <= \<const0>\;
  S10_AXI_RRESP(0) <= \<const0>\;
  S10_AXI_RVALID <= \<const0>\;
  S10_AXI_WREADY <= \<const0>\;
  S11_AXI_ARESET_OUT_N <= \<const0>\;
  S11_AXI_ARREADY <= \<const0>\;
  S11_AXI_AWREADY <= \<const0>\;
  S11_AXI_BID(0) <= \<const0>\;
  S11_AXI_BRESP(1) <= \<const0>\;
  S11_AXI_BRESP(0) <= \<const0>\;
  S11_AXI_BVALID <= \<const0>\;
  S11_AXI_RDATA(31) <= \<const0>\;
  S11_AXI_RDATA(30) <= \<const0>\;
  S11_AXI_RDATA(29) <= \<const0>\;
  S11_AXI_RDATA(28) <= \<const0>\;
  S11_AXI_RDATA(27) <= \<const0>\;
  S11_AXI_RDATA(26) <= \<const0>\;
  S11_AXI_RDATA(25) <= \<const0>\;
  S11_AXI_RDATA(24) <= \<const0>\;
  S11_AXI_RDATA(23) <= \<const0>\;
  S11_AXI_RDATA(22) <= \<const0>\;
  S11_AXI_RDATA(21) <= \<const0>\;
  S11_AXI_RDATA(20) <= \<const0>\;
  S11_AXI_RDATA(19) <= \<const0>\;
  S11_AXI_RDATA(18) <= \<const0>\;
  S11_AXI_RDATA(17) <= \<const0>\;
  S11_AXI_RDATA(16) <= \<const0>\;
  S11_AXI_RDATA(15) <= \<const0>\;
  S11_AXI_RDATA(14) <= \<const0>\;
  S11_AXI_RDATA(13) <= \<const0>\;
  S11_AXI_RDATA(12) <= \<const0>\;
  S11_AXI_RDATA(11) <= \<const0>\;
  S11_AXI_RDATA(10) <= \<const0>\;
  S11_AXI_RDATA(9) <= \<const0>\;
  S11_AXI_RDATA(8) <= \<const0>\;
  S11_AXI_RDATA(7) <= \<const0>\;
  S11_AXI_RDATA(6) <= \<const0>\;
  S11_AXI_RDATA(5) <= \<const0>\;
  S11_AXI_RDATA(4) <= \<const0>\;
  S11_AXI_RDATA(3) <= \<const0>\;
  S11_AXI_RDATA(2) <= \<const0>\;
  S11_AXI_RDATA(1) <= \<const0>\;
  S11_AXI_RDATA(0) <= \<const0>\;
  S11_AXI_RID(0) <= \<const0>\;
  S11_AXI_RLAST <= \<const0>\;
  S11_AXI_RRESP(1) <= \<const0>\;
  S11_AXI_RRESP(0) <= \<const0>\;
  S11_AXI_RVALID <= \<const0>\;
  S11_AXI_WREADY <= \<const0>\;
  S12_AXI_ARESET_OUT_N <= \<const0>\;
  S12_AXI_ARREADY <= \<const0>\;
  S12_AXI_AWREADY <= \<const0>\;
  S12_AXI_BID(0) <= \<const0>\;
  S12_AXI_BRESP(1) <= \<const0>\;
  S12_AXI_BRESP(0) <= \<const0>\;
  S12_AXI_BVALID <= \<const0>\;
  S12_AXI_RDATA(31) <= \<const0>\;
  S12_AXI_RDATA(30) <= \<const0>\;
  S12_AXI_RDATA(29) <= \<const0>\;
  S12_AXI_RDATA(28) <= \<const0>\;
  S12_AXI_RDATA(27) <= \<const0>\;
  S12_AXI_RDATA(26) <= \<const0>\;
  S12_AXI_RDATA(25) <= \<const0>\;
  S12_AXI_RDATA(24) <= \<const0>\;
  S12_AXI_RDATA(23) <= \<const0>\;
  S12_AXI_RDATA(22) <= \<const0>\;
  S12_AXI_RDATA(21) <= \<const0>\;
  S12_AXI_RDATA(20) <= \<const0>\;
  S12_AXI_RDATA(19) <= \<const0>\;
  S12_AXI_RDATA(18) <= \<const0>\;
  S12_AXI_RDATA(17) <= \<const0>\;
  S12_AXI_RDATA(16) <= \<const0>\;
  S12_AXI_RDATA(15) <= \<const0>\;
  S12_AXI_RDATA(14) <= \<const0>\;
  S12_AXI_RDATA(13) <= \<const0>\;
  S12_AXI_RDATA(12) <= \<const0>\;
  S12_AXI_RDATA(11) <= \<const0>\;
  S12_AXI_RDATA(10) <= \<const0>\;
  S12_AXI_RDATA(9) <= \<const0>\;
  S12_AXI_RDATA(8) <= \<const0>\;
  S12_AXI_RDATA(7) <= \<const0>\;
  S12_AXI_RDATA(6) <= \<const0>\;
  S12_AXI_RDATA(5) <= \<const0>\;
  S12_AXI_RDATA(4) <= \<const0>\;
  S12_AXI_RDATA(3) <= \<const0>\;
  S12_AXI_RDATA(2) <= \<const0>\;
  S12_AXI_RDATA(1) <= \<const0>\;
  S12_AXI_RDATA(0) <= \<const0>\;
  S12_AXI_RID(0) <= \<const0>\;
  S12_AXI_RLAST <= \<const0>\;
  S12_AXI_RRESP(1) <= \<const0>\;
  S12_AXI_RRESP(0) <= \<const0>\;
  S12_AXI_RVALID <= \<const0>\;
  S12_AXI_WREADY <= \<const0>\;
  S13_AXI_ARESET_OUT_N <= \<const0>\;
  S13_AXI_ARREADY <= \<const0>\;
  S13_AXI_AWREADY <= \<const0>\;
  S13_AXI_BID(0) <= \<const0>\;
  S13_AXI_BRESP(1) <= \<const0>\;
  S13_AXI_BRESP(0) <= \<const0>\;
  S13_AXI_BVALID <= \<const0>\;
  S13_AXI_RDATA(31) <= \<const0>\;
  S13_AXI_RDATA(30) <= \<const0>\;
  S13_AXI_RDATA(29) <= \<const0>\;
  S13_AXI_RDATA(28) <= \<const0>\;
  S13_AXI_RDATA(27) <= \<const0>\;
  S13_AXI_RDATA(26) <= \<const0>\;
  S13_AXI_RDATA(25) <= \<const0>\;
  S13_AXI_RDATA(24) <= \<const0>\;
  S13_AXI_RDATA(23) <= \<const0>\;
  S13_AXI_RDATA(22) <= \<const0>\;
  S13_AXI_RDATA(21) <= \<const0>\;
  S13_AXI_RDATA(20) <= \<const0>\;
  S13_AXI_RDATA(19) <= \<const0>\;
  S13_AXI_RDATA(18) <= \<const0>\;
  S13_AXI_RDATA(17) <= \<const0>\;
  S13_AXI_RDATA(16) <= \<const0>\;
  S13_AXI_RDATA(15) <= \<const0>\;
  S13_AXI_RDATA(14) <= \<const0>\;
  S13_AXI_RDATA(13) <= \<const0>\;
  S13_AXI_RDATA(12) <= \<const0>\;
  S13_AXI_RDATA(11) <= \<const0>\;
  S13_AXI_RDATA(10) <= \<const0>\;
  S13_AXI_RDATA(9) <= \<const0>\;
  S13_AXI_RDATA(8) <= \<const0>\;
  S13_AXI_RDATA(7) <= \<const0>\;
  S13_AXI_RDATA(6) <= \<const0>\;
  S13_AXI_RDATA(5) <= \<const0>\;
  S13_AXI_RDATA(4) <= \<const0>\;
  S13_AXI_RDATA(3) <= \<const0>\;
  S13_AXI_RDATA(2) <= \<const0>\;
  S13_AXI_RDATA(1) <= \<const0>\;
  S13_AXI_RDATA(0) <= \<const0>\;
  S13_AXI_RID(0) <= \<const0>\;
  S13_AXI_RLAST <= \<const0>\;
  S13_AXI_RRESP(1) <= \<const0>\;
  S13_AXI_RRESP(0) <= \<const0>\;
  S13_AXI_RVALID <= \<const0>\;
  S13_AXI_WREADY <= \<const0>\;
  S14_AXI_ARESET_OUT_N <= \<const0>\;
  S14_AXI_ARREADY <= \<const0>\;
  S14_AXI_AWREADY <= \<const0>\;
  S14_AXI_BID(0) <= \<const0>\;
  S14_AXI_BRESP(1) <= \<const0>\;
  S14_AXI_BRESP(0) <= \<const0>\;
  S14_AXI_BVALID <= \<const0>\;
  S14_AXI_RDATA(31) <= \<const0>\;
  S14_AXI_RDATA(30) <= \<const0>\;
  S14_AXI_RDATA(29) <= \<const0>\;
  S14_AXI_RDATA(28) <= \<const0>\;
  S14_AXI_RDATA(27) <= \<const0>\;
  S14_AXI_RDATA(26) <= \<const0>\;
  S14_AXI_RDATA(25) <= \<const0>\;
  S14_AXI_RDATA(24) <= \<const0>\;
  S14_AXI_RDATA(23) <= \<const0>\;
  S14_AXI_RDATA(22) <= \<const0>\;
  S14_AXI_RDATA(21) <= \<const0>\;
  S14_AXI_RDATA(20) <= \<const0>\;
  S14_AXI_RDATA(19) <= \<const0>\;
  S14_AXI_RDATA(18) <= \<const0>\;
  S14_AXI_RDATA(17) <= \<const0>\;
  S14_AXI_RDATA(16) <= \<const0>\;
  S14_AXI_RDATA(15) <= \<const0>\;
  S14_AXI_RDATA(14) <= \<const0>\;
  S14_AXI_RDATA(13) <= \<const0>\;
  S14_AXI_RDATA(12) <= \<const0>\;
  S14_AXI_RDATA(11) <= \<const0>\;
  S14_AXI_RDATA(10) <= \<const0>\;
  S14_AXI_RDATA(9) <= \<const0>\;
  S14_AXI_RDATA(8) <= \<const0>\;
  S14_AXI_RDATA(7) <= \<const0>\;
  S14_AXI_RDATA(6) <= \<const0>\;
  S14_AXI_RDATA(5) <= \<const0>\;
  S14_AXI_RDATA(4) <= \<const0>\;
  S14_AXI_RDATA(3) <= \<const0>\;
  S14_AXI_RDATA(2) <= \<const0>\;
  S14_AXI_RDATA(1) <= \<const0>\;
  S14_AXI_RDATA(0) <= \<const0>\;
  S14_AXI_RID(0) <= \<const0>\;
  S14_AXI_RLAST <= \<const0>\;
  S14_AXI_RRESP(1) <= \<const0>\;
  S14_AXI_RRESP(0) <= \<const0>\;
  S14_AXI_RVALID <= \<const0>\;
  S14_AXI_WREADY <= \<const0>\;
  S15_AXI_ARESET_OUT_N <= \<const0>\;
  S15_AXI_ARREADY <= \<const0>\;
  S15_AXI_AWREADY <= \<const0>\;
  S15_AXI_BID(0) <= \<const0>\;
  S15_AXI_BRESP(1) <= \<const0>\;
  S15_AXI_BRESP(0) <= \<const0>\;
  S15_AXI_BVALID <= \<const0>\;
  S15_AXI_RDATA(31) <= \<const0>\;
  S15_AXI_RDATA(30) <= \<const0>\;
  S15_AXI_RDATA(29) <= \<const0>\;
  S15_AXI_RDATA(28) <= \<const0>\;
  S15_AXI_RDATA(27) <= \<const0>\;
  S15_AXI_RDATA(26) <= \<const0>\;
  S15_AXI_RDATA(25) <= \<const0>\;
  S15_AXI_RDATA(24) <= \<const0>\;
  S15_AXI_RDATA(23) <= \<const0>\;
  S15_AXI_RDATA(22) <= \<const0>\;
  S15_AXI_RDATA(21) <= \<const0>\;
  S15_AXI_RDATA(20) <= \<const0>\;
  S15_AXI_RDATA(19) <= \<const0>\;
  S15_AXI_RDATA(18) <= \<const0>\;
  S15_AXI_RDATA(17) <= \<const0>\;
  S15_AXI_RDATA(16) <= \<const0>\;
  S15_AXI_RDATA(15) <= \<const0>\;
  S15_AXI_RDATA(14) <= \<const0>\;
  S15_AXI_RDATA(13) <= \<const0>\;
  S15_AXI_RDATA(12) <= \<const0>\;
  S15_AXI_RDATA(11) <= \<const0>\;
  S15_AXI_RDATA(10) <= \<const0>\;
  S15_AXI_RDATA(9) <= \<const0>\;
  S15_AXI_RDATA(8) <= \<const0>\;
  S15_AXI_RDATA(7) <= \<const0>\;
  S15_AXI_RDATA(6) <= \<const0>\;
  S15_AXI_RDATA(5) <= \<const0>\;
  S15_AXI_RDATA(4) <= \<const0>\;
  S15_AXI_RDATA(3) <= \<const0>\;
  S15_AXI_RDATA(2) <= \<const0>\;
  S15_AXI_RDATA(1) <= \<const0>\;
  S15_AXI_RDATA(0) <= \<const0>\;
  S15_AXI_RID(0) <= \<const0>\;
  S15_AXI_RLAST <= \<const0>\;
  S15_AXI_RRESP(1) <= \<const0>\;
  S15_AXI_RRESP(0) <= \<const0>\;
  S15_AXI_RVALID <= \<const0>\;
  S15_AXI_WREADY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
axi_interconnect_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_axi_interconnect
     port map (
      D(70 downto 67) => M00_AXI_RID(3 downto 0),
      D(66 downto 3) => M00_AXI_RDATA(63 downto 0),
      D(2 downto 1) => M00_AXI_RRESP(1 downto 0),
      D(0) => M00_AXI_RLAST,
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      INTERCONNECT_ARESETN => INTERCONNECT_ARESETN,
      M00_AXI_ACLK => M00_AXI_ACLK,
      M00_AXI_ARADDR(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      M00_AXI_ARBURST(1 downto 0) => M00_AXI_ARBURST(1 downto 0),
      M00_AXI_ARCACHE(3 downto 0) => M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_ARESET_OUT_N => M00_AXI_ARESET_OUT_N,
      M00_AXI_ARID(0) => \^m00_axi_arid\(0),
      M00_AXI_ARLEN(7 downto 0) => M00_AXI_ARLEN(7 downto 0),
      M00_AXI_ARLOCK => M00_AXI_ARLOCK,
      M00_AXI_ARPROT(2 downto 0) => M00_AXI_ARPROT(2 downto 0),
      M00_AXI_ARQOS(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_ARSIZE(2 downto 0) => M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_AWADDR(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      M00_AXI_AWBURST(1 downto 0) => M00_AXI_AWBURST(1 downto 0),
      M00_AXI_AWCACHE(3 downto 0) => M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_AWID(0) => \^m00_axi_awid\(0),
      M00_AXI_AWLEN(7 downto 0) => M00_AXI_AWLEN(7 downto 0),
      M00_AXI_AWLOCK => M00_AXI_AWLOCK,
      M00_AXI_AWPROT(2 downto 0) => M00_AXI_AWPROT(2 downto 0),
      M00_AXI_AWQOS(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_AWSIZE(2 downto 0) => M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_BID(3 downto 0) => M00_AXI_BID(3 downto 0),
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_BRESP(1 downto 0) => M00_AXI_BRESP(1 downto 0),
      M00_AXI_BVALID => M00_AXI_BVALID,
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_RVALID => M00_AXI_RVALID,
      M00_AXI_WDATA(63 downto 0) => M00_AXI_WDATA(63 downto 0),
      M00_AXI_WLAST => M00_AXI_WLAST,
      M00_AXI_WREADY => M00_AXI_WREADY,
      M00_AXI_WSTRB(7 downto 0) => M00_AXI_WSTRB(7 downto 0),
      M_AXI_WVALID(0) => M00_AXI_WVALID,
      S00_AXI_ARADDR(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      S00_AXI_ARBURST(1 downto 0) => S00_AXI_ARBURST(1 downto 0),
      S00_AXI_ARLEN(7 downto 0) => S00_AXI_ARLEN(7 downto 0),
      S00_AXI_ARREADY => S00_AXI_ARREADY,
      S00_AXI_ARSIZE(2 downto 0) => S00_AXI_ARSIZE(2 downto 0),
      S00_AXI_ARVALID => S00_AXI_ARVALID,
      S00_AXI_AWADDR(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      S00_AXI_AWBURST(1 downto 0) => S00_AXI_AWBURST(1 downto 0),
      S00_AXI_AWLEN(7 downto 0) => S00_AXI_AWLEN(7 downto 0),
      S00_AXI_AWREADY => S00_AXI_AWREADY,
      S00_AXI_AWSIZE(2 downto 0) => S00_AXI_AWSIZE(2 downto 0),
      S00_AXI_AWVALID => S00_AXI_AWVALID,
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BRESP(1 downto 0) => S00_AXI_BRESP(1 downto 0),
      S00_AXI_BVALID => S00_AXI_BVALID,
      S00_AXI_RDATA(63 downto 0) => S00_AXI_RDATA(63 downto 0),
      S00_AXI_RLAST => S00_AXI_RLAST,
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_RRESP(1 downto 0) => S00_AXI_RRESP(1 downto 0),
      S00_AXI_RVALID => S00_AXI_RVALID,
      S00_AXI_WDATA(63 downto 0) => S00_AXI_WDATA(63 downto 0),
      S00_AXI_WREADY => S00_AXI_WREADY,
      S00_AXI_WSTRB(7 downto 0) => S00_AXI_WSTRB(7 downto 0),
      S00_AXI_WVALID => S00_AXI_WVALID,
      S01_AXI_ARADDR(31 downto 0) => S01_AXI_ARADDR(31 downto 0),
      S01_AXI_ARBURST(1 downto 0) => S01_AXI_ARBURST(1 downto 0),
      S01_AXI_ARLEN(7 downto 0) => S01_AXI_ARLEN(7 downto 0),
      S01_AXI_ARREADY => S01_AXI_ARREADY,
      S01_AXI_ARSIZE(2 downto 0) => S01_AXI_ARSIZE(2 downto 0),
      S01_AXI_ARVALID => S01_AXI_ARVALID,
      S01_AXI_AWADDR(31 downto 0) => S01_AXI_AWADDR(31 downto 0),
      S01_AXI_AWBURST(1 downto 0) => S01_AXI_AWBURST(1 downto 0),
      S01_AXI_AWLEN(7 downto 0) => S01_AXI_AWLEN(7 downto 0),
      S01_AXI_AWREADY => S01_AXI_AWREADY,
      S01_AXI_AWSIZE(2 downto 0) => S01_AXI_AWSIZE(2 downto 0),
      S01_AXI_AWVALID => S01_AXI_AWVALID,
      S01_AXI_BREADY => S01_AXI_BREADY,
      S01_AXI_BRESP(1 downto 0) => S01_AXI_BRESP(1 downto 0),
      S01_AXI_BVALID => S01_AXI_BVALID,
      S01_AXI_RDATA(63 downto 0) => S01_AXI_RDATA(63 downto 0),
      S01_AXI_RLAST => S01_AXI_RLAST,
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_RRESP(1 downto 0) => S01_AXI_RRESP(1 downto 0),
      S01_AXI_RVALID => S01_AXI_RVALID,
      S01_AXI_WDATA(63 downto 0) => S01_AXI_WDATA(63 downto 0),
      S01_AXI_WREADY => S01_AXI_WREADY,
      S01_AXI_WSTRB(7 downto 0) => S01_AXI_WSTRB(7 downto 0),
      S01_AXI_WVALID => S01_AXI_WVALID,
      S_AXI_ACLK(1) => S01_AXI_ACLK,
      S_AXI_ACLK(0) => S00_AXI_ACLK,
      S_AXI_ARCACHE(7 downto 4) => S01_AXI_ARCACHE(3 downto 0),
      S_AXI_ARCACHE(3 downto 0) => S00_AXI_ARCACHE(3 downto 0),
      S_AXI_ARESET_OUT_N(1) => S01_AXI_ARESET_OUT_N,
      S_AXI_ARESET_OUT_N(0) => S00_AXI_ARESET_OUT_N,
      S_AXI_ARLOCK(1) => S01_AXI_ARLOCK,
      S_AXI_ARLOCK(0) => S00_AXI_ARLOCK,
      S_AXI_ARPROT(5 downto 3) => S01_AXI_ARPROT(2 downto 0),
      S_AXI_ARPROT(2 downto 0) => S00_AXI_ARPROT(2 downto 0),
      S_AXI_ARQOS(7 downto 4) => S01_AXI_ARQOS(3 downto 0),
      S_AXI_ARQOS(3 downto 0) => S00_AXI_ARQOS(3 downto 0),
      S_AXI_AWCACHE(7 downto 4) => S01_AXI_AWCACHE(3 downto 0),
      S_AXI_AWCACHE(3 downto 0) => S00_AXI_AWCACHE(3 downto 0),
      S_AXI_AWLOCK(1) => S01_AXI_AWLOCK,
      S_AXI_AWLOCK(0) => S00_AXI_AWLOCK,
      S_AXI_AWPROT(5 downto 3) => S01_AXI_AWPROT(2 downto 0),
      S_AXI_AWPROT(2 downto 0) => S00_AXI_AWPROT(2 downto 0),
      S_AXI_AWQOS(7 downto 4) => S01_AXI_AWQOS(3 downto 0),
      S_AXI_AWQOS(3 downto 0) => S00_AXI_AWQOS(3 downto 0),
      \USE_REGISTER.M_AXI_AVALID_q_reg\ => M00_AXI_AWVALID,
      \USE_REGISTER.M_AXI_AVALID_q_reg_0\ => M00_AXI_ARVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    INTERCONNECT_ACLK : in STD_LOGIC;
    INTERCONNECT_ARESETN : in STD_LOGIC;
    S00_AXI_ARESET_OUT_N : out STD_LOGIC;
    S00_AXI_ACLK : in STD_LOGIC;
    S00_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_AWLOCK : in STD_LOGIC;
    S00_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWVALID : in STD_LOGIC;
    S00_AXI_AWREADY : out STD_LOGIC;
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_WLAST : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    S00_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_BVALID : out STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    S00_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_ARLOCK : in STD_LOGIC;
    S00_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    S00_AXI_ARREADY : out STD_LOGIC;
    S00_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RLAST : out STD_LOGIC;
    S00_AXI_RVALID : out STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    S01_AXI_ARESET_OUT_N : out STD_LOGIC;
    S01_AXI_ACLK : in STD_LOGIC;
    S01_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_AWLOCK : in STD_LOGIC;
    S01_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_AWVALID : in STD_LOGIC;
    S01_AXI_AWREADY : out STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_WLAST : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    S01_AXI_WREADY : out STD_LOGIC;
    S01_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_BVALID : out STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    S01_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_ARLOCK : in STD_LOGIC;
    S01_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_ARVALID : in STD_LOGIC;
    S01_AXI_ARREADY : out STD_LOGIC;
    S01_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RLAST : out STD_LOGIC;
    S01_AXI_RVALID : out STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    M00_AXI_ACLK : in STD_LOGIC;
    M00_AXI_AWID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_AWLOCK : out STD_LOGIC;
    M00_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWVALID : out STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_WSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_WLAST : out STD_LOGIC;
    M00_AXI_WVALID : out STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    M00_AXI_BID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_BVALID : in STD_LOGIC;
    M00_AXI_BREADY : out STD_LOGIC;
    M00_AXI_ARID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_ARLOCK : out STD_LOGIC;
    M00_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARVALID : out STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    M00_AXI_RID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_RDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_RLAST : in STD_LOGIC;
    M00_AXI_RVALID : in STD_LOGIC;
    M00_AXI_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_interconnect,axi_interconnect_v1_7_15_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_interconnect_v1_7_15_top,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_S02_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_ARESET_OUT_N_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S02_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S02_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S02_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S02_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S03_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S03_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S03_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S03_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S03_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S04_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S04_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S04_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S04_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S04_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S05_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S05_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S05_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S05_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S05_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S06_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S06_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S06_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S06_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S06_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S07_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S07_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S07_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S07_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S07_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S08_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S08_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S08_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S08_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S08_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S09_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S09_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S09_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S09_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S09_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S10_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S10_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S10_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S10_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S10_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S11_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S11_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S11_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S11_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S11_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S12_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S12_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S12_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S12_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S12_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S13_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S13_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S13_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S13_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S13_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S14_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S14_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S14_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S14_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S14_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S15_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S15_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_S15_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S15_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_S15_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexu";
  attribute C_INTERCONNECT_DATA_WIDTH : integer;
  attribute C_INTERCONNECT_DATA_WIDTH of inst : label is 32;
  attribute C_M00_AXI_ACLK_RATIO : string;
  attribute C_M00_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_M00_AXI_DATA_WIDTH : integer;
  attribute C_M00_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_M00_AXI_IS_ACLK_ASYNC : string;
  attribute C_M00_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_M00_AXI_READ_FIFO_DELAY : integer;
  attribute C_M00_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_M00_AXI_READ_FIFO_DEPTH : integer;
  attribute C_M00_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_M00_AXI_READ_ISSUING : integer;
  attribute C_M00_AXI_READ_ISSUING of inst : label is 1;
  attribute C_M00_AXI_REGISTER : string;
  attribute C_M00_AXI_REGISTER of inst : label is "1'b0";
  attribute C_M00_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_M00_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_M00_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_M00_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_M00_AXI_WRITE_ISSUING : integer;
  attribute C_M00_AXI_WRITE_ISSUING of inst : label is 1;
  attribute C_NUM_SLAVE_PORTS : integer;
  attribute C_NUM_SLAVE_PORTS of inst : label is 2;
  attribute C_S00_AXI_ACLK_RATIO : string;
  attribute C_S00_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S00_AXI_ARB_PRIORITY : integer;
  attribute C_S00_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_S00_AXI_IS_ACLK_ASYNC : string;
  attribute C_S00_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S00_AXI_READ_ACCEPTANCE : integer;
  attribute C_S00_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S00_AXI_READ_FIFO_DELAY : integer;
  attribute C_S00_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S00_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S00_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S00_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S00_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S00_AXI_REGISTER : string;
  attribute C_S00_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S00_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S00_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S00_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S00_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S00_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S00_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S01_AXI_ACLK_RATIO : string;
  attribute C_S01_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S01_AXI_ARB_PRIORITY : integer;
  attribute C_S01_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S01_AXI_DATA_WIDTH : integer;
  attribute C_S01_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_S01_AXI_IS_ACLK_ASYNC : string;
  attribute C_S01_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S01_AXI_READ_ACCEPTANCE : integer;
  attribute C_S01_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S01_AXI_READ_FIFO_DELAY : integer;
  attribute C_S01_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S01_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S01_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S01_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S01_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S01_AXI_REGISTER : string;
  attribute C_S01_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S01_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S01_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S01_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S01_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S01_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S01_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S02_AXI_ACLK_RATIO : string;
  attribute C_S02_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S02_AXI_ARB_PRIORITY : integer;
  attribute C_S02_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S02_AXI_DATA_WIDTH : integer;
  attribute C_S02_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S02_AXI_IS_ACLK_ASYNC : string;
  attribute C_S02_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S02_AXI_READ_ACCEPTANCE : integer;
  attribute C_S02_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S02_AXI_READ_FIFO_DELAY : integer;
  attribute C_S02_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S02_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S02_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S02_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S02_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S02_AXI_REGISTER : string;
  attribute C_S02_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S02_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S02_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S02_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S02_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S02_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S02_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S03_AXI_ACLK_RATIO : string;
  attribute C_S03_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S03_AXI_ARB_PRIORITY : integer;
  attribute C_S03_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S03_AXI_DATA_WIDTH : integer;
  attribute C_S03_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S03_AXI_IS_ACLK_ASYNC : string;
  attribute C_S03_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S03_AXI_READ_ACCEPTANCE : integer;
  attribute C_S03_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S03_AXI_READ_FIFO_DELAY : integer;
  attribute C_S03_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S03_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S03_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S03_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S03_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S03_AXI_REGISTER : string;
  attribute C_S03_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S03_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S03_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S03_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S03_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S03_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S03_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S04_AXI_ACLK_RATIO : string;
  attribute C_S04_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S04_AXI_ARB_PRIORITY : integer;
  attribute C_S04_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S04_AXI_DATA_WIDTH : integer;
  attribute C_S04_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S04_AXI_IS_ACLK_ASYNC : string;
  attribute C_S04_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S04_AXI_READ_ACCEPTANCE : integer;
  attribute C_S04_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S04_AXI_READ_FIFO_DELAY : integer;
  attribute C_S04_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S04_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S04_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S04_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S04_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S04_AXI_REGISTER : string;
  attribute C_S04_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S04_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S04_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S04_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S04_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S04_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S04_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S05_AXI_ACLK_RATIO : string;
  attribute C_S05_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S05_AXI_ARB_PRIORITY : integer;
  attribute C_S05_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S05_AXI_DATA_WIDTH : integer;
  attribute C_S05_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S05_AXI_IS_ACLK_ASYNC : string;
  attribute C_S05_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S05_AXI_READ_ACCEPTANCE : integer;
  attribute C_S05_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S05_AXI_READ_FIFO_DELAY : integer;
  attribute C_S05_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S05_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S05_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S05_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S05_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S05_AXI_REGISTER : string;
  attribute C_S05_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S05_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S05_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S05_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S05_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S05_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S05_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S06_AXI_ACLK_RATIO : string;
  attribute C_S06_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S06_AXI_ARB_PRIORITY : integer;
  attribute C_S06_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S06_AXI_DATA_WIDTH : integer;
  attribute C_S06_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S06_AXI_IS_ACLK_ASYNC : string;
  attribute C_S06_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S06_AXI_READ_ACCEPTANCE : integer;
  attribute C_S06_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S06_AXI_READ_FIFO_DELAY : integer;
  attribute C_S06_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S06_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S06_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S06_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S06_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S06_AXI_REGISTER : string;
  attribute C_S06_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S06_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S06_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S06_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S06_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S06_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S06_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S07_AXI_ACLK_RATIO : string;
  attribute C_S07_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S07_AXI_ARB_PRIORITY : integer;
  attribute C_S07_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S07_AXI_DATA_WIDTH : integer;
  attribute C_S07_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S07_AXI_IS_ACLK_ASYNC : string;
  attribute C_S07_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S07_AXI_READ_ACCEPTANCE : integer;
  attribute C_S07_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S07_AXI_READ_FIFO_DELAY : integer;
  attribute C_S07_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S07_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S07_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S07_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S07_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S07_AXI_REGISTER : string;
  attribute C_S07_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S07_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S07_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S07_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S07_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S07_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S07_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S08_AXI_ACLK_RATIO : string;
  attribute C_S08_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S08_AXI_ARB_PRIORITY : integer;
  attribute C_S08_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S08_AXI_DATA_WIDTH : integer;
  attribute C_S08_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S08_AXI_IS_ACLK_ASYNC : string;
  attribute C_S08_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S08_AXI_READ_ACCEPTANCE : integer;
  attribute C_S08_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S08_AXI_READ_FIFO_DELAY : integer;
  attribute C_S08_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S08_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S08_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S08_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S08_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S08_AXI_REGISTER : string;
  attribute C_S08_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S08_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S08_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S08_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S08_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S08_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S08_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S09_AXI_ACLK_RATIO : string;
  attribute C_S09_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S09_AXI_ARB_PRIORITY : integer;
  attribute C_S09_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S09_AXI_DATA_WIDTH : integer;
  attribute C_S09_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S09_AXI_IS_ACLK_ASYNC : string;
  attribute C_S09_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S09_AXI_READ_ACCEPTANCE : integer;
  attribute C_S09_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S09_AXI_READ_FIFO_DELAY : integer;
  attribute C_S09_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S09_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S09_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S09_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S09_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S09_AXI_REGISTER : string;
  attribute C_S09_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S09_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S09_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S09_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S09_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S09_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S09_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S10_AXI_ACLK_RATIO : string;
  attribute C_S10_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S10_AXI_ARB_PRIORITY : integer;
  attribute C_S10_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S10_AXI_DATA_WIDTH : integer;
  attribute C_S10_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S10_AXI_IS_ACLK_ASYNC : string;
  attribute C_S10_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S10_AXI_READ_ACCEPTANCE : integer;
  attribute C_S10_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S10_AXI_READ_FIFO_DELAY : integer;
  attribute C_S10_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S10_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S10_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S10_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S10_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S10_AXI_REGISTER : string;
  attribute C_S10_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S10_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S10_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S10_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S10_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S10_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S10_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S11_AXI_ACLK_RATIO : string;
  attribute C_S11_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S11_AXI_ARB_PRIORITY : integer;
  attribute C_S11_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S11_AXI_DATA_WIDTH : integer;
  attribute C_S11_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S11_AXI_IS_ACLK_ASYNC : string;
  attribute C_S11_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S11_AXI_READ_ACCEPTANCE : integer;
  attribute C_S11_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S11_AXI_READ_FIFO_DELAY : integer;
  attribute C_S11_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S11_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S11_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S11_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S11_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S11_AXI_REGISTER : string;
  attribute C_S11_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S11_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S11_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S11_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S11_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S11_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S11_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S12_AXI_ACLK_RATIO : string;
  attribute C_S12_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S12_AXI_ARB_PRIORITY : integer;
  attribute C_S12_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S12_AXI_DATA_WIDTH : integer;
  attribute C_S12_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S12_AXI_IS_ACLK_ASYNC : string;
  attribute C_S12_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S12_AXI_READ_ACCEPTANCE : integer;
  attribute C_S12_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S12_AXI_READ_FIFO_DELAY : integer;
  attribute C_S12_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S12_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S12_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S12_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S12_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S12_AXI_REGISTER : string;
  attribute C_S12_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S12_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S12_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S12_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S12_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S12_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S12_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S13_AXI_ACLK_RATIO : string;
  attribute C_S13_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S13_AXI_ARB_PRIORITY : integer;
  attribute C_S13_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S13_AXI_DATA_WIDTH : integer;
  attribute C_S13_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S13_AXI_IS_ACLK_ASYNC : string;
  attribute C_S13_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S13_AXI_READ_ACCEPTANCE : integer;
  attribute C_S13_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S13_AXI_READ_FIFO_DELAY : integer;
  attribute C_S13_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S13_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S13_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S13_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S13_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S13_AXI_REGISTER : string;
  attribute C_S13_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S13_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S13_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S13_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S13_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S13_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S13_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S14_AXI_ACLK_RATIO : string;
  attribute C_S14_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S14_AXI_ARB_PRIORITY : integer;
  attribute C_S14_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S14_AXI_DATA_WIDTH : integer;
  attribute C_S14_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S14_AXI_IS_ACLK_ASYNC : string;
  attribute C_S14_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S14_AXI_READ_ACCEPTANCE : integer;
  attribute C_S14_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S14_AXI_READ_FIFO_DELAY : integer;
  attribute C_S14_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S14_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S14_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S14_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S14_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S14_AXI_REGISTER : string;
  attribute C_S14_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S14_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S14_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S14_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S14_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S14_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S14_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_S15_AXI_ACLK_RATIO : string;
  attribute C_S15_AXI_ACLK_RATIO of inst : label is "1:1";
  attribute C_S15_AXI_ARB_PRIORITY : integer;
  attribute C_S15_AXI_ARB_PRIORITY of inst : label is 0;
  attribute C_S15_AXI_DATA_WIDTH : integer;
  attribute C_S15_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S15_AXI_IS_ACLK_ASYNC : string;
  attribute C_S15_AXI_IS_ACLK_ASYNC of inst : label is "1'b0";
  attribute C_S15_AXI_READ_ACCEPTANCE : integer;
  attribute C_S15_AXI_READ_ACCEPTANCE of inst : label is 1;
  attribute C_S15_AXI_READ_FIFO_DELAY : integer;
  attribute C_S15_AXI_READ_FIFO_DELAY of inst : label is 0;
  attribute C_S15_AXI_READ_FIFO_DEPTH : integer;
  attribute C_S15_AXI_READ_FIFO_DEPTH of inst : label is 0;
  attribute C_S15_AXI_READ_WRITE_SUPPORT : string;
  attribute C_S15_AXI_READ_WRITE_SUPPORT of inst : label is "READ/WRITE";
  attribute C_S15_AXI_REGISTER : string;
  attribute C_S15_AXI_REGISTER of inst : label is "1'b0";
  attribute C_S15_AXI_WRITE_ACCEPTANCE : integer;
  attribute C_S15_AXI_WRITE_ACCEPTANCE of inst : label is 1;
  attribute C_S15_AXI_WRITE_FIFO_DELAY : integer;
  attribute C_S15_AXI_WRITE_FIFO_DELAY of inst : label is 0;
  attribute C_S15_AXI_WRITE_FIFO_DEPTH : integer;
  attribute C_S15_AXI_WRITE_FIFO_DEPTH of inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 2;
  attribute C_THREAD_ID_PORT_WIDTH : integer;
  attribute C_THREAD_ID_PORT_WIDTH of inst : label is 1;
  attribute C_THREAD_ID_WIDTH : integer;
  attribute C_THREAD_ID_WIDTH of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute K : integer;
  attribute K of inst : label is 720720;
  attribute P_AXI_DATA_MAX_WIDTH : integer;
  attribute P_AXI_DATA_MAX_WIDTH of inst : label is 64;
  attribute P_AXI_ID_WIDTH : integer;
  attribute P_AXI_ID_WIDTH of inst : label is 4;
  attribute P_M_AXI_ACLK_RATIO : string;
  attribute P_M_AXI_ACLK_RATIO of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000";
  attribute P_M_AXI_BASE_ADDR : string;
  attribute P_M_AXI_BASE_ADDR of inst : label is "16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000";
  attribute P_M_AXI_DATA_WIDTH : string;
  attribute P_M_AXI_DATA_WIDTH of inst : label is "512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000001000000";
  attribute P_M_AXI_HIGH_ADDR : string;
  attribute P_M_AXI_HIGH_ADDR of inst : label is "64'b1111111111111111111111111111111111111111111111111111111111111111";
  attribute P_M_AXI_READ_ISSUING : string;
  attribute P_M_AXI_READ_ISSUING of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_M_AXI_REGISTER : integer;
  attribute P_M_AXI_REGISTER of inst : label is 0;
  attribute P_M_AXI_WRITE_ISSUING : string;
  attribute P_M_AXI_WRITE_ISSUING of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_OR_DATA_WIDTHS : integer;
  attribute P_OR_DATA_WIDTHS of inst : label is 96;
  attribute P_S_AXI_ACLK_RATIO : string;
  attribute P_S_AXI_ACLK_RATIO of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000001010111111110101000000000000000010101111111101010000";
  attribute P_S_AXI_ARB_PRIORITY : string;
  attribute P_S_AXI_ARB_PRIORITY of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_BASE_ID : string;
  attribute P_S_AXI_BASE_ID of inst : label is "512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000";
  attribute P_S_AXI_DATA_WIDTH : string;
  attribute P_S_AXI_DATA_WIDTH of inst : label is "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000";
  attribute P_S_AXI_IS_ACLK_ASYNC : string;
  attribute P_S_AXI_IS_ACLK_ASYNC of inst : label is "16'b0000000000000000";
  attribute P_S_AXI_READ_ACCEPTANCE : string;
  attribute P_S_AXI_READ_ACCEPTANCE of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_S_AXI_READ_FIFO_DELAY : string;
  attribute P_S_AXI_READ_FIFO_DELAY of inst : label is "16'b0000000000000000";
  attribute P_S_AXI_READ_FIFO_DEPTH : string;
  attribute P_S_AXI_READ_FIFO_DEPTH of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_REGISTER : string;
  attribute P_S_AXI_REGISTER of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_SUPPORTS_READ : string;
  attribute P_S_AXI_SUPPORTS_READ of inst : label is "16'b1111111111111111";
  attribute P_S_AXI_SUPPORTS_WRITE : string;
  attribute P_S_AXI_SUPPORTS_WRITE of inst : label is "16'b1111111111111111";
  attribute P_S_AXI_THREAD_ID_WIDTH : string;
  attribute P_S_AXI_THREAD_ID_WIDTH of inst : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXI_WRITE_ACCEPTANCE : string;
  attribute P_S_AXI_WRITE_ACCEPTANCE of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001";
  attribute P_S_AXI_WRITE_FIFO_DELAY : string;
  attribute P_S_AXI_WRITE_FIFO_DELAY of inst : label is "16'b0000000000000000";
  attribute P_S_AXI_WRITE_FIFO_DEPTH : string;
  attribute P_S_AXI_WRITE_FIFO_DEPTH of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of INTERCONNECT_ACLK : signal is "xilinx.com:signal:clock:1.0 INTERCONNECT_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of INTERCONNECT_ACLK : signal is "XIL_INTERFACENAME INTERCONNECT_CLK, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 M00_CLK CLK";
  attribute X_INTERFACE_PARAMETER of M00_AXI_ACLK : signal is "XIL_INTERFACENAME M00_CLK, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARLOCK";
  attribute X_INTERFACE_INFO of M00_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARREADY";
  attribute X_INTERFACE_INFO of M00_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARVALID";
  attribute X_INTERFACE_INFO of M00_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWLOCK";
  attribute X_INTERFACE_INFO of M00_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWREADY";
  attribute X_INTERFACE_INFO of M00_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWVALID";
  attribute X_INTERFACE_INFO of M00_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BREADY";
  attribute X_INTERFACE_INFO of M00_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BVALID";
  attribute X_INTERFACE_INFO of M00_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RLAST";
  attribute X_INTERFACE_INFO of M00_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of M00_AXI_RREADY : signal is "XIL_INTERFACENAME AXI4_MASTER_M00_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RVALID";
  attribute X_INTERFACE_INFO of M00_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WLAST";
  attribute X_INTERFACE_INFO of M00_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WREADY";
  attribute X_INTERFACE_INFO of M00_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WVALID";
  attribute X_INTERFACE_INFO of S00_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 S00_CLK CLK";
  attribute X_INTERFACE_PARAMETER of S00_AXI_ACLK : signal is "XIL_INTERFACENAME S00_CLK, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARLOCK";
  attribute X_INTERFACE_INFO of S00_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of S00_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of S00_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWLOCK";
  attribute X_INTERFACE_INFO of S00_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of S00_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of S00_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BREADY";
  attribute X_INTERFACE_INFO of S00_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BVALID";
  attribute X_INTERFACE_INFO of S00_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RLAST";
  attribute X_INTERFACE_INFO of S00_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of S00_AXI_RREADY : signal is "XIL_INTERFACENAME AXI4_SLAVE_S00_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RVALID";
  attribute X_INTERFACE_INFO of S00_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WLAST";
  attribute X_INTERFACE_INFO of S00_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WREADY";
  attribute X_INTERFACE_INFO of S00_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WVALID";
  attribute X_INTERFACE_INFO of S01_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 S01_CLK CLK";
  attribute X_INTERFACE_PARAMETER of S01_AXI_ACLK : signal is "XIL_INTERFACENAME S01_CLK, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S01_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARLOCK";
  attribute X_INTERFACE_INFO of S01_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARREADY";
  attribute X_INTERFACE_INFO of S01_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARVALID";
  attribute X_INTERFACE_INFO of S01_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWLOCK";
  attribute X_INTERFACE_INFO of S01_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWREADY";
  attribute X_INTERFACE_INFO of S01_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWVALID";
  attribute X_INTERFACE_INFO of S01_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI BREADY";
  attribute X_INTERFACE_INFO of S01_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI BVALID";
  attribute X_INTERFACE_INFO of S01_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RLAST";
  attribute X_INTERFACE_INFO of S01_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of S01_AXI_RREADY : signal is "XIL_INTERFACENAME AXI4_SLAVE_S01_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S01_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RVALID";
  attribute X_INTERFACE_INFO of S01_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WLAST";
  attribute X_INTERFACE_INFO of S01_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WREADY";
  attribute X_INTERFACE_INFO of S01_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WVALID";
  attribute X_INTERFACE_INFO of M00_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARADDR";
  attribute X_INTERFACE_INFO of M00_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARBURST";
  attribute X_INTERFACE_INFO of M00_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARCACHE";
  attribute X_INTERFACE_INFO of M00_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARID";
  attribute X_INTERFACE_INFO of M00_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARLEN";
  attribute X_INTERFACE_INFO of M00_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARPROT";
  attribute X_INTERFACE_INFO of M00_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARQOS";
  attribute X_INTERFACE_INFO of M00_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARSIZE";
  attribute X_INTERFACE_INFO of M00_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWADDR";
  attribute X_INTERFACE_INFO of M00_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWBURST";
  attribute X_INTERFACE_INFO of M00_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWCACHE";
  attribute X_INTERFACE_INFO of M00_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWID";
  attribute X_INTERFACE_INFO of M00_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWLEN";
  attribute X_INTERFACE_INFO of M00_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWPROT";
  attribute X_INTERFACE_INFO of M00_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWQOS";
  attribute X_INTERFACE_INFO of M00_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWSIZE";
  attribute X_INTERFACE_INFO of M00_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BID";
  attribute X_INTERFACE_INFO of M00_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BRESP";
  attribute X_INTERFACE_INFO of M00_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RDATA";
  attribute X_INTERFACE_INFO of M00_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RID";
  attribute X_INTERFACE_INFO of M00_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RRESP";
  attribute X_INTERFACE_INFO of M00_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WDATA";
  attribute X_INTERFACE_INFO of M00_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WSTRB";
  attribute X_INTERFACE_INFO of S00_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of S00_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARBURST";
  attribute X_INTERFACE_INFO of S00_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARCACHE";
  attribute X_INTERFACE_INFO of S00_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARID";
  attribute X_INTERFACE_INFO of S00_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARLEN";
  attribute X_INTERFACE_INFO of S00_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of S00_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARQOS";
  attribute X_INTERFACE_INFO of S00_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARSIZE";
  attribute X_INTERFACE_INFO of S00_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of S00_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWBURST";
  attribute X_INTERFACE_INFO of S00_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWCACHE";
  attribute X_INTERFACE_INFO of S00_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWID";
  attribute X_INTERFACE_INFO of S00_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWLEN";
  attribute X_INTERFACE_INFO of S00_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of S00_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWQOS";
  attribute X_INTERFACE_INFO of S00_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWSIZE";
  attribute X_INTERFACE_INFO of S00_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BID";
  attribute X_INTERFACE_INFO of S00_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BRESP";
  attribute X_INTERFACE_INFO of S00_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RDATA";
  attribute X_INTERFACE_INFO of S00_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RID";
  attribute X_INTERFACE_INFO of S00_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RRESP";
  attribute X_INTERFACE_INFO of S00_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WDATA";
  attribute X_INTERFACE_INFO of S00_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WSTRB";
  attribute X_INTERFACE_INFO of S01_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARADDR";
  attribute X_INTERFACE_INFO of S01_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARBURST";
  attribute X_INTERFACE_INFO of S01_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARCACHE";
  attribute X_INTERFACE_INFO of S01_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARID";
  attribute X_INTERFACE_INFO of S01_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARLEN";
  attribute X_INTERFACE_INFO of S01_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARPROT";
  attribute X_INTERFACE_INFO of S01_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARQOS";
  attribute X_INTERFACE_INFO of S01_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARSIZE";
  attribute X_INTERFACE_INFO of S01_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWADDR";
  attribute X_INTERFACE_INFO of S01_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWBURST";
  attribute X_INTERFACE_INFO of S01_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWCACHE";
  attribute X_INTERFACE_INFO of S01_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWID";
  attribute X_INTERFACE_INFO of S01_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWLEN";
  attribute X_INTERFACE_INFO of S01_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWPROT";
  attribute X_INTERFACE_INFO of S01_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWQOS";
  attribute X_INTERFACE_INFO of S01_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWSIZE";
  attribute X_INTERFACE_INFO of S01_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI BID";
  attribute X_INTERFACE_INFO of S01_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI BRESP";
  attribute X_INTERFACE_INFO of S01_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RDATA";
  attribute X_INTERFACE_INFO of S01_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RID";
  attribute X_INTERFACE_INFO of S01_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RRESP";
  attribute X_INTERFACE_INFO of S01_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WDATA";
  attribute X_INTERFACE_INFO of S01_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interconnect_v1_7_15_top
     port map (
      INTERCONNECT_ACLK => INTERCONNECT_ACLK,
      INTERCONNECT_ARESETN => INTERCONNECT_ARESETN,
      M00_AXI_ACLK => M00_AXI_ACLK,
      M00_AXI_ARADDR(31 downto 0) => M00_AXI_ARADDR(31 downto 0),
      M00_AXI_ARBURST(1 downto 0) => M00_AXI_ARBURST(1 downto 0),
      M00_AXI_ARCACHE(3 downto 0) => M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_ARESET_OUT_N => M00_AXI_ARESET_OUT_N,
      M00_AXI_ARID(3 downto 0) => M00_AXI_ARID(3 downto 0),
      M00_AXI_ARLEN(7 downto 0) => M00_AXI_ARLEN(7 downto 0),
      M00_AXI_ARLOCK => M00_AXI_ARLOCK,
      M00_AXI_ARPROT(2 downto 0) => M00_AXI_ARPROT(2 downto 0),
      M00_AXI_ARQOS(3 downto 0) => M00_AXI_ARQOS(3 downto 0),
      M00_AXI_ARREADY => M00_AXI_ARREADY,
      M00_AXI_ARSIZE(2 downto 0) => M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_ARVALID => M00_AXI_ARVALID,
      M00_AXI_AWADDR(31 downto 0) => M00_AXI_AWADDR(31 downto 0),
      M00_AXI_AWBURST(1 downto 0) => M00_AXI_AWBURST(1 downto 0),
      M00_AXI_AWCACHE(3 downto 0) => M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_AWID(3 downto 0) => M00_AXI_AWID(3 downto 0),
      M00_AXI_AWLEN(7 downto 0) => M00_AXI_AWLEN(7 downto 0),
      M00_AXI_AWLOCK => M00_AXI_AWLOCK,
      M00_AXI_AWPROT(2 downto 0) => M00_AXI_AWPROT(2 downto 0),
      M00_AXI_AWQOS(3 downto 0) => M00_AXI_AWQOS(3 downto 0),
      M00_AXI_AWREADY => M00_AXI_AWREADY,
      M00_AXI_AWSIZE(2 downto 0) => M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_AWVALID => M00_AXI_AWVALID,
      M00_AXI_BID(3 downto 0) => M00_AXI_BID(3 downto 0),
      M00_AXI_BREADY => M00_AXI_BREADY,
      M00_AXI_BRESP(1 downto 0) => M00_AXI_BRESP(1 downto 0),
      M00_AXI_BVALID => M00_AXI_BVALID,
      M00_AXI_RDATA(63 downto 0) => M00_AXI_RDATA(63 downto 0),
      M00_AXI_RID(3 downto 0) => M00_AXI_RID(3 downto 0),
      M00_AXI_RLAST => M00_AXI_RLAST,
      M00_AXI_RREADY => M00_AXI_RREADY,
      M00_AXI_RRESP(1 downto 0) => M00_AXI_RRESP(1 downto 0),
      M00_AXI_RVALID => M00_AXI_RVALID,
      M00_AXI_WDATA(63 downto 0) => M00_AXI_WDATA(63 downto 0),
      M00_AXI_WLAST => M00_AXI_WLAST,
      M00_AXI_WREADY => M00_AXI_WREADY,
      M00_AXI_WSTRB(7 downto 0) => M00_AXI_WSTRB(7 downto 0),
      M00_AXI_WVALID => M00_AXI_WVALID,
      S00_AXI_ACLK => S00_AXI_ACLK,
      S00_AXI_ARADDR(31 downto 0) => S00_AXI_ARADDR(31 downto 0),
      S00_AXI_ARBURST(1 downto 0) => S00_AXI_ARBURST(1 downto 0),
      S00_AXI_ARCACHE(3 downto 0) => S00_AXI_ARCACHE(3 downto 0),
      S00_AXI_ARESET_OUT_N => S00_AXI_ARESET_OUT_N,
      S00_AXI_ARID(0) => S00_AXI_ARID(0),
      S00_AXI_ARLEN(7 downto 0) => S00_AXI_ARLEN(7 downto 0),
      S00_AXI_ARLOCK => S00_AXI_ARLOCK,
      S00_AXI_ARPROT(2 downto 0) => S00_AXI_ARPROT(2 downto 0),
      S00_AXI_ARQOS(3 downto 0) => S00_AXI_ARQOS(3 downto 0),
      S00_AXI_ARREADY => S00_AXI_ARREADY,
      S00_AXI_ARSIZE(2 downto 0) => S00_AXI_ARSIZE(2 downto 0),
      S00_AXI_ARVALID => S00_AXI_ARVALID,
      S00_AXI_AWADDR(31 downto 0) => S00_AXI_AWADDR(31 downto 0),
      S00_AXI_AWBURST(1 downto 0) => S00_AXI_AWBURST(1 downto 0),
      S00_AXI_AWCACHE(3 downto 0) => S00_AXI_AWCACHE(3 downto 0),
      S00_AXI_AWID(0) => S00_AXI_AWID(0),
      S00_AXI_AWLEN(7 downto 0) => S00_AXI_AWLEN(7 downto 0),
      S00_AXI_AWLOCK => S00_AXI_AWLOCK,
      S00_AXI_AWPROT(2 downto 0) => S00_AXI_AWPROT(2 downto 0),
      S00_AXI_AWQOS(3 downto 0) => S00_AXI_AWQOS(3 downto 0),
      S00_AXI_AWREADY => S00_AXI_AWREADY,
      S00_AXI_AWSIZE(2 downto 0) => S00_AXI_AWSIZE(2 downto 0),
      S00_AXI_AWVALID => S00_AXI_AWVALID,
      S00_AXI_BID(0) => S00_AXI_BID(0),
      S00_AXI_BREADY => S00_AXI_BREADY,
      S00_AXI_BRESP(1 downto 0) => S00_AXI_BRESP(1 downto 0),
      S00_AXI_BVALID => S00_AXI_BVALID,
      S00_AXI_RDATA(63 downto 0) => S00_AXI_RDATA(63 downto 0),
      S00_AXI_RID(0) => S00_AXI_RID(0),
      S00_AXI_RLAST => S00_AXI_RLAST,
      S00_AXI_RREADY => S00_AXI_RREADY,
      S00_AXI_RRESP(1 downto 0) => S00_AXI_RRESP(1 downto 0),
      S00_AXI_RVALID => S00_AXI_RVALID,
      S00_AXI_WDATA(63 downto 0) => S00_AXI_WDATA(63 downto 0),
      S00_AXI_WLAST => S00_AXI_WLAST,
      S00_AXI_WREADY => S00_AXI_WREADY,
      S00_AXI_WSTRB(7 downto 0) => S00_AXI_WSTRB(7 downto 0),
      S00_AXI_WVALID => S00_AXI_WVALID,
      S01_AXI_ACLK => S01_AXI_ACLK,
      S01_AXI_ARADDR(31 downto 0) => S01_AXI_ARADDR(31 downto 0),
      S01_AXI_ARBURST(1 downto 0) => S01_AXI_ARBURST(1 downto 0),
      S01_AXI_ARCACHE(3 downto 0) => S01_AXI_ARCACHE(3 downto 0),
      S01_AXI_ARESET_OUT_N => S01_AXI_ARESET_OUT_N,
      S01_AXI_ARID(0) => S01_AXI_ARID(0),
      S01_AXI_ARLEN(7 downto 0) => S01_AXI_ARLEN(7 downto 0),
      S01_AXI_ARLOCK => S01_AXI_ARLOCK,
      S01_AXI_ARPROT(2 downto 0) => S01_AXI_ARPROT(2 downto 0),
      S01_AXI_ARQOS(3 downto 0) => S01_AXI_ARQOS(3 downto 0),
      S01_AXI_ARREADY => S01_AXI_ARREADY,
      S01_AXI_ARSIZE(2 downto 0) => S01_AXI_ARSIZE(2 downto 0),
      S01_AXI_ARVALID => S01_AXI_ARVALID,
      S01_AXI_AWADDR(31 downto 0) => S01_AXI_AWADDR(31 downto 0),
      S01_AXI_AWBURST(1 downto 0) => S01_AXI_AWBURST(1 downto 0),
      S01_AXI_AWCACHE(3 downto 0) => S01_AXI_AWCACHE(3 downto 0),
      S01_AXI_AWID(0) => S01_AXI_AWID(0),
      S01_AXI_AWLEN(7 downto 0) => S01_AXI_AWLEN(7 downto 0),
      S01_AXI_AWLOCK => S01_AXI_AWLOCK,
      S01_AXI_AWPROT(2 downto 0) => S01_AXI_AWPROT(2 downto 0),
      S01_AXI_AWQOS(3 downto 0) => S01_AXI_AWQOS(3 downto 0),
      S01_AXI_AWREADY => S01_AXI_AWREADY,
      S01_AXI_AWSIZE(2 downto 0) => S01_AXI_AWSIZE(2 downto 0),
      S01_AXI_AWVALID => S01_AXI_AWVALID,
      S01_AXI_BID(0) => S01_AXI_BID(0),
      S01_AXI_BREADY => S01_AXI_BREADY,
      S01_AXI_BRESP(1 downto 0) => S01_AXI_BRESP(1 downto 0),
      S01_AXI_BVALID => S01_AXI_BVALID,
      S01_AXI_RDATA(63 downto 0) => S01_AXI_RDATA(63 downto 0),
      S01_AXI_RID(0) => S01_AXI_RID(0),
      S01_AXI_RLAST => S01_AXI_RLAST,
      S01_AXI_RREADY => S01_AXI_RREADY,
      S01_AXI_RRESP(1 downto 0) => S01_AXI_RRESP(1 downto 0),
      S01_AXI_RVALID => S01_AXI_RVALID,
      S01_AXI_WDATA(63 downto 0) => S01_AXI_WDATA(63 downto 0),
      S01_AXI_WLAST => S01_AXI_WLAST,
      S01_AXI_WREADY => S01_AXI_WREADY,
      S01_AXI_WSTRB(7 downto 0) => S01_AXI_WSTRB(7 downto 0),
      S01_AXI_WVALID => S01_AXI_WVALID,
      S02_AXI_ACLK => '0',
      S02_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S02_AXI_ARBURST(1 downto 0) => B"00",
      S02_AXI_ARCACHE(3 downto 0) => B"0000",
      S02_AXI_ARESET_OUT_N => NLW_inst_S02_AXI_ARESET_OUT_N_UNCONNECTED,
      S02_AXI_ARID(0) => '0',
      S02_AXI_ARLEN(7 downto 0) => B"00000000",
      S02_AXI_ARLOCK => '0',
      S02_AXI_ARPROT(2 downto 0) => B"000",
      S02_AXI_ARQOS(3 downto 0) => B"0000",
      S02_AXI_ARREADY => NLW_inst_S02_AXI_ARREADY_UNCONNECTED,
      S02_AXI_ARSIZE(2 downto 0) => B"000",
      S02_AXI_ARVALID => '0',
      S02_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S02_AXI_AWBURST(1 downto 0) => B"00",
      S02_AXI_AWCACHE(3 downto 0) => B"0000",
      S02_AXI_AWID(0) => '0',
      S02_AXI_AWLEN(7 downto 0) => B"00000000",
      S02_AXI_AWLOCK => '0',
      S02_AXI_AWPROT(2 downto 0) => B"000",
      S02_AXI_AWQOS(3 downto 0) => B"0000",
      S02_AXI_AWREADY => NLW_inst_S02_AXI_AWREADY_UNCONNECTED,
      S02_AXI_AWSIZE(2 downto 0) => B"000",
      S02_AXI_AWVALID => '0',
      S02_AXI_BID(0) => NLW_inst_S02_AXI_BID_UNCONNECTED(0),
      S02_AXI_BREADY => '0',
      S02_AXI_BRESP(1 downto 0) => NLW_inst_S02_AXI_BRESP_UNCONNECTED(1 downto 0),
      S02_AXI_BVALID => NLW_inst_S02_AXI_BVALID_UNCONNECTED,
      S02_AXI_RDATA(31 downto 0) => NLW_inst_S02_AXI_RDATA_UNCONNECTED(31 downto 0),
      S02_AXI_RID(0) => NLW_inst_S02_AXI_RID_UNCONNECTED(0),
      S02_AXI_RLAST => NLW_inst_S02_AXI_RLAST_UNCONNECTED,
      S02_AXI_RREADY => '0',
      S02_AXI_RRESP(1 downto 0) => NLW_inst_S02_AXI_RRESP_UNCONNECTED(1 downto 0),
      S02_AXI_RVALID => NLW_inst_S02_AXI_RVALID_UNCONNECTED,
      S02_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S02_AXI_WLAST => '0',
      S02_AXI_WREADY => NLW_inst_S02_AXI_WREADY_UNCONNECTED,
      S02_AXI_WSTRB(3 downto 0) => B"0000",
      S02_AXI_WVALID => '0',
      S03_AXI_ACLK => '0',
      S03_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S03_AXI_ARBURST(1 downto 0) => B"00",
      S03_AXI_ARCACHE(3 downto 0) => B"0000",
      S03_AXI_ARESET_OUT_N => NLW_inst_S03_AXI_ARESET_OUT_N_UNCONNECTED,
      S03_AXI_ARID(0) => '0',
      S03_AXI_ARLEN(7 downto 0) => B"00000000",
      S03_AXI_ARLOCK => '0',
      S03_AXI_ARPROT(2 downto 0) => B"000",
      S03_AXI_ARQOS(3 downto 0) => B"0000",
      S03_AXI_ARREADY => NLW_inst_S03_AXI_ARREADY_UNCONNECTED,
      S03_AXI_ARSIZE(2 downto 0) => B"000",
      S03_AXI_ARVALID => '0',
      S03_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S03_AXI_AWBURST(1 downto 0) => B"00",
      S03_AXI_AWCACHE(3 downto 0) => B"0000",
      S03_AXI_AWID(0) => '0',
      S03_AXI_AWLEN(7 downto 0) => B"00000000",
      S03_AXI_AWLOCK => '0',
      S03_AXI_AWPROT(2 downto 0) => B"000",
      S03_AXI_AWQOS(3 downto 0) => B"0000",
      S03_AXI_AWREADY => NLW_inst_S03_AXI_AWREADY_UNCONNECTED,
      S03_AXI_AWSIZE(2 downto 0) => B"000",
      S03_AXI_AWVALID => '0',
      S03_AXI_BID(0) => NLW_inst_S03_AXI_BID_UNCONNECTED(0),
      S03_AXI_BREADY => '0',
      S03_AXI_BRESP(1 downto 0) => NLW_inst_S03_AXI_BRESP_UNCONNECTED(1 downto 0),
      S03_AXI_BVALID => NLW_inst_S03_AXI_BVALID_UNCONNECTED,
      S03_AXI_RDATA(31 downto 0) => NLW_inst_S03_AXI_RDATA_UNCONNECTED(31 downto 0),
      S03_AXI_RID(0) => NLW_inst_S03_AXI_RID_UNCONNECTED(0),
      S03_AXI_RLAST => NLW_inst_S03_AXI_RLAST_UNCONNECTED,
      S03_AXI_RREADY => '0',
      S03_AXI_RRESP(1 downto 0) => NLW_inst_S03_AXI_RRESP_UNCONNECTED(1 downto 0),
      S03_AXI_RVALID => NLW_inst_S03_AXI_RVALID_UNCONNECTED,
      S03_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S03_AXI_WLAST => '0',
      S03_AXI_WREADY => NLW_inst_S03_AXI_WREADY_UNCONNECTED,
      S03_AXI_WSTRB(3 downto 0) => B"0000",
      S03_AXI_WVALID => '0',
      S04_AXI_ACLK => '0',
      S04_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S04_AXI_ARBURST(1 downto 0) => B"00",
      S04_AXI_ARCACHE(3 downto 0) => B"0000",
      S04_AXI_ARESET_OUT_N => NLW_inst_S04_AXI_ARESET_OUT_N_UNCONNECTED,
      S04_AXI_ARID(0) => '0',
      S04_AXI_ARLEN(7 downto 0) => B"00000000",
      S04_AXI_ARLOCK => '0',
      S04_AXI_ARPROT(2 downto 0) => B"000",
      S04_AXI_ARQOS(3 downto 0) => B"0000",
      S04_AXI_ARREADY => NLW_inst_S04_AXI_ARREADY_UNCONNECTED,
      S04_AXI_ARSIZE(2 downto 0) => B"000",
      S04_AXI_ARVALID => '0',
      S04_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S04_AXI_AWBURST(1 downto 0) => B"00",
      S04_AXI_AWCACHE(3 downto 0) => B"0000",
      S04_AXI_AWID(0) => '0',
      S04_AXI_AWLEN(7 downto 0) => B"00000000",
      S04_AXI_AWLOCK => '0',
      S04_AXI_AWPROT(2 downto 0) => B"000",
      S04_AXI_AWQOS(3 downto 0) => B"0000",
      S04_AXI_AWREADY => NLW_inst_S04_AXI_AWREADY_UNCONNECTED,
      S04_AXI_AWSIZE(2 downto 0) => B"000",
      S04_AXI_AWVALID => '0',
      S04_AXI_BID(0) => NLW_inst_S04_AXI_BID_UNCONNECTED(0),
      S04_AXI_BREADY => '0',
      S04_AXI_BRESP(1 downto 0) => NLW_inst_S04_AXI_BRESP_UNCONNECTED(1 downto 0),
      S04_AXI_BVALID => NLW_inst_S04_AXI_BVALID_UNCONNECTED,
      S04_AXI_RDATA(31 downto 0) => NLW_inst_S04_AXI_RDATA_UNCONNECTED(31 downto 0),
      S04_AXI_RID(0) => NLW_inst_S04_AXI_RID_UNCONNECTED(0),
      S04_AXI_RLAST => NLW_inst_S04_AXI_RLAST_UNCONNECTED,
      S04_AXI_RREADY => '0',
      S04_AXI_RRESP(1 downto 0) => NLW_inst_S04_AXI_RRESP_UNCONNECTED(1 downto 0),
      S04_AXI_RVALID => NLW_inst_S04_AXI_RVALID_UNCONNECTED,
      S04_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S04_AXI_WLAST => '0',
      S04_AXI_WREADY => NLW_inst_S04_AXI_WREADY_UNCONNECTED,
      S04_AXI_WSTRB(3 downto 0) => B"0000",
      S04_AXI_WVALID => '0',
      S05_AXI_ACLK => '0',
      S05_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S05_AXI_ARBURST(1 downto 0) => B"00",
      S05_AXI_ARCACHE(3 downto 0) => B"0000",
      S05_AXI_ARESET_OUT_N => NLW_inst_S05_AXI_ARESET_OUT_N_UNCONNECTED,
      S05_AXI_ARID(0) => '0',
      S05_AXI_ARLEN(7 downto 0) => B"00000000",
      S05_AXI_ARLOCK => '0',
      S05_AXI_ARPROT(2 downto 0) => B"000",
      S05_AXI_ARQOS(3 downto 0) => B"0000",
      S05_AXI_ARREADY => NLW_inst_S05_AXI_ARREADY_UNCONNECTED,
      S05_AXI_ARSIZE(2 downto 0) => B"000",
      S05_AXI_ARVALID => '0',
      S05_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S05_AXI_AWBURST(1 downto 0) => B"00",
      S05_AXI_AWCACHE(3 downto 0) => B"0000",
      S05_AXI_AWID(0) => '0',
      S05_AXI_AWLEN(7 downto 0) => B"00000000",
      S05_AXI_AWLOCK => '0',
      S05_AXI_AWPROT(2 downto 0) => B"000",
      S05_AXI_AWQOS(3 downto 0) => B"0000",
      S05_AXI_AWREADY => NLW_inst_S05_AXI_AWREADY_UNCONNECTED,
      S05_AXI_AWSIZE(2 downto 0) => B"000",
      S05_AXI_AWVALID => '0',
      S05_AXI_BID(0) => NLW_inst_S05_AXI_BID_UNCONNECTED(0),
      S05_AXI_BREADY => '0',
      S05_AXI_BRESP(1 downto 0) => NLW_inst_S05_AXI_BRESP_UNCONNECTED(1 downto 0),
      S05_AXI_BVALID => NLW_inst_S05_AXI_BVALID_UNCONNECTED,
      S05_AXI_RDATA(31 downto 0) => NLW_inst_S05_AXI_RDATA_UNCONNECTED(31 downto 0),
      S05_AXI_RID(0) => NLW_inst_S05_AXI_RID_UNCONNECTED(0),
      S05_AXI_RLAST => NLW_inst_S05_AXI_RLAST_UNCONNECTED,
      S05_AXI_RREADY => '0',
      S05_AXI_RRESP(1 downto 0) => NLW_inst_S05_AXI_RRESP_UNCONNECTED(1 downto 0),
      S05_AXI_RVALID => NLW_inst_S05_AXI_RVALID_UNCONNECTED,
      S05_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S05_AXI_WLAST => '0',
      S05_AXI_WREADY => NLW_inst_S05_AXI_WREADY_UNCONNECTED,
      S05_AXI_WSTRB(3 downto 0) => B"0000",
      S05_AXI_WVALID => '0',
      S06_AXI_ACLK => '0',
      S06_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S06_AXI_ARBURST(1 downto 0) => B"00",
      S06_AXI_ARCACHE(3 downto 0) => B"0000",
      S06_AXI_ARESET_OUT_N => NLW_inst_S06_AXI_ARESET_OUT_N_UNCONNECTED,
      S06_AXI_ARID(0) => '0',
      S06_AXI_ARLEN(7 downto 0) => B"00000000",
      S06_AXI_ARLOCK => '0',
      S06_AXI_ARPROT(2 downto 0) => B"000",
      S06_AXI_ARQOS(3 downto 0) => B"0000",
      S06_AXI_ARREADY => NLW_inst_S06_AXI_ARREADY_UNCONNECTED,
      S06_AXI_ARSIZE(2 downto 0) => B"000",
      S06_AXI_ARVALID => '0',
      S06_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S06_AXI_AWBURST(1 downto 0) => B"00",
      S06_AXI_AWCACHE(3 downto 0) => B"0000",
      S06_AXI_AWID(0) => '0',
      S06_AXI_AWLEN(7 downto 0) => B"00000000",
      S06_AXI_AWLOCK => '0',
      S06_AXI_AWPROT(2 downto 0) => B"000",
      S06_AXI_AWQOS(3 downto 0) => B"0000",
      S06_AXI_AWREADY => NLW_inst_S06_AXI_AWREADY_UNCONNECTED,
      S06_AXI_AWSIZE(2 downto 0) => B"000",
      S06_AXI_AWVALID => '0',
      S06_AXI_BID(0) => NLW_inst_S06_AXI_BID_UNCONNECTED(0),
      S06_AXI_BREADY => '0',
      S06_AXI_BRESP(1 downto 0) => NLW_inst_S06_AXI_BRESP_UNCONNECTED(1 downto 0),
      S06_AXI_BVALID => NLW_inst_S06_AXI_BVALID_UNCONNECTED,
      S06_AXI_RDATA(31 downto 0) => NLW_inst_S06_AXI_RDATA_UNCONNECTED(31 downto 0),
      S06_AXI_RID(0) => NLW_inst_S06_AXI_RID_UNCONNECTED(0),
      S06_AXI_RLAST => NLW_inst_S06_AXI_RLAST_UNCONNECTED,
      S06_AXI_RREADY => '0',
      S06_AXI_RRESP(1 downto 0) => NLW_inst_S06_AXI_RRESP_UNCONNECTED(1 downto 0),
      S06_AXI_RVALID => NLW_inst_S06_AXI_RVALID_UNCONNECTED,
      S06_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S06_AXI_WLAST => '0',
      S06_AXI_WREADY => NLW_inst_S06_AXI_WREADY_UNCONNECTED,
      S06_AXI_WSTRB(3 downto 0) => B"0000",
      S06_AXI_WVALID => '0',
      S07_AXI_ACLK => '0',
      S07_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S07_AXI_ARBURST(1 downto 0) => B"00",
      S07_AXI_ARCACHE(3 downto 0) => B"0000",
      S07_AXI_ARESET_OUT_N => NLW_inst_S07_AXI_ARESET_OUT_N_UNCONNECTED,
      S07_AXI_ARID(0) => '0',
      S07_AXI_ARLEN(7 downto 0) => B"00000000",
      S07_AXI_ARLOCK => '0',
      S07_AXI_ARPROT(2 downto 0) => B"000",
      S07_AXI_ARQOS(3 downto 0) => B"0000",
      S07_AXI_ARREADY => NLW_inst_S07_AXI_ARREADY_UNCONNECTED,
      S07_AXI_ARSIZE(2 downto 0) => B"000",
      S07_AXI_ARVALID => '0',
      S07_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S07_AXI_AWBURST(1 downto 0) => B"00",
      S07_AXI_AWCACHE(3 downto 0) => B"0000",
      S07_AXI_AWID(0) => '0',
      S07_AXI_AWLEN(7 downto 0) => B"00000000",
      S07_AXI_AWLOCK => '0',
      S07_AXI_AWPROT(2 downto 0) => B"000",
      S07_AXI_AWQOS(3 downto 0) => B"0000",
      S07_AXI_AWREADY => NLW_inst_S07_AXI_AWREADY_UNCONNECTED,
      S07_AXI_AWSIZE(2 downto 0) => B"000",
      S07_AXI_AWVALID => '0',
      S07_AXI_BID(0) => NLW_inst_S07_AXI_BID_UNCONNECTED(0),
      S07_AXI_BREADY => '0',
      S07_AXI_BRESP(1 downto 0) => NLW_inst_S07_AXI_BRESP_UNCONNECTED(1 downto 0),
      S07_AXI_BVALID => NLW_inst_S07_AXI_BVALID_UNCONNECTED,
      S07_AXI_RDATA(31 downto 0) => NLW_inst_S07_AXI_RDATA_UNCONNECTED(31 downto 0),
      S07_AXI_RID(0) => NLW_inst_S07_AXI_RID_UNCONNECTED(0),
      S07_AXI_RLAST => NLW_inst_S07_AXI_RLAST_UNCONNECTED,
      S07_AXI_RREADY => '0',
      S07_AXI_RRESP(1 downto 0) => NLW_inst_S07_AXI_RRESP_UNCONNECTED(1 downto 0),
      S07_AXI_RVALID => NLW_inst_S07_AXI_RVALID_UNCONNECTED,
      S07_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S07_AXI_WLAST => '0',
      S07_AXI_WREADY => NLW_inst_S07_AXI_WREADY_UNCONNECTED,
      S07_AXI_WSTRB(3 downto 0) => B"0000",
      S07_AXI_WVALID => '0',
      S08_AXI_ACLK => '0',
      S08_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S08_AXI_ARBURST(1 downto 0) => B"00",
      S08_AXI_ARCACHE(3 downto 0) => B"0000",
      S08_AXI_ARESET_OUT_N => NLW_inst_S08_AXI_ARESET_OUT_N_UNCONNECTED,
      S08_AXI_ARID(0) => '0',
      S08_AXI_ARLEN(7 downto 0) => B"00000000",
      S08_AXI_ARLOCK => '0',
      S08_AXI_ARPROT(2 downto 0) => B"000",
      S08_AXI_ARQOS(3 downto 0) => B"0000",
      S08_AXI_ARREADY => NLW_inst_S08_AXI_ARREADY_UNCONNECTED,
      S08_AXI_ARSIZE(2 downto 0) => B"000",
      S08_AXI_ARVALID => '0',
      S08_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S08_AXI_AWBURST(1 downto 0) => B"00",
      S08_AXI_AWCACHE(3 downto 0) => B"0000",
      S08_AXI_AWID(0) => '0',
      S08_AXI_AWLEN(7 downto 0) => B"00000000",
      S08_AXI_AWLOCK => '0',
      S08_AXI_AWPROT(2 downto 0) => B"000",
      S08_AXI_AWQOS(3 downto 0) => B"0000",
      S08_AXI_AWREADY => NLW_inst_S08_AXI_AWREADY_UNCONNECTED,
      S08_AXI_AWSIZE(2 downto 0) => B"000",
      S08_AXI_AWVALID => '0',
      S08_AXI_BID(0) => NLW_inst_S08_AXI_BID_UNCONNECTED(0),
      S08_AXI_BREADY => '0',
      S08_AXI_BRESP(1 downto 0) => NLW_inst_S08_AXI_BRESP_UNCONNECTED(1 downto 0),
      S08_AXI_BVALID => NLW_inst_S08_AXI_BVALID_UNCONNECTED,
      S08_AXI_RDATA(31 downto 0) => NLW_inst_S08_AXI_RDATA_UNCONNECTED(31 downto 0),
      S08_AXI_RID(0) => NLW_inst_S08_AXI_RID_UNCONNECTED(0),
      S08_AXI_RLAST => NLW_inst_S08_AXI_RLAST_UNCONNECTED,
      S08_AXI_RREADY => '0',
      S08_AXI_RRESP(1 downto 0) => NLW_inst_S08_AXI_RRESP_UNCONNECTED(1 downto 0),
      S08_AXI_RVALID => NLW_inst_S08_AXI_RVALID_UNCONNECTED,
      S08_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S08_AXI_WLAST => '0',
      S08_AXI_WREADY => NLW_inst_S08_AXI_WREADY_UNCONNECTED,
      S08_AXI_WSTRB(3 downto 0) => B"0000",
      S08_AXI_WVALID => '0',
      S09_AXI_ACLK => '0',
      S09_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S09_AXI_ARBURST(1 downto 0) => B"00",
      S09_AXI_ARCACHE(3 downto 0) => B"0000",
      S09_AXI_ARESET_OUT_N => NLW_inst_S09_AXI_ARESET_OUT_N_UNCONNECTED,
      S09_AXI_ARID(0) => '0',
      S09_AXI_ARLEN(7 downto 0) => B"00000000",
      S09_AXI_ARLOCK => '0',
      S09_AXI_ARPROT(2 downto 0) => B"000",
      S09_AXI_ARQOS(3 downto 0) => B"0000",
      S09_AXI_ARREADY => NLW_inst_S09_AXI_ARREADY_UNCONNECTED,
      S09_AXI_ARSIZE(2 downto 0) => B"000",
      S09_AXI_ARVALID => '0',
      S09_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S09_AXI_AWBURST(1 downto 0) => B"00",
      S09_AXI_AWCACHE(3 downto 0) => B"0000",
      S09_AXI_AWID(0) => '0',
      S09_AXI_AWLEN(7 downto 0) => B"00000000",
      S09_AXI_AWLOCK => '0',
      S09_AXI_AWPROT(2 downto 0) => B"000",
      S09_AXI_AWQOS(3 downto 0) => B"0000",
      S09_AXI_AWREADY => NLW_inst_S09_AXI_AWREADY_UNCONNECTED,
      S09_AXI_AWSIZE(2 downto 0) => B"000",
      S09_AXI_AWVALID => '0',
      S09_AXI_BID(0) => NLW_inst_S09_AXI_BID_UNCONNECTED(0),
      S09_AXI_BREADY => '0',
      S09_AXI_BRESP(1 downto 0) => NLW_inst_S09_AXI_BRESP_UNCONNECTED(1 downto 0),
      S09_AXI_BVALID => NLW_inst_S09_AXI_BVALID_UNCONNECTED,
      S09_AXI_RDATA(31 downto 0) => NLW_inst_S09_AXI_RDATA_UNCONNECTED(31 downto 0),
      S09_AXI_RID(0) => NLW_inst_S09_AXI_RID_UNCONNECTED(0),
      S09_AXI_RLAST => NLW_inst_S09_AXI_RLAST_UNCONNECTED,
      S09_AXI_RREADY => '0',
      S09_AXI_RRESP(1 downto 0) => NLW_inst_S09_AXI_RRESP_UNCONNECTED(1 downto 0),
      S09_AXI_RVALID => NLW_inst_S09_AXI_RVALID_UNCONNECTED,
      S09_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S09_AXI_WLAST => '0',
      S09_AXI_WREADY => NLW_inst_S09_AXI_WREADY_UNCONNECTED,
      S09_AXI_WSTRB(3 downto 0) => B"0000",
      S09_AXI_WVALID => '0',
      S10_AXI_ACLK => '0',
      S10_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_ARBURST(1 downto 0) => B"00",
      S10_AXI_ARCACHE(3 downto 0) => B"0000",
      S10_AXI_ARESET_OUT_N => NLW_inst_S10_AXI_ARESET_OUT_N_UNCONNECTED,
      S10_AXI_ARID(0) => '0',
      S10_AXI_ARLEN(7 downto 0) => B"00000000",
      S10_AXI_ARLOCK => '0',
      S10_AXI_ARPROT(2 downto 0) => B"000",
      S10_AXI_ARQOS(3 downto 0) => B"0000",
      S10_AXI_ARREADY => NLW_inst_S10_AXI_ARREADY_UNCONNECTED,
      S10_AXI_ARSIZE(2 downto 0) => B"000",
      S10_AXI_ARVALID => '0',
      S10_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_AWBURST(1 downto 0) => B"00",
      S10_AXI_AWCACHE(3 downto 0) => B"0000",
      S10_AXI_AWID(0) => '0',
      S10_AXI_AWLEN(7 downto 0) => B"00000000",
      S10_AXI_AWLOCK => '0',
      S10_AXI_AWPROT(2 downto 0) => B"000",
      S10_AXI_AWQOS(3 downto 0) => B"0000",
      S10_AXI_AWREADY => NLW_inst_S10_AXI_AWREADY_UNCONNECTED,
      S10_AXI_AWSIZE(2 downto 0) => B"000",
      S10_AXI_AWVALID => '0',
      S10_AXI_BID(0) => NLW_inst_S10_AXI_BID_UNCONNECTED(0),
      S10_AXI_BREADY => '0',
      S10_AXI_BRESP(1 downto 0) => NLW_inst_S10_AXI_BRESP_UNCONNECTED(1 downto 0),
      S10_AXI_BVALID => NLW_inst_S10_AXI_BVALID_UNCONNECTED,
      S10_AXI_RDATA(31 downto 0) => NLW_inst_S10_AXI_RDATA_UNCONNECTED(31 downto 0),
      S10_AXI_RID(0) => NLW_inst_S10_AXI_RID_UNCONNECTED(0),
      S10_AXI_RLAST => NLW_inst_S10_AXI_RLAST_UNCONNECTED,
      S10_AXI_RREADY => '0',
      S10_AXI_RRESP(1 downto 0) => NLW_inst_S10_AXI_RRESP_UNCONNECTED(1 downto 0),
      S10_AXI_RVALID => NLW_inst_S10_AXI_RVALID_UNCONNECTED,
      S10_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_WLAST => '0',
      S10_AXI_WREADY => NLW_inst_S10_AXI_WREADY_UNCONNECTED,
      S10_AXI_WSTRB(3 downto 0) => B"0000",
      S10_AXI_WVALID => '0',
      S11_AXI_ACLK => '0',
      S11_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_ARBURST(1 downto 0) => B"00",
      S11_AXI_ARCACHE(3 downto 0) => B"0000",
      S11_AXI_ARESET_OUT_N => NLW_inst_S11_AXI_ARESET_OUT_N_UNCONNECTED,
      S11_AXI_ARID(0) => '0',
      S11_AXI_ARLEN(7 downto 0) => B"00000000",
      S11_AXI_ARLOCK => '0',
      S11_AXI_ARPROT(2 downto 0) => B"000",
      S11_AXI_ARQOS(3 downto 0) => B"0000",
      S11_AXI_ARREADY => NLW_inst_S11_AXI_ARREADY_UNCONNECTED,
      S11_AXI_ARSIZE(2 downto 0) => B"000",
      S11_AXI_ARVALID => '0',
      S11_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_AWBURST(1 downto 0) => B"00",
      S11_AXI_AWCACHE(3 downto 0) => B"0000",
      S11_AXI_AWID(0) => '0',
      S11_AXI_AWLEN(7 downto 0) => B"00000000",
      S11_AXI_AWLOCK => '0',
      S11_AXI_AWPROT(2 downto 0) => B"000",
      S11_AXI_AWQOS(3 downto 0) => B"0000",
      S11_AXI_AWREADY => NLW_inst_S11_AXI_AWREADY_UNCONNECTED,
      S11_AXI_AWSIZE(2 downto 0) => B"000",
      S11_AXI_AWVALID => '0',
      S11_AXI_BID(0) => NLW_inst_S11_AXI_BID_UNCONNECTED(0),
      S11_AXI_BREADY => '0',
      S11_AXI_BRESP(1 downto 0) => NLW_inst_S11_AXI_BRESP_UNCONNECTED(1 downto 0),
      S11_AXI_BVALID => NLW_inst_S11_AXI_BVALID_UNCONNECTED,
      S11_AXI_RDATA(31 downto 0) => NLW_inst_S11_AXI_RDATA_UNCONNECTED(31 downto 0),
      S11_AXI_RID(0) => NLW_inst_S11_AXI_RID_UNCONNECTED(0),
      S11_AXI_RLAST => NLW_inst_S11_AXI_RLAST_UNCONNECTED,
      S11_AXI_RREADY => '0',
      S11_AXI_RRESP(1 downto 0) => NLW_inst_S11_AXI_RRESP_UNCONNECTED(1 downto 0),
      S11_AXI_RVALID => NLW_inst_S11_AXI_RVALID_UNCONNECTED,
      S11_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_WLAST => '0',
      S11_AXI_WREADY => NLW_inst_S11_AXI_WREADY_UNCONNECTED,
      S11_AXI_WSTRB(3 downto 0) => B"0000",
      S11_AXI_WVALID => '0',
      S12_AXI_ACLK => '0',
      S12_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_ARBURST(1 downto 0) => B"00",
      S12_AXI_ARCACHE(3 downto 0) => B"0000",
      S12_AXI_ARESET_OUT_N => NLW_inst_S12_AXI_ARESET_OUT_N_UNCONNECTED,
      S12_AXI_ARID(0) => '0',
      S12_AXI_ARLEN(7 downto 0) => B"00000000",
      S12_AXI_ARLOCK => '0',
      S12_AXI_ARPROT(2 downto 0) => B"000",
      S12_AXI_ARQOS(3 downto 0) => B"0000",
      S12_AXI_ARREADY => NLW_inst_S12_AXI_ARREADY_UNCONNECTED,
      S12_AXI_ARSIZE(2 downto 0) => B"000",
      S12_AXI_ARVALID => '0',
      S12_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_AWBURST(1 downto 0) => B"00",
      S12_AXI_AWCACHE(3 downto 0) => B"0000",
      S12_AXI_AWID(0) => '0',
      S12_AXI_AWLEN(7 downto 0) => B"00000000",
      S12_AXI_AWLOCK => '0',
      S12_AXI_AWPROT(2 downto 0) => B"000",
      S12_AXI_AWQOS(3 downto 0) => B"0000",
      S12_AXI_AWREADY => NLW_inst_S12_AXI_AWREADY_UNCONNECTED,
      S12_AXI_AWSIZE(2 downto 0) => B"000",
      S12_AXI_AWVALID => '0',
      S12_AXI_BID(0) => NLW_inst_S12_AXI_BID_UNCONNECTED(0),
      S12_AXI_BREADY => '0',
      S12_AXI_BRESP(1 downto 0) => NLW_inst_S12_AXI_BRESP_UNCONNECTED(1 downto 0),
      S12_AXI_BVALID => NLW_inst_S12_AXI_BVALID_UNCONNECTED,
      S12_AXI_RDATA(31 downto 0) => NLW_inst_S12_AXI_RDATA_UNCONNECTED(31 downto 0),
      S12_AXI_RID(0) => NLW_inst_S12_AXI_RID_UNCONNECTED(0),
      S12_AXI_RLAST => NLW_inst_S12_AXI_RLAST_UNCONNECTED,
      S12_AXI_RREADY => '0',
      S12_AXI_RRESP(1 downto 0) => NLW_inst_S12_AXI_RRESP_UNCONNECTED(1 downto 0),
      S12_AXI_RVALID => NLW_inst_S12_AXI_RVALID_UNCONNECTED,
      S12_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_WLAST => '0',
      S12_AXI_WREADY => NLW_inst_S12_AXI_WREADY_UNCONNECTED,
      S12_AXI_WSTRB(3 downto 0) => B"0000",
      S12_AXI_WVALID => '0',
      S13_AXI_ACLK => '0',
      S13_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_ARBURST(1 downto 0) => B"00",
      S13_AXI_ARCACHE(3 downto 0) => B"0000",
      S13_AXI_ARESET_OUT_N => NLW_inst_S13_AXI_ARESET_OUT_N_UNCONNECTED,
      S13_AXI_ARID(0) => '0',
      S13_AXI_ARLEN(7 downto 0) => B"00000000",
      S13_AXI_ARLOCK => '0',
      S13_AXI_ARPROT(2 downto 0) => B"000",
      S13_AXI_ARQOS(3 downto 0) => B"0000",
      S13_AXI_ARREADY => NLW_inst_S13_AXI_ARREADY_UNCONNECTED,
      S13_AXI_ARSIZE(2 downto 0) => B"000",
      S13_AXI_ARVALID => '0',
      S13_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_AWBURST(1 downto 0) => B"00",
      S13_AXI_AWCACHE(3 downto 0) => B"0000",
      S13_AXI_AWID(0) => '0',
      S13_AXI_AWLEN(7 downto 0) => B"00000000",
      S13_AXI_AWLOCK => '0',
      S13_AXI_AWPROT(2 downto 0) => B"000",
      S13_AXI_AWQOS(3 downto 0) => B"0000",
      S13_AXI_AWREADY => NLW_inst_S13_AXI_AWREADY_UNCONNECTED,
      S13_AXI_AWSIZE(2 downto 0) => B"000",
      S13_AXI_AWVALID => '0',
      S13_AXI_BID(0) => NLW_inst_S13_AXI_BID_UNCONNECTED(0),
      S13_AXI_BREADY => '0',
      S13_AXI_BRESP(1 downto 0) => NLW_inst_S13_AXI_BRESP_UNCONNECTED(1 downto 0),
      S13_AXI_BVALID => NLW_inst_S13_AXI_BVALID_UNCONNECTED,
      S13_AXI_RDATA(31 downto 0) => NLW_inst_S13_AXI_RDATA_UNCONNECTED(31 downto 0),
      S13_AXI_RID(0) => NLW_inst_S13_AXI_RID_UNCONNECTED(0),
      S13_AXI_RLAST => NLW_inst_S13_AXI_RLAST_UNCONNECTED,
      S13_AXI_RREADY => '0',
      S13_AXI_RRESP(1 downto 0) => NLW_inst_S13_AXI_RRESP_UNCONNECTED(1 downto 0),
      S13_AXI_RVALID => NLW_inst_S13_AXI_RVALID_UNCONNECTED,
      S13_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_WLAST => '0',
      S13_AXI_WREADY => NLW_inst_S13_AXI_WREADY_UNCONNECTED,
      S13_AXI_WSTRB(3 downto 0) => B"0000",
      S13_AXI_WVALID => '0',
      S14_AXI_ACLK => '0',
      S14_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_ARBURST(1 downto 0) => B"00",
      S14_AXI_ARCACHE(3 downto 0) => B"0000",
      S14_AXI_ARESET_OUT_N => NLW_inst_S14_AXI_ARESET_OUT_N_UNCONNECTED,
      S14_AXI_ARID(0) => '0',
      S14_AXI_ARLEN(7 downto 0) => B"00000000",
      S14_AXI_ARLOCK => '0',
      S14_AXI_ARPROT(2 downto 0) => B"000",
      S14_AXI_ARQOS(3 downto 0) => B"0000",
      S14_AXI_ARREADY => NLW_inst_S14_AXI_ARREADY_UNCONNECTED,
      S14_AXI_ARSIZE(2 downto 0) => B"000",
      S14_AXI_ARVALID => '0',
      S14_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_AWBURST(1 downto 0) => B"00",
      S14_AXI_AWCACHE(3 downto 0) => B"0000",
      S14_AXI_AWID(0) => '0',
      S14_AXI_AWLEN(7 downto 0) => B"00000000",
      S14_AXI_AWLOCK => '0',
      S14_AXI_AWPROT(2 downto 0) => B"000",
      S14_AXI_AWQOS(3 downto 0) => B"0000",
      S14_AXI_AWREADY => NLW_inst_S14_AXI_AWREADY_UNCONNECTED,
      S14_AXI_AWSIZE(2 downto 0) => B"000",
      S14_AXI_AWVALID => '0',
      S14_AXI_BID(0) => NLW_inst_S14_AXI_BID_UNCONNECTED(0),
      S14_AXI_BREADY => '0',
      S14_AXI_BRESP(1 downto 0) => NLW_inst_S14_AXI_BRESP_UNCONNECTED(1 downto 0),
      S14_AXI_BVALID => NLW_inst_S14_AXI_BVALID_UNCONNECTED,
      S14_AXI_RDATA(31 downto 0) => NLW_inst_S14_AXI_RDATA_UNCONNECTED(31 downto 0),
      S14_AXI_RID(0) => NLW_inst_S14_AXI_RID_UNCONNECTED(0),
      S14_AXI_RLAST => NLW_inst_S14_AXI_RLAST_UNCONNECTED,
      S14_AXI_RREADY => '0',
      S14_AXI_RRESP(1 downto 0) => NLW_inst_S14_AXI_RRESP_UNCONNECTED(1 downto 0),
      S14_AXI_RVALID => NLW_inst_S14_AXI_RVALID_UNCONNECTED,
      S14_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_WLAST => '0',
      S14_AXI_WREADY => NLW_inst_S14_AXI_WREADY_UNCONNECTED,
      S14_AXI_WSTRB(3 downto 0) => B"0000",
      S14_AXI_WVALID => '0',
      S15_AXI_ACLK => '0',
      S15_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_ARBURST(1 downto 0) => B"00",
      S15_AXI_ARCACHE(3 downto 0) => B"0000",
      S15_AXI_ARESET_OUT_N => NLW_inst_S15_AXI_ARESET_OUT_N_UNCONNECTED,
      S15_AXI_ARID(0) => '0',
      S15_AXI_ARLEN(7 downto 0) => B"00000000",
      S15_AXI_ARLOCK => '0',
      S15_AXI_ARPROT(2 downto 0) => B"000",
      S15_AXI_ARQOS(3 downto 0) => B"0000",
      S15_AXI_ARREADY => NLW_inst_S15_AXI_ARREADY_UNCONNECTED,
      S15_AXI_ARSIZE(2 downto 0) => B"000",
      S15_AXI_ARVALID => '0',
      S15_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_AWBURST(1 downto 0) => B"00",
      S15_AXI_AWCACHE(3 downto 0) => B"0000",
      S15_AXI_AWID(0) => '0',
      S15_AXI_AWLEN(7 downto 0) => B"00000000",
      S15_AXI_AWLOCK => '0',
      S15_AXI_AWPROT(2 downto 0) => B"000",
      S15_AXI_AWQOS(3 downto 0) => B"0000",
      S15_AXI_AWREADY => NLW_inst_S15_AXI_AWREADY_UNCONNECTED,
      S15_AXI_AWSIZE(2 downto 0) => B"000",
      S15_AXI_AWVALID => '0',
      S15_AXI_BID(0) => NLW_inst_S15_AXI_BID_UNCONNECTED(0),
      S15_AXI_BREADY => '0',
      S15_AXI_BRESP(1 downto 0) => NLW_inst_S15_AXI_BRESP_UNCONNECTED(1 downto 0),
      S15_AXI_BVALID => NLW_inst_S15_AXI_BVALID_UNCONNECTED,
      S15_AXI_RDATA(31 downto 0) => NLW_inst_S15_AXI_RDATA_UNCONNECTED(31 downto 0),
      S15_AXI_RID(0) => NLW_inst_S15_AXI_RID_UNCONNECTED(0),
      S15_AXI_RLAST => NLW_inst_S15_AXI_RLAST_UNCONNECTED,
      S15_AXI_RREADY => '0',
      S15_AXI_RRESP(1 downto 0) => NLW_inst_S15_AXI_RRESP_UNCONNECTED(1 downto 0),
      S15_AXI_RVALID => NLW_inst_S15_AXI_RVALID_UNCONNECTED,
      S15_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_WLAST => '0',
      S15_AXI_WREADY => NLW_inst_S15_AXI_WREADY_UNCONNECTED,
      S15_AXI_WSTRB(3 downto 0) => B"0000",
      S15_AXI_WVALID => '0'
    );
end STRUCTURE;
