{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477822563842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477822563848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 06:16:03 2016 " "Processing started: Sun Oct 30 06:16:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477822563848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477822563848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6p3 -c Lab6p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6p3 -c Lab6p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477822563848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1477822564451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477822564452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Lab6p3.v(10) " "Verilog HDL Declaration information at Lab6p3.v(10): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1477822578453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Lab6p3.v(11) " "Verilog HDL Declaration information at Lab6p3.v(11): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1477822578453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Lab6p3.v(12) " "Verilog HDL Declaration information at Lab6p3.v(12): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1477822578453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Lab6p3.v(13) " "Verilog HDL Declaration information at Lab6p3.v(13): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1477822578453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Lab6p3.v(14) " "Verilog HDL Declaration information at Lab6p3.v(14): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1477822578453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Lab6p3.v(15) " "Verilog HDL Declaration information at Lab6p3.v(15): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1477822578453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6p3.v 8 8 " "Found 8 design units, including 8 entities, in source file lab6p3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6p3 " "Found entity 1: Lab6p3" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477822578456 ""} { "Info" "ISGN_ENTITY_NAME" "2 dividerControl " "Found entity 2: dividerControl" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477822578456 ""} { "Info" "ISGN_ENTITY_NAME" "3 terminator " "Found entity 3: terminator" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477822578456 ""} { "Info" "ISGN_ENTITY_NAME" "4 data_path " "Found entity 4: data_path" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477822578456 ""} { "Info" "ISGN_ENTITY_NAME" "5 Shift_reg " "Found entity 5: Shift_reg" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477822578456 ""} { "Info" "ISGN_ENTITY_NAME" "6 aluAddSub " "Found entity 6: aluAddSub" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477822578456 ""} { "Info" "ISGN_ENTITY_NAME" "7 divisor " "Found entity 7: divisor" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477822578456 ""} { "Info" "ISGN_ENTITY_NAME" "8 hex_decoder " "Found entity 8: hex_decoder" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477822578456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477822578456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6p3 " "Elaborating entity \"Lab6p3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477822578493 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] Lab6p3.v(9) " "Output port \"LEDR\[9..4\]\" at Lab6p3.v(9) has no driver" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1477822578495 "|Lab6p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividerControl dividerControl:control " "Elaborating entity \"dividerControl\" for hierarchy \"dividerControl:control\"" {  } { { "Lab6p3.v" "control" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477822578509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:path " "Elaborating entity \"data_path\" for hierarchy \"data_path:path\"" {  } { { "Lab6p3.v" "path" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477822578523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluAddSub data_path:path\|aluAddSub:alu " "Elaborating entity \"aluAddSub\" for hierarchy \"data_path:path\|aluAddSub:alu\"" {  } { { "Lab6p3.v" "alu" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477822578534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_reg data_path:path\|Shift_reg:shiftreg " "Elaborating entity \"Shift_reg\" for hierarchy \"data_path:path\|Shift_reg:shiftreg\"" {  } { { "Lab6p3.v" "shiftreg" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477822578545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor data_path:path\|divisor:idkwhattonamethis " "Elaborating entity \"divisor\" for hierarchy \"data_path:path\|divisor:idkwhattonamethis\"" {  } { { "Lab6p3.v" "idkwhattonamethis" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477822578581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "terminator terminator:term " "Elaborating entity \"terminator\" for hierarchy \"terminator:term\"" {  } { { "Lab6p3.v" "term" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477822578608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hex0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hex0\"" {  } { { "Lab6p3.v" "hex0" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477822578620 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1477822579345 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477822579384 "|Lab6p3|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1477822579384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477822579513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477822579823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Dev/FPGA/Project/Lab6/Part3/output_files/Lab6p3.map.smsg " "Generated suppressed messages file C:/Dev/FPGA/Project/Lab6/Part3/output_files/Lab6p3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477822579857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477822580033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477822580033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477822580161 "|Lab6p3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477822580161 "|Lab6p3|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477822580161 "|Lab6p3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Lab6p3.v" "" { Text "C:/Dev/FPGA/Project/Lab6/Part3/Lab6p3.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477822580161 "|Lab6p3|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477822580161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477822580162 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477822580162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477822580162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477822580162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477822580208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 30 06:16:20 2016 " "Processing ended: Sun Oct 30 06:16:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477822580208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477822580208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477822580208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477822580208 ""}
