//`include "src/inst_mem.v"
module IFU (
    input wire clock,
    input wire reset,
    
    // Control signals
    input wire pc_src,              // 0: PC+4 (sequential), 1: target_pc (branch/jump)
    input wire stall,               // 1: giá»¯ nguyÃªn PC (pipeline stall)
    
    // Branch/Jump target address
    input wire [31:0] target_pc,    // Ä?á»‹a chá»‰ nháº£y Ä‘áº¿n
    
    // Outputs
    output reg [31:0] PC_out,       // Current PC
    output wire [31:0] Instruction_Code  // Instruction Ä‘Æ°á»£c fetch
);

    // ========================================================================
    // Program Counter Register
    // ========================================================================
    reg [31:0] PC;
    
    // ========================================================================
    // Next PC Calculation
    // ========================================================================
    wire [31:0] next_pc;
    
    // Logic tÃ­nh next_pc:
    // - Náº¿u stall=1: giá»¯ nguyÃªn PC
    // - Náº¿u pc_src=1: nháº£y Ä‘áº¿n target_pc (branch/jump)
    // - Náº¿u pc_src=0: PC + 4 (sequential)
    assign next_pc = stall ? PC : 
                     pc_src ? target_pc : 
                     PC + 32'd4;
    
    // ========================================================================
    // Program Counter Update
    // ========================================================================
    always @(posedge clock or posedge reset) begin
        if (reset) begin
            PC <= 32'h00000000;     // Reset PC vá»? Ä‘á»‹a chá»‰ 0x00000000
        end
        else begin
            PC <= next_pc;          // Cáº­p nháº­t PC
        end
    end
    
    // ========================================================================
    // Output Current PC
    // ========================================================================
    always @(*) begin
        PC_out = PC;
    end
    
    // ========================================================================
    // Instruction Memory (FIXED: Added reset signal)
    // ========================================================================
    inst_mem inst_memory (
        .PC({PC[31:2],2'b00}),       // Ä?á»‹a chá»‰ word (chia 4, bá»? 2 bit tháº¥p)
        .reset(reset),               // ADDED: Reset signal
        .Instruction_Code(Instruction_Code)
    );

endmodule


