

================================================================
== Vitis HLS Report for 'simulatedAnnealingTop_Pipeline_3'
================================================================
* Date:           Tue Mar 19 21:35:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  2.281 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      403|      403|  1.259 us|  1.259 us|  403|  403|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      401|      401|         3|          1|          1|   400|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      207|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|      294|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      294|      302|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_57_fu_159_p2                |         +|   0|  0|  16|           9|           1|
    |next_mul15_fu_234_p2              |         +|   0|  0|  26|          19|          10|
    |next_urem17_fu_200_p2             |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state2     |       and|   0|  0|   2|           1|           1|
    |empty_59_fu_206_p2                |      icmp|   0|  0|  11|           9|           7|
    |empty_66_fu_169_p2                |      icmp|   0|  0|   9|           4|           1|
    |exitcond15_fu_153_p2              |      icmp|   0|  0|  11|           9|           8|
    |idx_urem18_fu_212_p3              |    select|   0|  0|   9|           1|           9|
    |mask27_fu_282_p2                  |       shl|   0|  0|   9|           1|           4|
    |n_l_V_d0                          |       shl|   0|  0|  92|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 207|          97|          78|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_58_phi_fu_120_p4  |  14|          3|  128|        384|
    |ap_sig_allocacmp_loop_index3_load  |   9|          2|    9|         18|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |loop_index3_fu_90                  |   9|          2|    9|         18|
    |n_l_V_we0                          |   9|          2|    4|          8|
    |phi_mul14_fu_82                    |   9|          2|   19|         38|
    |phi_urem16_fu_78                   |   9|          2|    9|         18|
    |shiftreg12_fu_86                   |   9|          2|  120|        240|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  95|         21|  301|        730|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |empty_66_reg_341                  |    1|   0|    1|          0|
    |empty_66_reg_341_pp0_iter1_reg    |    1|   0|    1|          0|
    |exitcond15_reg_337                |    1|   0|    1|          0|
    |exitcond15_reg_337_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem_addr_read_reg_345            |  128|   0|  128|          0|
    |loop_index3_fu_90                 |    9|   0|    9|          0|
    |phi_mul14_fu_82                   |   19|   0|   19|          0|
    |phi_urem16_fu_78                  |    9|   0|    9|          0|
    |shiftreg12_fu_86                  |  120|   0|  120|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  294|   0|  294|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  simulatedAnnealingTop_Pipeline_3|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  128|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   16|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  128|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                              gmem|       pointer|
|sext_ln26            |   in|   60|     ap_none|                         sext_ln26|        scalar|
|n_l_V_address0       |  out|    7|   ap_memory|                             n_l_V|         array|
|n_l_V_ce0            |  out|    1|   ap_memory|                             n_l_V|         array|
|n_l_V_we0            |  out|    4|   ap_memory|                             n_l_V|         array|
|n_l_V_d0             |  out|   32|   ap_memory|                             n_l_V|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

