============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     huagao
   Run Date =   Thu Oct 24 15:03:06 2024

   Run on =     DESKTOP-IGJ7T4Q
============================================================
RUN-1002 : start command "open_project pcie_scan.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/src/sys_ctrl.v
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in ../../../../src/sgdma_ip/src/sys_ctrl.v(1)
HDL-1007 : back to file '../../../../src/sgdma_ip/src/sys_ctrl.v' in ../../../../src/sgdma_ip/src/sys_ctrl.v(1)
HDL-1007 : analyze verilog file ../../../../src/scan/ADConfig.v
HDL-1007 : analyze verilog file ../../../../src/scan/CISOUT.v
HDL-1007 : analyze verilog file ../../../../src/scan/DRAM_reverse.v
HDL-1007 : undeclared symbol 'tlast_dpi', assumed default net type 'wire' in ../../../../src/scan/DRAM_reverse.v(274)
HDL-1007 : analyze VHDL file ../../../../src/scan/SYNC_ASYNC_RST.vhd
HDL-1007 : analyze entity sync_async_rst in ../../../../src/scan/SYNC_ASYNC_RST.vhd(32)
HDL-1007 : analyze architecture behavior in ../../../../src/scan/SYNC_ASYNC_RST.vhd(38)
HDL-1007 : analyze verilog file ../../../../src/scan/WRADDATA.v
HDL-1007 : analyze verilog file ../../../../src/scan/al_ip/DPRAM.v
HDL-1007 : analyze verilog file ../../../../src/scan/al_ip/fifo_generator_0.v
HDL-1007 : analyze verilog file ../../../../src/scan/al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../../src/scan/al_ip/pll.v(124)
HDL-1007 : analyze verilog file ../../../../src/scan/al_ip/pll2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../../src/scan/al_ip/pll2.v(94)
HDL-1007 : analyze verilog file ../../../../src/scan/al_ip/pll3.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../../src/scan/al_ip/pll3.v(94)
HDL-1007 : analyze verilog file ../../../../src/scan/cis_exposure.v
HDL-1007 : analyze verilog file ../../../../src/scan/down_clocking_even.v
HDL-1007 : undeclared symbol 'iborrow', assumed default net type 'wire' in ../../../../src/scan/down_clocking_even.v(18)
HDL-1007 : analyze verilog file ../../../../src/scan/down_clocking_odd.v
HDL-1007 : analyze verilog file ../../../../src/scan/gen_sp.v
HDL-1007 : analyze verilog file ../../../../src/scan/glitch_filter.v
HDL-1007 : analyze verilog file ../../../../src/scan/localbus/CRC4_D16.v
HDL-1007 : analyze verilog file ../../../../src/scan/localbus/local_bus_slve_cis.v
HDL-1007 : analyze verilog file ../../../../src/scan/localbus/uart_2dsp_36mhz.v
HDL-1007 : analyze verilog file ../../../../src/scan/localbus/ubus_top.v
HDL-1007 : undeclared symbol 'uart_crc_error_n', assumed default net type 'wire' in ../../../../src/scan/localbus/ubus_top.v(58)
HDL-1007 : undeclared symbol 'ubus_identify', assumed default net type 'wire' in ../../../../src/scan/localbus/ubus_top.v(59)
HDL-1007 : analyze verilog file ../../../../src/scan/lvds_tx.v
HDL-1007 : analyze verilog file ../../../../src/scan/minus_one.v
HDL-1007 : analyze verilog file ../../../../src/scan/op.v
HDL-1007 : analyze verilog file ../../../../src/scan/pwm.v
HDL-1007 : analyze verilog file ../../../../src/scan/python.v
HDL-1007 : undeclared symbol 'clk_ADC_config', assumed default net type 'wire' in ../../../../src/scan/python.v(565)
HDL-1007 : undeclared symbol 'debug', assumed default net type 'wire' in ../../../../src/scan/python.v(568)
HDL-1007 : undeclared symbol 'reset_n', assumed default net type 'wire' in ../../../../src/scan/python.v(582)
HDL-1007 : undeclared symbol 'sys_rst_done', assumed default net type 'wire' in ../../../../src/scan/python.v(595)
HDL-1007 : undeclared symbol 'Extri', assumed default net type 'wire' in ../../../../src/scan/python.v(613)
HDL-1007 : undeclared symbol 'trigerInner1', assumed default net type 'wire' in ../../../../src/scan/python.v(659)
HDL-1007 : undeclared symbol 'trigerInner2', assumed default net type 'wire' in ../../../../src/scan/python.v(660)
HDL-1007 : undeclared symbol 'led_start', assumed default net type 'wire' in ../../../../src/scan/python.v(755)
HDL-1007 : undeclared symbol 'led_stop', assumed default net type 'wire' in ../../../../src/scan/python.v(756)
HDL-1007 : undeclared symbol 'ledr1', assumed default net type 'wire' in ../../../../src/scan/python.v(892)
HDL-1007 : undeclared symbol 'ledg1', assumed default net type 'wire' in ../../../../src/scan/python.v(893)
HDL-1007 : undeclared symbol 'ledb1', assumed default net type 'wire' in ../../../../src/scan/python.v(894)
HDL-1007 : undeclared symbol 'ledr2', assumed default net type 'wire' in ../../../../src/scan/python.v(911)
HDL-1007 : undeclared symbol 'ledg2', assumed default net type 'wire' in ../../../../src/scan/python.v(912)
HDL-1007 : undeclared symbol 'ledb2', assumed default net type 'wire' in ../../../../src/scan/python.v(913)
HDL-1007 : undeclared symbol 'ad_sck1', assumed default net type 'wire' in ../../../../src/scan/python.v(991)
HDL-1007 : undeclared symbol 'ad_sen1', assumed default net type 'wire' in ../../../../src/scan/python.v(992)
HDL-1007 : undeclared symbol 'ad_sck2', assumed default net type 'wire' in ../../../../src/scan/python.v(1012)
HDL-1007 : undeclared symbol 'ad_sen2', assumed default net type 'wire' in ../../../../src/scan/python.v(1013)
HDL-1007 : undeclared symbol 'rden3', assumed default net type 'wire' in ../../../../src/scan/python.v(1193)
HDL-1007 : undeclared symbol 'rden3b', assumed default net type 'wire' in ../../../../src/scan/python.v(1194)
HDL-1007 : undeclared symbol 'rden4', assumed default net type 'wire' in ../../../../src/scan/python.v(1195)
HDL-1007 : undeclared symbol 'rden4b', assumed default net type 'wire' in ../../../../src/scan/python.v(1196)
HDL-1007 : undeclared symbol 'pos_rden1', assumed default net type 'wire' in ../../../../src/scan/python.v(1467)
HDL-1007 : undeclared symbol 'pos_rden1b', assumed default net type 'wire' in ../../../../src/scan/python.v(1468)
HDL-1007 : analyze verilog file ../../../../src/scan/signal.v
HDL-1007 : analyze verilog file ../../../../src/scan/trigger.v
HDL-1007 : analyze verilog file ../../../../src/scan/xiaodou.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_app/ip/ram512x32.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_app/src/app_tst_ctrl.v
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../sgdma_ip/def/para_def.vh in ../../../../src/sgdma_app/src/app_tst_ctrl.v(1)
HDL-1007 : back to file '../../../../src/sgdma_app/src/app_tst_ctrl.v' in ../../../../src/sgdma_app/src/app_tst_ctrl.v(1)
HDL-1007 : analyze verilog file ../../../../src/sgdma_app/src/cfg_regrw.v
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../sgdma_ip/def/para_def.vh in ../../../../src/sgdma_app/src/cfg_regrw.v(2)
HDL-1007 : back to file '../../../../src/sgdma_app/src/cfg_regrw.v' in ../../../../src/sgdma_app/src/cfg_regrw.v(2)
HDL-1007 : undeclared symbol 'cfg_regrw_run_falling', assumed default net type 'wire' in ../../../../src/sgdma_app/src/cfg_regrw.v(39)
HDL-1007 : analyze verilog file ../../../../src/sgdma_app/src/dma_regrw.v
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../sgdma_ip/def/para_def.vh in ../../../../src/sgdma_app/src/dma_regrw.v(2)
HDL-1007 : back to file '../../../../src/sgdma_app/src/dma_regrw.v' in ../../../../src/sgdma_app/src/dma_regrw.v(2)
HDL-1007 : analyze verilog file ../../../../src/sgdma_app/src/sgdma_app.v
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in ../../../../src/sgdma_app/src/sgdma_app.v(2)
HDL-1007 : back to file '../../../../src/sgdma_app/src/sgdma_app.v' in ../../../../src/sgdma_app/src/sgdma_app.v(2)
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../../tb/def/tlp_fmt_type.vh in ../../../../src/sgdma_app/src/sgdma_app.v(3)
HDL-1007 : back to file '../../../../src/sgdma_app/src/sgdma_app.v' in ../../../../src/sgdma_app/src/sgdma_app.v(3)
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../../tb/def/dt_para.vh in ../../../../src/sgdma_app/src/sgdma_app.v(4)
HDL-1007 : back to file '../../../../src/sgdma_app/src/sgdma_app.v' in ../../../../src/sgdma_app/src/sgdma_app.v(4)
HDL-1007 : undeclared symbol 'usr_c2h0err', assumed default net type 'wire' in ../../../../src/sgdma_app/src/sgdma_app.v(319)
HDL-1007 : analyze verilog file ../../../../src/sgdma_app/src/usr_c2h0r.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_app/src/usr_h2c0w.v
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../sgdma_ip/def/para_def.vh in ../../../../src/sgdma_app/src/usr_h2c0w.v(1)
HDL-1007 : back to file '../../../../src/sgdma_app/src/usr_h2c0w.v' in ../../../../src/sgdma_app/src/usr_h2c0w.v(1)
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../../tb/def/tlp_fmt_type.vh in ../../../../src/sgdma_app/src/usr_h2c0w.v(2)
HDL-1007 : back to file '../../../../src/sgdma_app/src/usr_h2c0w.v' in ../../../../src/sgdma_app/src/usr_h2c0w.v(2)
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../../tb/def/dt_para.vh in ../../../../src/sgdma_app/src/usr_h2c0w.v(3)
HDL-1007 : back to file '../../../../src/sgdma_app/src/usr_h2c0w.v' in ../../../../src/sgdma_app/src/usr_h2c0w.v(3)
HDL-1007 : undeclared symbol 'h2c_fm_odt', assumed default net type 'wire' in ../../../../src/sgdma_app/src/usr_h2c0w.v(104)
HDL-1007 : analyze verilog file ../../../../src/sgdma_app/src/usr_lp0rw.v
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../sgdma_ip/def/para_def.vh in ../../../../src/sgdma_app/src/usr_lp0rw.v(1)
HDL-1007 : back to file '../../../../src/sgdma_app/src/usr_lp0rw.v' in ../../../../src/sgdma_app/src/usr_lp0rw.v(1)
HDL-1007 : analyze verilog file ../../../../src/sgdma_app/src/usr_regrw.v
HDL-1007 : analyze included file ../../../../src/sgdma_app/src/../../sgdma_ip/def/para_def.vh in ../../../../src/sgdma_app/src/usr_regrw.v(2)
HDL-1007 : back to file '../../../../src/sgdma_app/src/usr_regrw.v' in ../../../../src/sgdma_app/src/usr_regrw.v(2)
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/def/pcie_brup_def.vh
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/dram32x13.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/pcie_cfg_rom.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/pcie_ep_core.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/ram512x128.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/ram512x27.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/safifo512x128.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/sfifo512x128.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/sfifo512x16.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/sfifo512x64.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../../src/sgdma_ip/ip/sys_pll.v(75)
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/src/ep_dbi_init_mux.v
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/src/sgdma_ip_all.enc.v
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in ../../../../src/sgdma_ip/src/sgdma_ip_all.enc.v(10)
HDL-1007 : back to file '../../../../src/sgdma_ip/src/sgdma_ip_all.enc.v' in ../../../../src/sgdma_ip/src/sgdma_ip_all.enc.v(10)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(1433)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(1433)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(1850)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(1850)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(2129)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(2129)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(2404)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(2404)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(2505)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(2505)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(2715)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(2715)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(2873)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(2873)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(3321)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(3321)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(3614)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(3614)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(4044)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(4044)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(4222)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(4222)
HDL-1007 : analyze included file ../../../../src/sgdma_ip/src/../def/para_def.vh in encrypted_text(4601)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(4601)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(5277)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(5277)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(5650)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(5650)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(5937)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(5937)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/sgdma_ip/src/../../sgdma_ip/def/para_def.vh in encrypted_text(6393)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(6393)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(7055)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(7055)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(7150)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(7150)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(7394)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(7394)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-5007 WARNING: overwrite current ** '**' in encrypted_text(0)
HDL-1007 : previous definition of design element '**' is here in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(9059)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(9059)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/sgdma_ip/src/../../sgdma_ip/def/para_def.vh in encrypted_text(9446)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(9446)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in encrypted_text(10498)
HDL-1007 : back to file 'encrypted_text' in encrypted_text(10498)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in encrypted_text(0)
HDL-1007 : back to file '../../../../src/sgdma_ip/src/sgdma_ip_all.enc.v' in ../../../../src/sgdma_ip/src/sgdma_ip_all.enc.v(7651)
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/src/sgdma_subsys.v
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in ../../../../src/sgdma_ip/src/sgdma_subsys.v(2)
HDL-1007 : back to file '../../../../src/sgdma_ip/src/sgdma_subsys.v' in ../../../../src/sgdma_ip/src/sgdma_subsys.v(2)
HDL-1007 : undeclared symbol 'core_rst_n', assumed default net type 'wire' in ../../../../src/sgdma_ip/src/sgdma_subsys.v(422)
HDL-1007 : undeclared symbol 'ven_msi_grant', assumed default net type 'wire' in ../../../../src/sgdma_ip/src/sgdma_subsys.v(538)
HDL-1007 : undeclared symbol 'drp_app_dbi_ro_wr_disable', assumed default net type 'wire' in ../../../../src/sgdma_ip/src/sgdma_subsys.v(659)
HDL-1007 : undeclared symbol 'ext_drp_app_dbi_ro_wr_disable', assumed default net type 'wire' in ../../../../src/sgdma_ip/src/sgdma_subsys.v(1092)
HDL-1007 : analyze verilog file ../../../../src/sgdma_ip/src/status_sig.v
HDL-1007 : analyze included file ../../../../src/scan/../../src/sgdma_ip/def/para_def.vh in ../../../../src/sgdma_ip/src/status_sig.v(1)
HDL-1007 : back to file '../../../../src/sgdma_ip/src/status_sig.v' in ../../../../src/sgdma_ip/src/status_sig.v(1)
HDL-1007 : analyze verilog file ../../../../src/top/pcie_scan.v
HDL-1007 : analyze included file ../../../../src/top/../../src/sgdma_ip/def/para_def.vh in ../../../../src/top/pcie_scan.v(1)
HDL-1007 : back to file '../../../../src/top/pcie_scan.v' in ../../../../src/top/pcie_scan.v(1)
HDL-1007 : analyze included file ../../../../src/top/../../tb/def/tlp_fmt_type.vh in ../../../../src/top/pcie_scan.v(2)
HDL-1007 : back to file '../../../../src/top/pcie_scan.v' in ../../../../src/top/pcie_scan.v(2)
HDL-1007 : analyze included file ../../../../src/top/../../tb/def/dt_para.vh in ../../../../src/top/pcie_scan.v(3)
HDL-1007 : back to file '../../../../src/top/pcie_scan.v' in ../../../../src/top/pcie_scan.v(3)
HDL-1007 : analyze verilog file ../../../../src/swith/reg_config.v
HDL-1007 : analyze verilog file ../../../../src/swith/swith.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device ph1_400.db -package PH1A400SFG900 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :           OPTION          |          IO           |   SETTING   
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |        36 IOs         |    gpio    
ARC-1001 :            jtag           |  L10/E10/F10/H10/G10  |  dedicate  
ARC-1001 : ----------------------------------------------------------------
RUN-1003 : finish command "import_device ph1_400.db -package PH1A400SFG900 -speed 2" in  20.767921s wall, 20.453125s user + 0.312500s system = 20.765625s CPU (100.0%)

RUN-1004 : used memory is 1090 MB, reserved memory is 1101 MB, peak memory is 1091 MB
RUN-1002 : start command "import_db ../syn_1/pcie_scan_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
USR-1006 : Generating FPGA-IP Autogen constraints ...
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/pcie_scan_gate.db" in  2.823938s wall, 2.718750s user + 0.109375s system = 2.828125s CPU (100.1%)

RUN-1004 : used memory is 1395 MB, reserved memory is 1416 MB, peak memory is 1402 MB
RUN-1002 : start command "read_sdc ../../constraints/case_ep.sdc"
RUN-1002 : start command "get_ports app_auxclk"
RUN-1002 : start command "create_clock  -period 10 -waveform 0 5 -name aux_clk"
RUN-1102 : create_clock: clock name: aux_clk, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1002 : start command "get_pins u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk"
RUN-1002 : start command "create_clock -name core_clk -period 8 -waveform 0 1 "
RUN-1102 : create_clock: clock name: core_clk, type: 0, period: 8000, rise: 0, fall: 1000.
RUN-1002 : start command "get_pins u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk"
RUN-1002 : start command "get_pins u_sgdma_subsys/u_sys_ctrl/u_sys_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name pll_out_clk -source  -master_clock core_clk -divide_by 1 "
RUN-1002 : start command "get_clocks aux_clk"
RUN-1002 : start command "get_clocks pll_out_clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks pll_out_clk"
RUN-1002 : start command "get_clocks aux_clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks pll_out_clk"
RUN-1002 : start command "set_clock_latency -clock  -max -source -0.11"
USR-1002 : set_clock_latency -help -clock <list> -rise -fall -early -late -max -min -source delay target
RUN-1002 : start command "get_clocks pll_out_clk"
RUN-1002 : start command "set_clock_latency -clock  -min -source -0.03"
USR-1002 : set_clock_latency -help -clock <list> -rise -fall -early -late -max -min -source delay target
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param place fix_hold on"
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |     on     |       off        |   *    
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 6 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model pcie_scan
SYN-1001 : ADC: Instance "u_sgdma_subsys/u_sys_ctrl/u_sys_pll/pll_inst" LOCATION="X0Y160Z0"
SYN-5055 WARNING: The kept net u_sgdma_subsys/m0_axis_h2c_tdata[127] will be merged to another kept net m0_axis_h2c_tdata[127]
SYN-5055 WARNING: The kept net u_sgdma_app/m0_axis_h2c_tdata[127] will be merged to another kept net m0_axis_h2c_tdata[127]
SYN-5055 WARNING: The kept net u_sgdma_subsys/m0_axis_h2c_tdata[126] will be merged to another kept net m0_axis_h2c_tdata[126]
SYN-5055 WARNING: The kept net u_sgdma_app/m0_axis_h2c_tdata[126] will be merged to another kept net m0_axis_h2c_tdata[126]
SYN-5055 WARNING: The kept net u_sgdma_subsys/m0_axis_h2c_tdata[125] will be merged to another kept net m0_axis_h2c_tdata[125]
SYN-5055 WARNING: The kept net u_sgdma_app/m0_axis_h2c_tdata[125] will be merged to another kept net m0_axis_h2c_tdata[125]
SYN-5055 WARNING: The kept net u_sgdma_subsys/m0_axis_h2c_tdata[124] will be merged to another kept net m0_axis_h2c_tdata[124]
SYN-5055 WARNING: The kept net u_sgdma_app/m0_axis_h2c_tdata[124] will be merged to another kept net m0_axis_h2c_tdata[124]
SYN-5055 WARNING: The kept net u_sgdma_subsys/m0_axis_h2c_tdata[123] will be merged to another kept net m0_axis_h2c_tdata[123]
SYN-5055 WARNING: The kept net u_sgdma_app/m0_axis_h2c_tdata[123] will be merged to another kept net m0_axis_h2c_tdata[123]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 22595/109 useful/useless nets, 18172/1 useful/useless insts
RUN-1002 : start command "phys_opt -lut_merge"
OPT-1001 : Start remap optimization ...
RUN-1002 : start command "start_timer -report"
USR-1006 : Generating FPGA-IP Autogen constraints ...
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 96027, tnet num: 22573, tinst num: 18170, tnode num: 119138, tedge num: 152164.
TMR-2508 : Levelizing timing graph completed, there are 133 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.705194s wall, 1.656250s user + 0.062500s system = 1.718750s CPU (100.8%)

RUN-1004 : used memory is 1541 MB, reserved memory is 1567 MB, peak memory is 1541 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 22573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.396 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_bad_dllp_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.322 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_bad_dllp_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.635 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_bad_dllp_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.49 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_bad_dllp_err_sts} ].
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.388 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_bad_tlp_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.313 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_bad_tlp_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.615 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_bad_tlp_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.474 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_bad_tlp_err_sts} ].
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.387 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_corrected_internal_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.315 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_corrected_internal_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.615 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_corrected_internal_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.48 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_corrected_internal_err_sts} ].
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.379 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_dl_protocol_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.317 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_dl_protocol_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.651 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_dl_protocol_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.523 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_dl_protocol_err_sts} ].
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.371 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_ecrc_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.311 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_ecrc_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.615 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_ecrc_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.496 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_ecrc_err_sts} ].
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.372 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_mlf_tlp_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.304 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_mlf_tlp_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.63 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_mlf_tlp_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.491 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_mlf_tlp_err_sts} ].
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.382 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_rcvr_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.317 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_rcvr_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.636 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_rcvr_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.51 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_rcvr_err_sts} ].
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.365 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_rcvr_overflow_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.304 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_rcvr_overflow_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.606 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_rcvr_overflow_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.486 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_rcvr_overflow_err_sts} ].
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.398 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_replay_number_rollover_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.332 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_replay_number_rollover_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.655 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_replay_number_rollover_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.525 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_replay_number_rollover_err_sts} ].
TMR-6513 WARNING: No path found for constraint(s):  set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -max 0.399 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_replay_timer_timeout_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -fast -min 0.317 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_replay_timer_timeout_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -max 0.655 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_replay_timer_timeout_err_sts} ], set_input_delay -clock [ get_clocks {core_clk} ] -reference_pin [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.core_clk} ] -slow -min 0.502 [ get_pins {u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.cfg_replay_timer_timeout_err_sts} ].
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.955832s wall, 2.890625s user + 0.078125s system = 2.968750s CPU (100.4%)

OPT-0007 : Start: WNS -1047 TNS -57327 NUM_FEPS 153
OPT-1001 : RemapOpt: identify 28 lut pair candidates and remap 28 pairs successfully
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 95958, tnet num: 22545, tinst num: 18141, tnode num: 119069, tedge num: 152084.
TMR-2508 : Levelizing timing graph completed, there are 133 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.956359s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (99.8%)

RUN-1004 : used memory is 1590 MB, reserved memory is 1649 MB, peak memory is 1774 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 22545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  3.215435s wall, 3.203125s user + 0.015625s system = 3.218750s CPU (100.1%)

OPT-1001 : End remap optimization;  5.107021s wall, 5.000000s user + 0.109375s system = 5.109375s CPU (100.0%)

OPT-1001 : End physical optimization;  8.623040s wall, 8.500000s user + 0.125000s system = 8.625000s CPU (100.0%)

RUN-1003 : finish command "phys_opt -lut_merge" in  8.623191s wall, 8.500000s user + 0.125000s system = 8.625000s CPU (100.0%)

RUN-1004 : used memory is 1607 MB, reserved memory is 1659 MB, peak memory is 1774 MB
PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 103596, tnet num: 26364, tinst num: 21960, tnode num: 126707, tedge num: 156789.
TMR-2508 : Levelizing timing graph completed, there are 133 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.681007s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (100.4%)

RUN-1004 : used memory is 1616 MB, reserved memory is 1667 MB, peak memory is 1774 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 26364 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net app_auxclk_dup_1, connecting to GCLK u_sgdma_subsys/app_auxclk_bufg
PHY-1004 : User specified global clock net u_sgdma_subsys/u_ep_core/app_auxclk, connecting to GCLK u_sgdma_subsys/app_auxclk_bufg
PHY-1001 : Tag ctrl-gclk instance u_sgdma_subsys/app_auxclk_bufg.
PHY-1004 : User specified global clock net u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst[0], connecting to GCLK u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_crst
PHY-1004 : User specified global clock net u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318, connecting to GCLK u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_crst
PHY-1001 : Tag ctrl-gclk instance u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_crst.
PHY-1004 : User specified global clock net u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst[0], connecting to GCLK u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_hrst
PHY-1004 : User specified global clock net u_sgdma_subsys/u_sgdma_ip/h2c0_rst, connecting to GCLK u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_hrst
PHY-1001 : Tag ctrl-gclk instance u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_hrst.
PHY-1004 : User specified global clock net u_sgdma_subsys/u_sys_ctrl/core_clk_r, connecting to GCLK u_sgdma_subsys/u_sys_ctrl/u_bufg_clk
PHY-1004 : User specified global clock net u_reg_config/usr_clk, connecting to GCLK u_sgdma_subsys/u_sys_ctrl/u_bufg_clk
PHY-1004 : User specified global clock net u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2, connecting to GCLK u_sgdma_subsys/u_sys_ctrl/u_bufg_rstn
PHY-1004 : User specified global clock net u_sgdma_subsys/u_sgdma_ip/core_rst_n, connecting to GCLK u_sgdma_subsys/u_sys_ctrl/u_bufg_rstn
PHY-1001 : Tag ctrl-gclk instance u_sgdma_subsys/u_sys_ctrl/u_bufg_rstn.
PHY-1004 : User specified global clock net u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_buf, connecting to GCLK u_sgdma_subsys/u_sys_ctrl/u_sys_pll/bufg_feedback
PHY-1004 : User specified global clock net u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out, connecting to GCLK u_sgdma_subsys/u_sys_ctrl/u_sys_pll/bufg_feedback
PHY-1004 : User specified global clock net uut/u_pll/clk0_buf, connecting to GCLK uut/u_pll/bufg_feedback
PHY-1004 : User specified global clock net uut/u_pll/clk0_out, connecting to GCLK uut/u_pll/bufg_feedback
PHY-1004 : User specified global clock net uut/u_pll3/clk0_buf, connecting to GCLK uut/u_pll3/bufg_feedback
PHY-1004 : User specified global clock net uut/I_3_5pclk, connecting to GCLK uut/u_pll3/bufg_feedback
PHY-1004 : User specified global clock net uut/u_ubus_top/u_pll2/clk0_buf, connecting to GCLK uut/u_ubus_top/u_pll2/bufg_feedback
PHY-1004 : User specified global clock net uut/u_ubus_top/u_pll2/clk0_out, connecting to GCLK uut/u_ubus_top/u_pll2/bufg_feedback
PHY-1016 : User specified PLL reference clock net u_sgdma_subsys/u_sys_ctrl/core_clk
PHY-1007 : Generated global clock net uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk with 591 clock fanouts
PHY-1007 : Generated global clock net cisclk6_dup_1 with 385 clock fanouts
PHY-1007 : Generated global clock net uut/WRADDATA/clk with 176 clock fanouts
PHY-1007 : Generated global clock net uut/uADConfig1/clk_sck with 72 clock fanouts
PHY-1007 : Generated global clock net u_sgdma_subsys/u_sys_ctrl/aux_clk with 51 clock fanouts
PHY-1007 : Generated global clock net mclk2_dup_1 with 2 clock fanouts
PHY-1007 : Generated global clock net vsmp2_dup_1 with 0 clock fanouts
PHY-1011 : Create GCLK instance on global clock net cisclk6_dup_1
PHY-1011 : Create GCLK instance on global clock net mclk2_dup_1
PHY-1011 : Create GCLK instance on global clock net u_sgdma_subsys/u_sys_ctrl/aux_clk
PHY-1011 : Create GCLK instance on global clock net uut/WRADDATA/clk
PHY-1011 : Create GCLK instance on global clock net uut/uADConfig1/clk_sck
PHY-1011 : Create GCLK instance on global clock net uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk
PHY-1011 : Create GCLK instance on global clock net vsmp2_dup_1
PHY-1009 : Tag global clock net app_auxclk_dup_1
PHY-1009 : Tag global clock net u_reg_config/usr_clk
PHY-1009 : Tag global clock net u_sgdma_subsys/u_ep_core/app_auxclk
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sgdma_ip/core_rst_n
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sgdma_ip/h2c0_rst
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst[0]
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst[0]
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sys_ctrl/core_clk_r
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_buf
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out
PHY-1009 : Tag global clock net uut/I_3_5pclk
PHY-1009 : Tag global clock net uut/u_pll/clk0_buf
PHY-1009 : Tag global clock net uut/u_pll/clk0_out
PHY-1009 : Tag global clock net uut/u_pll3/clk0_buf
PHY-1009 : Tag global clock net uut/u_ubus_top/u_pll2/clk0_buf
PHY-1009 : Tag global clock net uut/u_ubus_top/u_pll2/clk0_out
PHY-1009 : Tag global clock net cisclk6_dup_1
PHY-1009 : Tag global clock net cisclk6_syn_3
PHY-1009 : Tag global clock net mclk2_dup_1
PHY-1009 : Tag global clock net mclk2_syn_3
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sys_ctrl/aux_clk
PHY-1009 : Tag global clock net u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2
PHY-1009 : Tag global clock net uut/WRADDATA/clk
PHY-1009 : Tag global clock net uut/WRADDATA/clk_syn_1
PHY-1009 : Tag global clock net uut/uADConfig1/clk_sck
PHY-1009 : Tag global clock net uut/uADConfig1/clk_sck_syn_1
PHY-1009 : Tag global clock net uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk
PHY-1009 : Tag global clock net uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5
PHY-1009 : Tag global clock net vsmp2_dup_1
PHY-1009 : Tag global clock net vsmp2_syn_3
PHY-1017 : Tag PLL clock net u_sgdma_subsys/u_sys_ctrl/core_clk
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : ---------------------------------------------------------------------------------
RUN-1001 :   Index  |                               Clock GCLK                               
RUN-1001 : ---------------------------------------------------------------------------------
RUN-1001 :     1    |                     cisclk6_dup_1_created_gclkinst                     
RUN-1001 :     2    |                      mclk2_dup_1_created_gclkinst                      
RUN-1001 :     3    |                     u_sgdma_subsys/app_auxclk_bufg                     
RUN-1001 :     4    |           u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_crst           
RUN-1001 :     5    |           u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/u_bufg_hrst           
RUN-1001 :     6    |           u_sgdma_subsys/u_sys_ctrl/aux_clk_created_gclkinst           
RUN-1001 :     7    |                  u_sgdma_subsys/u_sys_ctrl/u_bufg_clk                  
RUN-1001 :     8    |                 u_sgdma_subsys/u_sys_ctrl/u_bufg_rstn                  
RUN-1001 :     9    |           u_sgdma_subsys/u_sys_ctrl/u_sys_pll/bufg_feedback            
RUN-1001 :    10    |                   uut/WRADDATA/clk_created_gclkinst                    
RUN-1001 :    11    |                uut/uADConfig1/clk_sck_created_gclkinst                 
RUN-1001 :    12    |                        uut/u_pll/bufg_feedback                         
RUN-1001 :    13    |                        uut/u_pll3/bufg_feedback                        
RUN-1001 :    14    |  uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_created_gclkinst  
RUN-1001 :    15    |                  uut/u_ubus_top/u_pll2/bufg_feedback                   
RUN-1001 :    16    |                      vsmp2_dup_1_created_gclkinst                      
RUN-1001 : ---------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                      Leading Net                      |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                        |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                     cisclk6_dup_1                     |          1/0/0/0          |                       cisclk6_syn_3                        |         385/0/7/0         
RUN-1001 :     2    |                      mclk2_dup_1                      |          1/0/0/0          |                        mclk2_syn_3                         |          2/0/2/0          
RUN-1001 :     3    |                   app_auxclk_dup_1                    |         621/0/0/0         |            u_sgdma_subsys/u_ep_core/app_auxclk             |          0/1/0/0          
RUN-1001 :     3    |            uut/u_cis_exposure2/g_times[4]             |        1/266/0/15         |            u_sgdma_subsys/u_ep_core/app_auxclk             |          0/1/0/0          
RUN-1001 :     4    |   u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst[0]   |         1/18/0/0          |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_s...  |         0/816/0/0         
RUN-1001 :     5    |   u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst[0]   |         1/18/0/0          |             u_sgdma_subsys/u_sgdma_ip/h2c0_rst             |         0/515/0/0         
RUN-1001 :     6    |           u_sgdma_subsys/u_sys_ctrl/aux_clk           |          1/0/0/0          |          u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2           |         51/0/0/0          
RUN-1001 :     7    |         u_sgdma_subsys/u_sys_ctrl/core_clk_r          |          1/0/0/0          |                    u_reg_config/usr_clk                    |        5373/0/0/0         
RUN-1001 :     8    |        u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2        |          1/0/0/0          |            u_sgdma_subsys/u_sgdma_ip/core_rst_n            |        0/3893/0/0         
RUN-1001 :     9    |     u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_buf      |          1/0/0/0          |        u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out        |          1/0/0/0          
RUN-1001 :    10    |                   uut/WRADDATA/clk                    |          1/0/0/0          |                   uut/WRADDATA/clk_syn_1                   |         176/0/0/0         
RUN-1001 :    11    |                uut/uADConfig1/clk_sck                 |          1/0/0/0          |                uut/uADConfig1/clk_sck_syn_1                |         72/1/0/0          
RUN-1001 :    12    |                  uut/u_pll/clk0_buf                   |          1/0/0/0          |                     uut/u_pll/clk0_out                     |          1/0/0/0          
RUN-1001 :    13    |                  uut/u_pll3/clk0_buf                  |          1/0/0/0          |                       uut/I_3_5pclk                        |          1/0/0/0          
RUN-1001 :    14    |  uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk  |          1/0/0/0          |  uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_s...  |         591/0/0/0         
RUN-1001 :    15    |            uut/u_ubus_top/u_pll2/clk0_buf             |          1/0/0/0          |               uut/u_ubus_top/u_pll2/clk0_out               |          1/0/0/0          
RUN-1001 :    16    |                      vsmp2_dup_1                      |          1/0/0/0          |                        vsmp2_syn_3                         |          0/0/2/0          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model pcie_scan.
RUN-1001 : There are total 21969 instances
RUN-0007 : 7967 luts, 7190 seqs, 16 mslices, 2550 lslices, 87 pads(hr:74 hp:13), 33 brams, 0 dsps
RUN-1001 : There are total 26393 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 219 nets with only 1 pin.
RUN-1001 : 19340 nets have 2 pins
RUN-1001 : 4942 nets have [3 - 5] pins
RUN-1001 : 1107 nets have [6 - 10] pins
RUN-1001 : 536 nets have [11 - 20] pins
RUN-1001 : 183 nets have [21 - 99] pins
RUN-1001 : 65 nets have 100+ pins
PHY-1001 : Start to check user instance location assignments; please refer to ADC constraint.
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     619     
RUN-1001 :   No   |  No   |  Yes  |    3838     
RUN-1001 :   No   |  Yes  |  No   |     502     
RUN-1001 :   Yes  |  No   |  No   |     351     
RUN-1001 :   Yes  |  No   |  Yes  |    1326     
RUN-1001 :   Yes  |  Yes  |  No   |     554     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |  76   |     20     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 99
PHY-3001 : Initial placement ...
PHY-7007 WARNING: Cannot analyze IOStandard on pin refclk_n[0].
PHY-7007 WARNING: Cannot analyze IOStandard on pin refclk_p[0].
PHY-7007 WARNING: Cannot analyze IOStandard on pin rxn[3].
PHY-7007 WARNING: Cannot analyze IOStandard on pin rxn[2].
PHY-7007 WARNING: Cannot analyze IOStandard on pin rxn[1].
PHY-7007 WARNING: Cannot analyze IOStandard on pin rxn[0].
PHY-7007 WARNING: Cannot analyze IOStandard on pin rxp[3].
PHY-7007 WARNING: Cannot analyze IOStandard on pin rxp[2].
PHY-7007 WARNING: Cannot analyze IOStandard on pin rxp[1].
PHY-7007 WARNING: Cannot analyze IOStandard on pin rxp[0].
PHY-7007 Similar messages will be suppressed.
PHY-3001 : design contains 21967 instances, 7967 luts, 7190 seqs, 2566 slices, 358 macros(2862 instances: 16 mslices 2550 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 103610, tnet num: 26371, tinst num: 21967, tnode num: 126721, tedge num: 156803.
TMR-2508 : Levelizing timing graph completed, there are 133 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.986226s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (99.9%)

RUN-1004 : used memory is 1715 MB, reserved memory is 1769 MB, peak memory is 1833 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 26371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.672082s wall, 3.671875s user + 0.000000s system = 3.671875s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 4.74387e+07
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 21967.
PHY-3001 : Level 1 #clusters 4870.
PHY-3001 : Level 2 #clusters 4086.
PHY-3001 : End clustering;  0.209607s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (119.3%)

PHY-3001 : Run with size of 14
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 6.25255e+06, overlap = 107.75
PHY-3002 : Step(2): len = 4.99733e+06, overlap = 88
PHY-3002 : Step(3): len = 4.05299e+06, overlap = 109.344
PHY-3002 : Step(4): len = 3.69218e+06, overlap = 76
PHY-3002 : Step(5): len = 3.20832e+06, overlap = 68
PHY-3002 : Step(6): len = 2.99894e+06, overlap = 80.125
PHY-3002 : Step(7): len = 2.76983e+06, overlap = 74.4062
PHY-3002 : Step(8): len = 2.62457e+06, overlap = 134.156
PHY-3002 : Step(9): len = 2.50117e+06, overlap = 127.812
PHY-3002 : Step(10): len = 2.39344e+06, overlap = 152.969
PHY-3002 : Step(11): len = 2.31106e+06, overlap = 157.188
PHY-3002 : Step(12): len = 2.19296e+06, overlap = 198.969
PHY-3002 : Step(13): len = 2.11989e+06, overlap = 224.688
PHY-3002 : Step(14): len = 1.99553e+06, overlap = 272.281
PHY-3002 : Step(15): len = 1.93224e+06, overlap = 322
PHY-3002 : Step(16): len = 1.87116e+06, overlap = 348.531
PHY-3002 : Step(17): len = 1.77406e+06, overlap = 354.812
PHY-3002 : Step(18): len = 1.67156e+06, overlap = 346.656
PHY-3002 : Step(19): len = 1.59972e+06, overlap = 315.812
PHY-3002 : Step(20): len = 1.5265e+06, overlap = 273
PHY-3002 : Step(21): len = 1.49635e+06, overlap = 262.812
PHY-3002 : Step(22): len = 1.44581e+06, overlap = 279.562
PHY-3002 : Step(23): len = 1.40674e+06, overlap = 326.25
PHY-3002 : Step(24): len = 1.36997e+06, overlap = 366.312
PHY-3002 : Step(25): len = 1.31533e+06, overlap = 439.438
PHY-3002 : Step(26): len = 1.26768e+06, overlap = 666.938
PHY-3002 : Step(27): len = 1.22042e+06, overlap = 689.656
PHY-3002 : Step(28): len = 1.19514e+06, overlap = 652.688
PHY-3002 : Step(29): len = 1.14562e+06, overlap = 521.438
PHY-3002 : Step(30): len = 1.1137e+06, overlap = 545.75
PHY-3002 : Step(31): len = 1.04767e+06, overlap = 526.656
PHY-3002 : Step(32): len = 1.01059e+06, overlap = 611.906
PHY-3002 : Step(33): len = 976331, overlap = 625.062
PHY-3002 : Step(34): len = 931925, overlap = 680.625
PHY-3002 : Step(35): len = 901373, overlap = 694.156
PHY-3002 : Step(36): len = 875239, overlap = 577.719
PHY-3002 : Step(37): len = 811499, overlap = 554.25
PHY-3002 : Step(38): len = 774589, overlap = 549
PHY-3002 : Step(39): len = 722173, overlap = 635.875
PHY-3002 : Step(40): len = 700261, overlap = 607.031
PHY-3002 : Step(41): len = 665765, overlap = 624.75
PHY-3002 : Step(42): len = 638364, overlap = 623.031
PHY-3002 : Step(43): len = 604102, overlap = 634.906
PHY-3002 : Step(44): len = 586764, overlap = 649.906
PHY-3002 : Step(45): len = 561560, overlap = 643.094
PHY-3002 : Step(46): len = 543345, overlap = 663.188
PHY-3002 : Step(47): len = 511793, overlap = 658.094
PHY-3002 : Step(48): len = 496980, overlap = 640.406
PHY-3002 : Step(49): len = 449290, overlap = 654.375
PHY-3002 : Step(50): len = 429582, overlap = 645.812
PHY-3002 : Step(51): len = 422620, overlap = 627.75
PHY-3002 : Step(52): len = 406493, overlap = 616.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.36823e-07
PHY-3002 : Step(53): len = 402669, overlap = 594.469
PHY-3002 : Step(54): len = 435844, overlap = 589.75
PHY-3002 : Step(55): len = 439984, overlap = 558.031
PHY-3002 : Step(56): len = 468486, overlap = 554.906
PHY-3002 : Step(57): len = 467746, overlap = 536.656
PHY-3002 : Step(58): len = 461529, overlap = 554.156
PHY-3002 : Step(59): len = 450853, overlap = 554.594
PHY-3002 : Step(60): len = 447827, overlap = 558.594
PHY-3002 : Step(61): len = 442141, overlap = 586.312
PHY-3002 : Step(62): len = 440179, overlap = 582.312
PHY-3002 : Step(63): len = 438524, overlap = 574.312
PHY-3002 : Step(64): len = 435117, overlap = 582.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.73646e-07
PHY-3002 : Step(65): len = 441852, overlap = 570.312
PHY-3002 : Step(66): len = 454973, overlap = 574.312
PHY-3002 : Step(67): len = 458712, overlap = 489.5
PHY-3002 : Step(68): len = 467085, overlap = 476.406
PHY-3002 : Step(69): len = 471990, overlap = 476.406
PHY-3002 : Step(70): len = 475785, overlap = 498.125
PHY-3002 : Step(71): len = 474725, overlap = 482.406
PHY-3002 : Step(72): len = 476573, overlap = 493.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.47293e-07
PHY-3002 : Step(73): len = 497164, overlap = 476.406
PHY-3002 : Step(74): len = 539445, overlap = 476.406
PHY-3002 : Step(75): len = 559609, overlap = 472.406
PHY-3002 : Step(76): len = 581774, overlap = 477.844
PHY-3002 : Step(77): len = 582711, overlap = 476.219
PHY-3002 : Step(78): len = 593536, overlap = 455.531
PHY-3002 : Step(79): len = 600303, overlap = 296.281
PHY-3002 : Step(80): len = 617945, overlap = 216.375
PHY-3002 : Step(81): len = 626964, overlap = 231.094
PHY-3002 : Step(82): len = 638798, overlap = 241.625
PHY-3002 : Step(83): len = 631815, overlap = 223.094
PHY-3002 : Step(84): len = 632492, overlap = 237.812
PHY-3002 : Step(85): len = 632217, overlap = 223.094
PHY-3002 : Step(86): len = 635364, overlap = 225.594
PHY-3002 : Step(87): len = 635192, overlap = 228.469
PHY-3002 : Step(88): len = 633614, overlap = 230.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.89459e-06
PHY-3002 : Step(89): len = 658239, overlap = 218.344
PHY-3002 : Step(90): len = 685852, overlap = 197.375
PHY-3002 : Step(91): len = 696184, overlap = 199.812
PHY-3002 : Step(92): len = 700880, overlap = 199.875
PHY-3002 : Step(93): len = 703293, overlap = 200.125
PHY-3002 : Step(94): len = 706983, overlap = 187.656
PHY-3002 : Step(95): len = 711989, overlap = 181.812
PHY-3002 : Step(96): len = 719572, overlap = 181.812
PHY-3002 : Step(97): len = 725430, overlap = 181.812
PHY-3002 : Step(98): len = 723601, overlap = 181.625
PHY-3002 : Step(99): len = 726625, overlap = 181.562
PHY-3002 : Step(100): len = 729417, overlap = 181.562
PHY-3002 : Step(101): len = 733836, overlap = 193.562
PHY-3002 : Step(102): len = 733784, overlap = 193.562
PHY-3002 : Step(103): len = 734285, overlap = 197.562
PHY-3002 : Step(104): len = 735903, overlap = 201.562
PHY-3002 : Step(105): len = 736354, overlap = 201.562
PHY-3002 : Step(106): len = 735551, overlap = 197.562
PHY-3002 : Step(107): len = 735723, overlap = 197.562
PHY-3002 : Step(108): len = 734417, overlap = 197.562
PHY-3002 : Step(109): len = 733792, overlap = 197.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.78917e-06
PHY-3002 : Step(110): len = 756278, overlap = 201.562
PHY-3002 : Step(111): len = 779246, overlap = 182.594
PHY-3002 : Step(112): len = 787243, overlap = 182.594
PHY-3002 : Step(113): len = 790366, overlap = 184.375
PHY-3002 : Step(114): len = 787240, overlap = 196.719
PHY-3002 : Step(115): len = 786405, overlap = 143
PHY-3002 : Step(116): len = 784869, overlap = 165
PHY-3002 : Step(117): len = 784621, overlap = 168.719
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.57834e-06
PHY-3002 : Step(118): len = 807547, overlap = 173.688
PHY-3002 : Step(119): len = 828987, overlap = 166.906
PHY-3002 : Step(120): len = 844222, overlap = 195.219
PHY-3002 : Step(121): len = 848400, overlap = 195.219
PHY-3002 : Step(122): len = 841240, overlap = 195.219
PHY-3002 : Step(123): len = 840283, overlap = 195.219
PHY-3002 : Step(124): len = 842441, overlap = 203.938
PHY-3002 : Step(125): len = 842827, overlap = 203.938
PHY-3002 : Step(126): len = 841505, overlap = 207.969
PHY-3002 : Step(127): len = 838517, overlap = 207.969
PHY-3002 : Step(128): len = 836875, overlap = 207.969
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.51567e-05
PHY-3002 : Step(129): len = 858834, overlap = 223.969
PHY-3002 : Step(130): len = 872732, overlap = 218.312
PHY-3002 : Step(131): len = 886231, overlap = 190
PHY-3002 : Step(132): len = 888926, overlap = 195.5
PHY-3002 : Step(133): len = 890295, overlap = 252.625
PHY-3002 : Step(134): len = 887814, overlap = 256.781
PHY-3002 : Step(135): len = 887438, overlap = 264.719
PHY-3002 : Step(136): len = 885456, overlap = 268.781
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.03134e-05
PHY-3002 : Step(137): len = 901641, overlap = 269.156
PHY-3002 : Step(138): len = 910387, overlap = 273.156
PHY-3002 : Step(139): len = 916432, overlap = 281.406
PHY-3002 : Step(140): len = 917965, overlap = 281.406
PHY-3002 : Step(141): len = 915163, overlap = 268.406
PHY-3002 : Step(142): len = 914142, overlap = 268.406
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 6.06267e-05
PHY-3002 : Step(143): len = 924278, overlap = 286.469
PHY-3002 : Step(144): len = 928422, overlap = 286.469
PHY-3002 : Step(145): len = 933650, overlap = 172.938
PHY-3002 : Step(146): len = 934904, overlap = 173.188
PHY-3002 : Step(147): len = 931621, overlap = 172.938
PHY-3002 : Step(148): len = 930248, overlap = 173
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000121253
PHY-3002 : Step(149): len = 940462, overlap = 173.438
PHY-3002 : Step(150): len = 942639, overlap = 173.438
PHY-3002 : Step(151): len = 943028, overlap = 173.438
PHY-3002 : Step(152): len = 942982, overlap = 173.438
PHY-3002 : Step(153): len = 943600, overlap = 177.438
PHY-3002 : Step(154): len = 942978, overlap = 177.188
PHY-3002 : Step(155): len = 942761, overlap = 181.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000226045
PHY-3002 : Step(156): len = 947039, overlap = 181.75
PHY-3002 : Step(157): len = 948756, overlap = 182
PHY-3002 : Step(158): len = 949417, overlap = 182
PHY-3002 : Step(159): len = 948935, overlap = 182
PHY-3002 : Step(160): len = 948217, overlap = 186
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000403542
PHY-3002 : Step(161): len = 951020, overlap = 186
PHY-3002 : Step(162): len = 951482, overlap = 186
PHY-3002 : Step(163): len = 951868, overlap = 186
PHY-3002 : Step(164): len = 952215, overlap = 186
PHY-3002 : Step(165): len = 952681, overlap = 186
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000807084
PHY-3002 : Step(166): len = 954576, overlap = 174
PHY-3002 : Step(167): len = 954576, overlap = 174
PHY-3002 : Step(168): len = 955271, overlap = 174
PHY-3002 : Step(169): len = 955478, overlap = 174
PHY-3002 : Step(170): len = 955366, overlap = 174
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00146613
PHY-3002 : Step(171): len = 956639, overlap = 174
PHY-3002 : Step(172): len = 956639, overlap = 174
PHY-3002 : Step(173): len = 956770, overlap = 174
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00293225
PHY-3002 : Step(174): len = 957833, overlap = 174
PHY-3002 : Step(175): len = 958263, overlap = 174
PHY-3002 : Step(176): len = 958213, overlap = 174
PHY-3001 : Run with size of 7
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21744e-06
PHY-3002 : Step(177): len = 1.01453e+06, overlap = 654.188
PHY-3002 : Step(178): len = 1.02832e+06, overlap = 515.594
PHY-3002 : Step(179): len = 991699, overlap = 502.812
PHY-3002 : Step(180): len = 950468, overlap = 516.781
PHY-3002 : Step(181): len = 908122, overlap = 518.969
PHY-3002 : Step(182): len = 889756, overlap = 499.094
PHY-3002 : Step(183): len = 864371, overlap = 477.469
PHY-3002 : Step(184): len = 856627, overlap = 446.281
PHY-3002 : Step(185): len = 849872, overlap = 468.75
PHY-3002 : Step(186): len = 836111, overlap = 466.188
PHY-3002 : Step(187): len = 821137, overlap = 461.531
PHY-3002 : Step(188): len = 809970, overlap = 443
PHY-3002 : Step(189): len = 798860, overlap = 452.031
PHY-3002 : Step(190): len = 789233, overlap = 469
PHY-3002 : Step(191): len = 784108, overlap = 455
PHY-3002 : Step(192): len = 779098, overlap = 451.125
PHY-3002 : Step(193): len = 775155, overlap = 454.625
PHY-3002 : Step(194): len = 769012, overlap = 455.438
PHY-3002 : Step(195): len = 766076, overlap = 460
PHY-3002 : Step(196): len = 764276, overlap = 445.219
PHY-3002 : Step(197): len = 761702, overlap = 454.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.43488e-06
PHY-3002 : Step(198): len = 789737, overlap = 445.562
PHY-3002 : Step(199): len = 829622, overlap = 465.625
PHY-3002 : Step(200): len = 842932, overlap = 472.75
PHY-3002 : Step(201): len = 849586, overlap = 459.594
PHY-3002 : Step(202): len = 847280, overlap = 468.125
PHY-3002 : Step(203): len = 845667, overlap = 469.594
PHY-3002 : Step(204): len = 843072, overlap = 464.188
PHY-3002 : Step(205): len = 843134, overlap = 460.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.86976e-06
PHY-3002 : Step(206): len = 881841, overlap = 434.531
PHY-3002 : Step(207): len = 915808, overlap = 427.188
PHY-3002 : Step(208): len = 934762, overlap = 427.375
PHY-3002 : Step(209): len = 939306, overlap = 443.5
PHY-3002 : Step(210): len = 933189, overlap = 428.906
PHY-3002 : Step(211): len = 928677, overlap = 440.469
PHY-3002 : Step(212): len = 924400, overlap = 439.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.73952e-06
PHY-3002 : Step(213): len = 979076, overlap = 436.719
PHY-3002 : Step(214): len = 1.0214e+06, overlap = 395.312
PHY-3002 : Step(215): len = 1.05175e+06, overlap = 338.719
PHY-3002 : Step(216): len = 1.06356e+06, overlap = 309.094
PHY-3002 : Step(217): len = 1.06149e+06, overlap = 308.875
PHY-3002 : Step(218): len = 1.05715e+06, overlap = 296.938
PHY-3002 : Step(219): len = 1.0501e+06, overlap = 295.719
PHY-3002 : Step(220): len = 1.04175e+06, overlap = 299.781
PHY-3002 : Step(221): len = 1.03963e+06, overlap = 313.906
PHY-3002 : Step(222): len = 1.03969e+06, overlap = 323.312
PHY-3002 : Step(223): len = 1.04259e+06, overlap = 361.062
PHY-3002 : Step(224): len = 1.04035e+06, overlap = 370.562
PHY-3002 : Step(225): len = 1.03328e+06, overlap = 364.875
PHY-3002 : Step(226): len = 1.02926e+06, overlap = 362.344
PHY-3002 : Step(227): len = 1.02587e+06, overlap = 367.094
PHY-3002 : Step(228): len = 1.01672e+06, overlap = 381.375
PHY-3002 : Step(229): len = 1.0154e+06, overlap = 359.156
PHY-3002 : Step(230): len = 1.01471e+06, overlap = 345.219
PHY-3002 : Step(231): len = 1.01324e+06, overlap = 362.031
PHY-3002 : Step(232): len = 1.00977e+06, overlap = 365.25
PHY-3002 : Step(233): len = 1.01003e+06, overlap = 375.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.9479e-05
PHY-3002 : Step(234): len = 1.05261e+06, overlap = 354.5
PHY-3002 : Step(235): len = 1.07316e+06, overlap = 361.875
PHY-3002 : Step(236): len = 1.07984e+06, overlap = 358.469
PHY-3002 : Step(237): len = 1.0791e+06, overlap = 352.5
PHY-3002 : Step(238): len = 1.07651e+06, overlap = 344
PHY-3002 : Step(239): len = 1.07375e+06, overlap = 346.906
PHY-3002 : Step(240): len = 1.07258e+06, overlap = 361.344
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.89581e-05
PHY-3002 : Step(241): len = 1.10345e+06, overlap = 357.469
PHY-3002 : Step(242): len = 1.12783e+06, overlap = 354.906
PHY-3002 : Step(243): len = 1.13038e+06, overlap = 335.031
PHY-3002 : Step(244): len = 1.13077e+06, overlap = 329.438
PHY-3002 : Step(245): len = 1.1326e+06, overlap = 341.625
PHY-3002 : Step(246): len = 1.13323e+06, overlap = 342.156
PHY-3002 : Step(247): len = 1.12804e+06, overlap = 346.125
PHY-3002 : Step(248): len = 1.12507e+06, overlap = 351.438
PHY-3002 : Step(249): len = 1.1259e+06, overlap = 355.938
PHY-3002 : Step(250): len = 1.12596e+06, overlap = 350.031
PHY-3002 : Step(251): len = 1.12347e+06, overlap = 343.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.5773e-05
PHY-3002 : Step(252): len = 1.14174e+06, overlap = 344.094
PHY-3002 : Step(253): len = 1.15735e+06, overlap = 340.719
PHY-3002 : Step(254): len = 1.16354e+06, overlap = 316.344
PHY-3002 : Step(255): len = 1.16676e+06, overlap = 317.875
PHY-3002 : Step(256): len = 1.16932e+06, overlap = 310.438
PHY-3002 : Step(257): len = 1.17357e+06, overlap = 322.562
PHY-3002 : Step(258): len = 1.1753e+06, overlap = 325.281
PHY-3002 : Step(259): len = 1.1757e+06, overlap = 319.594
PHY-3002 : Step(260): len = 1.17618e+06, overlap = 321.156
PHY-3002 : Step(261): len = 1.1759e+06, overlap = 317.188
PHY-3002 : Step(262): len = 1.17144e+06, overlap = 318.562
PHY-3002 : Step(263): len = 1.16883e+06, overlap = 306.594
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00013932
PHY-3002 : Step(264): len = 1.18049e+06, overlap = 307.219
PHY-3002 : Step(265): len = 1.19201e+06, overlap = 300.25
PHY-3002 : Step(266): len = 1.19983e+06, overlap = 295.5
PHY-3002 : Step(267): len = 1.20401e+06, overlap = 297.812
PHY-3002 : Step(268): len = 1.20423e+06, overlap = 302.562
PHY-3002 : Step(269): len = 1.20399e+06, overlap = 301.375
PHY-3002 : Step(270): len = 1.20383e+06, overlap = 298.406
PHY-3002 : Step(271): len = 1.20424e+06, overlap = 291.875
PHY-3002 : Step(272): len = 1.20428e+06, overlap = 292.688
PHY-3002 : Step(273): len = 1.20411e+06, overlap = 295.094
PHY-3002 : Step(274): len = 1.20355e+06, overlap = 289.219
PHY-3002 : Step(275): len = 1.20375e+06, overlap = 289.219
PHY-3002 : Step(276): len = 1.20429e+06, overlap = 293.312
PHY-3002 : Step(277): len = 1.20368e+06, overlap = 291.5
PHY-3002 : Step(278): len = 1.20354e+06, overlap = 291.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000259932
PHY-3002 : Step(279): len = 1.21166e+06, overlap = 287.438
PHY-3002 : Step(280): len = 1.21976e+06, overlap = 287.031
PHY-3002 : Step(281): len = 1.2252e+06, overlap = 283.844
PHY-3002 : Step(282): len = 1.22756e+06, overlap = 288.469
PHY-3002 : Step(283): len = 1.22867e+06, overlap = 288.531
PHY-3002 : Step(284): len = 1.2304e+06, overlap = 284.406
PHY-3002 : Step(285): len = 1.23048e+06, overlap = 271.656
PHY-3002 : Step(286): len = 1.22973e+06, overlap = 267
PHY-3002 : Step(287): len = 1.23016e+06, overlap = 269.125
PHY-3002 : Step(288): len = 1.23088e+06, overlap = 270.344
PHY-3002 : Step(289): len = 1.23088e+06, overlap = 259.906
PHY-3002 : Step(290): len = 1.2291e+06, overlap = 259.438
PHY-3002 : Step(291): len = 1.22768e+06, overlap = 259.438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000467612
PHY-3002 : Step(292): len = 1.23252e+06, overlap = 259.406
PHY-3002 : Step(293): len = 1.23732e+06, overlap = 258.312
PHY-3002 : Step(294): len = 1.23851e+06, overlap = 251.062
PHY-3002 : Step(295): len = 1.23963e+06, overlap = 249.469
PHY-3002 : Step(296): len = 1.24037e+06, overlap = 249.188
PHY-3002 : Step(297): len = 1.24042e+06, overlap = 249.219
PHY-3002 : Step(298): len = 1.23953e+06, overlap = 250.594
PHY-3002 : Step(299): len = 1.2395e+06, overlap = 250.875
PHY-3002 : Step(300): len = 1.24025e+06, overlap = 242.906
PHY-3002 : Step(301): len = 1.24011e+06, overlap = 242.938
PHY-3002 : Step(302): len = 1.23862e+06, overlap = 238.969
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000837858
PHY-3002 : Step(303): len = 1.24161e+06, overlap = 244.531
PHY-3002 : Step(304): len = 1.24401e+06, overlap = 246.469
PHY-3002 : Step(305): len = 1.24529e+06, overlap = 242.75
PHY-3002 : Step(306): len = 1.24616e+06, overlap = 241.156
PHY-3002 : Step(307): len = 1.24745e+06, overlap = 236.719
PHY-3002 : Step(308): len = 1.24771e+06, overlap = 239.125
PHY-3002 : Step(309): len = 1.24707e+06, overlap = 236.656
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00161359
PHY-3002 : Step(310): len = 1.24838e+06, overlap = 238.719
PHY-3002 : Step(311): len = 1.24939e+06, overlap = 236.312
PHY-3002 : Step(312): len = 1.2508e+06, overlap = 238.531
PHY-3002 : Step(313): len = 1.25143e+06, overlap = 238.531
PHY-3002 : Step(314): len = 1.25099e+06, overlap = 237.062
PHY-3002 : Step(315): len = 1.25063e+06, overlap = 231.406
PHY-3002 : Step(316): len = 1.25056e+06, overlap = 231.812
PHY-3002 : Step(317): len = 1.25024e+06, overlap = 231.188
PHY-3002 : Step(318): len = 1.24922e+06, overlap = 231.188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0027192
PHY-3002 : Step(319): len = 1.25074e+06, overlap = 228.781
PHY-3002 : Step(320): len = 1.25148e+06, overlap = 228.781
PHY-3002 : Step(321): len = 1.25176e+06, overlap = 228.844
PHY-3002 : Step(322): len = 1.25194e+06, overlap = 228.844
PHY-3002 : Step(323): len = 1.25206e+06, overlap = 228.844
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00543841
PHY-3002 : Step(324): len = 1.25253e+06, overlap = 228.781
PHY-3002 : Step(325): len = 1.25298e+06, overlap = 228.844
PHY-3002 : Step(326): len = 1.25333e+06, overlap = 228.844
PHY-3002 : Step(327): len = 1.25346e+06, overlap = 226.062
PHY-3002 : Step(328): len = 1.25351e+06, overlap = 226.062
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00922654
PHY-3002 : Step(329): len = 1.25391e+06, overlap = 226.062
PHY-3002 : Step(330): len = 1.25391e+06, overlap = 226.062
PHY-3002 : Step(331): len = 1.25385e+06, overlap = 226.062
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.0153205
PHY-3002 : Step(332): len = 1.25407e+06, overlap = 226.062
PHY-3002 : Step(333): len = 1.2542e+06, overlap = 226.062
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0285624
PHY-3002 : Step(334): len = 1.25459e+06, overlap = 226.062
PHY-3002 : Step(335): len = 1.25459e+06, overlap = 226.062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.102579s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (106.6%)

PHY-3001 : Run with size of 7
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_sgdma_subsys/lbc_ext_addr2_buf2 is skipped due to 0 input or output
PHY-1001 : Reuse net number 0/26393.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.65269e+06, over cnt = 1909(0%), over = 13333, worst = 114
PHY-1001 : End global iterations;  0.906338s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (210.3%)

PHY-1001 : Congestion index: top1 = 69.15, top5 = 22.33, top10 = 11.40, top15 = 7.60.
PHY-3001 : End congestion estimation;  6.985846s wall, 7.843750s user + 0.140625s system = 7.984375s CPU (114.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 26371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.490960s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.41064e-06
PHY-3002 : Step(336): len = 1.50769e+06, overlap = 280.844
PHY-3002 : Step(337): len = 1.57056e+06, overlap = 270.156
PHY-3002 : Step(338): len = 1.4351e+06, overlap = 229.062
PHY-3002 : Step(339): len = 1.43569e+06, overlap = 213.594
PHY-3002 : Step(340): len = 1.37074e+06, overlap = 191.031
PHY-3002 : Step(341): len = 1.37341e+06, overlap = 173.469
PHY-3002 : Step(342): len = 1.336e+06, overlap = 166.031
PHY-3002 : Step(343): len = 1.33673e+06, overlap = 158.688
PHY-3002 : Step(344): len = 1.3329e+06, overlap = 147.938
PHY-3002 : Step(345): len = 1.32675e+06, overlap = 143.375
PHY-3002 : Step(346): len = 1.31493e+06, overlap = 141.812
PHY-3002 : Step(347): len = 1.30509e+06, overlap = 140.281
PHY-3002 : Step(348): len = 1.30503e+06, overlap = 137.281
PHY-3002 : Step(349): len = 1.28716e+06, overlap = 137.25
PHY-3002 : Step(350): len = 1.2881e+06, overlap = 132.875
PHY-3002 : Step(351): len = 1.28771e+06, overlap = 132.469
PHY-3002 : Step(352): len = 1.27994e+06, overlap = 137.625
PHY-3002 : Step(353): len = 1.28064e+06, overlap = 136.75
PHY-3002 : Step(354): len = 1.26999e+06, overlap = 133.844
PHY-3002 : Step(355): len = 1.27122e+06, overlap = 133.094
PHY-3002 : Step(356): len = 1.26264e+06, overlap = 130.25
PHY-3002 : Step(357): len = 1.26341e+06, overlap = 127.312
PHY-3002 : Step(358): len = 1.26501e+06, overlap = 129.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.82128e-06
PHY-3002 : Step(359): len = 1.29003e+06, overlap = 126.906
PHY-3002 : Step(360): len = 1.29618e+06, overlap = 127.031
PHY-3002 : Step(361): len = 1.33128e+06, overlap = 129.25
PHY-3002 : Step(362): len = 1.3436e+06, overlap = 125.25
PHY-3002 : Step(363): len = 1.32977e+06, overlap = 126.125
PHY-3002 : Step(364): len = 1.33121e+06, overlap = 129.25
PHY-3002 : Step(365): len = 1.32599e+06, overlap = 123.594
PHY-3002 : Step(366): len = 1.32706e+06, overlap = 122.625
PHY-3002 : Step(367): len = 1.32239e+06, overlap = 124.75
PHY-3002 : Step(368): len = 1.32343e+06, overlap = 124.438
PHY-3002 : Step(369): len = 1.32577e+06, overlap = 125.844
PHY-3002 : Step(370): len = 1.32815e+06, overlap = 123.719
PHY-3002 : Step(371): len = 1.33023e+06, overlap = 122.312
PHY-3002 : Step(372): len = 1.32912e+06, overlap = 118.219
PHY-3002 : Step(373): len = 1.33186e+06, overlap = 115.062
PHY-3002 : Step(374): len = 1.33189e+06, overlap = 112.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36426e-05
PHY-3002 : Step(375): len = 1.36472e+06, overlap = 103.469
PHY-3002 : Step(376): len = 1.36472e+06, overlap = 103.469
PHY-3002 : Step(377): len = 1.35562e+06, overlap = 101.875
PHY-3002 : Step(378): len = 1.35664e+06, overlap = 101.781
PHY-3002 : Step(379): len = 1.35962e+06, overlap = 100.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.51431e-05
PHY-3002 : Step(380): len = 1.41745e+06, overlap = 93.5938
PHY-3002 : Step(381): len = 1.43114e+06, overlap = 92.875
PHY-3002 : Step(382): len = 1.46835e+06, overlap = 88.9062
PHY-3002 : Step(383): len = 1.48452e+06, overlap = 84.6875
PHY-3002 : Step(384): len = 1.44116e+06, overlap = 79.3438
PHY-3002 : Step(385): len = 1.43988e+06, overlap = 79.4062
PHY-3002 : Step(386): len = 1.42277e+06, overlap = 78.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.61693e-05
PHY-3002 : Step(387): len = 1.45755e+06, overlap = 80.8438
PHY-3002 : Step(388): len = 1.46944e+06, overlap = 81
PHY-3002 : Step(389): len = 1.48505e+06, overlap = 79.2188
PHY-3002 : Step(390): len = 1.50683e+06, overlap = 79.1875
PHY-3002 : Step(391): len = 1.51376e+06, overlap = 77.625
PHY-3002 : Step(392): len = 1.4953e+06, overlap = 74.5312
PHY-3002 : Step(393): len = 1.48774e+06, overlap = 75.875
PHY-3002 : Step(394): len = 1.48213e+06, overlap = 81.9062
PHY-3002 : Step(395): len = 1.47262e+06, overlap = 80.2812
PHY-3002 : Step(396): len = 1.4732e+06, overlap = 79.3438
PHY-3002 : Step(397): len = 1.4732e+06, overlap = 79.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.23387e-05
PHY-3002 : Step(398): len = 1.49072e+06, overlap = 78.5938
PHY-3002 : Step(399): len = 1.49537e+06, overlap = 78.1562
PHY-3002 : Step(400): len = 1.50369e+06, overlap = 77.9062
PHY-3002 : Step(401): len = 1.51047e+06, overlap = 77.75
PHY-3002 : Step(402): len = 1.51183e+06, overlap = 77.4375
PHY-3002 : Step(403): len = 1.50938e+06, overlap = 80.9688
PHY-3002 : Step(404): len = 1.50851e+06, overlap = 81.375
PHY-3002 : Step(405): len = 1.49752e+06, overlap = 81.3438
PHY-3002 : Step(406): len = 1.49403e+06, overlap = 81.2188
PHY-3002 : Step(407): len = 1.49085e+06, overlap = 81.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000184677
PHY-3002 : Step(408): len = 1.49701e+06, overlap = 80.4688
PHY-3002 : Step(409): len = 1.49881e+06, overlap = 80.25
PHY-3002 : Step(410): len = 1.51204e+06, overlap = 80.5312
PHY-3002 : Step(411): len = 1.51671e+06, overlap = 81.6875
PHY-3002 : Step(412): len = 1.51816e+06, overlap = 82.0312
PHY-3002 : Step(413): len = 1.51866e+06, overlap = 80.5938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000369355
PHY-3002 : Step(414): len = 1.52374e+06, overlap = 81.5312
PHY-3002 : Step(415): len = 1.52598e+06, overlap = 81.2812
PHY-3002 : Step(416): len = 1.5329e+06, overlap = 79.25
PHY-3002 : Step(417): len = 1.5499e+06, overlap = 78.3125
PHY-3002 : Step(418): len = 1.54345e+06, overlap = 78.7188
PHY-3002 : Step(419): len = 1.54345e+06, overlap = 78.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00073871
PHY-3002 : Step(420): len = 1.54821e+06, overlap = 77.9375
PHY-3002 : Step(421): len = 1.55024e+06, overlap = 77.9688
PHY-3002 : Step(422): len = 1.55414e+06, overlap = 74.3438
PHY-3002 : Step(423): len = 1.55755e+06, overlap = 73.5
PHY-3002 : Step(424): len = 1.55872e+06, overlap = 72.7812
PHY-3002 : Step(425): len = 1.55912e+06, overlap = 71.8125
PHY-3002 : Step(426): len = 1.55828e+06, overlap = 70.1875
PHY-3002 : Step(427): len = 1.55459e+06, overlap = 68.875
PHY-3002 : Step(428): len = 1.55241e+06, overlap = 68.5625
PHY-3002 : Step(429): len = 1.5446e+06, overlap = 67.5938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00147742
PHY-3002 : Step(430): len = 1.54559e+06, overlap = 67.4062
PHY-3002 : Step(431): len = 1.54591e+06, overlap = 65.6562
PHY-3002 : Step(432): len = 1.54591e+06, overlap = 65.6562
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_sgdma_subsys/lbc_ext_addr2_buf2 is skipped due to 0 input or output
PHY-1001 : Reuse net number 75/26393.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.99459e+06, over cnt = 2481(0%), over = 12743, worst = 125
PHY-1001 : End global iterations;  3.042040s wall, 10.453125s user + 0.015625s system = 10.468750s CPU (344.1%)

PHY-1001 : Congestion index: top1 = 69.04, top5 = 32.55, top10 = 18.30, top15 = 12.29.
PHY-3001 : End congestion estimation;  5.426319s wall, 12.812500s user + 0.046875s system = 12.859375s CPU (237.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 26371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.481666s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.32843e-06
PHY-3002 : Step(433): len = 1.56692e+06, overlap = 226.438
PHY-3002 : Step(434): len = 1.58703e+06, overlap = 212.312
PHY-3002 : Step(435): len = 1.56435e+06, overlap = 187.062
PHY-3002 : Step(436): len = 1.56485e+06, overlap = 176.844
PHY-3002 : Step(437): len = 1.54994e+06, overlap = 133.75
PHY-3002 : Step(438): len = 1.55223e+06, overlap = 105.094
PHY-3002 : Step(439): len = 1.53123e+06, overlap = 108.5
PHY-3002 : Step(440): len = 1.51628e+06, overlap = 112.656
PHY-3002 : Step(441): len = 1.48986e+06, overlap = 111.688
PHY-3002 : Step(442): len = 1.46137e+06, overlap = 114.844
PHY-3002 : Step(443): len = 1.44721e+06, overlap = 111
PHY-3002 : Step(444): len = 1.42688e+06, overlap = 124.812
PHY-3002 : Step(445): len = 1.4134e+06, overlap = 132.625
PHY-3002 : Step(446): len = 1.40285e+06, overlap = 143.5
PHY-3002 : Step(447): len = 1.39213e+06, overlap = 147.031
PHY-3002 : Step(448): len = 1.37881e+06, overlap = 157.969
PHY-3002 : Step(449): len = 1.37177e+06, overlap = 163.062
PHY-3002 : Step(450): len = 1.35967e+06, overlap = 165.844
PHY-3002 : Step(451): len = 1.35229e+06, overlap = 167.875
PHY-3002 : Step(452): len = 1.34397e+06, overlap = 167.5
PHY-3002 : Step(453): len = 1.3357e+06, overlap = 160.375
PHY-3002 : Step(454): len = 1.32877e+06, overlap = 159.562
PHY-3002 : Step(455): len = 1.32359e+06, overlap = 159.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86569e-05
PHY-3002 : Step(456): len = 1.32637e+06, overlap = 154.781
PHY-3002 : Step(457): len = 1.32939e+06, overlap = 153.688
PHY-3002 : Step(458): len = 1.33843e+06, overlap = 149.438
PHY-3002 : Step(459): len = 1.36134e+06, overlap = 140.594
PHY-3002 : Step(460): len = 1.35437e+06, overlap = 139.375
PHY-3002 : Step(461): len = 1.35383e+06, overlap = 138.75
PHY-3002 : Step(462): len = 1.35167e+06, overlap = 138.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.73137e-05
PHY-3002 : Step(463): len = 1.36834e+06, overlap = 133.656
PHY-3002 : Step(464): len = 1.37079e+06, overlap = 133.156
PHY-3002 : Step(465): len = 1.39581e+06, overlap = 110.5
PHY-3002 : Step(466): len = 1.40192e+06, overlap = 108.25
PHY-3002 : Step(467): len = 1.41726e+06, overlap = 97
PHY-3002 : Step(468): len = 1.41507e+06, overlap = 95.7188
PHY-3002 : Step(469): len = 1.41463e+06, overlap = 98.3438
PHY-3002 : Step(470): len = 1.40646e+06, overlap = 92.75
PHY-3002 : Step(471): len = 1.3999e+06, overlap = 91.1562
PHY-3002 : Step(472): len = 1.3999e+06, overlap = 91.1562
PHY-3002 : Step(473): len = 1.3964e+06, overlap = 92.4062
PHY-3002 : Step(474): len = 1.3964e+06, overlap = 92.4062
PHY-3002 : Step(475): len = 1.39352e+06, overlap = 92.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.46274e-05
PHY-3002 : Step(476): len = 1.4129e+06, overlap = 87.2812
PHY-3002 : Step(477): len = 1.41849e+06, overlap = 86.3438
PHY-3002 : Step(478): len = 1.43364e+06, overlap = 84.2188
PHY-3002 : Step(479): len = 1.45684e+06, overlap = 80.8438
PHY-3002 : Step(480): len = 1.45753e+06, overlap = 83.0312
PHY-3002 : Step(481): len = 1.45663e+06, overlap = 83.9062
PHY-3002 : Step(482): len = 1.44792e+06, overlap = 82.9062
PHY-3002 : Step(483): len = 1.44279e+06, overlap = 83.625
PHY-3002 : Step(484): len = 1.44099e+06, overlap = 79.4375
PHY-3002 : Step(485): len = 1.43924e+06, overlap = 80.125
PHY-3002 : Step(486): len = 1.43879e+06, overlap = 78.3125
PHY-3002 : Step(487): len = 1.43879e+06, overlap = 78.3125
PHY-3002 : Step(488): len = 1.43612e+06, overlap = 79
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000149255
PHY-3002 : Step(489): len = 1.45686e+06, overlap = 82.4688
PHY-3002 : Step(490): len = 1.45686e+06, overlap = 82.4688
PHY-3002 : Step(491): len = 1.45538e+06, overlap = 82.7812
PHY-3002 : Step(492): len = 1.45567e+06, overlap = 82.5
PHY-3002 : Step(493): len = 1.45567e+06, overlap = 82.5
OPT-1001 : Total overflow 417.69 peak overflow 5.75
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.270664s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (502.2%)

OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 417.69 peak overflow 5.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 26371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.506678s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (98.5%)

OPT-1001 : 59 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model pcie_scan.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 74 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 17980 has valid locations, 410 needs to be replaced
PHY-3001 : design contains 22318 instances, 8161 luts, 7347 seqs, 2566 slices, 358 macros(2862 instances: 16 mslices 2550 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.50891e+06
PHY-3001 : Run with size of 14
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_sgdma_subsys/lbc_ext_addr2_buf2 is skipped due to 0 input or output
PHY-1001 : Reuse net number 157/26744.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.8795e+06, over cnt = 2548(0%), over = 9591, worst = 26
PHY-1001 : End global iterations;  3.107011s wall, 11.078125s user + 0.000000s system = 11.078125s CPU (356.6%)

PHY-1001 : Congestion index: top1 = 57.43, top5 = 33.16, top10 = 19.27, top15 = 12.94.
PHY-3001 : End congestion estimation;  5.187935s wall, 13.156250s user + 0.000000s system = 13.156250s CPU (253.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 105018, tnet num: 26722, tinst num: 22318, tnode num: 128548, tedge num: 158917.
TMR-2508 : Levelizing timing graph completed, there are 133 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.054584s wall, 2.046875s user + 0.015625s system = 2.062500s CPU (100.4%)

RUN-1004 : used memory is 2423 MB, reserved memory is 2494 MB, peak memory is 2423 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 26722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.813262s wall, 3.796875s user + 0.015625s system = 3.812500s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(494): len = 1.50122e+06, overlap = 0
PHY-3002 : Step(495): len = 1.50219e+06, overlap = 0
PHY-3002 : Step(496): len = 1.50065e+06, overlap = 0
PHY-3001 : Run with size of 7
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_sgdma_subsys/lbc_ext_addr2_buf2 is skipped due to 0 input or output
PHY-1001 : Reuse net number 14132/26744.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.86157e+06, over cnt = 2513(0%), over = 9600, worst = 29
PHY-1001 : End global iterations;  0.465020s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (181.4%)

PHY-1001 : Congestion index: top1 = 57.39, top5 = 33.02, top10 = 19.15, top15 = 12.86.
PHY-3001 : End congestion estimation;  2.520914s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (115.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 26722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.512267s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30273e-05
PHY-3002 : Step(497): len = 1.50195e+06, overlap = 9.375
PHY-3002 : Step(498): len = 1.50265e+06, overlap = 9.375
PHY-3002 : Step(499): len = 1.50412e+06, overlap = 9.78125
PHY-3002 : Step(500): len = 1.50412e+06, overlap = 9.78125
PHY-3002 : Step(501): len = 1.50335e+06, overlap = 9.5625
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_sgdma_subsys/lbc_ext_addr2_buf2 is skipped due to 0 input or output
PHY-1001 : Reuse net number 14172/26744.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.86901e+06, over cnt = 2502(0%), over = 9694, worst = 28
PHY-1001 : End global iterations;  0.455002s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (206.0%)

PHY-1001 : Congestion index: top1 = 57.52, top5 = 33.14, top10 = 19.22, top15 = 12.90.
PHY-3001 : End congestion estimation;  2.520205s wall, 3.000000s user + 0.015625s system = 3.015625s CPU (119.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 26722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.516166s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.88337e-05
PHY-3002 : Step(502): len = 1.50334e+06, overlap = 84.5
PHY-3002 : Step(503): len = 1.50334e+06, overlap = 84.5
PHY-3002 : Step(504): len = 1.503e+06, overlap = 84.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000116786
PHY-3002 : Step(505): len = 1.50422e+06, overlap = 84.9062
PHY-3002 : Step(506): len = 1.50593e+06, overlap = 84.8438
PHY-3002 : Step(507): len = 1.50593e+06, overlap = 84.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000233573
PHY-3002 : Step(508): len = 1.50717e+06, overlap = 85.4375
PHY-3002 : Step(509): len = 1.50924e+06, overlap = 84.9062
PHY-3002 : Step(510): len = 1.51256e+06, overlap = 85.0312
PHY-3002 : Step(511): len = 1.51443e+06, overlap = 84.7812
PHY-3002 : Step(512): len = 1.51561e+06, overlap = 84.7188
OPT-1001 : Total overflow 423.25 peak overflow 5.81
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.278813s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (453.9%)

PHY-3001 : Final: Len = 1.51561e+06, Over = 84.7188
PHY-3001 : End incremental placement;  19.159974s wall, 31.093750s user + 0.265625s system = 31.359375s CPU (163.7%)

OPT-1001 : Total overflow 423.25 peak overflow 5.81
OPT-1001 : End high-fanout net optimization;  22.772730s wall, 35.625000s user + 0.265625s system = 35.890625s CPU (157.6%)

OPT-1001 : Current memory(MB): used = 2452, reserve = 2525, peak = 2459.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net u_sgdma_subsys/lbc_ext_addr2_buf2 is skipped due to 0 input or output
PHY-1001 : Reuse net number 14175/26744.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.9087e+06, over cnt = 2478(0%), over = 8827, worst = 26
PHY-1002 : len = 1.97494e+06, over cnt = 1677(0%), over = 4906, worst = 19
PHY-1002 : len = 2.01515e+06, over cnt = 686(0%), over = 2066, worst = 19
PHY-1002 : len = 2.02789e+06, over cnt = 340(0%), over = 1005, worst = 19
PHY-1002 : len = 2.03298e+06, over cnt = 152(0%), over = 358, worst = 16
PHY-1001 : End global iterations;  3.293241s wall, 6.062500s user + 0.000000s system = 6.062500s CPU (184.1%)

PHY-1001 : Congestion index: top1 = 55.84, top5 = 33.82, top10 = 20.40, top15 = 13.78.
OPT-1001 : End congestion update;  5.278164s wall, 8.046875s user + 0.015625s system = 8.062500s CPU (152.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 26722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.473952s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.6%)

OPT-0007 : Start: WNS 2242 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2335 TNS 0 NUM_FEPS 0 with 28 cells processed and 3599 slack improved
OPT-0007 : Iter 2: improved WNS 2335 TNS 0 NUM_FEPS 0 with 41 cells processed and 5221 slack improved
OPT-0007 : Iter 3: improved WNS 2335 TNS 0 NUM_FEPS 0 with 27 cells processed and 3327 slack improved
OPT-0007 : Iter 4: improved WNS 2335 TNS 0 NUM_FEPS 0 with 39 cells processed and 4735 slack improved
OPT-0007 : Iter 5: improved WNS 2335 TNS 0 NUM_FEPS 0 with 21 cells processed and 1910 slack improved
OPT-0007 : Iter 6: improved WNS 2335 TNS 0 NUM_FEPS 0 with 14 cells processed and 1174 slack improved
OPT-1001 : End global optimization;  7.095682s wall, 9.859375s user + 0.015625s system = 9.875000s CPU (139.2%)

OPT-1001 : Current memory(MB): used = 2452, reserve = 2525, peak = 2459.
OPT-1001 : Start remap optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 26722 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.471487s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.8%)

OPT-0007 : Start: WNS 2335 TNS 0 NUM_FEPS 0
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  1.508793s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (99.4%)

OPT-1001 : End physical optimization;  36.363589s wall, 53.078125s user + 0.281250s system = 53.359375s CPU (146.7%)

PHY-3001 : Start packing ...
SYN-4011 : Packing model "pcie_scan" (AL_USER_NORMAL) with 15361/26575 primitive instances ...
SYN-1032 : 26370/4776 useful/useless nets, 17192/0 useful/useless insts
PHY-3001 : End packing;  5.138185s wall, 5.140625s user + 0.000000s system = 5.140625s CPU (100.0%)

PHY-1001 : Populate physical database on model pcie_scan.
RUN-1001 : There are total 12790 instances
RUN-1001 : 16 mslices, 8528 lslices, 87 pads(hr:74 hp:13), 33 brams, 0 dsps
RUN-1001 : There are total 22187 nets
RUN-6004 WARNING: There are 219 nets with only 1 pin.
RUN-1001 : 14852 nets have 2 pins
RUN-1001 : 4941 nets have [3 - 5] pins
RUN-1001 : 1125 nets have [6 - 10] pins
RUN-1001 : 629 nets have [11 - 20] pins
RUN-1001 : 406 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : design contains 12788 instances, 8544 slices, 358 macros(2862 instances: 16 mslices 2550 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 1.51916e+06, Over = 111.375
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7042/22187.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.99043e+06, over cnt = 1031(0%), over = 1598, worst = 10
PHY-1002 : len = 1.99885e+06, over cnt = 652(0%), over = 927, worst = 8
PHY-1002 : len = 2.00702e+06, over cnt = 236(0%), over = 320, worst = 7
PHY-1002 : len = 2.01126e+06, over cnt = 70(0%), over = 87, worst = 4
PHY-1002 : len = 2.01222e+06, over cnt = 14(0%), over = 15, worst = 2
PHY-1001 : End global iterations;  3.140965s wall, 7.734375s user + 0.046875s system = 7.781250s CPU (247.7%)

PHY-1001 : Congestion index: top1 = 52.75, top5 = 31.75, top10 = 19.15, top15 = 12.93.
PHY-3001 : End congestion estimation;  5.219928s wall, 9.812500s user + 0.046875s system = 9.859375s CPU (188.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 87171, tnet num: 22165, tinst num: 12788, tnode num: 105509, tedge num: 138855.
TMR-2508 : Levelizing timing graph completed, there are 131 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  3.605814s wall, 3.609375s user + 0.000000s system = 3.609375s CPU (100.1%)

RUN-1004 : used memory is 2481 MB, reserved memory is 2556 MB, peak memory is 2481 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  5.123359s wall, 5.109375s user + 0.015625s system = 5.125000s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.27913e-06
PHY-3002 : Step(513): len = 1.44616e+06, overlap = 124.875
PHY-3002 : Step(514): len = 1.43281e+06, overlap = 128.375
PHY-3002 : Step(515): len = 1.41412e+06, overlap = 129.625
PHY-3002 : Step(516): len = 1.39873e+06, overlap = 132.375
PHY-3002 : Step(517): len = 1.39868e+06, overlap = 131.375
PHY-3002 : Step(518): len = 1.39434e+06, overlap = 131
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65583e-05
PHY-3002 : Step(519): len = 1.40541e+06, overlap = 119.75
PHY-3002 : Step(520): len = 1.40915e+06, overlap = 125.375
PHY-3002 : Step(521): len = 1.41675e+06, overlap = 118.5
PHY-3002 : Step(522): len = 1.41496e+06, overlap = 116.625
PHY-3002 : Step(523): len = 1.41481e+06, overlap = 115.125
PHY-3002 : Step(524): len = 1.41538e+06, overlap = 114.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.69711e-05
PHY-3002 : Step(525): len = 1.42515e+06, overlap = 114.75
PHY-3002 : Step(526): len = 1.42753e+06, overlap = 115.625
PHY-3002 : Step(527): len = 1.43591e+06, overlap = 110
PHY-3002 : Step(528): len = 1.44605e+06, overlap = 112.625
PHY-3002 : Step(529): len = 1.45181e+06, overlap = 111.75
PHY-3002 : Step(530): len = 1.45177e+06, overlap = 111.625
PHY-3002 : Step(531): len = 1.45177e+06, overlap = 111.625
PHY-3002 : Step(532): len = 1.45033e+06, overlap = 111.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.39422e-05
PHY-3002 : Step(533): len = 1.45666e+06, overlap = 110.125
PHY-3002 : Step(534): len = 1.45933e+06, overlap = 109.125
PHY-3002 : Step(535): len = 1.46902e+06, overlap = 103.625
PHY-3002 : Step(536): len = 1.47671e+06, overlap = 100.75
PHY-3002 : Step(537): len = 1.48072e+06, overlap = 98.25
PHY-3002 : Step(538): len = 1.48336e+06, overlap = 102.75
PHY-3002 : Step(539): len = 1.48482e+06, overlap = 104.375
PHY-3002 : Step(540): len = 1.48482e+06, overlap = 104.375
PHY-3002 : Step(541): len = 1.48322e+06, overlap = 103
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000107841
PHY-3002 : Step(542): len = 1.48723e+06, overlap = 103.875
PHY-3002 : Step(543): len = 1.48997e+06, overlap = 101.25
PHY-3002 : Step(544): len = 1.49258e+06, overlap = 100.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.541639s wall, 0.562500s user + 0.281250s system = 0.843750s CPU (155.8%)

PHY-3001 : Trial Legalized: Len = 1.67097e+06
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 743/22187.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.92682e+06, over cnt = 1466(0%), over = 2450, worst = 9
PHY-1002 : len = 1.9439e+06, over cnt = 761(0%), over = 1175, worst = 6
PHY-1002 : len = 1.95402e+06, over cnt = 434(0%), over = 627, worst = 5
PHY-1002 : len = 1.95976e+06, over cnt = 166(0%), over = 221, worst = 5
PHY-1002 : len = 1.96267e+06, over cnt = 28(0%), over = 44, worst = 4
PHY-1001 : End global iterations;  5.700662s wall, 17.875000s user + 0.000000s system = 17.875000s CPU (313.6%)

PHY-1001 : Congestion index: top1 = 49.77, top5 = 31.79, top10 = 19.49, top15 = 13.18.
PHY-3001 : End congestion estimation;  7.731420s wall, 19.906250s user + 0.000000s system = 19.906250s CPU (257.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.312640s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.59289e-05
PHY-3002 : Step(545): len = 1.57897e+06, overlap = 11.125
PHY-3002 : Step(546): len = 1.55097e+06, overlap = 26.875
PHY-3002 : Step(547): len = 1.52656e+06, overlap = 30.875
PHY-3002 : Step(548): len = 1.51846e+06, overlap = 32.375
PHY-3002 : Step(549): len = 1.51508e+06, overlap = 34.125
PHY-3002 : Step(550): len = 1.5057e+06, overlap = 38.25
PHY-3002 : Step(551): len = 1.50421e+06, overlap = 39.875
PHY-3002 : Step(552): len = 1.50133e+06, overlap = 42.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.18578e-05
PHY-3002 : Step(553): len = 1.50404e+06, overlap = 42.375
PHY-3002 : Step(554): len = 1.50515e+06, overlap = 41.625
PHY-3002 : Step(555): len = 1.50766e+06, overlap = 41
PHY-3002 : Step(556): len = 1.50944e+06, overlap = 41.875
PHY-3002 : Step(557): len = 1.50852e+06, overlap = 42.375
PHY-3002 : Step(558): len = 1.50791e+06, overlap = 43.125
PHY-3002 : Step(559): len = 1.5073e+06, overlap = 44.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.24952e-05
PHY-3002 : Step(560): len = 1.51055e+06, overlap = 43.75
PHY-3002 : Step(561): len = 1.51095e+06, overlap = 43.75
PHY-3002 : Step(562): len = 1.51345e+06, overlap = 42.5
PHY-3002 : Step(563): len = 1.51453e+06, overlap = 41.875
PHY-3002 : Step(564): len = 1.51412e+06, overlap = 43.5
PHY-3002 : Step(565): len = 1.51381e+06, overlap = 44.875
PHY-3002 : Step(566): len = 1.51381e+06, overlap = 44.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00016305
PHY-3002 : Step(567): len = 1.51591e+06, overlap = 44.625
PHY-3002 : Step(568): len = 1.51631e+06, overlap = 44.625
PHY-3002 : Step(569): len = 1.51777e+06, overlap = 44.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000266064
PHY-3002 : Step(570): len = 1.51799e+06, overlap = 44.75
PHY-3002 : Step(571): len = 1.51835e+06, overlap = 44.875
PHY-3002 : Step(572): len = 1.52341e+06, overlap = 44
PHY-3002 : Step(573): len = 1.52669e+06, overlap = 42.25
PHY-3002 : Step(574): len = 1.52602e+06, overlap = 41.25
PHY-3002 : Step(575): len = 1.52602e+06, overlap = 41.25
PHY-3002 : Step(576): len = 1.5258e+06, overlap = 41.875
PHY-3002 : Step(577): len = 1.5258e+06, overlap = 41.875
PHY-3002 : Step(578): len = 1.52559e+06, overlap = 42.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000532127
PHY-3002 : Step(579): len = 1.5266e+06, overlap = 42.375
PHY-3002 : Step(580): len = 1.52762e+06, overlap = 42.5
PHY-3002 : Step(581): len = 1.52855e+06, overlap = 42.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.197682s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.8%)

PHY-3001 : Legalized: Len = 1.59918e+06, Over = 0
PHY-3001 : Design contains 99 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 72 x 14 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 888 overflows spread with total dist 10422 and max dist 58.
PHY-3001 : Iter 2: 3 overflows spread with total dist 40 and max dist 40.
PHY-3001 : total displace: 137608, max displace: 53.
PHY-3001 : End spreading;  0.656806s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.9%)

PHY-3001 : Final: Len = 1.6144e+06, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2477/22187.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.87678e+06, over cnt = 1505(0%), over = 2356, worst = 7
PHY-1002 : len = 1.89211e+06, over cnt = 802(0%), over = 1125, worst = 7
PHY-1002 : len = 1.90531e+06, over cnt = 232(0%), over = 300, worst = 6
PHY-1002 : len = 1.90926e+06, over cnt = 53(0%), over = 60, worst = 2
PHY-1002 : len = 1.91045e+06, over cnt = 3(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  4.973444s wall, 14.796875s user + 0.062500s system = 14.859375s CPU (298.8%)

PHY-1001 : Congestion index: top1 = 49.22, top5 = 31.87, top10 = 19.23, top15 = 12.96.
PHY-1001 : End incremental global routing;  6.977731s wall, 16.796875s user + 0.062500s system = 16.859375s CPU (241.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 22165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.582029s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.8%)

OPT-1001 : 2 high-fanout net processed.
PHY-1001 : Populate physical database on model pcie_scan.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model pcie_scan.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 74 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 8858 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 12795 instances, 8551 slices, 358 macros(2862 instances: 16 mslices 2550 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.61506e+06
PHY-3001 : Run with size of 14
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12994/22192.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.9111e+06, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 1.91115e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.445107s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.8%)

PHY-1001 : Congestion index: top1 = 49.22, top5 = 31.88, top10 = 19.24, top15 = 12.96.
PHY-3001 : End congestion estimation;  2.397836s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (100.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 87188, tnet num: 22170, tinst num: 12795, tnode num: 105526, tedge num: 138877.
TMR-2508 : Levelizing timing graph completed, there are 131 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  3.571464s wall, 3.562500s user + 0.000000s system = 3.562500s CPU (99.7%)

RUN-1004 : used memory is 2484 MB, reserved memory is 2558 MB, peak memory is 2484 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  5.091847s wall, 5.078125s user + 0.000000s system = 5.078125s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(582): len = 1.61506e+06, overlap = 0
PHY-3002 : Step(583): len = 1.61506e+06, overlap = 0
PHY-3001 : Run with size of 7
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13002/22192.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.91115e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.188362s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.5%)

PHY-1001 : Congestion index: top1 = 49.22, top5 = 31.88, top10 = 19.24, top15 = 12.96.
PHY-3001 : End congestion estimation;  2.174058s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.328051s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000152367
PHY-3002 : Step(584): len = 1.61483e+06, overlap = 0
PHY-3002 : Step(585): len = 1.61491e+06, overlap = 0
PHY-3002 : Step(586): len = 1.61491e+06, overlap = 0
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12994/22192.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.91102e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.91104e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.441263s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.1%)

PHY-1001 : Congestion index: top1 = 49.22, top5 = 31.87, top10 = 19.24, top15 = 12.96.
PHY-3001 : End congestion estimation;  2.409651s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (99.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.326552s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.40443e-05
PHY-3002 : Step(587): len = 1.61494e+06, overlap = 0
PHY-3002 : Step(588): len = 1.61494e+06, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.153845s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.4%)

PHY-3001 : Legalized: Len = 1.61493e+06, Over = 0
PHY-3001 : Design contains 100 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 72 x 14 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 9 overflows spread with total dist 78 and max dist 24.
PHY-3001 : total displace: 136055, max displace: 27.
PHY-3001 : End spreading;  0.335625s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.4%)

PHY-3001 : Final: Len = 1.61512e+06, Over = 0
PHY-3001 : End incremental placement;  16.238451s wall, 17.203125s user + 0.062500s system = 17.265625s CPU (106.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  25.877377s wall, 37.359375s user + 0.125000s system = 37.484375s CPU (144.9%)

OPT-1001 : Current memory(MB): used = 2480, reserve = 2554, peak = 2485.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12984/22192.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.9111e+06, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 1.91115e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.454192s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.8%)

PHY-1001 : Congestion index: top1 = 49.22, top5 = 31.88, top10 = 19.24, top15 = 12.96.
OPT-1001 : End congestion update;  2.390709s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (100.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.303070s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.7%)

OPT-0007 : Start: WNS 2705 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2888 TNS 0 NUM_FEPS 0 with 20 cells processed and 3277 slack improved
OPT-0007 : Iter 2: improved WNS 2888 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  4.157638s wall, 4.171875s user + 0.000000s system = 4.171875s CPU (100.3%)

OPT-1001 : Current memory(MB): used = 2480, reserve = 2554, peak = 2485.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.308087s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 2888 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 2625 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  1.325024s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.2%)

OPT-1001 : Successfully optimized 725 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  1.335428s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.6%)

OPT-1001 : Stop: WNS 3046 TNS 0 NUM_FEPS 0
OPT-1001 : End pin optimization;  8.336132s wall, 8.343750s user + 0.000000s system = 8.343750s CPU (100.1%)

PHY-1001 : Beeline DP, 887 out of 2534 (35.00)%; hop = 1315.
PHY-1001 : Beeline DP, 239 out of 1697 (14.08)%; hop = 355.
PHY-1001 : Beeline DP, 139 out of 1617 (8.60)%; hop = 207.
PHY-1001 : Beeline DP, 108 out of 1566 (6.90)%; hop = 166.
PHY-1001 : Beeline DP, 104 out of 1579 (6.59)%; hop = 159.
PHY-1001 : Beeline optimization intraPLB, 959 1-hop(57.81%), 533 2-hop(32.13%), 80 3-hop( 4.82%), 87 others ( 5.24%)
PHY-1001 :  4.055422s wall, 4.046875s user + 0.000000s system = 4.046875s CPU (99.8%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 993, 2-hop 1815, 3-hop 1148, 4-hop 389, other 1135 
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.336246s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.4%)

OPT-1001 : Stop: WNS 3218 TNS 0 NUM_FEPS 0
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10113/22192.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.91962e+06, over cnt = 604(0%), over = 799, worst = 5
PHY-1002 : len = 1.92426e+06, over cnt = 311(0%), over = 395, worst = 5
PHY-1002 : len = 1.92928e+06, over cnt = 105(0%), over = 128, worst = 4
PHY-1002 : len = 1.93131e+06, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 1.93144e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.238816s wall, 4.828125s user + 0.015625s system = 4.843750s CPU (216.4%)

PHY-1001 : Congestion index: top1 = 49.77, top5 = 31.98, top10 = 19.30, top15 = 13.02.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.339492s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 3218 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.317618
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 3218ps with logic level 6 
RUN-1001 :       #2 path slack 3241ps with logic level 6 
RUN-1001 :       #3 path slack 3261ps with logic level 6 
RUN-1001 :       #4 path slack 3261ps with logic level 6 
RUN-1001 :       #5 path slack 3267ps with logic level 6 
RUN-1001 :       #6 path slack 3272ps with logic level 6 
RUN-1001 :       #7 path slack 3274ps with logic level 6 
RUN-1001 :       #8 path slack 3277ps with logic level 6 
RUN-1001 :       #9 path slack 3277ps with logic level 6 
RUN-1001 :       #10 path slack 3284ps with logic level 6 
OPT-1001 : End physical optimization;  52.168730s wall, 66.812500s user + 0.171875s system = 66.984375s CPU (128.4%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    1034     
RUN-1001 :   Yes  |  No   |  Yes  |    5246     
RUN-1001 :   Yes  |  Yes  |  No   |    1071     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |  187  |     27     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 254
PHY-1001 : Populate physical database on model pcie_scan.
RUN-1002 : start command "phys_opt -hold_fix -effort medium"
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 74 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 8867 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 8983 instances, 8551 slices, 358 macros(2862 instances: 16 mslices 2550 lslices)
RUN-1002 : start command "route_clock"
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_reg_config/usr_clk;
PHY-1001 : uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5;
PHY-1001 : cisclk6_syn_3;
PHY-1001 : uut/WRADDATA/clk_syn_1;
PHY-1001 : uut/uADConfig1/clk_sck_syn_1;
PHY-1001 : u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2;
PHY-1001 : mclk2_syn_3;
PHY-1001 : vsmp2_syn_3;
PHY-1001 : u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out;
PHY-1001 : uut/u_pll/clk0_out;
PHY-1001 : uut/I_3_5pclk;
PHY-1001 : uut/u_ubus_top/u_pll2/clk0_out;
PHY-1001 : u_sgdma_subsys/u_sgdma_ip/core_rst_n;
PHY-1001 : u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318;
PHY-1001 : u_sgdma_subsys/u_sgdma_ip/h2c0_rst;
PHY-1001 : u_sgdma_subsys/u_ep_core/app_auxclk;
PHY-5032 WARNING: Clock net vsmp2_syn_3 is not driving any valid clock pins, design could suffer from clock performance degradation or routing error.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][71,39]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock     |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :    0    |  uut/u_pll/clk0_out  |         1          |                
RUN-1001 : ------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [72,0][143,39]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------
RUN-1001 :   Bank  |  Leading Clock  |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    0    |   vsmp2_syn_3   |         2          |                
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][71,119]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------
RUN-1001 :   Bank  |          Leading Clock           |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------------------
RUN-1001 :    0    |          uut/I_3_5pclk           |         1          |                
RUN-1001 :    1    |  uut/u_ubus_top/u_pll2/clk0_out  |         1          |                
RUN-1001 : ------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][71,159]; Utilization: 3 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Leading Clock                        |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5  |        178         |                
RUN-1001 :    1    |                   uut/WRADDATA/clk_syn_1                    |         16         |                
RUN-1001 :    2    |                uut/uADConfig1/clk_sck_syn_1                 |         17         |                
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [72,120][133,159]; Utilization: 6 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                         Leading Clock                         |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |        716         |                
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |        128         |                
RUN-1001 :    2    |                 uut/uADConfig1/clk_sck_syn_1                  |         23         |                
RUN-1001 :    3    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        474         |                
RUN-1001 :    4    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        110         |                
RUN-1001 :    5    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        224         |                
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_l [0,160][71,199]; Utilization: 10 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                         Leading Clock                         |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |         54         |                
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |         14         |                
RUN-1001 :    2    |                         cisclk6_syn_3                         |        117         |                
RUN-1001 :    3    |                    uut/WRADDATA/clk_syn_1                     |         79         |                
RUN-1001 :    4    |                 uut/uADConfig1/clk_sck_syn_1                  |         8          |                
RUN-1001 :    5    |            u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2            |         28         |                
RUN-1001 :    6    |                          mclk2_syn_3                          |         3          |                
RUN-1001 :    7    |         u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out          |         1          |                
RUN-1001 :    8    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |         20         |                
RUN-1001 :    9    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |         3          |                
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_r [72,160][133,199]; Utilization: 9 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                         Leading Clock                         |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |        1950        |                
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |         30         |                
RUN-1001 :    2    |                         cisclk6_syn_3                         |        131         |                
RUN-1001 :    3    |                    uut/WRADDATA/clk_syn_1                     |         12         |                
RUN-1001 :    4    |                 uut/uADConfig1/clk_sck_syn_1                  |         5          |                
RUN-1001 :    5    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        1521        |                
RUN-1001 :    6    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        127         |                
RUN-1001 :    7    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        165         |                
RUN-1001 :    8    |              u_sgdma_subsys/u_ep_core/app_auxclk              |         1          |                
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_5_l [0,200][71,239]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :   Bank  |             Leading Clock              |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :    0    |          u_reg_config/usr_clk          |         18         |                
RUN-1001 :    1    |  u_sgdma_subsys/u_sgdma_ip/core_rst_n  |         6          |                
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_5_r [72,200][133,239]; Utilization: 4 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                         Leading Clock                         |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |        774         |                
RUN-1001 :    1    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        452         |                
RUN-1001 :    2    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        396         |                
RUN-1001 :    3    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |         5          |                
RUN-1001 : -----------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model pcie_scan.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : Generate nets ...
PHY-1001 : 33 clock nets will be evaluated.
PHY-1001 : ===== Phase 1, route by clock resources =====
PHY-1022 : len = 1.1057e+06, over cnt = 618(0%), over = 666, worst = 3, crit = 0
PHY-1001 : ===== Iter 1 =====
PHY-1022 : len = 1.08274e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : ===== Phase 2, route by local resources =====
PHY-1022 : len = 1.08274e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][71,39]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Assigned Clock    |     Route Clock      |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------
RUN-1001 :    0    |  uut/u_pll/clk0_out  |    cisclk6_syn_3     |   *    |         1          
RUN-1001 :    1    |                      |  uut/u_pll/clk0_out  |   *    |         0          
RUN-1001 : --------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [72,0][143,39]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |   vsmp2_syn_3    |               |   *    |         2          
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][71,79]; Utilization: 3 out of 12
RUN-1001 : -----------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |   Route Clock   |  Note  |  Regional Fanouts  
RUN-1001 : -----------------------------------------------------------------------
RUN-1001 :    0    |                  |  cisclk6_syn_3  |   *    |         0          
RUN-1001 :    1    |                  |   vsmp2_syn_3   |   *    |         0          
RUN-1001 :    10   |                  |   mclk2_syn_3   |   *    |         0          
RUN-1001 : -----------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [72,40][143,79]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |                  |  mclk2_syn_3  |   *    |         0          
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][71,119]; Utilization: 4 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |          Assigned Clock          |           Route Clock            |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |          uut/I_3_5pclk           |          cisclk6_syn_3           |   *    |         1          
RUN-1001 :    1    |  uut/u_ubus_top/u_pll2/clk0_out  |  uut/u_ubus_top/u_pll2/clk0_out  |        |         1          
RUN-1001 :    10   |                                  |          uut/I_3_5pclk           |   *    |         0          
RUN-1001 :    11   |                                  |         app_auxclk_dup_1         |   *    |         0          
RUN-1001 : --------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [72,80][143,119]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |    Route Clock     |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :    0    |                  |    vsmp2_syn_3     |   *    |         0          
RUN-1001 :    10   |                  |  app_auxclk_dup_1  |   *    |         0          
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][71,159]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                       Assigned Clock                        |                         Route Clock                         |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5  |  uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5  |        |        178         
RUN-1001 :    1    |                   uut/WRADDATA/clk_syn_1                    |                   uut/WRADDATA/clk_syn_1                    |        |         16         
RUN-1001 :    2    |                uut/uADConfig1/clk_sck_syn_1                 |                uut/uADConfig1/clk_sck_syn_1                 |        |         17         
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [72,120][133,159]; Utilization: 6 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Assigned Clock                         |                          Route Clock                          |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |                     u_reg_config/usr_clk                      |        |        716         
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |        |        128         
RUN-1001 :    2    |                 uut/uADConfig1/clk_sck_syn_1                  |                 uut/uADConfig1/clk_sck_syn_1                  |        |         23         
RUN-1001 :    3    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        |        474         
RUN-1001 :    4    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        |        110         
RUN-1001 :    5    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        |        224         
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_l [0,160][71,199]; Utilization: 11 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Assigned Clock                         |                          Route Clock                          |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |                     u_reg_config/usr_clk                      |        |         54         
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |              u_sgdma_subsys/u_sys_ctrl/core_clk               |   *    |         14         
RUN-1001 :    2    |                         cisclk6_syn_3                         |                         cisclk6_syn_3                         |        |        117         
RUN-1001 :    3    |                    uut/WRADDATA/clk_syn_1                     |                    uut/WRADDATA/clk_syn_1                     |        |         79         
RUN-1001 :    4    |                 uut/uADConfig1/clk_sck_syn_1                  |                 uut/uADConfig1/clk_sck_syn_1                  |        |         8          
RUN-1001 :    5    |            u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2            |            u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2            |        |         28         
RUN-1001 :    6    |                          mclk2_syn_3                          |                          mclk2_syn_3                          |        |         3          
RUN-1001 :    7    |         u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out          |         u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out          |        |         1          
RUN-1001 :    8    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        |         20         
RUN-1001 :    9    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        |         3          
RUN-1001 :    10   |                                                               |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |   *    |         0          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_r [72,160][133,199]; Utilization: 9 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Assigned Clock                         |                          Route Clock                          |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |                     u_reg_config/usr_clk                      |        |        1950        
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |        |         30         
RUN-1001 :    2    |                         cisclk6_syn_3                         |                         cisclk6_syn_3                         |        |        131         
RUN-1001 :    3    |                    uut/WRADDATA/clk_syn_1                     |                    uut/WRADDATA/clk_syn_1                     |        |         12         
RUN-1001 :    4    |                 uut/uADConfig1/clk_sck_syn_1                  |                 uut/uADConfig1/clk_sck_syn_1                  |        |         5          
RUN-1001 :    5    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        |        1521        
RUN-1001 :    6    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        |        127         
RUN-1001 :    7    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        |        165         
RUN-1001 :    8    |              u_sgdma_subsys/u_ep_core/app_auxclk              |              u_sgdma_subsys/u_ep_core/app_auxclk              |        |         1          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_5_l [0,200][71,239]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |             Assigned Clock             |              Route Clock               |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |          u_reg_config/usr_clk          |          u_reg_config/usr_clk          |        |         18         
RUN-1001 :    1    |  u_sgdma_subsys/u_sgdma_ip/core_rst_n  |  u_sgdma_subsys/u_sgdma_ip/core_rst_n  |        |         6          
RUN-1001 : --------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_5_r [72,200][133,239]; Utilization: 4 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Assigned Clock                         |                          Route Clock                          |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |                     u_reg_config/usr_clk                      |        |        774         
RUN-1001 :    1    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        |        452         
RUN-1001 :    2    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        |        396         
RUN-1001 :    3    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        |         5          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "route_clock" in  59.492025s wall, 90.078125s user + 1.062500s system = 91.140625s CPU (153.2%)

RUN-1004 : used memory is 6391 MB, reserved memory is 6521 MB, peak memory is 6408 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 79550, tnet num: 18351, tinst num: 8983, tnode num: 97888, tedge num: 134172.
TMR-2508 : Levelizing timing graph completed, there are 131 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  3.391041s wall, 3.375000s user + 0.000000s system = 3.375000s CPU (99.5%)

RUN-1004 : used memory is 6393 MB, reserved memory is 6522 MB, peak memory is 6408 MB
OPT-1001 : Generate timing info.
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12098/18373.
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.93144e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.213084s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 49.77, top5 = 31.98, top10 = 19.30, top15 = 13.02.
OPT-1001 : End congestion update;  2.324963s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (99.5%)

TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 18351 nets completely.
TMR-1033 : GPLL u_sgdma_subsys/u_sys_ctrl/u_sys_pll/pll_inst feeds back externally.
TMR-1033 : GPLL uut/u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL uut/u_pll3/pll_inst feeds back externally.
TMR-1033 : GPLL uut/u_ubus_top/u_pll2/pll_inst feeds back externally.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : Start pre-route large hold fixing with middle effort...
OPT-1001 : WHS -1087 THS -1738231 NUM_FEPS 6191
OPT-1001 : No hold slack smaller than threshold -2000
OPT-1001 : Fix on 0 net(s) and add 0 buffer(s)
OPT-1001 : Total timing improved WHS 0 THS 0.
OPT-1001 : Final WHS -1087 THS -1738231 NUM_FEPS 6191
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model pcie_scan.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 74 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 8867 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 8983 instances, 8551 slices, 358 macros(2862 instances: 16 mslices 2550 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 1.81477e+06, Over = 0
PHY-3001 : Design contains 100 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 72 x 14 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 134519, max displace: 23.
PHY-3001 : End spreading;  0.357849s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.4%)

PHY-3001 : Final: Len = 1.81477e+06, Over = 0
PHY-3001 : End incremental legalization;  1.007873s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (128.7%)

OPT-1001 : End physical optimization;  68.349035s wall, 100.593750s user + 1.062500s system = 101.656250s CPU (148.7%)

RUN-1003 : finish command "phys_opt -hold_fix -effort medium" in  71.763278s wall, 104.015625s user + 1.062500s system = 105.078125s CPU (146.4%)

RUN-1004 : used memory is 6389 MB, reserved memory is 6517 MB, peak memory is 6413 MB
RUN-1003 : finish command "place" in  249.532554s wall, 405.218750s user + 6.234375s system = 411.453125s CPU (164.9%)

RUN-1004 : used memory is 6389 MB, reserved memory is 6517 MB, peak memory is 6413 MB
RUN-1002 : start command "export_db pcie_scan_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db pcie_scan_place.db" in  2.758924s wall, 4.656250s user + 0.015625s system = 4.671875s CPU (169.3%)

RUN-1004 : used memory is 6386 MB, reserved memory is 6513 MB, peak memory is 6447 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route fix_hold on"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |     on     |       off        |   *    
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Populate physical database on model pcie_scan.
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_reg_config/usr_clk;
PHY-1001 : uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5;
PHY-1001 : cisclk6_syn_3;
PHY-1001 : uut/WRADDATA/clk_syn_1;
PHY-1001 : uut/uADConfig1/clk_sck_syn_1;
PHY-1001 : u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2;
PHY-1001 : mclk2_syn_3;
PHY-1001 : vsmp2_syn_3;
PHY-1001 : u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out;
PHY-1001 : uut/u_pll/clk0_out;
PHY-1001 : uut/I_3_5pclk;
PHY-1001 : uut/u_ubus_top/u_pll2/clk0_out;
PHY-1001 : u_sgdma_subsys/u_sgdma_ip/core_rst_n;
PHY-1001 : u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318;
PHY-1001 : u_sgdma_subsys/u_sgdma_ip/h2c0_rst;
PHY-1001 : u_sgdma_subsys/u_ep_core/app_auxclk;
PHY-5032 WARNING: Clock net vsmp2_syn_3 is not driving any valid clock pins, design could suffer from clock performance degradation or routing error.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][71,39]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock     |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :    0    |  uut/u_pll/clk0_out  |         1          |                
RUN-1001 : ------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][71,119]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------
RUN-1001 :   Bank  |          Leading Clock           |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------------------
RUN-1001 :    0    |          uut/I_3_5pclk           |         1          |                
RUN-1001 :    1    |  uut/u_ubus_top/u_pll2/clk0_out  |         1          |                
RUN-1001 : ------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][71,159]; Utilization: 3 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Leading Clock                        |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5  |        178         |                
RUN-1001 :    1    |                   uut/WRADDATA/clk_syn_1                    |         16         |                
RUN-1001 :    2    |                uut/uADConfig1/clk_sck_syn_1                 |         17         |                
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [72,120][133,159]; Utilization: 6 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                         Leading Clock                         |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |        716         |                
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |        128         |                
RUN-1001 :    2    |                 uut/uADConfig1/clk_sck_syn_1                  |         23         |                
RUN-1001 :    3    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        474         |                
RUN-1001 :    4    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        110         |                
RUN-1001 :    5    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        224         |                
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_l [0,160][71,199]; Utilization: 10 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                         Leading Clock                         |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |         54         |                
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |         14         |                
RUN-1001 :    2    |                         cisclk6_syn_3                         |        117         |                
RUN-1001 :    3    |                    uut/WRADDATA/clk_syn_1                     |         79         |                
RUN-1001 :    4    |                 uut/uADConfig1/clk_sck_syn_1                  |         8          |                
RUN-1001 :    5    |            u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2            |         28         |                
RUN-1001 :    6    |                          mclk2_syn_3                          |         3          |                
RUN-1001 :    7    |         u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out          |         1          |                
RUN-1001 :    8    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |         20         |                
RUN-1001 :    9    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |         3          |                
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_r [72,160][133,199]; Utilization: 9 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                         Leading Clock                         |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |        1950        |                
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |         30         |                
RUN-1001 :    2    |                         cisclk6_syn_3                         |        131         |                
RUN-1001 :    3    |                    uut/WRADDATA/clk_syn_1                     |         12         |                
RUN-1001 :    4    |                 uut/uADConfig1/clk_sck_syn_1                  |         5          |                
RUN-1001 :    5    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        1521        |                
RUN-1001 :    6    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        127         |                
RUN-1001 :    7    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        165         |                
RUN-1001 :    8    |              u_sgdma_subsys/u_ep_core/app_auxclk              |         1          |                
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_5_l [0,200][71,239]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :   Bank  |             Leading Clock              |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :    0    |          u_reg_config/usr_clk          |         18         |                
RUN-1001 :    1    |  u_sgdma_subsys/u_sgdma_ip/core_rst_n  |         6          |                
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_5_r [72,200][133,239]; Utilization: 4 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                         Leading Clock                         |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |        774         |                
RUN-1001 :    1    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        452         |                
RUN-1001 :    2    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        396         |                
RUN-1001 :    3    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |         5          |                
RUN-1001 : -----------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model pcie_scan.
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 9301 instances
RUN-1001 : 16 mslices, 8535 lslices, 87 pads(hr:74 hp:13), 33 brams, 0 dsps
RUN-1001 : There are total 18698 nets
RUN-6004 WARNING: There are 219 nets with only 1 pin.
RUN-1001 : 11103 nets have 2 pins
RUN-1001 : 5001 nets have [3 - 5] pins
RUN-1001 : 1186 nets have [6 - 10] pins
RUN-1001 : 687 nets have [11 - 20] pins
RUN-1001 : 488 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 79550, tnet num: 18351, tinst num: 9299, tnode num: 97888, tedge num: 134172.
TMR-2508 : Levelizing timing graph completed, there are 131 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  3.351045s wall, 3.343750s user + 0.000000s system = 3.343750s CPU (99.8%)

RUN-1004 : used memory is 6379 MB, reserved memory is 6505 MB, peak memory is 6447 MB
PHY-1001 : 16 mslices, 8535 lslices, 87 pads(hr:74 hp:13), 33 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 18351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 1.86309e+06, over cnt = 1506(0%), over = 2462, worst = 9
PHY-1002 : len = 1.87909e+06, over cnt = 851(0%), over = 1216, worst = 7
PHY-1002 : len = 1.88782e+06, over cnt = 460(0%), over = 644, worst = 7
PHY-1002 : len = 1.89597e+06, over cnt = 122(0%), over = 177, worst = 6
PHY-1002 : len = 1.89787e+06, over cnt = 25(0%), over = 33, worst = 4
PHY-1002 : len = 1.8981e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  6.472182s wall, 17.046875s user + 0.062500s system = 17.109375s CPU (264.4%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 31.11, top10 = 18.72, top15 = 12.61.
PHY-1001 : End global routing;  8.649522s wall, 19.203125s user + 0.062500s system = 19.265625s CPU (222.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 6381, reserve = 6508, peak = 6447.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Refresh detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_bad_dllp_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_bad_tlp_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_corrected_internal_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_dl_protocol_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_ecrc_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_fc_protocol_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_mlf_tlp_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_rcvr_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_rcvr_overflow_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_replay_number_rollover_err_sts is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 6389, reserve = 6515, peak = 6447.
PHY-1001 : End build detailed router design. 7.782177s wall, 7.765625s user + 0.000000s system = 7.765625s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 128 nets need to preroute.
PHY-1001 : Current memory(MB): used = 6389, reserve = 6515, peak = 6447.
PHY-1001 : End phase 1; 0.475009s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (536.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 1.06174e+06, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 38.437079s wall, 38.375000s user + 0.015625s system = 38.390625s CPU (99.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.06226e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 3.726927s wall, 3.734375s user + 0.000000s system = 3.734375s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 6775, reserve = 6917, peak = 6775.
PHY-1001 : End phase 2; 42.433017s wall, 42.375000s user + 0.015625s system = 42.390625s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 69% nets.
PHY-1022 : len = 3.6527e+06, over cnt = 7411(0%), over = 7684, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 6788, reserve = 6928, peak = 6788.
PHY-1001 : End initial routed; 10.033068s wall, 26.468750s user + 0.015625s system = 26.484375s CPU (264.0%)

PHY-1001 : Update timing.....
PHY-1001 : 5/13646(0%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -0.813   |   -5.977   |  13   
RUN-1001 :   Hold   |  -0.922   |  -198.997  |  606  
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 6.653983s wall, 6.656250s user + 0.000000s system = 6.656250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 6867, reserve = 7011, peak = 6867.
PHY-1001 : End phase 3; 16.687148s wall, 33.125000s user + 0.015625s system = 33.140625s CPU (198.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 44.36(S49.77, N54.41, E41.90, W48.58, I62.13, O33.66), top5 = 29.80(S29.72, N32.31, E24.74, W26.69, I33.19, O19.32)
PHY-1001 : top10 = 18.37(S16.86, N19.00, E14.41, W14.83, I16.80, O9.79), top15 = 12.26(S11.24, N12.68, E9.61, W9.89, I11.20, O6.52)
RUN-1001 : Congestion Table:
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |     Congestion Box      |  Critical Ratio(%)  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |     100.00%      |         0          |      0.00%      |  [114 159] - [114 159]  |       100.00%       
RUN-1001 :     North    |      85.00%      |         0          |     57.81%      |   [97 179] - [97 179]   |       30.00%        
RUN-1001 :     South    |     100.00%      |         0          |      0.00%      |  [114 200] - [114 200]  |       100.00%       
RUN-1001 :     West     |      96.97%      |         0          |     37.50%      |  [101 172] - [101 172]  |       78.79%        
RUN-1001 :     West     |      90.91%      |         0          |     65.62%      |  [100 172] - [100 172]  |       75.76%        
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 4.511165s wall, 4.609375s user + 0.046875s system = 4.656250s CPU (103.2%)

PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS 0.063ns STNS 0.000ns FEP 0.
PHY-1001 : End OPT Iter 1; 1.185378s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (100.2%)

PHY-1022 : len = 3.6544e+06, over cnt = 7418(0%), over = 7691, worst = 3, crit = 0
PHY-1001 : End optimize timing; 1.853915s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (100.3%)

PHY-0007 : Phase: 4; Congestion: {44.36, 29.80, 18.37, 12.26}; Timing: {0.063ns, 0.000ns, 0}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 3.69093e+06, over cnt = 3327(0%), over = 3410, worst = 3, crit = 0
PHY-1001 : End DR Iter 1; 4.347956s wall, 12.484375s user + 0.015625s system = 12.500000s CPU (287.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 3.71662e+06, over cnt = 1267(0%), over = 1286, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 3.169370s wall, 7.515625s user + 0.015625s system = 7.531250s CPU (237.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 3.73302e+06, over cnt = 507(0%), over = 516, worst = 2, crit = 0
PHY-1001 : End DR Iter 3; 2.045107s wall, 3.515625s user + 0.015625s system = 3.531250s CPU (172.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 3.73744e+06, over cnt = 191(0%), over = 194, worst = 2, crit = 0
PHY-1001 : End DR Iter 4; 1.132992s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (132.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 3.73912e+06, over cnt = 91(0%), over = 93, worst = 2, crit = 0
PHY-1001 : End DR Iter 5; 0.693125s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (108.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 3.74011e+06, over cnt = 50(0%), over = 50, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.551019s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (130.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 3.74019e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.563662s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (116.4%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 41.01(S45.16, N49.04, E40.66, W47.97, I62.13, O33.66), top5 = 29.01(S28.66, N31.12, E25.47, W27.70, I33.19, O19.32)
PHY-1001 : top10 = 18.58(S16.81, N18.84, E15.42, W15.92, I16.80, O9.79), top15 = 12.40(S11.21, N12.63, E10.28, W10.61, I11.20, O6.52)
RUN-1001 : Congestion Table:
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |     Congestion Box      |  Critical Ratio(%)  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |     100.00%      |         0          |      0.00%      |  [114 159] - [114 159]  |       100.00%       
RUN-1001 :     South    |     100.00%      |         0          |      0.00%      |  [114 200] - [114 200]  |       100.00%       
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.111557s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (266.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 3.74098e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.528658s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (106.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 3.74091e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.532208s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.8%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 3.74096e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.560826s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.3%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 3.74099e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.700831s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (100.3%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 3.74101e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 12; 0.455574s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.5%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 40.99(S45.15, N49.01, E40.64, W47.94, I62.13, O33.66), top5 = 29.01(S28.67, N31.12, E25.48, W27.71, I33.19, O19.32)
PHY-1001 : top10 = 18.59(S16.81, N18.85, E15.42, W15.93, I16.80, O9.79), top15 = 12.41(S11.21, N12.63, E10.28, W10.62, I11.20, O6.52)
RUN-1001 : Congestion Table:
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |     Congestion Box      |  Critical Ratio(%)  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |     100.00%      |         0          |      0.00%      |  [114 159] - [114 159]  |       100.00%       
RUN-1001 :     South    |     100.00%      |         0          |      0.00%      |  [114 200] - [114 200]  |       100.00%       
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.109714s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (313.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/13646(0%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |   0.145   |   0.000    |   0   
RUN-1001 :   Hold   |  -0.922   |  -185.581  |  525  
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.200284s wall, 3.203125s user + 0.000000s system = 3.203125s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.259952s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.2%)

PHY-1001 : Current memory(MB): used = 7456, reserve = 7623, peak = 7456.
PHY-1001 : End phase 4; 29.885901s wall, 45.890625s user + 0.093750s system = 45.984375s CPU (153.9%)

PHY-1003 : Routed, final wirelength = 3.74101e+06
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][71,39]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Assigned Clock    |     Route Clock      |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------
RUN-1001 :    0    |  uut/u_pll/clk0_out  |  uut/u_pll/clk0_out  |        |         1          
RUN-1001 :    1    |                      |    cisclk6_syn_3     |   *    |         0          
RUN-1001 : --------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][71,79]; Utilization: 3 out of 12
RUN-1001 : -----------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |   Route Clock   |  Note  |  Regional Fanouts  
RUN-1001 : -----------------------------------------------------------------------
RUN-1001 :    0    |                  |  cisclk6_syn_3  |   *    |         0          
RUN-1001 :    1    |                  |   mclk2_syn_3   |   *    |         0          
RUN-1001 :    10   |                  |   vsmp2_syn_3   |   *    |         0          
RUN-1001 : -----------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [72,40][143,79]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |                  |  mclk2_syn_3  |   *    |         0          
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][71,119]; Utilization: 4 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |          Assigned Clock          |           Route Clock            |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |          uut/I_3_5pclk           |         app_auxclk_dup_1         |   *    |         1          
RUN-1001 :    1    |  uut/u_ubus_top/u_pll2/clk0_out  |          uut/I_3_5pclk           |   *    |         1          
RUN-1001 :    10   |                                  |  uut/u_ubus_top/u_pll2/clk0_out  |   *    |         0          
RUN-1001 :    11   |                                  |          cisclk6_syn_3           |   *    |         0          
RUN-1001 : --------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [72,80][143,119]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |    Route Clock     |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :    0    |                  |    vsmp2_syn_3     |   *    |         0          
RUN-1001 :    10   |                  |  app_auxclk_dup_1  |   *    |         0          
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][71,159]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                       Assigned Clock                        |                         Route Clock                         |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5  |  uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5  |        |        178         
RUN-1001 :    1    |                   uut/WRADDATA/clk_syn_1                    |                   uut/WRADDATA/clk_syn_1                    |        |         16         
RUN-1001 :    2    |                uut/uADConfig1/clk_sck_syn_1                 |                uut/uADConfig1/clk_sck_syn_1                 |        |         17         
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [72,120][133,159]; Utilization: 6 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Assigned Clock                         |                          Route Clock                          |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |                     u_reg_config/usr_clk                      |        |        716         
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |        |        128         
RUN-1001 :    2    |                 uut/uADConfig1/clk_sck_syn_1                  |                 uut/uADConfig1/clk_sck_syn_1                  |        |         23         
RUN-1001 :    3    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        |        474         
RUN-1001 :    4    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        |        110         
RUN-1001 :    5    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        |        224         
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_l [0,160][71,199]; Utilization: 11 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Assigned Clock                         |                          Route Clock                          |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |                     u_reg_config/usr_clk                      |        |         54         
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |              u_sgdma_subsys/u_sys_ctrl/core_clk               |   *    |         14         
RUN-1001 :    2    |                         cisclk6_syn_3                         |                         cisclk6_syn_3                         |        |        117         
RUN-1001 :    3    |                    uut/WRADDATA/clk_syn_1                     |                    uut/WRADDATA/clk_syn_1                     |        |         79         
RUN-1001 :    4    |                 uut/uADConfig1/clk_sck_syn_1                  |                 uut/uADConfig1/clk_sck_syn_1                  |        |         8          
RUN-1001 :    5    |            u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2            |            u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2            |        |         28         
RUN-1001 :    6    |                          mclk2_syn_3                          |                          mclk2_syn_3                          |        |         3          
RUN-1001 :    7    |         u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out          |         u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_out          |        |         1          
RUN-1001 :    8    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        |         20         
RUN-1001 :    9    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        |         3          
RUN-1001 :    10   |                                                               |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |   *    |         0          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_4_r [72,160][133,199]; Utilization: 9 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Assigned Clock                         |                          Route Clock                          |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |                     u_reg_config/usr_clk                      |        |        1950        
RUN-1001 :    1    |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |   uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk_syn_5   |        |         30         
RUN-1001 :    2    |                         cisclk6_syn_3                         |                         cisclk6_syn_3                         |        |        131         
RUN-1001 :    3    |                    uut/WRADDATA/clk_syn_1                     |                    uut/WRADDATA/clk_syn_1                     |        |         12         
RUN-1001 :    4    |                 uut/uADConfig1/clk_sck_syn_1                  |                 uut/uADConfig1/clk_sck_syn_1                  |        |         5          
RUN-1001 :    5    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        |        1521        
RUN-1001 :    6    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        |        127         
RUN-1001 :    7    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        |        165         
RUN-1001 :    8    |              u_sgdma_subsys/u_ep_core/app_auxclk              |              u_sgdma_subsys/u_ep_core/app_auxclk              |        |         1          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_5_l [0,200][71,239]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |             Assigned Clock             |              Route Clock               |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |          u_reg_config/usr_clk          |          u_reg_config/usr_clk          |        |         18         
RUN-1001 :    1    |  u_sgdma_subsys/u_sgdma_ip/core_rst_n  |  u_sgdma_subsys/u_sgdma_ip/core_rst_n  |        |         6          
RUN-1001 : --------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_5_r [72,200][133,239]; Utilization: 4 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Assigned Clock                         |                          Route Clock                          |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |                     u_reg_config/usr_clk                      |                     u_reg_config/usr_clk                      |        |        774         
RUN-1001 :    1    |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |             u_sgdma_subsys/u_sgdma_ip/core_rst_n              |        |        452         
RUN-1001 :    2    |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |  u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_r[0]_syn_318  |        |        396         
RUN-1001 :    3    |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |              u_sgdma_subsys/u_sgdma_ip/h2c0_rst               |        |         5          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 7456, reserve = 7623, peak = 7456.
PHY-1001 : End export database. 0.298783s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (99.4%)

PHY-1001 : End detail routing;  100.981568s wall, 135.312500s user + 0.218750s system = 135.531250s CPU (134.2%)

RUN-1002 : start command "fix_hold"
PHY-1001 : Refresh detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_bad_dllp_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_bad_tlp_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_corrected_internal_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_dl_protocol_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_ecrc_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_fc_protocol_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_mlf_tlp_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_rcvr_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_rcvr_overflow_err_sts is skipped due to 0 input or output
PHY-5010 WARNING: Net u_sgdma_subsys/cfg_replay_number_rollover_err_sts is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.922ns | HTNS -185.581ns.
PHY-1001 : Processing hold violation on 342 end-point, worst slack = -922ps, best slack = -1ps.
PHY-1001 : End timing refresh. 6.239793s wall, 6.250000s user + 0.000000s system = 6.250000s CPU (100.2%)

PHY-1001 : 128 nets need to preroute.
PHY-1001 : Start hold violation fixing ...
PHY-1001 : ===== HF Iter 1 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 311: Fixing end-point app_auxclk_syn_559.ic (-28ps) by reroute net app_auxclk_syn_5.
PHY-1001 : Bridge unidentified.
PHY-1001 : 3 of 311: Fixing end-point u_sgdma_subsys/u_lbc_ext_addr22_syn_18.ie (-358ps) by reroute net u_sgdma_subsys/lbc_ext_addr[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -358ps -> 414ps, SWNS 4393ps -> 3533ps.
PHY-1001 : 4 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.id (-51ps) by reroute net u_sgdma_subsys/u_sgdma_ip/radm_bypass_tlp_abort_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -51ps -> 475ps, SWNS 6840ps -> 6265ps.
PHY-1001 : 5 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_13.ima (-472ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -472ps -> -38ps, SWNS 7652ps -> 7324ps.
PHY-1001 : 6 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_relor/reg1_syn_116.ia (-56ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -56ps -> 1138ps, SWNS 7267ps -> 5779ps.
PHY-1001 : 8 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/c2h0_cmpl_abrt_reg_syn_6.ib (-438ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_eot_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -438ps -> 334ps, SWNS 7588ps -> 6934ps.
PHY-1001 : 9 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.ima (-719ps) by reroute net u_sgdma_subsys/u_sgdma_ip/radm_bypass_cpl_last_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -719ps -> -25ps, SWNS 7788ps -> 7207ps.
PHY-1001 : 10 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ia (-33ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[29].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -33ps -> 439ps, SWNS 7287ps -> 6769ps.
PHY-1001 : 11 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ib (-99ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[28].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -99ps -> 245ps, SWNS 7369ps -> 7023ps.
PHY-1001 : 12 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ic (-16ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[27].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -16ps -> 359ps, SWNS 7340ps -> 6964ps.
PHY-1001 : 13 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.id (-220ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[26].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -220ps -> 420ps, SWNS 7485ps -> 6850ps.
PHY-1001 : 14 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.ie (-157ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[25].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -157ps -> 264ps, SWNS 7432ps -> 7035ps.
PHY-1001 : 15 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_n1_syn_5.imf (-143ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[24].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -143ps -> 371ps, SWNS 7410ps -> 6906ps.
PHY-1001 : 17 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.imb (-595ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[76].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -595ps -> 697ps, SWNS 7739ps -> 6477ps.
PHY-1001 : 18 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_rgn_reg_syn_7.imf (-625ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[30].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -625ps -> 278ps, SWNS 7778ps -> 6992ps.
PHY-1001 : 19 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6.ia (-215ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[14].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -215ps -> 685ps, SWNS 7388ps -> 6485ps.
PHY-1001 : 20 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[123]_syn_4.ima (-9ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[9].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -9ps -> 990ps, SWNS 7282ps -> 6006ps.
PHY-1001 : 21 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.ima (-727ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[43].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -727ps -> 132ps, SWNS 7785ps -> 7101ps.
PHY-1001 : 22 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_52.imb (-631ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[42].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -631ps -> 100ps, SWNS 7728ps -> 7141ps.
PHY-1001 : 23 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.cea (-866ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -866ps -> 1966ps, SWNS 7874ps -> 4089ps.
PHY-1001 : 25 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.ima (-869ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[41].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -869ps -> 153ps, SWNS 7890ps -> 7151ps.
PHY-1001 : 26 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_55.imb (-760ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[40].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -760ps -> 19ps, SWNS 7839ps -> 7234ps.
PHY-1001 : 27 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ima (-624ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[39].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -624ps -> -67ps, SWNS 7703ps -> 7284ps.
PHY-1001 : 28 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.imb (-644ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[38].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -644ps -> 20ps, SWNS 7708ps -> 7233ps.
PHY-1001 : 29 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61.ima (-415ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[37].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -415ps -> 20ps, SWNS 7542ps -> 7220ps.
PHY-1001 : 30 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61.imb (-658ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[36].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -658ps -> -72ps, SWNS 7725ps -> 7313ps.
PHY-1001 : 31 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64.ima (-630ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[35].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -630ps -> 191ps, SWNS 7723ps -> 7061ps.
PHY-1001 : 32 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_64.imb (-618ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[32].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -618ps -> 84ps, SWNS 7701ps -> 7157ps.
PHY-1001 : 33 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67.ima (-813ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[34].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -813ps -> 130ps, SWNS 7832ps -> 7151ps.
PHY-1001 : 34 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67.imb (-804ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[33].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -804ps -> -37ps, SWNS 7850ps -> 7302ps.
PHY-1001 : 35 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516.ima (-760ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[127].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -760ps -> -18ps, SWNS 7865ps -> 7307ps.
PHY-1001 : 36 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516.imb (-604ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[126].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -604ps -> 85ps, SWNS 7772ps -> 7220ps.
PHY-1001 : 37 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519.ima (-712ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[125].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -712ps -> 204ps, SWNS 7841ps -> 7136ps.
PHY-1001 : 38 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_519.imb (-666ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[119].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -666ps -> 24ps, SWNS 7808ps -> 7265ps.
PHY-1001 : 39 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522.ima (-790ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[124].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -790ps -> 164ps, SWNS 7890ps -> 7151ps.
PHY-1001 : 40 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_522.imb (-694ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[123].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -694ps -> 63ps, SWNS 7835ps -> 7269ps.
PHY-1001 : 41 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525.ima (-700ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[122].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -700ps -> -61ps, SWNS 7825ps -> 7362ps.
PHY-1001 : 42 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525.imb (-661ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[120].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -661ps -> 331ps, SWNS 7803ps -> 6977ps.
PHY-1001 : 43 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.cea (-556ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_dv_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -556ps -> 427ps, SWNS 7626ps -> 6792ps.
PHY-1001 : 45 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.ima (-922ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[121].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -922ps -> -46ps, SWNS 7991ps -> 7355ps.
PHY-1001 : 46 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.imb (-792ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[105].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -792ps -> -70ps, SWNS 7900ps -> 7397ps.
PHY-1001 : 47 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531.ima (-737ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[118].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -737ps -> 98ps, SWNS 7869ps -> 7240ps.
PHY-1001 : 48 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_531.imb (-576ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[113].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -576ps -> 210ps, SWNS 7747ps -> 7090ps.
PHY-1001 : 49 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534.ima (-810ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[117].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -810ps -> 118ps, SWNS 7915ps -> 7205ps.
PHY-1001 : 50 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_534.imb (-752ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[116].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -752ps -> 192ps, SWNS 7869ps -> 7131ps.
PHY-1001 : 51 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537.ima (-685ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[115].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -685ps -> 250ps, SWNS 7819ps -> 7034ps.
PHY-1001 : 52 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_537.imb (-814ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[112].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -814ps -> 83ps, SWNS 7911ps -> 7216ps.
PHY-1001 : 53 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540.ima (-766ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[114].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -766ps -> -200ps, SWNS 7890ps -> 7468ps.
PHY-1001 : 54 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540.imb (-736ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[107].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -736ps -> -57ps, SWNS 7864ps -> 7394ps.
PHY-1001 : 55 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543.ima (-751ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[111].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -751ps -> 284ps, SWNS 7865ps -> 6979ps.
PHY-1001 : 56 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_543.imb (-666ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[110].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -666ps -> 95ps, SWNS 7814ps -> 7237ps.
PHY-1001 : 57 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546.ima (-665ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[109].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -665ps -> -56ps, SWNS 7793ps -> 7332ps.
PHY-1001 : 58 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546.imb (-593ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[102].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -593ps -> 24ps, SWNS 7731ps -> 7289ps.
PHY-1001 : 59 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549.ima (-684ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[108].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -684ps -> -143ps, SWNS 7835ps -> 7429ps.
PHY-1001 : 60 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549.imb (-636ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[106].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -636ps -> -222ps, SWNS 7790ps -> 7485ps.
PHY-1001 : 61 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552.ima (-605ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[104].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -605ps -> 410ps, SWNS 7751ps -> 6937ps.
PHY-1001 : 62 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_552.imb (-822ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[98].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -822ps -> 144ps, SWNS 7911ps -> 7143ps.
PHY-1001 : 63 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555.ima (-740ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[103].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -740ps -> 62ps, SWNS 7850ps -> 7207ps.
PHY-1001 : 64 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_555.imb (-527ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[101].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -527ps -> 413ps, SWNS 7686ps -> 6903ps.
PHY-1001 : 65 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558.ima (-695ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[100].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -695ps -> 119ps, SWNS 7821ps -> 7162ps.
PHY-1001 : 66 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_558.imb (-797ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[97].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -797ps -> 88ps, SWNS 7901ps -> 7221ps.
PHY-1001 : 67 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561.ima (-660ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[99].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -660ps -> 291ps, SWNS 7787ps -> 6988ps.
PHY-1001 : 68 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_561.imb (-733ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[96].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -733ps -> 169ps, SWNS 7854ps -> 7160ps.
PHY-1001 : 69 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564.ima (-394ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[95].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -394ps -> -53ps, SWNS 7588ps -> 7292ps.
PHY-1001 : 70 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564.imb (-67ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[85].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -67ps -> 81ps, SWNS 7326ps -> 7229ps.
PHY-1001 : 71 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567.ima (-723ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[94].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -723ps -> 82ps, SWNS 7832ps -> 7216ps.
PHY-1001 : 72 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_567.imb (-693ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[91].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -693ps -> 106ps, SWNS 7793ps -> 7197ps.
PHY-1001 : 73 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570.ima (-701ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[93].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -701ps -> 315ps, SWNS 7802ps -> 7036ps.
PHY-1001 : 74 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_570.imb (-721ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[88].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -721ps -> 174ps, SWNS 7828ps -> 7161ps.
PHY-1001 : 75 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573.ima (-847ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[92].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -847ps -> 53ps, SWNS 7922ps -> 7232ps.
PHY-1001 : 76 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_573.imb (-682ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[90].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -682ps -> 89ps, SWNS 7811ps -> 7206ps.
PHY-1001 : 77 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576.ima (-857ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[89].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -857ps -> -66ps, SWNS 7933ps -> 7376ps.
PHY-1001 : 78 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576.imb (-835ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[84].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -835ps -> -195ps, SWNS 7938ps -> 7470ps.
PHY-1001 : 79 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579.ima (-596ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[87].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -596ps -> 146ps, SWNS 7719ps -> 7113ps.
PHY-1001 : 80 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579.imb (-515ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[77].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -515ps -> -16ps, SWNS 7644ps -> 7272ps.
PHY-1001 : 81 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582.ima (-847ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[86].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -847ps -> 142ps, SWNS 7917ps -> 7162ps.
PHY-1001 : 82 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582.imb (-847ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[83].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -847ps -> -313ps, SWNS 7920ps -> 7551ps.
PHY-1001 : 83 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585.ima (-689ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[82].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -689ps -> -45ps, SWNS 7807ps -> 7258ps.
PHY-1001 : 84 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585.imb (-744ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[80].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -744ps -> 303ps, SWNS 7846ps -> 7006ps.
PHY-1001 : 85 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588.ima (-747ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[81].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -747ps -> -202ps, SWNS 7851ps -> 7449ps.
PHY-1001 : 86 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588.imb (-615ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[75].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -615ps -> -118ps, SWNS 7733ps -> 7399ps.
PHY-1001 : 87 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.ima (-301ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[79].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -301ps -> -36ps, SWNS 7504ps -> 7298ps.
PHY-1001 : 88 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.imb (-551ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[67].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -551ps -> -126ps, SWNS 7648ps -> 7349ps.
PHY-1001 : 89 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594.ima (-437ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[78].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -437ps -> 301ps, SWNS 7587ps -> 7019ps.
PHY-1001 : 90 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_594.imb (-654ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[73].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -654ps -> 23ps, SWNS 7770ps -> 7278ps.
PHY-1001 : 91 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597.ima (-705ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[76].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -705ps -> 405ps, SWNS 7807ps -> 6854ps.
PHY-1001 : 92 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_597.imb (-774ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[74].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -774ps -> 290ps, SWNS 7844ps -> 6983ps.
PHY-1001 : 93 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.ima (-654ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[72].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -654ps -> -42ps, SWNS 7746ps -> 7317ps.
PHY-1001 : 94 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.imb (-430ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[68].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -430ps -> 213ps, SWNS 7591ps -> 7039ps.
PHY-1001 : 95 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603.ima (-416ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[71].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -416ps -> 351ps, SWNS 7595ps -> 6906ps.
PHY-1001 : 96 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_603.imb (-503ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[69].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -503ps -> 78ps, SWNS 7621ps -> 7194ps.
PHY-1001 : 97 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_605.ima (-286ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[70].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -286ps -> 334ps, SWNS 7506ps -> 6933ps.
PHY-1001 : 98 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608.ima (-632ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[66].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -632ps -> -103ps, SWNS 7765ps -> 7393ps.
PHY-1001 : 99 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608.imb (-612ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[64].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -612ps -> -23ps, SWNS 7737ps -> 7333ps.
PHY-1001 : 100 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611.ima (-447ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[65].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -447ps -> 260ps, SWNS 7590ps -> 6989ps.
PHY-1001 : 101 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_611.imb (-431ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[60].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -431ps -> 253ps, SWNS 7590ps -> 7047ps.
PHY-1001 : 102 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614.ima (-589ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[63].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -589ps -> -15ps, SWNS 7689ps -> 7217ps.
PHY-1001 : 103 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614.imb (-668ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[53].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -668ps -> 129ps, SWNS 7773ps -> 7134ps.
PHY-1001 : 104 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617.ima (-297ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[62].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -297ps -> 224ps, SWNS 7493ps -> 7147ps.
PHY-1001 : 105 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_617.imb (-389ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[59].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -389ps -> 342ps, SWNS 7577ps -> 7031ps.
PHY-1001 : 106 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620.ima (-73ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[61].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -73ps -> 150ps, SWNS 7332ps -> 7120ps.
PHY-1001 : 107 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_620.imb (-375ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[57].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -375ps -> 208ps, SWNS 7570ps -> 7058ps.
PHY-1001 : 108 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.ia (-240ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[13].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -240ps -> 733ps, SWNS 7442ps -> 6469ps.
PHY-1001 : 109 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.ima (-691ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[58].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -691ps -> -55ps, SWNS 7775ps -> 7301ps.
PHY-1001 : 110 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.imb (-641ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[50].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -641ps -> 78ps, SWNS 7759ps -> 7177ps.
PHY-1001 : 111 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.ima (-390ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[56].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -390ps -> 128ps, SWNS 7539ps -> 7206ps.
PHY-1001 : 112 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_626.imb (-442ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[54].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -442ps -> 398ps, SWNS 7596ps -> 6903ps.
PHY-1001 : 113 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629.ima (-367ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[55].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -367ps -> 370ps, SWNS 7538ps -> 6910ps.
PHY-1001 : 114 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_629.imb (-438ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[47].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -438ps -> 113ps, SWNS 7623ps -> 7147ps.
PHY-1001 : 115 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632.ia (-244ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[8].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -244ps -> 856ps, SWNS 7450ps -> 6290ps.
PHY-1001 : 116 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632.ima (-567ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[52].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -567ps -> 78ps, SWNS 7698ps -> 7197ps.
PHY-1001 : 117 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_632.imb (-742ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[48].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -742ps -> 170ps, SWNS 7803ps -> 7124ps.
PHY-1001 : 118 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635.ia (-133ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[12].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -133ps -> 897ps, SWNS 7352ps -> 6247ps.
PHY-1001 : 119 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635.ima (-538ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[51].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -538ps -> 167ps, SWNS 7647ps -> 7142ps.
PHY-1001 : 120 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_635.imb (-519ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[49].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -519ps -> 247ps, SWNS 7666ps -> 6998ps.
PHY-1001 : 121 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638.ima (-811ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[46].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -811ps -> 6ps, SWNS 7850ps -> 7246ps.
PHY-1001 : 122 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_638.imb (-716ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[41].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -716ps -> 194ps, SWNS 7808ps -> 7060ps.
PHY-1001 : 123 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641.ima (-464ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[45].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -464ps -> 237ps, SWNS 7600ps -> 6961ps.
PHY-1001 : 124 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_641.imb (-351ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[43].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -351ps -> 328ps, SWNS 7487ps -> 6950ps.
PHY-1001 : 125 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644.ima (-612ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[44].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -612ps -> 158ps, SWNS 7709ps -> 7135ps.
PHY-1001 : 126 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644.imb (-672ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[42].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -672ps -> 59ps, SWNS 7751ps -> 7272ps.
PHY-1001 : 127 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647.ima (-716ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[40].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -716ps -> 57ps, SWNS 7822ps -> 7212ps.
PHY-1001 : 128 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_647.imb (-660ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[39].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -660ps -> 106ps, SWNS 7770ps -> 7174ps.
PHY-1001 : 129 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650.ima (-697ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[38].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -697ps -> 78ps, SWNS 7757ps -> 7176ps.
PHY-1001 : 130 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650.imb (-684ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[35].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -684ps -> -70ps, SWNS 7740ps -> 7301ps.
PHY-1001 : 131 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653.ima (-450ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[37].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -450ps -> -88ps, SWNS 7566ps -> 7308ps.
PHY-1001 : 132 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653.imb (-510ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[33].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -510ps -> 18ps, SWNS 7628ps -> 7255ps.
PHY-1001 : 133 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656.ima (-734ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[36].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -734ps -> 156ps, SWNS 7806ps -> 7115ps.
PHY-1001 : 134 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_656.imb (-633ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[32].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -633ps -> 109ps, SWNS 7759ps -> 7145ps.
PHY-1001 : 135 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659.ima (-709ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[34].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -709ps -> 119ps, SWNS 7810ps -> 7163ps.
PHY-1001 : 136 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_659.imb (-636ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[26].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -636ps -> 133ps, SWNS 7758ps -> 7140ps.
PHY-1001 : 137 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662.ima (-648ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[31].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -648ps -> 35ps, SWNS 7756ps -> 7248ps.
PHY-1001 : 138 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_662.imb (-634ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[27].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -634ps -> 210ps, SWNS 7751ps -> 7105ps.
PHY-1001 : 139 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665.ima (-792ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[30].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -792ps -> -48ps, SWNS 7865ps -> 7270ps.
PHY-1001 : 140 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665.imb (-721ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[29].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -721ps -> 92ps, SWNS 7807ps -> 7182ps.
PHY-1001 : 141 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668.ima (-642ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[28].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -642ps -> 103ps, SWNS 7757ps -> 7167ps.
PHY-1001 : 142 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_668.imb (-674ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[25].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -674ps -> 7ps, SWNS 7797ps -> 7273ps.
PHY-1001 : 143 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_670.ima (-599ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[24].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -599ps -> 146ps, SWNS 7713ps -> 7141ps.
PHY-1001 : 144 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679.imb (-447ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[17].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -447ps -> 189ps, SWNS 7553ps -> 7053ps.
PHY-1001 : 145 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685.ima (-429ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[15].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -429ps -> 795ps, SWNS 7538ps -> 6348ps.
PHY-1001 : 146 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_685.imb (-228ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[5].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -228ps -> 969ps, SWNS 7412ps -> 6118ps.
PHY-1001 : 147 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688.ima (-216ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[14].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -216ps -> 852ps, SWNS 7386ps -> 6205ps.
PHY-1001 : 148 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_688.imb (-231ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[4].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -231ps -> 403ps, SWNS 7439ps -> 6796ps.
PHY-1001 : 149 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691.imb (-131ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[11].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -131ps -> 628ps, SWNS 7336ps -> 6499ps.
PHY-1001 : 150 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_697.ima (-105ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[10].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -105ps -> 765ps, SWNS 7325ps -> 6336ps.
PHY-1001 : 151 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703.ima (-476ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[7].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -476ps -> 823ps, SWNS 7596ps -> 6267ps.
PHY-1001 : 152 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44.ima (-844ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[9].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -844ps -> -159ps, SWNS 7880ps -> 7357ps.
PHY-1001 : 153 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44.imb (-701ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[8].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -701ps -> 28ps, SWNS 7809ps -> 7266ps.
PHY-1001 : 154 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47.ima (-759ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[7].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -759ps -> -27ps, SWNS 7862ps -> 7329ps.
PHY-1001 : 155 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47.imb (-803ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[6].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -803ps -> -101ps, SWNS 7858ps -> 7316ps.
PHY-1001 : 156 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50.ima (-700ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[5].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -700ps -> 57ps, SWNS 7790ps -> 7255ps.
PHY-1001 : 157 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_50.imb (-561ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[4].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -561ps -> 104ps, SWNS 7730ps -> 7233ps.
PHY-1001 : 158 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53.ima (-665ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -665ps -> -142ps, SWNS 7804ps -> 7427ps.
PHY-1001 : 159 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53.imb (-684ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -684ps -> -172ps, SWNS 7822ps -> 7434ps.
PHY-1001 : 160 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56.ima (-700ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[1].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -700ps -> 66ps, SWNS 7823ps -> 7205ps.
PHY-1001 : 161 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_56.imb (-715ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[0].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -715ps -> 10ps, SWNS 7785ps -> 7242ps.
PHY-1001 : 162 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_37.ima (-737ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -737ps -> 51ps, SWNS 7855ps -> 7293ps.
PHY-1001 : 163 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_39.ima (-713ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -713ps -> 238ps, SWNS 7826ps -> 7008ps.
PHY-1001 : 164 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.ima (-609ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[75].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -609ps -> 138ps, SWNS 7721ps -> 7169ps.
PHY-1001 : 165 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_27.imb (-723ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[72].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -723ps -> 110ps, SWNS 6765ps -> 5795ps.
PHY-1001 : 166 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.ima (-602ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[74].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -602ps -> 231ps, SWNS 6660ps -> 5741ps.
PHY-1001 : 167 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg6_syn_30.imb (-666ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[73].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -666ps -> 116ps, SWNS 6834ps -> 5933ps.
PHY-1001 : 168 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516.ia (-129ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[127]_syn_2.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -129ps -> 416ps, SWNS 4369ps -> 3794ps.
PHY-1001 : 169 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516.ic (-479ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[23].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -479ps -> 317ps, SWNS 7632ps -> 6928ps.
PHY-1001 : 170 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519.ib (-89ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[126]_syn_2.
PHY-1001 : Bridge unidentified.
PHY-1001 : 171 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519.ic (-217ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[22].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -217ps -> 618ps, SWNS 7398ps -> 6534ps.
PHY-1001 : 172 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_519.id (-349ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[6].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -349ps -> 840ps, SWNS 7508ps -> 6343ps.
PHY-1001 : 174 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_522.id (-619ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[21].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -619ps -> 319ps, SWNS 7727ps -> 6886ps.
PHY-1001 : 175 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524.ib (-262ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[20].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -262ps -> 487ps, SWNS 7452ps -> 6719ps.
PHY-1001 : 177 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526.ib (-6ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[123]_syn_2.
PHY-1001 : Bridge unidentified.
PHY-1001 : 178 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526.ic (-254ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -254ps -> 672ps, SWNS 7462ps -> 6539ps.
PHY-1001 : 179 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_526.id (-490ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[19].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -490ps -> 411ps, SWNS 7629ps -> 6811ps.
PHY-1001 : 180 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_528.id (-413ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[18].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -413ps -> 793ps, SWNS 7583ps -> 6358ps.
PHY-1001 : 182 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530.id (-469ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[1].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -469ps -> 496ps, SWNS 7609ps -> 6731ps.
PHY-1001 : 184 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533.ic (-482ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[16].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -482ps -> 403ps, SWNS 7608ps -> 6814ps.
PHY-1001 : 185 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_533.id (-571ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[0].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -571ps -> 1021ps, SWNS 7715ps -> 5994ps.
PHY-1001 : 187 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_tlp/client0_tlp_hv_reg_syn_21.ic (-178ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n6.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -178ps -> 469ps, SWNS 3300ps -> 2595ps.
PHY-1001 : 188 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/rdlh_link_up_d1_reg_syn_6.imb (-306ps) by reroute net user_lnk_up_dup_3.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -306ps -> 5ps, SWNS 5110ps -> 4727ps.
PHY-1001 : 189 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.ie (-561ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[12].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -561ps -> -4ps, SWNS 7436ps -> 6801ps.
PHY-1001 : 190 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.imf (-582ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[14].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -582ps -> -58ps, SWNS 7355ps -> 6727ps.
PHY-1001 : 191 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.ie (-659ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[13].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -659ps -> -50ps, SWNS 7512ps -> 6885ps.
PHY-1001 : 192 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.imf (-538ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[26].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -538ps -> 185ps, SWNS 7663ps -> 6982ps.
PHY-1001 : 193 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.ie (-564ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[5].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -564ps -> -195ps, SWNS 7379ps -> 6972ps.
PHY-1001 : 194 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.imf (-600ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[7].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -600ps -> -94ps, SWNS 7385ps -> 6831ps.
PHY-1001 : 195 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_140.imb (-486ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[6].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -486ps -> 191ps, SWNS 7373ps -> 6590ps.
PHY-1001 : 196 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143.ie (-364ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[16].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -364ps -> 248ps, SWNS 7481ps -> 6958ps.
PHY-1001 : 197 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_143.imf (-243ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[18].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -243ps -> 218ps, SWNS 7431ps -> 6964ps.
PHY-1001 : 198 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146.ie (-214ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[10].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -214ps -> 385ps, SWNS 7370ps -> 6748ps.
PHY-1001 : 199 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_146.imf (-251ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[15].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -251ps -> 209ps, SWNS 7444ps -> 6984ps.
PHY-1001 : 200 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149.ie (-319ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[8].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -319ps -> 277ps, SWNS 7457ps -> 6866ps.
PHY-1001 : 201 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_149.imf (-372ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[11].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -372ps -> 69ps, SWNS 7549ps -> 7154ps.
PHY-1001 : 202 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152.ie (-242ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[9].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -242ps -> 120ps, SWNS 7385ps -> 7074ps.
PHY-1001 : 203 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152.imf (-439ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[4].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -439ps -> -49ps, SWNS 7559ps -> 7272ps.
PHY-1001 : 204 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155.ie (-326ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -326ps -> 127ps, SWNS 7494ps -> 7056ps.
PHY-1001 : 205 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_155.imf (-515ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[1].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -515ps -> 341ps, SWNS 7652ps -> 6824ps.
PHY-1001 : 206 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158.ie (-284ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[0].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -284ps -> 212ps, SWNS 7447ps -> 6964ps.
PHY-1001 : 207 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_158.imf (-203ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -203ps -> 270ps, SWNS 7362ps -> 6916ps.
PHY-1001 : 208 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161.ie (-547ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[27].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -547ps -> 241ps, SWNS 7701ps -> 6970ps.
PHY-1001 : 209 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_161.imf (-535ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[31].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -535ps -> 38ps, SWNS 7693ps -> 7190ps.
PHY-1001 : 210 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164.ie (-350ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[30].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -350ps -> 33ps, SWNS 7511ps -> 7139ps.
PHY-1001 : 211 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164.imf (-248ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[28].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -248ps -> -35ps, SWNS 7458ps -> 7237ps.
PHY-1001 : 212 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167.ie (-280ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[23].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -280ps -> -18ps, SWNS 7469ps -> 7232ps.
PHY-1001 : 213 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167.imf (-248ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[29].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -248ps -> 309ps, SWNS 7391ps -> 6817ps.
PHY-1001 : 214 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170.ie (-263ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[24].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -263ps -> 141ps, SWNS 7393ps -> 7020ps.
PHY-1001 : 215 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_170.imf (-231ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[25].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -231ps -> 136ps, SWNS 7429ps -> 7082ps.
PHY-1001 : 216 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173.ie (-562ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[22].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -562ps -> 229ps, SWNS 7668ps -> 6953ps.
PHY-1001 : 217 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_173.imf (-348ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[17].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -348ps -> 233ps, SWNS 7511ps -> 6883ps.
PHY-1001 : 218 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176.ie (-326ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[21].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -326ps -> 220ps, SWNS 7440ps -> 6916ps.
PHY-1001 : 219 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_176.imf (-130ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[20].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -130ps -> 94ps, SWNS 7295ps -> 7089ps.
PHY-1001 : 220 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_178.id (-204ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[19].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -204ps -> 276ps, SWNS 7381ps -> 6905ps.
PHY-1001 : 227 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_reg_syn_6.ia (-17ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n2_syn_2.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -17ps -> 552ps, SWNS 6054ps -> 5452ps.
PHY-1001 : 228 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dscompl_irqe_reg_syn_6.ib (-67ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dscompl_irqe_n1_syn_6.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -67ps -> 548ps, SWNS 5111ps -> 4420ps.
PHY-1001 : 229 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dscompl_irqe_reg_syn_6.imf (-6ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dscompl_irqe_n1_syn_2.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -6ps -> 784ps, SWNS 6079ps -> 5133ps.
PHY-1001 : 230 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_reg_syn_6.imf (-372ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_dsstp_irqe_n1_syn_8.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -372ps -> 44ps, SWNS 6087ps -> 5625ps.
PHY-1001 : 231 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.ib (-29ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_8.
PHY-1001 : Bridge unidentified.
PHY-1001 : 232 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.ima (-245ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_n1_syn_29.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -245ps -> 1099ps, SWNS 6402ps -> 4563ps.
PHY-1001 : 233 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.imf (-23ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_2.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -23ps -> 478ps, SWNS 5199ps -> 4650ps.
PHY-1001 : 234 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_reg_syn_6.imf (-237ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_13.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -237ps -> 669ps, SWNS 3902ps -> 2889ps.
PHY-1001 : 235 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_reg_syn_6.imf (-445ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_mgcstp_irqe_n1_syn_2.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -445ps -> 386ps, SWNS 6490ps -> 5541ps.
PHY-1001 : 236 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0_crdte_reg_syn_6.id (-493ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -493ps -> 733ps, SWNS 7642ps -> 6435ps.
PHY-1001 : 237 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/dscp_c2h0crdt_regw_n_syn_7.imb (-210ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_alignmismat_irqe_n10.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -210ps -> 140ps, SWNS 4033ps -> 3664ps.
PHY-1001 : 239 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_ack_n_syn_3.ic (-258ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[16].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -258ps -> 1040ps, SWNS 7477ps -> 5950ps.
PHY-1001 : 240 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_ack_n_syn_3.id (-162ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[17].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -162ps -> 610ps, SWNS 7406ps -> 6620ps.
PHY-1001 : 241 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_176.ie (-8ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[12].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -8ps -> 761ps, SWNS 2525ps -> 1657ps.
PHY-1001 : 243 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.ic (-47ps) by reroute net u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -47ps -> 598ps, SWNS 2724ps -> 2012ps.
PHY-1001 : 244 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[16]_syn_190.id (-34ps) by reroute net u_sgdma_subsys/u_sgdma_ip/lbc_ext_wr_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -34ps -> 462ps, SWNS 2722ps -> 2161ps.
PHY-1001 : 247 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_110.ib (-39ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_77.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -39ps -> 654ps, SWNS 5491ps -> 4685ps.
PHY-1001 : 252 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_idlstp_irqe_reg_syn_7.ic (-204ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_irqe_n1_syn_2.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -204ps -> 421ps, SWNS 4819ps -> 4099ps.
PHY-1001 : 253 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_idlstp_irqe_reg_syn_7.ima (-169ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_idlstp_irqe_n1_syn_2.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -169ps -> 583ps, SWNS 4728ps -> 3873ps.
PHY-1001 : 254 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_reg_syn_6.ib (-121ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_n1_syn_2.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -121ps -> 417ps, SWNS 5539ps -> 4963ps.
PHY-1001 : 255 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_rd_clr_reg_syn_6.ib (-16ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_rd_clr_n3.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -16ps -> 1063ps, SWNS 6387ps -> 4960ps.
PHY-1001 : 256 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_d1_reg_syn_7.imb (-659ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_i[0].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -659ps -> 196ps, SWNS 7336ps -> 6344ps.
PHY-1001 : 257 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_d1_reg_syn_7.imf (-268ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_ack_n3.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -268ps -> 372ps, SWNS 2637ps -> 1906ps.
PHY-1001 : 258 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_330.ib (-232ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -232ps -> 982ps, SWNS 5111ps -> 3525ps.
PHY-1001 : 259 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_331.ia (-312ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -312ps -> 461ps, SWNS 4152ps -> 3206ps.
PHY-1001 : 260 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_25.ie (-375ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -375ps -> 334ps, SWNS 7583ps -> 6933ps.
PHY-1001 : 261 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_27.ib (-160ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/regrw_para[15]_syn_1648.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -160ps -> 660ps, SWNS 5641ps -> 4670ps.
PHY-1001 : 262 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_27.ie (-447ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -447ps -> 327ps, SWNS 7615ps -> 6981ps.
PHY-1001 : 263 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_29.ie (-619ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -619ps -> 992ps, SWNS 7732ps -> 6043ps.
PHY-1001 : 264 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_31.ie (-625ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -625ps -> 879ps, SWNS 7708ps -> 6335ps.
PHY-1001 : 265 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_178.ima (-376ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -376ps -> 841ps, SWNS 7525ps -> 6278ps.
PHY-1001 : 266 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_132.imb (-491ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -491ps -> 541ps, SWNS 7607ps -> 6585ps.
PHY-1001 : 267 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_141.imb (-326ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[28].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -326ps -> 623ps, SWNS 7514ps -> 6525ps.
PHY-1001 : 268 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_144.ima (-562ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -562ps -> 816ps, SWNS 7597ps -> 6307ps.
PHY-1001 : 269 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_153.ima (-556ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -556ps -> 501ps, SWNS 7656ps -> 6688ps.
PHY-1001 : 270 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_153.imb (-600ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[26].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -600ps -> 106ps, SWNS 7689ps -> 7194ps.
PHY-1001 : 271 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160.imb (-430ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[22].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -430ps -> 844ps, SWNS 7560ps -> 6226ps.
PHY-1001 : 272 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166.imb (-405ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[29].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -405ps -> 844ps, SWNS 7577ps -> 6351ps.
PHY-1001 : 273 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172.imb (-424ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -424ps -> 861ps, SWNS 7582ps -> 6188ps.
PHY-1001 : 274 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_177.ima (-406ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[31].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -406ps -> 1311ps, SWNS 7570ps -> 5347ps.
PHY-1001 : 275 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_179.ima (-255ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[24].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -255ps -> 1215ps, SWNS 7436ps -> 5625ps.
PHY-1001 : 276 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_157.imb (-403ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -403ps -> 980ps, SWNS 7516ps -> 6112ps.
PHY-1001 : 277 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_11.ia (-560ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -560ps -> 564ps, SWNS 5340ps -> 3934ps.
PHY-1001 : 279 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_9.ima (-34ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel45_syn_76.
PHY-1001 : Bridge unidentified.
PHY-1001 : 281 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_300.imb (-138ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[14].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -138ps -> 1146ps, SWNS 7351ps -> 5884ps.
PHY-1001 : 282 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_37.id (-355ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -355ps -> 1083ps, SWNS 7502ps -> 5853ps.
PHY-1001 : 284 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_103.cea (-291ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/usr_cfg_regr_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -291ps -> 682ps, SWNS 6449ps -> 5391ps.
PHY-1001 : 285 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_105.ima (-165ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[11].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -165ps -> 861ps, SWNS 7323ps -> 6107ps.
PHY-1001 : 286 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_107.ima (-63ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[10].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -63ps -> 1015ps, SWNS 7262ps -> 5871ps.
PHY-1001 : 288 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.id (-567ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -567ps -> 163ps, SWNS 7720ps -> 7158ps.
PHY-1001 : 289 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.imf (-189ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel44_syn_81.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -189ps -> 441ps, SWNS 3866ps -> 3182ps.
PHY-1001 : 291 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_348.ima (-541ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[15].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -541ps -> 965ps, SWNS 7647ps -> 6169ps.
PHY-1001 : 292 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_29.ima (-221ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -221ps -> 878ps, SWNS 7433ps -> 6249ps.
PHY-1001 : 293 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_23.ie (-490ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -490ps -> 610ps, SWNS 7651ps -> 6606ps.
PHY-1001 : 294 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_29.ie (-137ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[10].
PHY-1001 : Bridge unidentified.
PHY-1001 : 297 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_23.ima (-503ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -503ps -> 304ps, SWNS 7598ps -> 6954ps.
PHY-1001 : 298 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25.imf (-698ps) by reroute net u_sgdma_subsys/lbc_ext_dout[10].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Unresolved; HWNS -698ps -> -181ps, SWNS 5305ps -> 4718ps.
PHY-1001 : 300 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_47.ima (-684ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -684ps -> 1284ps, SWNS 7778ps -> 5467ps.
PHY-1001 : 301 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_47.imb (-711ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -711ps -> 595ps, SWNS 7779ps -> 6605ps.
PHY-1001 : 302 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_53.ima (-563ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -563ps -> 389ps, SWNS 7648ps -> 6778ps.
PHY-1001 : 303 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_53.imb (-707ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -707ps -> 305ps, SWNS 7812ps -> 6986ps.
PHY-1001 : 304 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_56.ima (-666ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -666ps -> 359ps, SWNS 7776ps -> 6881ps.
PHY-1001 : 305 of 311: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_56.imb (-668ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -668ps -> 281ps, SWNS 7771ps -> 7004ps.
PHY-1001 : 307 of 311: Fixing end-point uut/DRAM_reverse/reg31_syn_36.ic (-1ps) by reroute net uut/DRAM_reverse/din1b_td1[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -1ps -> 293ps, SWNS 9153ps -> 8661ps.
PHY-1001 : 308 of 311: Fixing end-point uut/WRADDATA/reg2_syn_26.imb (-8ps) by reroute net uut/DRAM_reverse/add0_syn_1316.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -8ps -> 555ps, SWNS 9109ps -> 8109ps.
PHY-1001 : 309 of 311: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 310 of 311: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 311 of 311: Fixing end-point uut/signal/start_r_reg_syn_6.ie (-9ps) by reroute net uut/signal/start_syn_4.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -9ps -> 356ps, SWNS 8404ps -> 7782ps.
PHY-1022 : len = 3.78944e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 6; unresolved count = 48.
PHY-1001 : 257 out of 311 ((82.64)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 13.747537s wall, 13.734375s user + 0.015625s system = 13.750000s CPU (100.0%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.734ns | HTNS -44.027ns.
PHY-1001 : Processing hold violation on 111 end-point, worst slack = -734ps, best slack = -4ps.
PHY-1001 : End timing refresh. 0.030644s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.0%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Fixing end-point app_auxclk_syn_559.ic (HWNS -28ps -> 170ps, SWNS 9190ps -> 8803ps) by reroute net app_auxclk_syn_5.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_20.ib (HWNS -305ps -> 170ps, SWNS 7512ps -> 7061ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_eot_d1_reg_syn_6.ima (HWNS -337ps -> 156ps, SWNS 7484ps -> 7098ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_eot_i.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.cea (HWNS -734ps -> -214ps, SWNS 7782ps -> 7342ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.cea (HWNS -214ps -> 126ps, SWNS 7342ps -> 7130ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/cpld_last_ltch_reg_syn_6.ima (HWNS -25ps -> 637ps, SWNS 7207ps -> 6476ps) by reroute net u_sgdma_subsys/u_sgdma_ip/radm_bypass_cpl_last_i.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/rd0_data_b[123]_syn_4.ic (HWNS -6ps -> 664ps, SWNS 7247ps -> 6440ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[11].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_58.ima (HWNS -67ps -> 501ps, SWNS 7284ps -> 6670ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[39].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_61.imb (HWNS -72ps -> 777ps, SWNS 7313ps -> 6477ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[36].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg1_syn_67.imb (HWNS -37ps -> 175ps, SWNS 7302ps -> 7112ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[33].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_516.ima (HWNS -18ps -> 252ps, SWNS 7307ps -> 7000ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[127].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_525.ima (HWNS -61ps -> 491ps, SWNS 7362ps -> 6748ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[122].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.ima (HWNS -46ps -> 231ps, SWNS 7355ps -> 7135ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[121].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_528.imb (HWNS -70ps -> 561ps, SWNS 7397ps -> 6758ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[105].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540.ima (HWNS -200ps -> 733ps, SWNS 7468ps -> 6588ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[114].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_540.imb (HWNS -57ps -> 374ps, SWNS 7394ps -> 7023ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[107].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_546.ima (HWNS -56ps -> 399ps, SWNS 7332ps -> 6837ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[109].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549.ima (HWNS -143ps -> 211ps, SWNS 7429ps -> 7090ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[108].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_549.imb (HWNS -222ps -> 555ps, SWNS 7485ps -> 6704ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[106].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_564.ima (HWNS -53ps -> 294ps, SWNS 7292ps -> 7015ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[95].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576.ima (HWNS -66ps -> 282ps, SWNS 7376ps -> 7039ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[89].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_576.imb (HWNS -195ps -> 231ps, SWNS 7470ps -> 7056ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[84].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_579.imb (HWNS -16ps -> 205ps, SWNS 7272ps -> 7059ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[77].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_582.imb (HWNS -313ps -> 564ps, SWNS 7551ps -> 6755ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[83].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_585.ima (HWNS -45ps -> 126ps, SWNS 7258ps -> 7145ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[82].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588.ima (HWNS -202ps -> 15ps, SWNS 7449ps -> 7304ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[81].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_588.imb (HWNS -118ps -> 180ps, SWNS 7399ps -> 7140ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[75].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.ima (HWNS -36ps -> 513ps, SWNS 7298ps -> 6768ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[79].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_591.imb (HWNS -126ps -> 899ps, SWNS 7349ps -> 6262ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[67].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_600.ima (HWNS -42ps -> 340ps, SWNS 7317ps -> 6907ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[72].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608.ima (HWNS -103ps -> 34ps, SWNS 7393ps -> 7284ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[66].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_608.imb (HWNS -23ps -> 196ps, SWNS 7333ps -> 7085ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[64].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_614.ima (HWNS -15ps -> 435ps, SWNS 7217ps -> 6695ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[63].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_623.ima (HWNS -55ps -> 166ps, SWNS 7301ps -> 7086ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[58].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_644.id (HWNS -89ps -> 561ps, SWNS 7312ps -> 6560ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[14].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_650.imb (HWNS -70ps -> 297ps, SWNS 7301ps -> 6955ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[35].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_653.ima (HWNS -88ps -> 346ps, SWNS 7308ps -> 6878ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[37].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_665.ima (HWNS -48ps -> 370ps, SWNS 7270ps -> 6884ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[30].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673.ima (HWNS -371ps -> 495ps, SWNS 7506ps -> 6734ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[23].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_673.imb (HWNS -238ps -> 49ps, SWNS 7415ps -> 7183ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[21].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676.ima (HWNS -142ps -> 519ps, SWNS 7326ps -> 6632ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[22].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_676.imb (HWNS -261ps -> 886ps, SWNS 7455ps -> 6345ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[19].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_679.ima (HWNS -106ps -> 566ps, SWNS 7321ps -> 6577ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[20].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682.ima (HWNS -38ps -> 430ps, SWNS 7291ps -> 6770ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[18].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_682.imb (HWNS -464ps -> 468ps, SWNS 7565ps -> 6743ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[16].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_691.ima (HWNS -93ps -> 78ps, SWNS 7318ps -> 7143ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[13].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_694.ima (HWNS -120ps -> 167ps, SWNS 7342ps -> 7086ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[12].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_700.imb (HWNS -350ps -> 153ps, SWNS 7495ps -> 7100ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[1].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_703.imb (HWNS -59ps -> 882ps, SWNS 7268ps -> 6283ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[6].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg2_syn_706.ima (HWNS -106ps -> 603ps, SWNS 7339ps -> 6644ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[3].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_44.ima (HWNS -159ps -> 689ps, SWNS 7357ps -> 6480ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[9].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47.ima (HWNS -27ps -> 256ps, SWNS 7329ps -> 7069ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[7].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47.imb (HWNS -101ps -> -18ps, SWNS 7316ps -> 7277ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[6].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_47.imb (HWNS -18ps -> 470ps, SWNS 7277ps -> 6712ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[6].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53.ima (HWNS -142ps -> 1ps, SWNS 7427ps -> 7297ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[3].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg4_syn_53.imb (HWNS -172ps -> 380ps, SWNS 7434ps -> 6865ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[2].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33.ima (HWNS -616ps -> 656ps, SWNS 7733ps -> 6437ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_33.imb (HWNS -538ps -> 543ps, SWNS 7711ps -> 6696ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_516.id (HWNS -331ps -> 403ps, SWNS 7552ps -> 6852ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[7].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_524.id (HWNS -190ps -> 1107ps, SWNS 7386ps -> 5827ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[4].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg8_syn_530.ic (HWNS -374ps -> 581ps, SWNS 7522ps -> 6600ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_data_i[17].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.ie (HWNS -4ps -> 325ps, SWNS 6801ps -> 6406ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[12].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_132.imf (HWNS -58ps -> 490ps, SWNS 6727ps -> 6082ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[14].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_135.ie (HWNS -50ps -> 151ps, SWNS 6885ps -> 6657ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[13].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.ie (HWNS -195ps -> 286ps, SWNS 6972ps -> 6425ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[5].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_138.imf (HWNS -94ps -> 80ps, SWNS 6831ps -> 6596ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[7].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_152.imf (HWNS -49ps -> 422ps, SWNS 7272ps -> 6712ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[4].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_164.imf (HWNS -35ps -> 668ps, SWNS 7237ps -> 6458ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[28].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_pcie_cfgrw/reg0_syn_167.ie (HWNS -18ps -> 269ps, SWNS 7232ps -> 6882ps) by reroute net u_sgdma_subsys/drp_lbc_dbi_dout[23].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_reg_syn_6.ib (HWNS -29ps -> 810ps, SWNS 4521ps -> 3519ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_idlstp_irqe_n1_syn_8.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_invldlen_irqe_n1_syn_15.ima (HWNS -8ps -> 1121ps, SWNS 6527ps -> 5204ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[5].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/elbi_cs_rgn_reg_syn_6.ima (HWNS -598ps -> 933ps, SWNS 7764ps -> 6214ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_cs_i[0].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/ext_lbc_din_b[2]_syn_92.id (HWNS -162ps -> 580ps, SWNS 7380ps -> 6600ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[14].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_idlstp_irqe_reg_syn_7.id (HWNS -492ps -> 630ps, SWNS 7569ps -> 6530ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_idlstp_irqe_reg_syn_7.imb (HWNS -484ps -> 940ps, SWNS 7621ps -> 6151ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_mgcstp_irqe_reg_syn_6.ima (HWNS -170ps -> 268ps, SWNS 7406ps -> 6950ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/mux9_syn_331.ic (HWNS -149ps -> 455ps, SWNS 6754ps -> 6062ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg0_syn_23.ie (HWNS -229ps -> 357ps, SWNS 7462ps -> 6843ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[22].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_135.imb (HWNS -30ps -> 885ps, SWNS 7297ps -> 6312ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[14].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_147.imb (HWNS -392ps -> 61ps, SWNS 7566ps -> 7185ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_153.imb (HWNS -100ps -> 384ps, SWNS 7307ps -> 6836ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[26].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_157.ima (HWNS -445ps -> 375ps, SWNS 7595ps -> 6892ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_171.ima (HWNS -220ps -> 400ps, SWNS 7412ps -> 6774ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_132.ima (HWNS -433ps -> 578ps, SWNS 7577ps -> 6532ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_155.ima (HWNS -487ps -> 309ps, SWNS 7580ps -> 6897ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_163.ima (HWNS -303ps -> 525ps, SWNS 7443ps -> 6582ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_163.imb (HWNS -360ps -> 304ps, SWNS 7528ps -> 6878ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_172.ima (HWNS -576ps -> 919ps, SWNS 7654ps -> 6132ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_175.imb (HWNS -333ps -> 63ps, SWNS 7471ps -> 7168ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_165.ima (HWNS -328ps -> 225ps, SWNS 7456ps -> 7024ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_172.imb (HWNS -198ps -> 402ps, SWNS 7420ps -> 6750ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_178.ima (HWNS -265ps -> 452ps, SWNS 7445ps -> 6658ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[28].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_9.ib (HWNS -543ps -> 291ps, SWNS 6121ps -> 5104ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_9.ima (HWNS -34ps -> 552ps, SWNS 4225ps -> 3521ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/sel45_syn_76.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_32.ie (HWNS -169ps -> 837ps, SWNS 7352ps -> 6249ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[15].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_281.imb (HWNS -269ps -> 945ps, SWNS 7436ps -> 6106ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301.imb (HWNS -311ps -> 3ps, SWNS 7475ps -> 7215ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_27.ima (HWNS -489ps -> 481ps, SWNS 7652ps -> 6694ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_27.imb (HWNS -437ps -> 556ps, SWNS 7594ps -> 6589ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.ima (HWNS -494ps -> 553ps, SWNS 7629ps -> 6618ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_30.imb (HWNS -602ps -> 781ps, SWNS 7703ps -> 6306ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_33.imb (HWNS -597ps -> 629ps, SWNS 7699ps -> 6492ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg6_syn_25.imf (HWNS -181ps -> 495ps, SWNS 4718ps -> 3883ps) by reroute net u_sgdma_subsys/lbc_ext_dout[10].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_50.imb (HWNS -550ps -> -176ps, SWNS 7629ps -> 7338ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_50.imb (HWNS -176ps -> 598ps, SWNS 7338ps -> 6608ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.80144e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 108 out of 110 ((98.18)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 8.194297s wall, 8.203125s user + 0.000000s system = 8.203125s CPU (100.1%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -22.548ns.
PHY-1001 : Processing hold violation on 34 end-point, worst slack = -599ps, best slack = -29ps.
PHY-1001 : End timing refresh. 0.029380s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.4%)

PHY-1001 : ===== HF Iter 2 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg0_syn_22.ic (-280ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -280ps -> 509ps, SWNS 7507ps -> 6730ps.
PHY-1001 : 3 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_dx_reg_syn_6.ib (-360ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -360ps -> 747ps, SWNS 7486ps -> 6410ps.
PHY-1001 : 4 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_25.ima (-193ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -193ps -> 843ps, SWNS 7397ps -> 6243ps.
PHY-1001 : 5 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30.ima (-212ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -212ps -> 556ps, SWNS 7442ps -> 6736ps.
PHY-1001 : 6 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_35.ima (-193ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -193ps -> 1182ps, SWNS 7397ps -> 5681ps.
PHY-1001 : 7 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_reg_syn_6.ic (-539ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -539ps -> 742ps, SWNS 7629ps -> 6343ps.
PHY-1001 : 8 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_147.ima (-330ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -330ps -> 643ps, SWNS 7452ps -> 6536ps.
PHY-1001 : 9 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_163.ima (-206ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[22].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -206ps -> 1249ps, SWNS 7392ps -> 5501ps.
PHY-1001 : 10 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_165.ima (-163ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -163ps -> 609ps, SWNS 7332ps -> 6516ps.
PHY-1001 : 11 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_135.ima (-403ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -403ps -> 830ps, SWNS 7523ps -> 6293ps.
PHY-1001 : 12 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_160.ima (-310ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -310ps -> 721ps, SWNS 7473ps -> 6388ps.
PHY-1001 : 13 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_169.imb (-149ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -149ps -> 807ps, SWNS 7358ps -> 6299ps.
PHY-1001 : 14 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_165.imb (-292ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -292ps -> 211ps, SWNS 7427ps -> 7046ps.
PHY-1001 : 15 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_179.ima (-29ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[28].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -29ps -> 1071ps, SWNS 7270ps -> 5863ps.
PHY-1001 : 16 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_172.ima (-129ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[15].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -129ps -> 1264ps, SWNS 7296ps -> 5566ps.
PHY-1001 : 17 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg18_syn_11.ib (-377ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -377ps -> 801ps, SWNS 7562ps -> 6289ps.
PHY-1001 : 18 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg19_syn_132.id (-146ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -146ps -> 473ps, SWNS 7329ps -> 6708ps.
PHY-1001 : 19 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg20_syn_26.imb (-76ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -76ps -> 1326ps, SWNS 7290ps -> 5556ps.
PHY-1001 : 20 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_321.ima (-79ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -79ps -> 602ps, SWNS 7263ps -> 6634ps.
PHY-1001 : 21 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg25_syn_35.id (-145ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -145ps -> 667ps, SWNS 7344ps -> 6460ps.
PHY-1001 : 22 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg27_syn_103.ima (-52ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[13].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -52ps -> 1154ps, SWNS 7251ps -> 5634ps.
PHY-1001 : 23 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_11.ib (-373ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -373ps -> 577ps, SWNS 7512ps -> 6487ps.
PHY-1001 : 24 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_325.ima (-104ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -104ps -> 1033ps, SWNS 7319ps -> 5957ps.
PHY-1001 : 25 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328.ima (-414ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -414ps -> 993ps, SWNS 7546ps -> 6092ps.
PHY-1001 : 26 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_328.imb (-176ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -176ps -> 1342ps, SWNS 7371ps -> 5294ps.
PHY-1001 : 27 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_338.ima (-379ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -379ps -> 537ps, SWNS 7484ps -> 6616ps.
PHY-1001 : 28 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24.imb (-342ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -342ps -> 924ps, SWNS 7480ps -> 6282ps.
PHY-1001 : 29 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_24.ima (-527ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -527ps -> 233ps, SWNS 7649ps -> 7062ps.
PHY-1001 : 30 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg31_syn_26.ima (-242ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -242ps -> 1020ps, SWNS 7433ps -> 6010ps.
PHY-1001 : 31 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_24.imb (-163ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[4].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -163ps -> 1461ps, SWNS 7398ps -> 5161ps.
PHY-1001 : 32 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg8_syn_49.imb (-260ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -260ps -> 689ps, SWNS 7461ps -> 6557ps.
PHY-1001 : 33 of 34: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_44.imb (-411ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -411ps -> 890ps, SWNS 7542ps -> 6284ps.
PHY-1001 : 34 of 34: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 35 of 34: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1022 : len = 3.80627e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 2.
PHY-1001 : 32 out of 34 ((94.12)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 5.090775s wall, 5.078125s user + 0.000000s system = 5.078125s CPU (99.8%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -14.888ns.
PHY-1001 : Processing hold violation on 29 end-point, worst slack = -599ps, best slack = -49ps.
PHY-1001 : End timing refresh. 0.029941s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.4%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg6_syn_24.ib (HWNS -212ps -> 974ps, SWNS 7443ps -> 6054ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28.ima (HWNS -133ps -> 483ps, SWNS 7367ps -> 6757ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[65].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_28.imb (HWNS -55ps -> 915ps, SWNS 7328ps -> 6276ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_header_i[64].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/reg5_syn_30.cea (HWNS -94ps -> 54ps, SWNS 7271ps -> 7168ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i.
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6.ie (HWNS -52ps -> 379ps, SWNS 7256ps -> 6813ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_addr_i[3].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7.id (HWNS -394ps -> 1060ps, SWNS 7547ps -> 5976ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_invldlen_irqe_n1_syn_16.imb (HWNS -318ps -> 524ps, SWNS 7456ps -> 6581ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_132.ima (HWNS -206ps -> 402ps, SWNS 7405ps -> 6871ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_174.ima (HWNS -201ps -> 402ps, SWNS 7348ps -> 6721ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_150.ima (HWNS -116ps -> 121ps, SWNS 7282ps -> 7124ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_132.imb (HWNS -296ps -> 471ps, SWNS 7460ps -> 6712ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_156.ima (HWNS -88ps -> 701ps, SWNS 7360ps -> 6546ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[13].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_156.imb (HWNS -132ps -> 349ps, SWNS 7364ps -> 6812ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[30].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg21_syn_31.ie (HWNS -66ps -> 1244ps, SWNS 7251ps -> 5689ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[19].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_269.imb (HWNS -108ps -> 870ps, SWNS 7260ps -> 6208ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[21].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_275.imb (HWNS -62ps -> 1045ps, SWNS 7276ps -> 5898ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_335.ima (HWNS -407ps -> 101ps, SWNS 7536ps -> 7118ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg24_syn_27.ie (HWNS -282ps -> 275ps, SWNS 7421ps -> 6943ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg26_syn_37.imb (HWNS -49ps -> 1030ps, SWNS 7292ps -> 5957ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[18].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg29_syn_13.id (HWNS -308ps -> 75ps, SWNS 7496ps -> 7158ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_287.imb (HWNS -65ps -> 495ps, SWNS 7282ps -> 6626ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[20].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_301.ima (HWNS -217ps -> 733ps, SWNS 7412ps -> 6461ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[23].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_312.imb (HWNS -132ps -> 1196ps, SWNS 7332ps -> 5666ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_331.imb (HWNS -239ps -> 322ps, SWNS 7368ps -> 6894ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_25.ie (HWNS -198ps -> 1074ps, SWNS 7423ps -> 6046ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[12].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_31.ie (HWNS -483ps -> 1054ps, SWNS 7642ps -> 5874ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.8095e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 27 out of 29 ((93.10)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 5.081904s wall, 5.093750s user + 0.000000s system = 5.093750s CPU (100.2%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -9.801ns.
PHY-1001 : Processing hold violation on 17 end-point, worst slack = -599ps, best slack = -7ps.
PHY-1001 : End timing refresh. 0.028678s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.5%)

PHY-1001 : ===== HF Iter 3 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/reg1_syn_13.ima (-38ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_irq_hndl/ven_msi_grant_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -38ps -> 901ps, SWNS 7324ps -> 6246ps.
PHY-1001 : 3 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_ep_d1_reg_syn_6.ima (-73ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_mrd_rx/radm_bypass_hv_i.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -73ps -> 1361ps, SWNS 7260ps -> 5389ps.
PHY-1001 : 4 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_132.imb (-268ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -268ps -> 776ps, SWNS 7445ps -> 6342ps.
PHY-1001 : 5 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_147.imb (-275ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -275ps -> 881ps, SWNS 7446ps -> 6283ps.
PHY-1001 : 6 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_166.ima (-58ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[16].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -58ps -> 1122ps, SWNS 7292ps -> 5856ps.
PHY-1001 : 7 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_50.imb (-194ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -194ps -> 1308ps, SWNS 7338ps -> 5578ps.
PHY-1001 : 8 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_147.imb (-64ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[17].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -64ps -> 1230ps, SWNS 7280ps -> 5634ps.
PHY-1001 : 9 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_275.ima (-213ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -213ps -> 1037ps, SWNS 7391ps -> 5967ps.
PHY-1001 : 10 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_344.imb (-156ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -156ps -> 919ps, SWNS 7313ps -> 6200ps.
PHY-1001 : 11 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg24_syn_31.ie (-352ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -352ps -> 235ps, SWNS 7505ps -> 6996ps.
PHY-1001 : 12 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg28_syn_172.imb (-7ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[25].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -7ps -> 1141ps, SWNS 7180ps -> 5812ps.
PHY-1001 : 13 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_292.ima (-102ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -102ps -> 1055ps, SWNS 7274ps -> 5990ps.
PHY-1001 : 14 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_24.ima (-188ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -188ps -> 866ps, SWNS 7405ps -> 6193ps.
PHY-1001 : 15 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg3_syn_27.ie (-246ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -246ps -> 611ps, SWNS 7380ps -> 6606ps.
PHY-1001 : 16 of 17: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg8_syn_55.imb (-276ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -276ps -> 761ps, SWNS 7485ps -> 6397ps.
PHY-1001 : 17 of 17: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 18 of 17: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1022 : len = 3.81141e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 2.
PHY-1001 : 15 out of 17 ((88.24)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 4.003946s wall, 4.015625s user + 0.000000s system = 4.015625s CPU (100.3%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -7.298ns.
PHY-1001 : Processing hold violation on 12 end-point, worst slack = -599ps, best slack = -22ps.
PHY-1001 : End timing refresh. 0.028090s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.2%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_147.ima (HWNS -271ps -> -116ps, SWNS 7462ps -> 7321ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg12_syn_147.ima (HWNS -116ps -> 337ps, SWNS 7321ps -> 6850ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg15_syn_175.ima (HWNS -76ps -> 557ps, SWNS 7259ps -> 6589ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[7].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_287.ima (HWNS -190ps -> 650ps, SWNS 7298ps -> 6358ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_272.ima (HWNS -136ps -> 517ps, SWNS 7359ps -> 6662ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_275.ima (HWNS -64ps -> 403ps, SWNS 7287ps -> 6735ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_275.imb (HWNS -90ps -> 612ps, SWNS 7274ps -> 6533ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_278.imb (HWNS -22ps -> 1686ps, SWNS 7209ps -> 5052ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[6].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_284.imb (HWNS -160ps -> 810ps, SWNS 7344ps -> 6301ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_33.ima (HWNS -242ps -> 130ps, SWNS 7455ps -> 7157ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_44.ima (HWNS -113ps -> -34ps, SWNS 7312ps -> 7320ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg9_syn_44.ima (HWNS -34ps -> 564ps, SWNS 7320ps -> 6654ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1].
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.81322e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 10 out of 12 ((83.33)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 4.914190s wall, 4.906250s user + 0.000000s system = 4.906250s CPU (99.8%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -5.929ns.
PHY-1001 : Processing hold violation on 11 end-point, worst slack = -599ps, best slack = -55ps.
PHY-1001 : End timing refresh. 0.028933s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.0%)

PHY-1001 : ===== HF Iter 4 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 11: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_135.ima (-110ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -110ps -> 1066ps, SWNS 7307ps -> 5919ps.
PHY-1001 : 3 of 11: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_153.ima (-89ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[11].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -89ps -> 766ps, SWNS 7260ps -> 6349ps.
PHY-1001 : 4 of 11: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_132.ima (-92ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -92ps -> 1090ps, SWNS 7293ps -> 5908ps.
PHY-1001 : 5 of 11: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_144.ima (-226ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -226ps -> 819ps, SWNS 7358ps -> 6267ps.
PHY-1001 : 6 of 11: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_272.imb (-114ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -114ps -> 957ps, SWNS 7253ps -> 6058ps.
PHY-1001 : 7 of 11: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_269.ima (-55ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -55ps -> 1241ps, SWNS 7256ps -> 5537ps.
PHY-1001 : 8 of 11: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_284.ima (-123ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -123ps -> 1270ps, SWNS 7259ps -> 5538ps.
PHY-1001 : 9 of 11: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_32.ima (-162ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -162ps -> 897ps, SWNS 7394ps -> 6271ps.
PHY-1001 : 10 of 11: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_32.imb (-154ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -154ps -> 546ps, SWNS 7407ps -> 6649ps.
PHY-1001 : 11 of 11: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 12 of 11: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1022 : len = 3.81478e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 2.
PHY-1001 : 9 out of 11 ((81.82)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 4.009659s wall, 4.015625s user + 0.000000s system = 4.015625s CPU (100.1%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -4.822ns.
PHY-1001 : Processing hold violation on 10 end-point, worst slack = -599ps, best slack = -28ps.
PHY-1001 : End timing refresh. 0.029701s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.6%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_irq_tst_reg_syn_9.id (HWNS -28ps -> 1274ps, SWNS 7241ps -> 5515ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_perf_auto_reg_syn_9.id (HWNS -30ps -> 1287ps, SWNS 7248ps -> 5499ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/c2h0_perf_run_reg_syn_10.id (HWNS -98ps -> 387ps, SWNS 7298ps -> 6795ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_dsstp_irqe_reg_syn_7.imb (HWNS -33ps -> 756ps, SWNS 7296ps -> 6443ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[1].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg10_syn_144.ima (HWNS -190ps -> 923ps, SWNS 7404ps -> 6190ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg17_syn_141.ima (HWNS -147ps -> 765ps, SWNS 7350ps -> 6357ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_297.imb (HWNS -32ps -> 1020ps, SWNS 7249ps -> 5998ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[8].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg8_syn_52.imb (HWNS -96ps -> 920ps, SWNS 7278ps -> 6063ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[5].
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.81586e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 8 out of 10 ((80.00)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 4.476651s wall, 4.468750s user + 0.000000s system = 4.468750s CPU (99.8%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -4.170ns.
PHY-1001 : Processing hold violation on 6 end-point, worst slack = -599ps, best slack = -7ps.
PHY-1001 : End timing refresh. 0.028748s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.7%)

PHY-1001 : ===== HF Iter 5 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 6: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_47.imb (-112ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -112ps -> 1219ps, SWNS 7315ps -> 5670ps.
PHY-1001 : 3 of 6: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_266.ima (-97ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -97ps -> 943ps, SWNS 7317ps -> 6060ps.
PHY-1001 : 4 of 6: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_289.ima (-110ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -110ps -> 787ps, SWNS 7328ps -> 6328ps.
PHY-1001 : 5 of 6: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg30_syn_27.imb (-7ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[0].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -7ps -> 574ps, SWNS 7341ps -> 6614ps.
PHY-1001 : 6 of 6: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 7 of 6: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1022 : len = 3.8164e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 2.
PHY-1001 : 4 out of 6 ((66.67)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 3.907284s wall, 3.906250s user + 0.000000s system = 3.906250s CPU (100.0%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.851ns.
PHY-1001 : Processing hold violation on 5 end-point, worst slack = -599ps, best slack = -35ps.
PHY-1001 : End timing refresh. 0.028230s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.7%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_284.ima (HWNS -35ps -> 1160ps, SWNS 7274ps -> 5719ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg2_syn_266.imb (HWNS -40ps -> 691ps, SWNS 7281ps -> 6451ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[9].
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg5_syn_27.ima (HWNS -62ps -> 273ps, SWNS 7333ps -> 6951ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.81678e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 3 out of 5 ((60.00)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 4.245566s wall, 4.234375s user + 0.000000s system = 4.234375s CPU (99.7%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.714ns.
PHY-1001 : Processing hold violation on 4 end-point, worst slack = -599ps, best slack = -14ps.
PHY-1001 : End timing refresh. 0.028587s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.3%)

PHY-1001 : ===== HF Iter 6 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 4: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/h2c0_alignmismat_loge_reg_syn_6.id (-19ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[3].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -19ps -> 1198ps, SWNS 7253ps -> 5712ps.
PHY-1001 : 3 of 4: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_266.ima (-14ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -14ps -> 1265ps, SWNS 7252ps -> 5474ps.
PHY-1001 : 4 of 4: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 5 of 4: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1022 : len = 3.81707e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 2.
PHY-1001 : 2 out of 4 ((50.00)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 3.970191s wall, 3.953125s user + 0.000000s system = 3.953125s CPU (99.6%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.681ns.
PHY-1001 : Processing hold violation on 3 end-point, worst slack = -599ps, best slack = -10ps.
PHY-1001 : End timing refresh. 0.029349s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.5%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg22_syn_272.ima (HWNS -10ps -> 1210ps, SWNS 7256ps -> 5643ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.81726e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 1 out of 3 ((33.33)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 4.317334s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (99.9%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.671ns.
PHY-1001 : Processing hold violation on 3 end-point, worst slack = -599ps, best slack = -6ps.
PHY-1001 : End timing refresh. 0.028729s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.8%)

PHY-1001 : ===== HF Iter 7 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 3: Fixing end-point u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/reg13_syn_53.imb (-6ps) by reroute net u_sgdma_subsys/u_sgdma_ip/u_sgdma_regrw/lbc_ext_dout_i[2].
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Resolved; HWNS -6ps -> 1572ps, SWNS 7242ps -> 5018ps.
PHY-1001 : 3 of 3: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 4 of 3: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1022 : len = 3.81746e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 2.
PHY-1001 : 1 out of 3 ((33.33)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 3.873665s wall, 3.875000s user + 0.000000s system = 3.875000s CPU (100.0%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.665ns.
PHY-1001 : Processing hold violation on 2 end-point, worst slack = -599ps, best slack = -599ps.
PHY-1001 : End timing refresh. 0.030161s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.6%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.81746e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 0 out of 2 ((0.00)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 4.225319s wall, 4.234375s user + 0.000000s system = 4.234375s CPU (100.2%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.665ns.
PHY-1001 : Processing hold violation on 2 end-point, worst slack = -599ps, best slack = -599ps.
PHY-1001 : End timing refresh. 0.028557s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.7%)

PHY-1001 : ===== HF Iter 8 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 2: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 3 of 2: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1022 : len = 3.81746e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 2.
PHY-1001 : 0 out of 2 ((0.00)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 3.859023s wall, 3.859375s user + 0.000000s system = 3.859375s CPU (100.0%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.665ns.
PHY-1001 : Processing hold violation on 2 end-point, worst slack = -599ps, best slack = -599ps.
PHY-1001 : End timing refresh. 0.028316s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.4%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.81746e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 0 out of 2 ((0.00)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 4.242444s wall, 4.234375s user + 0.015625s system = 4.250000s CPU (100.2%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.665ns.
PHY-1001 : Processing hold violation on 2 end-point, worst slack = -599ps, best slack = -599ps.
PHY-1001 : End timing refresh. 0.028790s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.5%)

PHY-1001 : ===== HF Iter 9 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 2: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 3 of 2: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1022 : len = 3.81746e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 2.
PHY-1001 : 0 out of 2 ((0.00)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 3.835107s wall, 3.828125s user + 0.000000s system = 3.828125s CPU (99.8%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.665ns.
PHY-1001 : Processing hold violation on 2 end-point, worst slack = -599ps, best slack = -599ps.
PHY-1001 : End timing refresh. 0.029133s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.3%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.81746e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 0 out of 2 ((0.00)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 4.287694s wall, 4.281250s user + 0.000000s system = 4.281250s CPU (99.8%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.665ns.
PHY-1001 : Processing hold violation on 2 end-point, worst slack = -599ps, best slack = -599ps.
PHY-1001 : End timing refresh. 0.029711s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.2%)

PHY-1001 : ===== HF Iter 10 =====
PHY-1001 : Hold fix by LB.......
PHY-1001 : 2 of 2: Fixing end-point uut/WRADDATA/reg8_syn_33.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1001 : 3 of 2: Fixing end-point uut/WRADDATA/reg8_syn_36.asr (-599ps) by reroute net uut/RST_n.
PHY-1001 : Bridge candidates = 1.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Unresolved; HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps.
PHY-1022 : len = 3.81746e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 2.
PHY-1001 : 0 out of 2 ((0.00)%) EP fixed by LB.
PHY-1001 : End hold fix by LB. 3.920168s wall, 3.921875s user + 0.000000s system = 3.921875s CPU (100.0%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.665ns.
PHY-1001 : Processing hold violation on 2 end-point, worst slack = -599ps, best slack = -599ps.
PHY-1001 : End timing refresh. 0.030448s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.6%)

PHY-1001 : Hold fix by PD.......
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_33.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1001 : Restore net due to setup timing constraint.
PHY-1001 : Fixing end-point uut/WRADDATA/reg8_syn_36.asr (HWNS -599ps -> -599ps, SWNS 9890ps -> 9890ps) by reroute net uut/RST_n.
PHY-1022 : len = 3.81746e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 0 out of 2 ((0.00)%) EP fixed by net delay.
PHY-1001 : End hold fix by ND. 4.338750s wall, 4.343750s user + 0.000000s system = 4.343750s CPU (100.1%)

PHY-1001 : Timing info: SWNS 0.145ns | STNS 0.000ns | HWNS -0.599ns | HTNS -3.665ns.
PHY-1001 : Processing hold violation on 2 end-point, worst slack = -599ps, best slack = -599ps.
PHY-1001 : End timing refresh. 0.029536s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.8%)

PHY-1001 : 2 hold violations need more effort to fix.
PHY-1001 : 2 remaining end-points with hold violations.
RUN-1003 : finish command "fix_hold" in  109.615486s wall, 109.546875s user + 0.031250s system = 109.578125s CPU (100.0%)

RUN-1004 : used memory is 6857 MB, reserved memory is 7078 MB, peak memory is 7456 MB
RUN-1003 : finish command "route" in  227.813024s wall, 272.593750s user + 0.359375s system = 272.953125s CPU (119.8%)

RUN-1004 : used memory is 6492 MB, reserved memory is 6705 MB, peak memory is 7456 MB
RUN-1002 : start command "report_area -io_info -file pcie_scan_phy.area"
SYN-4034 : The count of slices with lut is 6742.
SYN-4035 : The count of slices with lut+ripple is 1354.
RUN-1001 : standard
***Report Model: pcie_scan Device: PH1A400SFG900***

Design Statistics
#IO                       105
  #input                   45
  #output                  59
  #inout                    1
#lut6                    6758   out of 231680    2.92%
#reg                     7347
  #slice reg             7347   out of 463360    1.59%
  #pad reg                  0

Utilization Statistics
#slice                   8551   out of 231680    3.69%
  #used ram                16
    #dram                  16
    #shifter                0
  #used logic            8535
    #with luts           6742
    #with adder          1354
    #reg only             439
#feedthrough             3054
#f7mux                    552   out of 115840    0.48%
#f8mux                    276   out of  57920    0.48%
#dsp                        0   out of    840    0.00%
#eram                      33   out of    914    3.61%
  #eram20k                 20
  #fifo20k                 13
#pad                       87   out of    501   17.37%
#pll                        4   out of     20   20.00%
#pcie                       1   out of      1  100.00%
#serdes                     2   out of      8   25.00%
#gclk                      16   out of     32   50.00%
#lclk                       0   out of     56    0.00%
#mlclk                      0   out of     26    0.00%
#ioclk                      0   out of     40    0.00%

Clock Resource Statistics
Index     ClockNet                                               Type            DriverType         Driver                                                                 ClockFanout
#1        u_sgdma_subsys/u_sys_ctrl/core_clk_r                   UserGclk        pll                u_sgdma_subsys/u_sys_ctrl/u_sys_pll/pll_inst.clkc1                     3512
#2        uut/u_ubus_top/u_local_bus_slve_cis/u_uart_2dsp/clk    InferredGclk    pll                uut/u_ubus_top/u_pll2/pll_inst.clkc1                                   350
#3        app_auxclk_dup_1                                       UserGclk        io                 app_auxclk_syn_2.di                                                    345
#4        cisclk6_dup_1                                          InferredGclk    pll                uut/u_pll/pll_inst.clkc1                                               241
#5        uut/WRADDATA/clk                                       InferredGclk    pll                uut/u_pll/pll_inst.clkc4                                               107
#6        uut/uADConfig1/clk_sck                                 InferredGclk    pll                uut/u_pll3/pll_inst.clkc1                                              52
#7        u_sgdma_subsys/u_sys_ctrl/aux_clk                      InferredGclk    pcie               u_sgdma_subsys/u_ep_core/uep_PH1_PHY_PCIE.muxd_aux_clk                 28
#8        mclk2_dup_1                                            InferredGclk    pll                uut/u_pll/pll_inst.clkc2                                               1
#9        u_sgdma_subsys/u_sys_ctrl/u_sys_pll/clk0_buf           UserGclk        pll                u_sgdma_subsys/u_sys_ctrl/u_sys_pll/pll_inst.clkc0                     1
#10       uut/u_pll/clk0_buf                                     UserGclk        pll                uut/u_pll/pll_inst.clkc0                                               1
#11       uut/u_pll3/clk0_buf                                    UserGclk        pll                uut/u_pll3/pll_inst.clkc0                                              1
#12       uut/u_ubus_top/u_pll2/clk0_buf                         UserGclk        pll                uut/u_ubus_top/u_pll2/pll_inst.clkc0                                   1
#13       u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst[0]      UserGclk        lslice             u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/c2h_rst_reg[0]_reg_syn_3.oqa    0
#14       u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst[0]      UserGclk        lslice             u_sgdma_subsys/u_sgdma_ip/u_sgdma_ctrl/h2c_rst_reg[0]_reg_syn_3.oqb    0
#15       u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2                UserGclk        lslice             u_sgdma_subsys/u_sys_ctrl/sync_rst_n_r2_reg_syn_7.oqa                  0
#16       vsmp2_dup_1                                            InferredGclk    pll                uut/u_pll/pll_inst.clkc3                                               0


Detailed IO Report

         Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      app_auxclk          INPUT        U27        LVCMOS33          N/A           NONE       NONE    
  app_power_up_rst_n      INPUT        L13        LVCMOS33          N/A          PULLUP      NONE    
       in1[15]            INPUT        AH30       LVCMOS33          N/A          PULLUP      NONE    
       in1[14]            INPUT        AG30       LVCMOS33          N/A          PULLUP      NONE    
       in1[13]            INPUT        AD21       LVCMOS33          N/A          PULLUP      NONE    
       in1[12]            INPUT        AE21       LVCMOS33          N/A          PULLUP      NONE    
       in1[11]            INPUT        AG20       LVCMOS33          N/A          PULLUP      NONE    
       in1[10]            INPUT        AH20       LVCMOS33          N/A          PULLUP      NONE    
        in1[9]            INPUT        AC20       LVCMOS33          N/A          PULLUP      NONE    
        in1[8]            INPUT        AC21       LVCMOS33          N/A          PULLUP      NONE    
        in1[7]            INPUT        AB22       LVCMOS33          N/A          PULLUP      NONE    
        in1[6]            INPUT        AB23       LVCMOS33          N/A          PULLUP      NONE    
        in1[5]            INPUT        AA22       LVCMOS33          N/A          PULLUP      NONE    
        in1[4]            INPUT        AA23       LVCMOS33          N/A          PULLUP      NONE    
        in1[3]            INPUT        Y26        LVCMOS33          N/A          PULLUP      NONE    
        in1[2]            INPUT        AA26       LVCMOS33          N/A          PULLUP      NONE    
        in1[1]            INPUT        W29        LVCMOS33          N/A          PULLUP      NONE    
        in1[0]            INPUT        Y29        LVCMOS33          N/A          PULLUP      NONE    
       in2[15]            INPUT        R24        LVCMOS33          N/A          PULLUP      NONE    
       in2[14]            INPUT        P21        LVCMOS33          N/A          PULLUP      NONE    
       in2[13]            INPUT        N30        LVCMOS33          N/A          PULLUP      NONE    
       in2[12]            INPUT        L27        LVCMOS33          N/A          PULLUP      NONE    
       in2[11]            INPUT        J21        LVCMOS33          N/A          PULLUP      NONE    
       in2[10]            INPUT        G25        LVCMOS33          N/A          PULLUP      NONE    
        in2[9]            INPUT        H24        LVCMOS33          N/A          PULLUP      NONE    
        in2[8]            INPUT        D28        LVCMOS33          N/A          PULLUP      NONE    
        in2[7]            INPUT        B27        LVCMOS33          N/A          PULLUP      NONE    
        in2[6]            INPUT        D23        LVCMOS33          N/A          PULLUP      NONE    
        in2[5]            INPUT        A20        LVCMOS33          N/A          PULLUP      NONE    
        in2[4]            INPUT        F18        LVCMOS33          N/A          PULLUP      NONE    
        in2[3]            INPUT        D22        LVCMOS33          N/A          PULLUP      NONE    
        in2[2]            INPUT        L18        LVCMOS33          N/A          PULLUP      NONE    
        in2[1]            INPUT        B14        LVCMOS33          N/A          PULLUP      NONE    
        in2[0]            INPUT        E16        LVCMOS33          N/A          PULLUP      NONE    
       ubus_rx            INPUT        AJ27       LVCMOS33          N/A          PULLUP      NONE    
         SCK1            OUTPUT        AF28       LVCMOS33           8            NONE       NONE    
         SEN1            OUTPUT        AE29       LVCMOS33           8            NONE       NONE    
       cisclk1           OUTPUT        AB29       LVCMOS33           8            NONE       NONE    
       cisclk2           OUTPUT        AE20       LVCMOS33           8            NONE       NONE    
       cisclk3           OUTPUT        AF20       LVCMOS33           8            NONE       NONE    
       cisclk4           OUTPUT        AH24       LVCMOS33           8            NONE       NONE    
       cisclk5           OUTPUT        AC22       LVCMOS33           8            NONE       NONE    
       cisclk6           OUTPUT        Y21        LVCMOS33           8            NONE       NONE    
        cism1            OUTPUT        AH27       LVCMOS33           8            NONE       NONE    
        cism2            OUTPUT        AE30       LVCMOS33           8            NONE       NONE    
        cism3            OUTPUT        AD28       LVCMOS33           8            NONE       NONE    
        cism4            OUTPUT        AA27       LVCMOS33           8            NONE       NONE    
        cism5            OUTPUT        W19        LVCMOS33           8            NONE       NONE    
        cism6            OUTPUT        V19        LVCMOS33           8            NONE       NONE    
       clk_cis           OUTPUT        U25        LVCMOS33           8            NONE       NONE    
     core_clk_led        OUTPUT        P27        LVCMOS33           8            NONE       NONE    
         led0            OUTPUT        J11        LVCMOS33           8            NONE       NONE    
       led1A_b           OUTPUT        AB28       LVCMOS33           8            NONE       NONE    
       led1A_g           OUTPUT        AC29       LVCMOS33           8            NONE       NONE    
       led1A_r           OUTPUT        AC30       LVCMOS33           8            NONE       NONE    
       led1B_b           OUTPUT        D13        LVCMOS33           8            NONE       NONE    
       led1B_g           OUTPUT        H15        LVCMOS33           8            NONE       NONE    
       led1B_r           OUTPUT        K15        LVCMOS33           8            NONE       NONE    
       led2A_b           OUTPUT        AD14       LVCMOS18           8           PULLUP      NONE    
       led2A_g           OUTPUT        AA18       LVCMOS18           8           PULLUP      NONE    
       led2A_r           OUTPUT        AG18       LVCMOS18           8           PULLUP      NONE    
       led2B_b           OUTPUT        AH17       LVCMOS18           8           PULLUP      NONE    
       led2B_g           OUTPUT        AD13       LVCMOS18           8           PULLUP      NONE    
       led2B_r           OUTPUT        AE13       LVCMOS18           8           PULLUP      NONE    
        mclk1            OUTPUT        W27        LVCMOS33           8            NONE       NONE    
        mclk2            OUTPUT        AF10       LVCMOS18           8           PULLUP      NONE    
         si1             OUTPUT        AB30       LVCMOS33           8            NONE       NONE    
         si2             OUTPUT        AD8        LVCMOS18           8           PULLUP      NONE    
         si3             OUTPUT        AC9        LVCMOS18           8           PULLUP      NONE    
         si4             OUTPUT        AJ6        LVCMOS18           8           PULLUP      NONE    
         si5             OUTPUT        AK1        LVCMOS18           8           PULLUP      NONE    
         si6             OUTPUT        AF5        LVCMOS18           8           PULLUP      NONE    
       ubus_tx           OUTPUT        AH26       LVCMOS33           8           PULLUP      NONE    
     user_lnk_up         OUTPUT        K11        LVCMOS33           8            NONE       NONE    
        vsmp1            OUTPUT        AE28       LVCMOS33           8            NONE       NONE    
        vsmp2            OUTPUT        AD6        LVCMOS18           8           PULLUP      NONE    
         x0_p            OUTPUT        C29         LVDS25           N/A           NONE       NONE    
       x0_p(n)           OUTPUT        B29         LVDS25           N/A           NONE       NONE    
         x1_p            OUTPUT        G29         LVDS25           N/A           NONE       NONE    
       x1_p(n)           OUTPUT        F30         LVDS25           N/A           NONE       NONE    
         x2_p            OUTPUT        B30         LVDS25           N/A           NONE       NONE    
       x2_p(n)           OUTPUT        A30         LVDS25           N/A           NONE       NONE    
         x3_p            OUTPUT        C24         LVDS25           N/A           NONE       NONE    
       x3_p(n)           OUTPUT        B24         LVDS25           N/A           NONE       NONE    
        xclk_p           OUTPUT        A16         LVDS25           N/A           NONE       NONE    
      xclk_p(n)          OUTPUT        A17         LVDS25           N/A           NONE       NONE    
         SDI1             INOUT        AD29       LVCMOS33           8           PULLUP      NONE    
     refclk_p[0]          INPUT         L8          CML             N/A           NONE       NONE    
     refclk_n[0]          INPUT         L7          CML             N/A           NONE       NONE    
        txp[3]           OUTPUT         P2          CML             N/A           NONE       NONE    
        txn[3]           OUTPUT         P1          CML             N/A           NONE       NONE    
        rxp[3]            INPUT         T6          CML             N/A           NONE       NONE    
        rxn[3]            INPUT         T5          CML             N/A           NONE       NONE    
        txp[2]           OUTPUT         N4          CML             N/A           NONE       NONE    
        txn[2]           OUTPUT         N3          CML             N/A           NONE       NONE    
        rxp[2]            INPUT         R4          CML             N/A           NONE       NONE    
        rxn[2]            INPUT         R3          CML             N/A           NONE       NONE    
        txp[1]           OUTPUT         M2          CML             N/A           NONE       NONE    
        txn[1]           OUTPUT         M1          CML             N/A           NONE       NONE    
        rxp[1]            INPUT         P6          CML             N/A           NONE       NONE    
        rxn[1]            INPUT         P5          CML             N/A           NONE       NONE    
        txp[0]           OUTPUT         L4          CML             N/A           NONE       NONE    
        txn[0]           OUTPUT         L3          CML             N/A           NONE       NONE    
        rxp[0]            INPUT         M6          CML             N/A           NONE       NONE    
        rxn[0]            INPUT         M5          CML             N/A           NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                     |Module             |lut     |ripple  |seq     |eram    |dsp     |dram    |shifter |f7mux   |f8mux   |pll     |serdes  |pcie    |ddr     |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                          |pcie_scan          |6758    |1354    |7347    |33      |0       |16      |0       |552     |276     |4       |2       |1       |0       |
|  u_reg_config               |reg_config         |81      |0       |173     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_sgdma_app                |sgdma_app          |312     |75      |407     |1       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_cfg_regrw              |cfg_regrw          |10      |0       |70      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_tst_ctrl               |app_tst_ctrl       |15      |12      |14      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_usr_c2h0r              |usr_c2h0r          |71      |0       |102     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_usr_h2c0w              |usr_h2c0w          |131     |63      |119     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_usr_regrw              |usr_regrw          |40      |0       |102     |1       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_ram512x32            |ram512x32          |0       |0       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  u_sgdma_subsys             |sgdma_subsys       |5287    |848     |4763    |24      |0       |16      |0       |550     |275     |1       |2       |1       |0       |
|    u_ep_core                |pcie_ep_core       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |2       |1       |0       |
|    u_ep_dbi_init_mux        |ep_dbi_init_mux    |95      |0       |193     |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_pcie_cfg_rom         |ep_cfg_rom         |0       |0       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_sgdma_ip               |sgdma_ip           |5158    |794     |4485    |22      |0       |16      |0       |550     |275     |0       |0       |0       |0       |
|      u_drv_usrrw            |drv_usrrw          |56      |0       |107     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_dscpr_cal            |dscpr_cal          |162     |76      |133     |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_dscpr_sfifo512x64  |sfifo512x64        |24      |0       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_dscpw_cal            |dscpw_cal          |160     |76      |135     |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_dscpw_sfifo512x64  |sfifo512x64        |26      |0       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_excep_hndl           |excep_hndl         |4       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_irq_hndl             |irq_hndl           |25      |0       |20      |1       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_irq_sfifo512x16    |sfifo512x16        |0       |0       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_mrd_arb              |mrd_arb            |137     |0       |106     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_mrd_axi4s0           |mrd_axi4s0         |1111    |12      |521     |0       |0       |0       |0       |288     |144     |0       |0       |0       |0       |
|      u_mrd_relor            |mrd_relor          |122     |33      |155     |5       |0       |0       |0       |6       |3       |0       |0       |0       |0       |
|        u_mrd_ram512x128     |ram512x128         |0       |0       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_mrd_ram512x27      |ram512x27          |0       |0       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_mrd_rx               |mrd_rx             |286     |0       |472     |0       |0       |8       |0       |0       |0       |0       |0       |0       |0       |
|        u_mrd_dram           |dram32x13          |10      |0       |12      |0       |0       |8       |0       |0       |0       |0       |0       |0       |0       |
|      u_mrd_schd             |mrd_schd           |39      |14      |22      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_mrd_tlp              |mrd_tlp            |95      |0       |143     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_mwr_arb              |mwr_arb            |149     |0       |100     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_mwr_axi4s0           |mwr_axi4s0         |1134    |62      |756     |4       |0       |8       |0       |256     |128     |0       |0       |0       |0       |
|        u_mwr_dram32x13      |dram32x13          |8       |0       |13      |0       |0       |8       |0       |0       |0       |0       |0       |0       |0       |
|        u_mwr_safifo512x128  |safifo512x128      |354     |10      |337     |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_mwr_tlp              |mwr_tlp            |131     |11      |142     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_pcie_cfgrw           |pcie_cfgrw         |63      |0       |105     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_perf_stat            |perf_stat          |140     |232     |250     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_rdscp_cal            |rdscp_cal          |225     |123     |289     |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_rdscp_sfifo512x128 |sfifo512x128       |0       |0       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_sgdma_ctrl           |sgdma_ctrl         |29      |32      |41      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_sgdma_regrw          |sgdma_regrw        |829     |0       |652     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_wdscp_cal            |wdscp_cal          |261     |123     |332     |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_wdscp_sfifo512x128 |sfifo512x128       |0       |0       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_status_sig             |status_sig         |0       |24      |23      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_sys_ctrl               |sys_ctrl           |30      |18      |53      |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
|      u_sys_pll              |sys_pll            |0       |0       |0       |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
|  u_swith                    |swith              |236     |0       |424     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  uut                        |python             |807     |431     |1546    |8       |0       |0       |0       |2       |1       |3       |0       |0       |0       |
|    DPRAMA1                  |DPRAM              |0       |0       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    DPRAMA2                  |DPRAM              |0       |0       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    DPRAMB1                  |DPRAM              |0       |0       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    DPRAMB2                  |DPRAM              |0       |0       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    DRAM_reverse             |DRAM_reverse       |175     |117     |275     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      fifo0                  |fifo_generator_0   |33      |0       |67      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    SYNC_ASYNC_RST           |SYNC_ASYNC_RST     |0       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    WRADDATA                 |WRADDATA           |89      |70      |164     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    gen_sp                   |gen_sp             |8       |32      |38      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    op                       |op                 |1       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    signal                   |signal             |46      |32      |97      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    trigger                  |trigger            |21      |17      |20      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    uADConfig1               |ADconfig           |52      |24      |72      |0       |0       |0       |0       |2       |1       |0       |0       |0       |0       |
|    u_cis_exposure1          |cis_exposure       |57      |46      |76      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_cis_exposure2          |cis_exposure       |34      |32      |64      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_pll                    |pll                |0       |0       |0       |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
|    u_pll3                   |pll3               |0       |0       |0       |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
|    u_ubus_top               |ubus_top           |278     |45      |595     |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
|      u_local_bus_slve_cis   |local_bus_slve_cis |278     |45      |595     |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|        u_uart_2dsp          |uart_2dsp          |90      |45      |82      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_pll2                 |pll2               |0       |0       |0       |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       10912  
    #2          2       2803   
    #3          3       1660   
    #4          4        475   
    #5        5-10      1232   
    #6        11-50      807   
    #7       51-100      11    
    #8       101-500      2    
  Average     2.72             

RUN-1002 : start command "export_db pcie_scan_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db pcie_scan_pr.db" in  2.994193s wall, 5.171875s user + 0.015625s system = 5.187500s CPU (173.3%)

RUN-1004 : used memory is 6496 MB, reserved memory is 6708 MB, peak memory is 7456 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 79550, tnet num: 18351, tinst num: 9299, tnode num: 97888, tedge num: 134172.
TMR-2508 : Levelizing timing graph completed, there are 131 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  3.324346s wall, 3.328125s user + 0.000000s system = 3.328125s CPU (100.1%)

RUN-1004 : used memory is 6499 MB, reserved memory is 6710 MB, peak memory is 7456 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file pcie_scan_phy.timing"
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model pcie_scan.
TMR-2506 : Build timing graph completely. Port num: 63, tpin num: 79550, tnet num: 18351, tinst num: 9299, tnode num: 97888, tedge num: 134172.
TMR-2508 : Levelizing timing graph completed, there are 131 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  3.316973s wall, 3.312500s user + 0.000000s system = 3.312500s CPU (99.9%)

RUN-1004 : used memory is 6499 MB, reserved memory is 6710 MB, peak memory is 7456 MB
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 18351 nets completely.
TMR-1033 : GPLL u_sgdma_subsys/u_sys_ctrl/u_sys_pll/pll_inst feeds back externally.
TMR-1033 : GPLL uut/u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL uut/u_pll3/pll_inst feeds back externally.
TMR-1033 : GPLL uut/u_ubus_top/u_pll2/pll_inst feeds back externally.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 883 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 33 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		u_sgdma_subsys/u_sys_ctrl/aux_clk
		u_sgdma_subsys/u_sys_ctrl/aux_clk_syn_2
USR-6122 CRITICAL-WARNING: No clock constraint on PLL uut/u_pll/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL uut/u_pll3/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL uut/u_ubus_top/u_pll2/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in pcie_scan_phy.timing, timing summary in pcie_scan_phy.tsm.
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file pcie_scan_phy.timing" in  7.853833s wall, 7.359375s user + 0.453125s system = 7.812500s CPU (99.5%)

RUN-1004 : used memory is 6502 MB, reserved memory is 6713 MB, peak memory is 7456 MB
RUN-1002 : start command "export_bid pcie_scan_inst.bid"
PRG-1000 : <!-- HMAC is: ab7e07a62cb38802605e8af541f06143cd479c633d1bab4abb3c4e7dc6473d38 -->
RUN-1002 : start command "bitgen -bit pcie_scan.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 16 pll_pd instances.
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 9315
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 18698, pip num: 202631
BIT-1002 : Init feedthrough with 6 threads.
BIT-1002 : Init feedthrough completely, num: 3054
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 7218 valid insts, and 651915 bits set as '1'.
BIT-1004 : the usercode0 register value: 00000000010001000000000000000000
BIT-1004 : Generate file pcie_scan.bit.
RUN-1003 : finish command "bitgen -bit pcie_scan.bit" in  37.835182s wall, 124.812500s user + 0.234375s system = 125.046875s CPU (330.5%)

RUN-1004 : used memory is 6557 MB, reserved memory is 6767 MB, peak memory is 7456 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241024_150306.log"
RUN-1001 : Backing up run's log file succeed.
