#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 16 10:44:22 2016
# Process ID: 3448
# Current directory: C:/Kristian/GitHub/TFE4141/project/Term_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3724 C:\Kristian\GitHub\TFE4141\project\Term_Project\Term_Project.xpr
# Log file: C:/Kristian/GitHub/TFE4141/project/Term_Project/vivado.log
# Journal file: C:/Kristian/GitHub/TFE4141/project/Term_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.xpr
update_compile_order -fileset sources_1
remove_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/multMod.vhd}}
remove_files -fileset sim_1 C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/multMod_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source RSACoreTestBench.tcl
restart
run 250 ns
run 250 ns
run 250 ns
run 6000 ns
run 6000 ns
run 6000 us
restart
run 6000 us
synth_design -rtl -name rtl_1
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
open_run synth_2 -name synth_2
create_clock -period 20.000 -name Clk -waveform {0.000 10.000}
close [ open C:/Kristian/GitHub/TFE4141/project/Term_Project/constraints/constraints_file.xdc w ]
add_files -fileset constrs_1 C:/Kristian/GitHub/TFE4141/project/Term_Project/constraints/constraints_file.xdc
set_property target_constrs_file C:/Kristian/GitHub/TFE4141/project/Term_Project/constraints/constraints_file.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
current_design rtl_1
refresh_design
current_design synth_2
current_design rtl_1
current_design synth_2
reset_simulation -simset sim_1 -mode post-synthesis -type functional
refresh_design
close_design
close_design
reset_simulation -simset sim_1 -mode post-synthesis -type functional
relaunch_sim
run 6000 us
restart
run 6000 us
restart
run 6000 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run 6000 us
restart
run 6000 us
restart
run 6000 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
refresh_design
relaunch_sim
relaunch_sim
relaunch_sim
restart
run 6000 us
restart
restart
run 6000 us
relaunch_sim
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
relaunch_sim
run 6000 us
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
relaunch_sim
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
restart
run 6000 us
set_property top modMult_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source modMult_tb.tcl
restart
run 400 ns
run 400 ns
run 400 ns
run 400 us
restart
run 400 us
restart
run 4 us
relaunch_sim
restart
run 4 us
set_property top RSACoreTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
launch_simulation
source RSACoreTestBench.tcl
restart
run 10 us
restart
run 10 us
restart
run 10 us
relaunch_sim
run 10 us
restart
run all
restart
run all
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
open_run synth_2 -name synth_2
current_design rtl_1
refresh_design
current_design synth_2
current_design rtl_1
current_design synth_2
current_design rtl_1
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before {C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/modMultMSA.vhd} {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/RSACore.vhd}}
reset_run synth_2
launch_runs synth_2
wait_on_run synth_2
current_design synth_2
close_design
open_run synth_2 -name synth_2
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
restart
run all
relaunch_sim
run all
restart
run all
current_design rtl_1
refresh_design
relaunch_sim
restart
run all
restart
run all
restart
run all
relaunch_sim
run all
restart
run all
restart
run all
run 6 ms
restart
run all
relaunch_sim
run all
relaunch_sim
run all
restart
run 1 ms
relaunch_sim
run all
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
restart
run 1 ms
run all
relaunch_sim
restart
run all
