{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557845341632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557845341636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 09:49:01 2019 " "Processing started: Tue May 14 09:49:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557845341636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557845341636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557845341636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557845342696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm-arc_arm " "Found design unit 1: arm-arc_arm" {  } { { "arm.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/arm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343769 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/arm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845343769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arc_ALU " "Found design unit 1: ALU-arc_ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845343781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-arc_registerfile " "Found design unit 1: registerfile-arc_registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/registerfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343797 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/registerfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845343797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-arc_mux2 " "Found design unit 1: mux2-arc_mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343817 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845343817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-arc_mux4 " "Found design unit 1: mux4-arc_mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343829 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845343829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_4-arc_mux2_4 " "Found design unit 1: mux2_4-arc_mux2_4" {  } { { "mux2_4.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343841 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_4 " "Found entity 1: mux2_4" {  } { { "mux2_4.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845343841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Static-arc_Static " "Found design unit 1: Static-arc_Static" {  } { { "Static.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/Static.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343849 ""} { "Info" "ISGN_ENTITY_NAME" "1 Static " "Found entity 1: Static" {  } { { "Static.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/Static.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845343849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845343849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm " "Elaborating entity \"arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557845343989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:RegisterComp " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:RegisterComp\"" {  } { { "arm.vhd" "RegisterComp" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/arm.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845343993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_4 mux2_4:Ins_Reg " "Elaborating entity \"mux2_4\" for hierarchy \"mux2_4:Ins_Reg\"" {  } { { "arm.vhd" "Ins_Reg" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/arm.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845344001 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux2_4.vhd(16) " "VHDL Process Statement warning at mux2_4.vhd(16): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux2_4.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2_4.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557845344005 "|arm|mux2_4:Ins_Reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux2_4.vhd(16) " "Inferred latch for \"salida\[0\]\" at mux2_4.vhd(16)" {  } { { "mux2_4.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2_4.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344005 "|arm|mux2_4:Ins_Reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux2_4.vhd(16) " "Inferred latch for \"salida\[1\]\" at mux2_4.vhd(16)" {  } { { "mux2_4.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2_4.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344005 "|arm|mux2_4:Ins_Reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux2_4.vhd(16) " "Inferred latch for \"salida\[2\]\" at mux2_4.vhd(16)" {  } { { "mux2_4.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2_4.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344005 "|arm|mux2_4:Ins_Reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] mux2_4.vhd(16) " "Inferred latch for \"salida\[3\]\" at mux2_4.vhd(16)" {  } { { "mux2_4.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2_4.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344005 "|arm|mux2_4:Ins_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Static Static:AStatic " "Elaborating entity \"Static\" for hierarchy \"Static:AStatic\"" {  } { { "arm.vhd" "AStatic" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/arm.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845344005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:AAlu " "Elaborating entity \"mux2\" for hierarchy \"mux2:AAlu\"" {  } { { "arm.vhd" "AAlu" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/arm.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845344013 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux2.vhd(16) " "VHDL Process Statement warning at mux2.vhd(16): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557845344013 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux2.vhd(16) " "Inferred latch for \"salida\[0\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344013 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux2.vhd(16) " "Inferred latch for \"salida\[1\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344013 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux2.vhd(16) " "Inferred latch for \"salida\[2\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344013 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] mux2.vhd(16) " "Inferred latch for \"salida\[3\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] mux2.vhd(16) " "Inferred latch for \"salida\[4\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] mux2.vhd(16) " "Inferred latch for \"salida\[5\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] mux2.vhd(16) " "Inferred latch for \"salida\[6\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] mux2.vhd(16) " "Inferred latch for \"salida\[7\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[8\] mux2.vhd(16) " "Inferred latch for \"salida\[8\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[9\] mux2.vhd(16) " "Inferred latch for \"salida\[9\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[10\] mux2.vhd(16) " "Inferred latch for \"salida\[10\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[11\] mux2.vhd(16) " "Inferred latch for \"salida\[11\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[12\] mux2.vhd(16) " "Inferred latch for \"salida\[12\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[13\] mux2.vhd(16) " "Inferred latch for \"salida\[13\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[14\] mux2.vhd(16) " "Inferred latch for \"salida\[14\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[15\] mux2.vhd(16) " "Inferred latch for \"salida\[15\]\" at mux2.vhd(16)" {  } { { "mux2.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/mux2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344017 "|arm|mux2:AAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:BAlu " "Elaborating entity \"mux4\" for hierarchy \"mux4:BAlu\"" {  } { { "arm.vhd" "BAlu" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/arm.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845344021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:AluComp " "Elaborating entity \"ALU\" for hierarchy \"ALU:AluComp\"" {  } { { "arm.vhd" "AluComp" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/arm.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845344025 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mult ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): inferring latch(es) for signal or variable \"mult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557845344025 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[0\] ALU.vhd(21) " "Inferred latch for \"mult\[0\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344025 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[1\] ALU.vhd(21) " "Inferred latch for \"mult\[1\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344025 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[2\] ALU.vhd(21) " "Inferred latch for \"mult\[2\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344025 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[3\] ALU.vhd(21) " "Inferred latch for \"mult\[3\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344025 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[4\] ALU.vhd(21) " "Inferred latch for \"mult\[4\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344025 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[5\] ALU.vhd(21) " "Inferred latch for \"mult\[5\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344025 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[6\] ALU.vhd(21) " "Inferred latch for \"mult\[6\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344025 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[7\] ALU.vhd(21) " "Inferred latch for \"mult\[7\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344025 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[8\] ALU.vhd(21) " "Inferred latch for \"mult\[8\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344029 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[9\] ALU.vhd(21) " "Inferred latch for \"mult\[9\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344029 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[10\] ALU.vhd(21) " "Inferred latch for \"mult\[10\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344029 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[11\] ALU.vhd(21) " "Inferred latch for \"mult\[11\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344029 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[12\] ALU.vhd(21) " "Inferred latch for \"mult\[12\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344029 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[13\] ALU.vhd(21) " "Inferred latch for \"mult\[13\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344029 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[14\] ALU.vhd(21) " "Inferred latch for \"mult\[14\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344029 "|arm|ALU:AluComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult\[15\] ALU.vhd(21) " "Inferred latch for \"mult\[15\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557845344029 "|arm|ALU:AluComp"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:AluComp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:AluComp\|Div0\"" {  } { { "ALU.vhd" "Div0" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557845344973 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:AluComp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:AluComp\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557845344973 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1557845344973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:AluComp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:AluComp\|lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557845345093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:AluComp\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:AluComp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345093 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/ALU.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557845345093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845345213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845345213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845345257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845345257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845345329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845345329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845345489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845345489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845345645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845345645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:AluComp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:AluComp\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:AluComp\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:AluComp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557845345741 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557845345741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/Santiago Melo/Desktop/Breath/TestBenchs/Alu_reg_mux/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557845345893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557845345893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557845349843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557845349843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1076 " "Implemented 1076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557845350038 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557845350038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1041 " "Implemented 1041 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557845350038 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1557845350038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557845350038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557845350083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 09:49:10 2019 " "Processing ended: Tue May 14 09:49:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557845350083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557845350083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557845350083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557845350083 ""}
