
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M150_W5/run.tcl
# read_verilog -sv runs/M150_W5/sum_signed.sv
# read_xdc runs/M150_W5/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2567809
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.328 ; gain = 239.832 ; free physical = 138679 ; free virtual = 209977
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.938; parent = 2372.771; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.375; parent = 3040.301; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W5/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W5/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3115.266 ; gain = 317.770 ; free physical = 138600 ; free virtual = 209900
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.938; parent = 2372.771; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4088.344; parent = 3115.270; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3130.109 ; gain = 332.613 ; free physical = 138601 ; free virtual = 209900
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.938; parent = 2372.771; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.188; parent = 3130.113; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3130.109 ; gain = 332.613 ; free physical = 138601 ; free virtual = 209900
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.938; parent = 2372.771; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.188; parent = 3130.113; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3130.109 ; gain = 0.000 ; free physical = 138601 ; free virtual = 209899
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W5/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W5/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3300.828 ; gain = 0.000 ; free physical = 138652 ; free virtual = 209951
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3300.828 ; gain = 0.000 ; free physical = 138652 ; free virtual = 209951
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.828 ; gain = 503.332 ; free physical = 138782 ; free virtual = 210081
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.938; parent = 2372.771; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.891; parent = 3268.816; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.828 ; gain = 503.332 ; free physical = 138782 ; free virtual = 210081
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.938; parent = 2372.771; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.891; parent = 3268.816; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.828 ; gain = 503.332 ; free physical = 138791 ; free virtual = 210090
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.938; parent = 2372.771; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.891; parent = 3268.816; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3300.828 ; gain = 503.332 ; free physical = 138791 ; free virtual = 210091
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.938; parent = 2372.771; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.891; parent = 3268.816; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 19    
	   2 Input    7 Bit       Adders := 37    
	   2 Input    6 Bit       Adders := 75    
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 37    
	                6 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3300.828 ; gain = 503.332 ; free physical = 138915 ; free virtual = 210220
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.938; parent = 2372.771; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.891; parent = 3268.816; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.109 ; gain = 872.613 ; free physical = 138442 ; free virtual = 209746
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.410; parent = 2954.275; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4643.188; parent = 3670.113; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3674.109 ; gain = 876.613 ; free physical = 138434 ; free virtual = 209738
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.531; parent = 2958.396; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4647.188; parent = 3674.113; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3701.148 ; gain = 903.652 ; free physical = 138419 ; free virtual = 209724
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.371; parent = 2964.236; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.227; parent = 3701.152; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3710.055 ; gain = 912.559 ; free physical = 138412 ; free virtual = 209716
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.551; parent = 2964.416; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.133; parent = 3710.059; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3710.055 ; gain = 912.559 ; free physical = 138416 ; free virtual = 209720
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.566; parent = 2964.432; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.133; parent = 3710.059; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3710.055 ; gain = 912.559 ; free physical = 138416 ; free virtual = 209721
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.660; parent = 2964.525; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.133; parent = 3710.059; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3710.055 ; gain = 912.559 ; free physical = 138416 ; free virtual = 209721
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.723; parent = 2964.588; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.133; parent = 3710.059; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3710.055 ; gain = 912.559 ; free physical = 138416 ; free virtual = 209721
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.730; parent = 2964.596; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.133; parent = 3710.059; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3710.055 ; gain = 912.559 ; free physical = 138416 ; free virtual = 209721
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.762; parent = 2964.627; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.133; parent = 3710.059; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    92|
|3     |LUT1   |    74|
|4     |LUT2   |   590|
|5     |LUT3   |    75|
|6     |LUT4   |    75|
|7     |LUT5   |   150|
|8     |LUT6   |   150|
|9     |FDRE   |  1081|
|10    |IBUF   |   753|
|11    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3710.055 ; gain = 912.559 ; free physical = 138416 ; free virtual = 209721
Synthesis current peak Physical Memory [PSS] (MB): peak = 3218.777; parent = 2964.643; children = 254.166
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4683.133; parent = 3710.059; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3710.055 ; gain = 741.840 ; free physical = 138421 ; free virtual = 209726
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3710.062 ; gain = 912.559 ; free physical = 138421 ; free virtual = 209726
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3715.992 ; gain = 0.000 ; free physical = 138531 ; free virtual = 209836
INFO: [Netlist 29-17] Analyzing 846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W5/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M150_W5/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3789.535 ; gain = 0.000 ; free physical = 138495 ; free virtual = 209800
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 754 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 753 instances

Synth Design complete, checksum: 98f93f83
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 3789.535 ; gain = 2084.859 ; free physical = 138540 ; free virtual = 209845
# report_utilization -file runs/M150_W5/util.rpt
# report_timing_summary -file runs/M150_W5/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4569.539 ; gain = 780.004 ; free physical = 138000 ; free virtual = 209304
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:33:37 2025...
