

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_209_5_proc'
================================================================
* Date:           Sat Sep  6 20:58:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        ocnn6_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.386 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|      514|  6.660 ns|  1.712 us|    2|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_209_5  |        0|      512|         2|          1|          1|  0 ~ 512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 5 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pruned_voxel_count_0_reload_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %current_morton_list, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pruned_voxel_count_0_reload_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] ( I:1.19ns O:1.19ns )   --->   "%pruned_voxel_count_0_reload_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %pruned_voxel_count_0_reload_loc"   --->   Operation 9 'read' 'pruned_voxel_count_0_reload_loc_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_1 : Operation 10 [1/1] ( I:1.19ns O:1.19ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %pruned_voxel_count_0_reload_loc_c, i32 %pruned_voxel_count_0_reload_loc_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %pruned_voxel_count_0_reload_loc_read" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 11 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %pruned_voxel_count_0_reload_loc_read, i32 9, i32 31"   --->   Operation 12 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.82ns)   --->   "%icmp = icmp_eq  i23 %tmp, i23 0"   --->   Operation 13 'icmp' 'icmp' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.30ns)   --->   "%select_ln209 = select i1 %icmp, i10 %trunc_ln209, i10 512" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 14 'select' 'select_ln209' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln209 = store i10 0, i10 %v" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 15 'store' 'store_ln209' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln209 = br void %for.cond46.i" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 16 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.11>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%v_4 = load i10 %v" [ocnn6_net.cpp:210->ocnn6_net.cpp:209]   --->   Operation 17 'load' 'v_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.72ns)   --->   "%icmp_ln209 = icmp_eq  i10 %v_4, i10 %select_ln209" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 18 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 512, i64 0"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %for.inc56.i, void %Loop_VITIS_LOOP_209_5_proc.exit" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 20 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.72ns)   --->   "%v_3 = add i10 %v_4, i10 1" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 21 'add' 'v_3' <Predicate = (!icmp_ln209)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i10 %v_4" [ocnn6_net.cpp:210->ocnn6_net.cpp:209]   --->   Operation 22 'trunc' 'trunc_ln210' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln209 = store i10 %v_3, i10 %v" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 23 'store' 'store_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln210 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_57" [ocnn6_net.cpp:210->ocnn6_net.cpp:209]   --->   Operation 24 'specpipeline' 'specpipeline_ln210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 25 'specloopname' 'specloopname_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] ( I:1.21ns O:1.21ns )   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %current_morton_list, i9 %trunc_ln210" [ocnn6_net.cpp:210->ocnn6_net.cpp:209]   --->   Operation 26 'write' 'write_ln210' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 1024> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln209 = br void %for.cond46.i" [ocnn6_net.cpp:209->ocnn6_net.cpp:209]   --->   Operation 27 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln209 = ret" [ocnn6_net.cpp:209]   --->   Operation 28 'ret' 'ret_ln209' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 2.386ns
The critical path consists of the following:
	fifo read operation ('pruned_voxel_count_0_reload_loc_read') on port 'pruned_voxel_count_0_reload_loc' [8]  (1.193 ns)
	fifo write operation ('write_ln0') on port 'pruned_voxel_count_0_reload_loc_c' [9]  (1.193 ns)

 <State 2>: 1.112ns
The critical path consists of the following:
	'load' operation 10 bit ('v', ocnn6_net.cpp:210->ocnn6_net.cpp:209) on local variable 'v', ocnn6_net.cpp:209->ocnn6_net.cpp:209 [17]  (0.000 ns)
	'add' operation 10 bit ('v', ocnn6_net.cpp:209->ocnn6_net.cpp:209) [22]  (0.725 ns)
	'store' operation 0 bit ('store_ln209', ocnn6_net.cpp:209->ocnn6_net.cpp:209) of variable 'v', ocnn6_net.cpp:209->ocnn6_net.cpp:209 on local variable 'v', ocnn6_net.cpp:209->ocnn6_net.cpp:209 [27]  (0.387 ns)

 <State 3>: 1.215ns
The critical path consists of the following:
	fifo write operation ('write_ln210', ocnn6_net.cpp:210->ocnn6_net.cpp:209) on port 'current_morton_list' (ocnn6_net.cpp:210->ocnn6_net.cpp:209) [26]  (1.215 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
