Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Aug 29 15:48:49 2024
| Host         : iitg-Precision-3660 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11617)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (789)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (11617)
----------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: accelerator_inst/ACB_ACCELERATOR_MEM_RESPONSE_pipe_write_ack_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: accelerator_inst/ACB_state_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: accelerator_inst/ACB_state_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: accelerator_inst/afb_data_reg[34]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: accelerator_inst/afb_data_reg[35]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: accelerator_inst/afb_data_reg[36]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: accelerator_inst/afb_data_reg[37]/Q (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: accelerator_inst/afb_data_reg[72]/Q (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: accelerator_inst/config_reg_addr_reg[0]/Q (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: accelerator_inst/config_reg_addr_reg[1]/Q (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: accelerator_inst/config_reg_addr_reg[2]/Q (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: accelerator_inst/config_reg_addr_reg[3]/Q (HIGH)

 There are 617 register/latch pins with no clock driven by root clock pin: accelerator_inst/state_reg[0]/Q (HIGH)

 There are 613 register/latch pins with no clock driven by root clock pin: accelerator_inst/state_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][34]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][35]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][36]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][38]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][39]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][40]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][41]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][42]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][44]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][45]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][46]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][47]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][48]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][49]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][50]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][51]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][52]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][53]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][54]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][55]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][56]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][57]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][58]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][59]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][60]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][61]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][62]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][63]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][64]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][65]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][66]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][67]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][34]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][35]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][38]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][39]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][40]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][41]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][42]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][43]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][44]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][45]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][46]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][47]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][48]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][50]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][51]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][52]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][53]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][54]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][55]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][56]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][57]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][58]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][59]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][60]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][61]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][62]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][63]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][64]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][65]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][66]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][67]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_REQUEST_TO_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_RESPONSE_FROM_PERFC_EXTENSION_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_RESPONSE_FROM_PERFC_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/AFB_RESPONSE_FROM_PERFC_inst/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[0].queue_array_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[1].queue_array_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[2].queue_array_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[2].queue_array_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[3].queue_array_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[3].queue_array_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[4].queue_array_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[4].queue_array_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[5].queue_array_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[5].queue_array_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[6].queue_array_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[6].queue_array_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[7].queue_array_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.Wgen[7].queue_array_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.rdpReg/dout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.rdpReg/dout_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor_inst/peripherals_inst/perfc_tap_inst/base_inst/qinst/qDGt1.NTB.rdpReg/dout_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[0].queue_array_reg[0][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[10].queue_array_reg[10][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[11].queue_array_reg[11][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[12].queue_array_reg[12][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[13].queue_array_reg[13][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[14].queue_array_reg[14][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[15].queue_array_reg[15][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[1].queue_array_reg[1][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[2].queue_array_reg[2][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[3].queue_array_reg[3][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[4].queue_array_reg[4][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[5].queue_array_reg[5][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[6].queue_array_reg[6][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[7].queue_array_reg[7][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[8].queue_array_reg[8][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.Wgen[9].queue_array_reg[9][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.fe_logic/fsm_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.rdpReg/dout_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.rdpReg/dout_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.rdpReg/dout_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: processor_inst/sys_mem_mux/base_inst/qinst/qDGt1.NTB.rdpReg/dout_reg[3]/Q (HIGH)

 There are 649 register/latch pins with no clock driven by root clock pin: reset_sync_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sram_inst/fsm_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sram_inst/fsm_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (789)
--------------------------------------------------
 There are 789 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.430        0.000                      0               124043        0.031        0.000                      0               124043        1.100        0.000                       0                 45157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.430        0.000                      0               123984        0.031        0.000                      0               123984        5.482        0.000                       0                 45153  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        8.082        0.000                      0                   59        1.756        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 1.377ns (11.989%)  route 10.109ns (88.011%))
  Logic Levels:           26  (LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 10.834 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.415    -2.222    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/clk_out1
    SLICE_X32Y76         FDRE                                         r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.259    -1.963 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/addr_reg_reg[1]/Q
                         net (fo=48, routed)          0.774    -1.189    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/ADDRA1
    SLICE_X26Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043    -1.146 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/mem_array_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.457    -0.689    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_0[0]
    SLICE_X28Y78         LUT3 (Prop_lut3_I0_O)        0.043    -0.646 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/read_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.244    -0.402    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tag_mem_read_data[0]_195[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.043    -0.359 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16/O
                         net (fo=1, routed)           0.422     0.063    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_16_n_10
    SLICE_X27Y81         LUT5 (Prop_lut5_I3_O)        0.043     0.106 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6/O
                         net (fo=1, routed)           0.354     0.460    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_6_n_10
    SLICE_X26Y81         LUT6 (Prop_lut6_I2_O)        0.043     0.503 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/tlb_entries[1][2]_i_3/O
                         net (fo=5, routed)           0.370     0.873    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries_reg[1][2]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     0.916 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[1].tblk.tagInst/tlb_entries[1][2]_i_1/O
                         net (fo=4, routed)           0.462     1.378    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered_reg[117]_1[1]
    SLICE_X33Y81         LUT5 (Prop_lut5_I0_O)        0.043     1.421 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_be_registered[119]_i_3/O
                         net (fo=8, routed)           0.272     1.693    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/access_S_reg_reg
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.736 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6/O
                         net (fo=5, routed)           0.288     2.023    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/expect_be_response_reg_i_6_n_10
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.043     2.066 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/to_cpu_registered[66]_i_2/O
                         net (fo=87, routed)          0.431     2.497    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/dcache_state_reg[2]_4
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.043     2.540 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg[74]_i_2/O
                         net (fo=3, routed)           0.461     3.002    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_valid_fast_reg_reg[0]_8
    SLICE_X35Y86         LUT4 (Prop_lut4_I1_O)        0.043     3.045 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[111]_i_13/O
                         net (fo=11, routed)          0.363     3.408    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_1.data_out[74]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.043     3.451 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_32/O
                         net (fo=2, routed)           0.187     3.638    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.write_data_reg_reg[75]_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.043     3.681 r  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_21/O
                         net (fo=5, routed)           0.117     3.798    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/data_path.ls_bypass_info_9610[17]
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.043     3.841 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_26/O
                         net (fo=3, routed)           0.113     3.955    processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/yesBypassNonBlocking.bypassBlock.fsm_state_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.998 f  processor_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/ca_out_i_20/O
                         net (fo=1, routed)           0.365     4.363    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I4_O)        0.043     4.406 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11/O
                         net (fo=1, routed)           0.241     4.647    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_11_n_10
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.690 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0/O
                         net (fo=1, routed)           0.272     4.961    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_8__0_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.043     5.004 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5/O
                         net (fo=1, routed)           0.109     5.114    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_5__5_n_10
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.043     5.157 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55/O
                         net (fo=8, routed)           0.312     5.468    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/ca_out_i_2__55_n_10
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.043     5.511 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11/O
                         net (fo=74, routed)          0.597     6.108    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_132_137_i_11_n_10
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.043     6.151 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_2__32/O
                         net (fo=64, routed)          0.619     6.771    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.814 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_1_84_89_i_3__10/O
                         net (fo=3, routed)           0.368     7.182    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/read_command[17]
    SLICE_X17Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.225 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg[4]_i_1/O
                         net (fo=9, routed)           0.594     7.818    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/rs2_reg_reg[4]
    SLICE_X12Y104        LUT4 (Prop_lut4_I2_O)        0.043     7.861 f  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_9__16/O
                         net (fo=1, routed)           0.450     8.311    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     8.354 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.InportGroup_8.noblock_iunit_writeback_in_args_pipe_read_8/ub/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_8__16/O
                         net (fo=4, routed)           0.435     8.789    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/use_bypass_reg_reg
    SLICE_X17Y102        LUT3 (Prop_lut3_I1_O)        0.043     8.832 r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.next_local_circulant_12401_9551_buf_block.next_local_circulant_12401_9551_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_i_1__18/O
                         net (fo=1, routed)           0.431     9.264    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/enable_1_3
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.215    10.834    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/clk_out1
    RAMB18_X1Y41         RAMB18E1                                     r  processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.743    10.090    
                         clock uncertainty           -0.069    10.022    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.694    processor_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_iu_registers_3r_1w_port_register_file_10614_block.call_iu_registers_3r_1w_port_register_file_expr_9532_inst/baseInst/rs2_odd_bank/bb/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  0.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_access_count_Signal/nonVolatileGen.read_data_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.021%)  route 0.133ns (52.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.557    -0.704    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_access_count_Signal/clk_out1
    SLICE_X96Y149        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_access_count_Signal/nonVolatileGen.read_data_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.586 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_access_count_Signal/nonVolatileGen.read_data_reg_reg[53]/Q
                         net (fo=1, routed)           0.133    -0.453    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_1[53]
    SLICE_X97Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.745    -0.774    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X97Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[53]/C
                         clock pessimism              0.258    -0.516    
    SLICE_X97Y150        FDRE (Hold_fdre_C_D)         0.032    -0.484    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[53]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_access_count_Signal/nonVolatileGen.read_data_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.021%)  route 0.133ns (52.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.557    -0.704    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_access_count_Signal/clk_out1
    SLICE_X96Y149        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_access_count_Signal/nonVolatileGen.read_data_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.586 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/icache_access_count_Signal/nonVolatileGen.read_data_reg_reg[53]/Q
                         net (fo=1, routed)           0.133    -0.453    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[63]_1[53]
    SLICE_X97Y150        FDRE                                         f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.745    -0.774    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X97Y150        FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[53]/C
                         clock pessimism              0.258    -0.516    
    SLICE_X97Y150        FDRE (Hold_fdre_C_D)         0.032    -0.484    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_access_daemon_instance/data_path.RPIPE_icache_access_count_328_wire_328_buf_block.RPIPE_icache_access_count_328_wire_328_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[53]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_55.gj_performance_counters_update_daemon_cp_element_group_55/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.670%)  route 0.152ns (54.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.568    -0.693    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_55.gj_performance_counters_update_daemon_cp_element_group_55/placegen[2].placeBlock.pI/clk_out1
    SLICE_X115Y149       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_55.gj_performance_counters_update_daemon_cp_element_group_55/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y149       FDRE (Prop_fdre_C_Q)         0.100    -0.593 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_55.gj_performance_counters_update_daemon_cp_element_group_55/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=4, routed)           0.152    -0.441    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[1].placeBlock.pI/non_zero_3
    SLICE_X115Y150       LUT6 (Prop_lut6_I3_O)        0.028    -0.413 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_1__2573/O
                         net (fo=1, routed)           0.000    -0.413    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X115Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.756    -0.763    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/clk_out1
    SLICE_X115Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.258    -0.505    
    SLICE_X115Y150       FDRE (Hold_fdre_C_D)         0.060    -0.445    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_55.gj_performance_counters_update_daemon_cp_element_group_55/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.670%)  route 0.152ns (54.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.568    -0.693    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_55.gj_performance_counters_update_daemon_cp_element_group_55/placegen[2].placeBlock.pI/clk_out1
    SLICE_X115Y149       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_55.gj_performance_counters_update_daemon_cp_element_group_55/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y149       FDRE (Prop_fdre_C_Q)         0.100    -0.593 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_55.gj_performance_counters_update_daemon_cp_element_group_55/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=4, routed)           0.152    -0.441    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[1].placeBlock.pI/non_zero_3
    SLICE_X115Y150       LUT6 (Prop_lut6_I3_O)        0.028    -0.413 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_1__2573/O
                         net (fo=1, routed)           0.000    -0.413    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg_1
    SLICE_X115Y150       FDRE                                         f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.756    -0.763    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/clk_out1
    SLICE_X115Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg/C
                         clock pessimism              0.258    -0.505    
    SLICE_X115Y150       FDRE (Hold_fdre_C_D)         0.060    -0.445    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/performance_counters_update_daemon_CP_392.performance_counters_update_daemon_cp_element_group_14.gj_performance_counters_update_daemon_cp_element_group_14/placegen[11].placeBlock.pI/CapEqOne.non_zero_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.179ns (53.764%)  route 0.154ns (46.236%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.544    -0.717    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y150       FDRE (Prop_fdre_C_Q)         0.100    -0.617 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/Q
                         net (fo=1, routed)           0.154    -0.463    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_tc_661_541_buffered[54]
    SLICE_X104Y149       LUT4 (Prop_lut4_I3_O)        0.028    -0.435 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[55]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.435    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.tc_539[54]
    SLICE_X104Y149       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.384 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[55]_i_1__8/O[2]
                         net (fo=2, routed)           0.000    -0.384    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/D[54]
    SLICE_X104Y149       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.763    -0.756    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/clk_out1
    SLICE_X104Y149       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/C
                         clock pessimism              0.258    -0.498    
    SLICE_X104Y149       FDRE (Hold_fdre_C_D)         0.070    -0.428    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.179ns (53.764%)  route 0.154ns (46.236%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.544    -0.717    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y150       FDRE (Prop_fdre_C_Q)         0.100    -0.617 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/Q
                         net (fo=1, routed)           0.154    -0.463    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_tc_661_541_buffered[54]
    SLICE_X104Y149       LUT4 (Prop_lut4_I3_O)        0.028    -0.435 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[55]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.435    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.tc_539[54]
    SLICE_X104Y149       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.384 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[55]_i_1__8/O[2]
                         net (fo=2, routed)           0.000    -0.384    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/D[54]
    SLICE_X104Y149       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.763    -0.756    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/clk_out1
    SLICE_X104Y149       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/C
                         clock pessimism              0.258    -0.498    
    SLICE_X104Y149       FDRE (Hold_fdre_C_D)         0.070    -0.428    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.179ns (53.764%)  route 0.154ns (46.236%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.544    -0.717    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y150       FDRE (Prop_fdre_C_Q)         0.100    -0.617 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/Q
                         net (fo=1, routed)           0.154    -0.463    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_tc_661_541_buffered[54]
    SLICE_X104Y149       LUT4 (Prop_lut4_I3_O)        0.028    -0.435 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[55]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.435    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.tc_539[54]
    SLICE_X104Y149       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.384 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[55]_i_1__8/O[2]
                         net (fo=2, routed)           0.000    -0.384    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/D[54]
    SLICE_X104Y149       FDRE                                         f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.763    -0.756    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/clk_out1
    SLICE_X104Y149       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/C
                         clock pessimism              0.258    -0.498    
    SLICE_X104Y149       FDRE (Hold_fdre_C_D)         0.070    -0.428    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.179ns (53.764%)  route 0.154ns (46.236%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.544    -0.717    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X105Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y150       FDRE (Prop_fdre_C_Q)         0.100    -0.617 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[54]/Q
                         net (fo=1, routed)           0.154    -0.463    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_tc_661_541_buffered[54]
    SLICE_X104Y149       LUT4 (Prop_lut4_I3_O)        0.028    -0.435 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[55]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.435    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.tc_539[54]
    SLICE_X104Y149       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.384 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_tc_661_541_buf_block.n_tc_661_541_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[55]_i_1__8/O[2]
                         net (fo=2, routed)           0.000    -0.384    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/D[54]
    SLICE_X104Y149       FDRE                                         f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.763    -0.756    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/clk_out1
    SLICE_X104Y149       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]/C
                         clock pessimism              0.258    -0.498    
    SLICE_X104Y149       FDRE (Hold_fdre_C_D)         0.070    -0.428    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/trap_count_Signal/nonVolatileGen.read_data_reg_reg[54]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/nonVolatileGen.read_data_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.273ns (83.429%)  route 0.054ns (16.571%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.562    -0.699    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X103Y148       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y148       FDRE (Prop_fdre_C_Q)         0.100    -0.599 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/Q
                         net (fo=1, routed)           0.054    -0.545    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_sc_637_526_buffered[11]
    SLICE_X102Y148       LUT4 (Prop_lut4_I3_O)        0.028    -0.517 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[11]_i_2__13/O
                         net (fo=1, routed)           0.000    -0.517    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.sc_524[11]
    SLICE_X102Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.440 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    -0.440    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]_i_1__5_n_10
    SLICE_X102Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.413 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.413    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_1__5_n_10
    SLICE_X102Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.372 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]_i_1__5/O[0]
                         net (fo=2, routed)           0.000    -0.372    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/D[16]
    SLICE_X102Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/nonVolatileGen.read_data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.750    -0.769    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/clk_out1
    SLICE_X102Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/nonVolatileGen.read_data_reg_reg[16]/C
                         clock pessimism              0.258    -0.511    
    SLICE_X102Y150       FDRE (Hold_fdre_C_D)         0.090    -0.421    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/nonVolatileGen.read_data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/nonVolatileGen.read_data_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.273ns (83.429%)  route 0.054ns (16.571%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.562    -0.699    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X103Y148       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y148       FDRE (Prop_fdre_C_Q)         0.100    -0.599 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/Q
                         net (fo=1, routed)           0.054    -0.545    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.n_sc_637_526_buffered[11]
    SLICE_X102Y148       LUT4 (Prop_lut4_I3_O)        0.028    -0.517 f  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[11]_i_2__13/O
                         net (fo=1, routed)           0.000    -0.517    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/data_path.sc_524[11]
    SLICE_X102Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.440 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    -0.440    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]_i_1__5_n_10
    SLICE_X102Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.413 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.413    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_1__5_n_10
    SLICE_X102Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.372 r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/performance_counters_update_daemon_instance/data_path.n_sc_637_526_buf_block.n_sc_637_526_buf/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[19]_i_1__5/O[0]
                         net (fo=2, routed)           0.000    -0.372    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/D[16]
    SLICE_X102Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/nonVolatileGen.read_data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.750    -0.769    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/clk_out1
    SLICE_X102Y150       FDRE                                         r  processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/nonVolatileGen.read_data_reg_reg[16]/C
                         clock pessimism              0.258    -0.511    
    SLICE_X102Y150       FDRE (Hold_fdre_C_D)         0.090    -0.421    processor_inst/peripherals_inst/perf_counters_inst/base_0_0/store_count_Signal/nonVolatileGen.read_data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         12.500      9.728      DSP48_X0Y9       accelerator_inst/fpu_instance/u_sp_mul/product_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X22Y60     data_path.ApConcat_group_9.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X22Y60     data_path.ApConcat_group_9.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.ulbImplGen.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y17   clocking/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clocking/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.082ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.316ns (7.550%)  route 3.870ns (92.450%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.735     1.981    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X124Y31        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X124Y31        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X124Y31        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/I_I2CITF/address_i_reg[4]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.981    
  -------------------------------------------------------------------
                         slack                                  8.082    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.316ns (7.552%)  route 3.869ns (92.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.734     1.980    i2c_slave_mem_inst/reset_sync_reg_n_0_BUFG
    SLICE_X124Y30        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/clk_out1
    SLICE_X124Y30        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[0]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X124Y30        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/BUFFER8_reg[0]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.316ns (7.552%)  route 3.869ns (92.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.734     1.980    i2c_slave_mem_inst/reset_sync_reg_n_0_BUFG
    SLICE_X124Y30        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/clk_out1
    SLICE_X124Y30        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[1]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X124Y30        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/BUFFER8_reg[1]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.316ns (7.552%)  route 3.869ns (92.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.734     1.980    i2c_slave_mem_inst/reset_sync_reg_n_0_BUFG
    SLICE_X124Y30        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/clk_out1
    SLICE_X124Y30        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[2]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X124Y30        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/BUFFER8_reg[2]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.316ns (7.552%)  route 3.869ns (92.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.734     1.980    i2c_slave_mem_inst/reset_sync_reg_n_0_BUFG
    SLICE_X124Y30        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/clk_out1
    SLICE_X124Y30        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[3]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X124Y30        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/BUFFER8_reg[3]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.316ns (7.552%)  route 3.869ns (92.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.734     1.980    i2c_slave_mem_inst/reset_sync_reg_n_0_BUFG
    SLICE_X124Y30        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/clk_out1
    SLICE_X124Y30        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[4]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X124Y30        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/BUFFER8_reg[4]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.316ns (7.552%)  route 3.869ns (92.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.734     1.980    i2c_slave_mem_inst/reset_sync_reg_n_0_BUFG
    SLICE_X124Y30        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/clk_out1
    SLICE_X124Y30        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[5]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X124Y30        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/BUFFER8_reg[5]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.316ns (7.552%)  route 3.869ns (92.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.734     1.980    i2c_slave_mem_inst/reset_sync_reg_n_0_BUFG
    SLICE_X124Y30        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/clk_out1
    SLICE_X124Y30        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[6]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X124Y30        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/BUFFER8_reg[6]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.083ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/BUFFER8_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.316ns (7.552%)  route 3.869ns (92.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.734     1.980    i2c_slave_mem_inst/reset_sync_reg_n_0_BUFG
    SLICE_X124Y30        FDCE                                         f  i2c_slave_mem_inst/BUFFER8_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/clk_out1
    SLICE_X124Y30        FDCE                                         r  i2c_slave_mem_inst/BUFFER8_reg[7]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X124Y30        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/BUFFER8_reg[7]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  8.083    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.316ns (7.554%)  route 3.867ns (92.446%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 11.085 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.741ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.961    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.678 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.730    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.637 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.433    -2.204    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  reset_sync_reg/Q
                         net (fo=1540, routed)        2.135     0.154    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.247 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       1.733     1.979    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X125Y31        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    H9                                                0.000    12.500 r  clk_p (IN)
                         net (fo=0)                   0.000    12.500    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    13.278 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.264    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     7.748 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     9.536    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.619 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       1.466    11.085    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X125Y31        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[6]/C
                         clock pessimism             -0.741    10.344    
                         clock uncertainty           -0.069    10.275    
    SLICE_X125Y31        FDCE (Recov_fdce_C_CLR)     -0.212    10.063    i2c_slave_mem_inst/I_I2CITF/address_i_reg[6]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  8.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/RD_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.126ns (6.418%)  route 1.837ns (93.582%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.709     1.320    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X118Y29        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/RD_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.903    -0.616    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X118Y29        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/RD_reg/C
                         clock pessimism              0.230    -0.386    
    SLICE_X118Y29        FDCE (Remov_fdce_C_CLR)     -0.050    -0.436    i2c_slave_mem_inst/I_I2CITF/RD_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/rd_d_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.126ns (6.418%)  route 1.837ns (93.582%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.709     1.320    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X118Y29        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.903    -0.616    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X118Y29        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/rd_d_reg/C
                         clock pessimism              0.230    -0.386    
    SLICE_X118Y29        FDCE (Remov_fdce_C_CLR)     -0.050    -0.436    i2c_slave_mem_inst/I_I2CITF/rd_d_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/SDA_OUT_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.126ns (6.418%)  route 1.837ns (93.582%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.709     1.320    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X118Y29        FDPE                                         f  i2c_slave_mem_inst/I_I2CITF/SDA_OUT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.903    -0.616    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X118Y29        FDPE                                         r  i2c_slave_mem_inst/I_I2CITF/SDA_OUT_reg/C
                         clock pessimism              0.230    -0.386    
    SLICE_X118Y29        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.438    i2c_slave_mem_inst/I_I2CITF/SDA_OUT_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.126ns (6.385%)  route 1.847ns (93.615%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.720     1.330    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X122Y31        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.906    -0.613    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X122Y31        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]/C
                         clock pessimism              0.230    -0.383    
    SLICE_X122Y31        FDCE (Remov_fdce_C_CLR)     -0.050    -0.433    i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.126ns (6.385%)  route 1.847ns (93.615%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.720     1.330    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X122Y31        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.906    -0.613    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X122Y31        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]/C
                         clock pessimism              0.230    -0.383    
    SLICE_X122Y31        FDCE (Remov_fdce_C_CLR)     -0.050    -0.433    i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.126ns (6.385%)  route 1.847ns (93.615%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.720     1.330    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X122Y31        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.906    -0.613    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X122Y31        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[2]/C
                         clock pessimism              0.230    -0.383    
    SLICE_X122Y31        FDCE (Remov_fdce_C_CLR)     -0.050    -0.433    i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.126ns (6.385%)  route 1.847ns (93.615%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.720     1.330    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X122Y31        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.906    -0.613    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X122Y31        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[3]/C
                         clock pessimism              0.230    -0.383    
    SLICE_X122Y31        FDCE (Remov_fdce_C_CLR)     -0.050    -0.433    i2c_slave_mem_inst/I_I2CITF/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.126ns (6.391%)  route 1.845ns (93.609%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.718     1.328    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X122Y29        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.904    -0.615    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X122Y29        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]/C
                         clock pessimism              0.230    -0.385    
    SLICE_X122Y29        FDCE (Remov_fdce_C_CLR)     -0.050    -0.435    i2c_slave_mem_inst/I_I2CITF/address_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.126ns (6.388%)  route 1.846ns (93.612%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.719     1.329    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X122Y30        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.905    -0.614    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X122Y30        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[0]/C
                         clock pessimism              0.230    -0.384    
    SLICE_X122Y30        FDCE (Remov_fdce_C_CLR)     -0.050    -0.434    i2c_slave_mem_inst/I_I2CITF/shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            i2c_slave_mem_inst/I_I2CITF/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.126ns (6.398%)  route 1.843ns (93.602%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.866    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.256 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.287    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.618    -0.643    CLK
    SLICE_X113Y50        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.543 f  reset_sync_reg/Q
                         net (fo=1540, routed)        1.128     0.585    reset_sync_reg_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 f  reset_sync_reg_n_0_BUFG_inst/O
                         net (fo=33159, routed)       0.716     1.326    i2c_slave_mem_inst/I_I2CITF/reset_sync_reg_n_0_BUFG
    SLICE_X118Y28        FDCE                                         f  i2c_slave_mem_inst/I_I2CITF/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.997    clocking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.593 r  clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.549    clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  clocking/inst/clkout1_buf/O
                         net (fo=45152, routed)       0.902    -0.617    i2c_slave_mem_inst/I_I2CITF/clk_out1
    SLICE_X118Y28        FDCE                                         r  i2c_slave_mem_inst/I_I2CITF/state_reg[0]/C
                         clock pessimism              0.230    -0.387    
    SLICE_X118Y28        FDCE (Remov_fdce_C_CLR)     -0.050    -0.437    i2c_slave_mem_inst/I_I2CITF/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  1.763    





