$date
	Mon May  4 01:56:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DlatchfourbitTB $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # En $end
$scope module DUT $end
$var wire 4 $ D [3:0] $end
$var wire 1 % En $end
$var wire 4 & Q [3:0] $end
$scope module dl1 $end
$var wire 1 ' D $end
$var wire 1 % En $end
$var reg 1 ( Q $end
$upscope $end
$scope module dl2 $end
$var wire 1 ) D $end
$var wire 1 % En $end
$var reg 1 * Q $end
$upscope $end
$scope module dl3 $end
$var wire 1 + D $end
$var wire 1 % En $end
$var reg 1 , Q $end
$upscope $end
$scope module dl4 $end
$var wire 1 - D $end
$var wire 1 % En $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$scope task initialize $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
1%
b0 $
1#
b0 "
b0 !
$end
#5
1(
1*
1,
1.
b1111 !
b1111 &
1'
1)
1+
1-
b1111 "
b1111 $
#10
0'
0)
0+
0-
0#
0%
b0 "
b0 $
#15
x.
x,
x*
x(
bx !
bx &
x'
x)
x+
x-
1#
1%
bx "
bx $
#20
1(
1*
1,
0.
b111 !
b111 &
1'
1)
1+
0-
b111 "
b111 $
#25
0(
0,
b10 !
b10 &
0'
0+
b10 "
b10 $
#30
1(
0*
1,
1.
b1101 !
b1101 &
1'
0)
1+
1-
b1101 "
b1101 $
#35
0(
1*
b1110 !
b1110 &
0'
1)
b1110 "
b1110 $
#40
1'
0)
0+
0-
0#
0%
b1 "
b1 $
#45
