

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Fri Nov 29 11:44:56 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15621|    20805| 0.156 ms | 0.208 ms |  15621|  20805|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-------+-------+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-------+-------+---------+
        |grp_attention_fu_165  |attention  |    15546|    20730| 0.155 ms | 0.207 ms |  15546|  20730|   none  |
        +----------------------+-----------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       24|       24|         1|          -|          -|    24|    no    |
        |- Loop 2  |       48|       48|         2|          -|          -|    24|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     54|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       30|     77|   11853|  16820|    0|
|Memory           |        0|      -|     160|     30|    0|
|Multiplexer      |        -|      -|       -|    168|    -|
|Register         |        -|      -|      21|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       30|     77|   12034|  17072|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       10|     35|      11|     32|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-------+-------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +----------------------+-----------+---------+-------+-------+-------+-----+
    |grp_attention_fu_165  |attention  |       30|     77|  11853|  16820|    0|
    +----------------------+-----------+---------+-------+-------+-------+-----+
    |Total                 |           |       30|     77|  11853|  16820|    0|
    +----------------------+-----------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |input_0_V_U  |dut_input_0_V  |        0|  80|  15|    0|    24|   40|     1|          960|
    |output_0_U   |dut_input_0_V  |        0|  80|  15|    0|    24|   40|     1|          960|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        0| 160|  30|    0|    48|   80|     2|         1920|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_203_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln51_fu_235_p2   |     +    |      0|  0|  15|           5|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln19_fu_197_p2  |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln51_fu_229_p2  |   icmp   |      0|  0|  11|           5|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  54|          21|          13|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  33|          6|    1|          6|
    |input_0_V_address0  |  15|          3|    5|         15|
    |input_0_V_ce0       |  15|          3|    1|          3|
    |input_0_V_d0        |  15|          3|   40|        120|
    |input_0_V_we0       |  15|          3|    1|          3|
    |j9_0_0_reg_154      |   9|          2|    5|         10|
    |j_0_0_reg_143       |   9|          2|    5|         10|
    |output_0_address0   |  15|          3|    5|         15|
    |output_0_ce0        |  15|          3|    1|          3|
    |output_0_we0        |   9|          2|    1|          2|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 168|         34|   67|        191|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |add_ln51_reg_270                   |  5|   0|    5|          0|
    |ap_CS_fsm                          |  5|   0|    5|          0|
    |grp_attention_fu_165_ap_start_reg  |  1|   0|    1|          0|
    |j9_0_0_reg_154                     |  5|   0|    5|          0|
    |j_0_0_reg_143                      |  5|   0|    5|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 21|   0|   21|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

