#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 21 21:14:16 2019
# Process ID: 10861
# Current directory: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64
# Command line: vivado yolo_sys_fp_prj_2019_64.xpr
# Log file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/vivado.log
# Journal file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/vivado.jou
#-----------------------------------------------------------
start_gui
open_project yolo_sys_fp_prj_2019_64.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axis_switch_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {4}] [get_bd_cells axis_switch_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_upsamp_top:1.0 yolo_upsamp_top_0
endgroup
connect_bd_intf_net [get_bd_intf_pins yolo_upsamp_top_0/inStream] [get_bd_intf_pins axis_switch_0/M03_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/S03_AXIS] [get_bd_intf_pins yolo_upsamp_top_0/outStream]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_upsamp_top_0/s_axi_CTRL_BUS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins yolo_upsamp_top_0/s_axi_CTRL_BUS]
startgroup
set_property -dict [list CONFIG.NUM_SI {2}] [get_bd_cells axis_switch_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_2
endgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2} CONFIG.ROUTING_MODE {1} CONFIG.DECODER_REG {1}] [get_bd_cells axis_switch_2]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M01_AXIS] [get_bd_intf_pins axis_switch_0/S01_AXIS]
delete_bd_objs [get_bd_intf_nets axi_dma_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M00_AXIS] [get_bd_intf_pins yolo_conv_top_0/inStream]
set_property location {7.5 2626 832} [get_bd_cells axis_switch_2]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/S00_AXIS] [get_bd_intf_pins axi_dma/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_2/S_AXI_CTRL} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_2/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_2/aclk]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_xbar_9_synth_1
reset_run design_1_axis_switch_1_1_synth_1
reset_run design_1_axis_switch_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axis_switch_0_1_synth_1
reset_run design_1_yolo_upsamp_top_0_0_synth_1
reset_run design_1_axis_switch_2_0_synth_1
reset_run design_1_xbar_9_synth_1
reset_run design_1_axis_switch_1_1_synth_1
delete_bd_objs [get_bd_intf_nets axis_switch_0_M03_AXIS] [get_bd_intf_nets yolo_upsamp_top_0_outStream] [get_bd_intf_nets yolo_acc_top_0_outStream] [get_bd_intf_nets axis_switch_0_M00_AXIS] [get_bd_intf_nets axis_switch_0_M01_AXIS] [get_bd_intf_nets axis_switch_0_M02_AXIS] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axis_switch_1_M00_AXIS] [get_bd_intf_nets yolo_max_pool_top_0_outStream] [get_bd_intf_nets yolo_yolo_top_0_outStream] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets axis_switch_2_M01_AXIS] [get_bd_intf_nets axi_dma_M_AXIS_MM2S] [get_bd_intf_nets axis_switch_2_M00_AXIS] [get_bd_intf_nets ps7_0_axi_periph_M09_AXI] [get_bd_cells axis_switch_0] [get_bd_cells axis_switch_2] [get_bd_cells axis_switch_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_0
endgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2} CONFIG.ROUTING_MODE {1} CONFIG.DECODER_REG {1}] [get_bd_cells axis_switch_0]
set_property location {6 3185 157} [get_bd_cells axis_switch_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma/M_AXIS_MM2S] [get_bd_intf_pins axis_switch_0/S00_AXIS]
set_property location {3 1146 205} [get_bd_cells axis_switch_0]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M00_AXIS] [get_bd_intf_pins yolo_conv_top_0/inStream]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_1
endgroup
set_property -dict [list CONFIG.NUM_MI {4} CONFIG.ROUTING_MODE {1} CONFIG.DECODER_REG {1}] [get_bd_cells axis_switch_1]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M01_AXIS] [get_bd_intf_pins axis_switch_1/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/S00_AXIS] [get_bd_intf_pins yolo_acc_top_0/outStream]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_2
endgroup
set_property -dict [list CONFIG.NUM_SI {4} CONFIG.ROUTING_MODE {1}] [get_bd_cells axis_switch_2]
set_property location {5 2241 771} [get_bd_cells axis_switch_2]
set_property location {4 1706 162} [get_bd_cells axis_switch_1]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M00_AXIS] [get_bd_intf_pins axis_switch_2/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M01_AXIS] [get_bd_intf_pins yolo_max_pool_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins yolo_max_pool_top_0/outStream] [get_bd_intf_pins axis_switch_2/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M02_AXIS] [get_bd_intf_pins yolo_yolo_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins yolo_yolo_top_0/outStream] [get_bd_intf_pins axis_switch_2/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M03_AXIS] [get_bd_intf_pins yolo_upsamp_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins yolo_upsamp_top_0/outStream] [get_bd_intf_pins axis_switch_2/S03_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M00_AXIS] [get_bd_intf_pins axi_dma/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_0/S_AXI_CTRL} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_0/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_1/S_AXI_CTRL} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_1/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_2/S_AXI_CTRL} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_2/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_switch_2/aclk]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file mkdir /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk
file copy -force /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.runs/impl_1/design_1_wrapper.sysdef /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk -hwspec /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.sdk/design_1_wrapper.hdf
open_bd_design {/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/design_1.bd}
