WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500066 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000066 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250067 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250067 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 12306125 heartbeat IPC: 1.369 cumulative IPC: 0.8256 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 24569527 heartbeat IPC: 0.8154 cumulative IPC: 0.8188 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 36721699 heartbeat IPC: 0.8229 cumulative IPC: 0.8204 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 48950041 heartbeat IPC: 0.8178 cumulative IPC: 0.8197 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 61299983 heartbeat IPC: 0.8097 cumulative IPC: 0.8174 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 73583901 heartbeat IPC: 0.8141 cumulative IPC: 0.8168 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 85831421 heartbeat IPC: 0.8165 cumulative IPC: 0.8168 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 98008069 heartbeat IPC: 0.8212 cumulative IPC: 0.8174 (Simulation time: 00 hr 07 min 38 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv755.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 110285719 heartbeat IPC: 0.8145 cumulative IPC: 0.817 (Simulation time: 00 hr 08 min 31 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 122549618 heartbeat IPC: 0.8154 cumulative IPC: 0.8169 (Simulation time: 00 hr 09 min 25 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 122430293 cumulative IPC: 0.8168 (Simulation time: 00 hr 09 min 52 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 122430293 cumulative IPC: 0.8168 (Simulation time: 00 hr 09 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv755.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8168 instructions: 100000000 cycles: 122430293
CPU 0 Branch Prediction Accuracy: 80.27% MPKI: 36.83 Average ROB Occupancy at Mispredict: 4.222
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.113
BRANCH_INDIRECT: 26.1
BRANCH_CONDITIONAL: 8.61
BRANCH_DIRECT_CALL: 0.101
BRANCH_INDIRECT_CALL: 1.78
BRANCH_RETURN: 0.103

L1D TOTAL        ACCESS:   30864164 HIT:   29403390 MISS:    1460774
L1D LOAD         ACCESS:   18398181 HIT:   17248912 MISS:    1149269
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12464225 HIT:   12154455 MISS:     309770
L1D TRANSLATION  ACCESS:       1758 HIT:         23 MISS:       1735
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 8.473 cycles
L1I TOTAL        ACCESS:   13535373 HIT:    4658780 MISS:    8876593
L1I LOAD         ACCESS:   13535373 HIT:    4658780 MISS:    8876593
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 7.157 cycles
L2C TOTAL        ACCESS:    8116936 HIT:    7986097 MISS:     130839
L2C LOAD         ACCESS:    7592067 HIT:    7485911 MISS:     106156
L2C RFO          ACCESS:     141802 HIT:     126294 MISS:      15508
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     381332 HIT:     372783 MISS:       8549
L2C TRANSLATION  ACCESS:       1735 HIT:       1109 MISS:        626
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 25.55 cycles
LLC TOTAL        ACCESS:     164949 HIT:     156602 MISS:       8347
LLC LOAD         ACCESS:     106156 HIT:     102259 MISS:       3897
LLC RFO          ACCESS:      15508 HIT:      11145 MISS:       4363
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      42659 HIT:      42653 MISS:          6
LLC TRANSLATION  ACCESS:        626 HIT:        545 MISS:         81
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 106.4 cycles
cpu0_DTLB TOTAL        ACCESS:   24269659 HIT:   23272393 MISS:     997266
cpu0_DTLB LOAD         ACCESS:   24269659 HIT:   23272393 MISS:     997266
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.978 cycles
cpu0_ITLB TOTAL        ACCESS:   11930434 HIT:    9678315 MISS:    2252119
cpu0_ITLB LOAD         ACCESS:   11930434 HIT:    9678315 MISS:    2252119
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.452 cycles
cpu0_STLB TOTAL        ACCESS:    1759310 HIT:    1757562 MISS:       1748
cpu0_STLB LOAD         ACCESS:    1759310 HIT:    1757562 MISS:       1748
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 50.99 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5777
  ROW_BUFFER_MISS:       2564
 AVG DBUS CONGESTED CYCLE: 3.857
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          1
  FULL:         26
