{"vcs1":{"timestamp_begin":1681675875.428746637, "rt":1.14, "ut":0.32, "st":0.20}}
{"vcselab":{"timestamp_begin":1681675876.640817701, "rt":1.05, "ut":0.31, "st":0.16}}
{"link":{"timestamp_begin":1681675877.759804825, "rt":0.82, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681675874.997187352}
{"VCS_COMP_START_TIME": 1681675874.997187352}
{"VCS_COMP_END_TIME": 1681676717.603342838}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338240}}
{"stitch_vcselab": {"peak_mem": 222564}}
