Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 13:24:44 2024
| Host         : JulienPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MipsTopLevel_timing_summary_routed.rpt -pb MipsTopLevel_timing_summary_routed.pb -rpx MipsTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : MipsTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                               1           
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  112         
TIMING-18  Warning   Missing input or output delay                              29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.914      -22.343                     40                 5382        0.160        0.000                      0                 5382        3.750        0.000                       0                   615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.914      -22.343                     40                 5366        0.160        0.000                      0                 5366        3.750        0.000                       0                   615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.178        0.000                      0                   16        0.664        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           40  Failing Endpoints,  Worst Slack       -0.914ns,  Total Violation      -22.343ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 3.375ns (31.644%)  route 7.291ns (68.356%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.882 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.514    10.396    INSTR_FETCH/data0[2]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.302    10.698 r  INSTR_FETCH/mem_reg_0_255_11_11_i_2/O
                         net (fo=165, routed)         1.541    12.238    DATA_MEMORY/mem_reg_768_1023_14_14/A2
    SLICE_X50Y32         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.282    12.520 r  DATA_MEMORY/mem_reg_768_1023_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.520    DATA_MEMORY/mem_reg_768_1023_14_14/OA
    SLICE_X50Y32         MUXF7 (Prop_muxf7_I1_O)      0.214    12.734 r  DATA_MEMORY/mem_reg_768_1023_14_14/F7.A/O
                         net (fo=1, routed)           0.000    12.734    DATA_MEMORY/mem_reg_768_1023_14_14/O1
    SLICE_X50Y32         MUXF8 (Prop_muxf8_I1_O)      0.088    12.822 r  DATA_MEMORY/mem_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.712    13.534    INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_11_3
    SLICE_X49Y24         LUT6 (Prop_lut6_I2_O)        0.319    13.853 r  INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_28/O
                         net (fo=1, routed)           0.840    14.693    INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_28_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.817 r  INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_11/O
                         net (fo=2, routed)           0.310    15.127    INSTR_FETCH/ReadData[14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.251 r  INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_4/O
                         net (fo=2, routed)           0.484    15.735    INSTR_DECODE/reg/reg_file_reg_r2_0_7_12_15/DIB0
    SLICE_X50Y28         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.440    14.781    INSTR_DECODE/reg/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X50Y28         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_12_15/RAMB/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.821    INSTR_DECODE/reg/reg_file_reg_r2_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -15.735    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r1_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 3.375ns (31.644%)  route 7.291ns (68.356%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.882 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.514    10.396    INSTR_FETCH/data0[2]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.302    10.698 r  INSTR_FETCH/mem_reg_0_255_11_11_i_2/O
                         net (fo=165, routed)         1.541    12.238    DATA_MEMORY/mem_reg_768_1023_14_14/A2
    SLICE_X50Y32         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.282    12.520 r  DATA_MEMORY/mem_reg_768_1023_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.520    DATA_MEMORY/mem_reg_768_1023_14_14/OA
    SLICE_X50Y32         MUXF7 (Prop_muxf7_I1_O)      0.214    12.734 r  DATA_MEMORY/mem_reg_768_1023_14_14/F7.A/O
                         net (fo=1, routed)           0.000    12.734    DATA_MEMORY/mem_reg_768_1023_14_14/O1
    SLICE_X50Y32         MUXF8 (Prop_muxf8_I1_O)      0.088    12.822 r  DATA_MEMORY/mem_reg_768_1023_14_14/F8/O
                         net (fo=1, routed)           0.712    13.534    INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_11_3
    SLICE_X49Y24         LUT6 (Prop_lut6_I2_O)        0.319    13.853 r  INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_28/O
                         net (fo=1, routed)           0.840    14.693    INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_28_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.817 r  INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_11/O
                         net (fo=2, routed)           0.310    15.127    INSTR_FETCH/ReadData[14]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.124    15.251 r  INSTR_FETCH/reg_file_reg_r1_0_7_12_15_i_4/O
                         net (fo=2, routed)           0.484    15.735    INSTR_DECODE/reg/reg_file_reg_r1_0_7_12_15/DIB0
    SLICE_X50Y29         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r1_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.441    14.782    INSTR_DECODE/reg/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X50Y29         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r1_0_7_12_15/RAMB/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X50Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.822    INSTR_DECODE/reg/reg_file_reg_r1_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -15.735    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.910ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 3.376ns (31.867%)  route 7.219ns (68.133%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.882 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.514    10.396    INSTR_FETCH/data0[2]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.302    10.698 r  INSTR_FETCH/mem_reg_0_255_11_11_i_2/O
                         net (fo=165, routed)         1.577    12.275    DATA_MEMORY/mem_reg_1536_1791_11_11/A2
    SLICE_X50Y33         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    12.558 r  DATA_MEMORY/mem_reg_1536_1791_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.558    DATA_MEMORY/mem_reg_1536_1791_11_11/OA
    SLICE_X50Y33         MUXF7 (Prop_muxf7_I1_O)      0.214    12.772 r  DATA_MEMORY/mem_reg_1536_1791_11_11/F7.A/O
                         net (fo=1, routed)           0.000    12.772    DATA_MEMORY/mem_reg_1536_1791_11_11/O1
    SLICE_X50Y33         MUXF8 (Prop_muxf8_I1_O)      0.088    12.860 r  DATA_MEMORY/mem_reg_1536_1791_11_11/F8/O
                         net (fo=1, routed)           0.850    13.710    INSTR_FETCH/reg_file_reg_r1_0_7_6_11_i_11
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.319    14.029 r  INSTR_FETCH/reg_file_reg_r1_0_7_6_11_i_36/O
                         net (fo=1, routed)           0.584    14.613    DATA_MEMORY/cat_OBUF[6]_inst_i_29_2
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.737 r  DATA_MEMORY/reg_file_reg_r1_0_7_6_11_i_11/O
                         net (fo=2, routed)           0.310    15.047    DATA_MEMORY/ReadData[2]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.124    15.171 r  DATA_MEMORY/reg_file_reg_r1_0_7_6_11_i_5/O
                         net (fo=2, routed)           0.493    15.664    INSTR_DECODE/reg/reg_file_reg_r2_0_7_6_11/DIC1
    SLICE_X52Y23         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.437    14.778    INSTR_DECODE/reg/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X52Y23         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.754    INSTR_DECODE/reg/reg_file_reg_r2_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -15.664    
  -------------------------------------------------------------------
                         slack                                 -0.910    

Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.636ns  (logic 3.132ns (29.448%)  route 7.504ns (70.552%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.759 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.530    10.289    INSTR_FETCH/data0[1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.303    10.592 r  INSTR_FETCH/mem_reg_0_255_0_0_i_8/O
                         net (fo=199, routed)         1.610    12.202    DATA_MEMORY/mem_reg_1536_1791_4_4/A1
    SLICE_X54Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    12.326 r  DATA_MEMORY/mem_reg_1536_1791_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.326    DATA_MEMORY/mem_reg_1536_1791_4_4/OD
    SLICE_X54Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    12.567 r  DATA_MEMORY/mem_reg_1536_1791_4_4/F7.B/O
                         net (fo=1, routed)           0.000    12.567    DATA_MEMORY/mem_reg_1536_1791_4_4/O0
    SLICE_X54Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    12.665 r  DATA_MEMORY/mem_reg_1536_1791_4_4/F8/O
                         net (fo=1, routed)           0.819    13.484    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_20_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I0_O)        0.319    13.803 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_48/O
                         net (fo=1, routed)           0.862    14.665    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_48_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_20/O
                         net (fo=2, routed)           0.314    15.103    INSTR_FETCH/ReadData[4]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.124    15.227 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.478    15.705    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/DIC0
    SLICE_X46Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.437    14.778    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X46Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.828    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -15.705    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.633ns  (logic 3.132ns (29.454%)  route 7.501ns (70.546%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.759 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.530    10.289    INSTR_FETCH/data0[1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.303    10.592 r  INSTR_FETCH/mem_reg_0_255_0_0_i_8/O
                         net (fo=199, routed)         1.610    12.202    DATA_MEMORY/mem_reg_1536_1791_4_4/A1
    SLICE_X54Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    12.326 r  DATA_MEMORY/mem_reg_1536_1791_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.326    DATA_MEMORY/mem_reg_1536_1791_4_4/OD
    SLICE_X54Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    12.567 r  DATA_MEMORY/mem_reg_1536_1791_4_4/F7.B/O
                         net (fo=1, routed)           0.000    12.567    DATA_MEMORY/mem_reg_1536_1791_4_4/O0
    SLICE_X54Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    12.665 r  DATA_MEMORY/mem_reg_1536_1791_4_4/F8/O
                         net (fo=1, routed)           0.819    13.484    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_20_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I0_O)        0.319    13.803 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_48/O
                         net (fo=1, routed)           0.862    14.665    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_48_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.789 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_20/O
                         net (fo=2, routed)           0.314    15.103    INSTR_FETCH/ReadData[4]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.124    15.227 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.476    15.703    INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/DIC0
    SLICE_X46Y19         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.437    14.778    INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/WCLK
    SLICE_X46Y19         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.828    INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -15.703    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.548ns  (logic 3.288ns (31.169%)  route 7.260ns (68.831%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.759 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.530    10.289    INSTR_FETCH/data0[1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.303    10.592 r  INSTR_FETCH/mem_reg_0_255_0_0_i_8/O
                         net (fo=199, routed)         1.503    12.095    DATA_MEMORY/mem_reg_1280_1535_5_5/A1
    SLICE_X50Y9          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.274    12.369 r  DATA_MEMORY/mem_reg_1280_1535_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.369    DATA_MEMORY/mem_reg_1280_1535_5_5/OC
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.247    12.616 r  DATA_MEMORY/mem_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000    12.616    DATA_MEMORY/mem_reg_1280_1535_5_5/O0
    SLICE_X50Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    12.714 r  DATA_MEMORY/mem_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           0.826    13.539    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_19_1
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.319    13.858 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_42/O
                         net (fo=1, routed)           0.715    14.573    DATA_MEMORY/cat_OBUF[6]_inst_i_47
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.697 r  DATA_MEMORY/reg_file_reg_r1_0_7_0_5_i_19/O
                         net (fo=2, routed)           0.310    15.007    DATA_MEMORY/ReadData[0]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.124    15.131 r  DATA_MEMORY/reg_file_reg_r1_0_7_0_5_i_6/O
                         net (fo=2, routed)           0.486    15.617    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/DIC1
    SLICE_X46Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.437    14.778    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X46Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.754    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -15.617    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r1_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 3.376ns (32.300%)  route 7.077ns (67.700%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.882 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.514    10.396    INSTR_FETCH/data0[2]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.302    10.698 r  INSTR_FETCH/mem_reg_0_255_11_11_i_2/O
                         net (fo=165, routed)         1.577    12.275    DATA_MEMORY/mem_reg_1536_1791_11_11/A2
    SLICE_X50Y33         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    12.558 r  DATA_MEMORY/mem_reg_1536_1791_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.558    DATA_MEMORY/mem_reg_1536_1791_11_11/OA
    SLICE_X50Y33         MUXF7 (Prop_muxf7_I1_O)      0.214    12.772 r  DATA_MEMORY/mem_reg_1536_1791_11_11/F7.A/O
                         net (fo=1, routed)           0.000    12.772    DATA_MEMORY/mem_reg_1536_1791_11_11/O1
    SLICE_X50Y33         MUXF8 (Prop_muxf8_I1_O)      0.088    12.860 r  DATA_MEMORY/mem_reg_1536_1791_11_11/F8/O
                         net (fo=1, routed)           0.850    13.710    INSTR_FETCH/reg_file_reg_r1_0_7_6_11_i_11
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.319    14.029 r  INSTR_FETCH/reg_file_reg_r1_0_7_6_11_i_36/O
                         net (fo=1, routed)           0.584    14.613    DATA_MEMORY/cat_OBUF[6]_inst_i_29_2
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.737 r  DATA_MEMORY/reg_file_reg_r1_0_7_6_11_i_11/O
                         net (fo=2, routed)           0.310    15.047    DATA_MEMORY/ReadData[2]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.124    15.171 r  DATA_MEMORY/reg_file_reg_r1_0_7_6_11_i_5/O
                         net (fo=2, routed)           0.351    15.522    INSTR_DECODE/reg/reg_file_reg_r1_0_7_6_11/DIC1
    SLICE_X52Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r1_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.441    14.782    INSTR_DECODE/reg/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X52Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r1_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.758    INSTR_DECODE/reg/reg_file_reg_r1_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -15.522    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.458ns  (logic 3.413ns (32.634%)  route 7.045ns (67.366%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.882 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.478    10.359    INSTR_FETCH/data0[2]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.302    10.661 r  INSTR_FETCH/mem_reg_0_255_0_0_i_7/O
                         net (fo=199, routed)         1.305    11.967    DATA_MEMORY/mem_reg_512_767_3_3/A2
    SLICE_X38Y10         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.320    12.287 r  DATA_MEMORY/mem_reg_512_767_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.287    DATA_MEMORY/mem_reg_512_767_3_3/OA
    SLICE_X38Y10         MUXF7 (Prop_muxf7_I1_O)      0.214    12.501 r  DATA_MEMORY/mem_reg_512_767_3_3/F7.A/O
                         net (fo=1, routed)           0.000    12.501    DATA_MEMORY/mem_reg_512_767_3_3/O1
    SLICE_X38Y10         MUXF8 (Prop_muxf8_I1_O)      0.088    12.589 r  DATA_MEMORY/mem_reg_512_767_3_3/F8/O
                         net (fo=1, routed)           0.650    13.238    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_17_1
    SLICE_X44Y16         LUT5 (Prop_lut5_I1_O)        0.319    13.557 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_33/O
                         net (fo=1, routed)           0.814    14.372    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_33_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.496 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_17/O
                         net (fo=2, routed)           0.276    14.771    INSTR_FETCH/ReadData[3]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.124    14.895 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=2, routed)           0.632    15.527    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/DIB1
    SLICE_X46Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.437    14.778    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X46Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.775    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -15.527    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.723ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.407ns  (logic 3.288ns (31.591%)  route 7.119ns (68.409%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.759 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.530    10.289    INSTR_FETCH/data0[1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.303    10.592 r  INSTR_FETCH/mem_reg_0_255_0_0_i_8/O
                         net (fo=199, routed)         1.503    12.095    DATA_MEMORY/mem_reg_1280_1535_5_5/A1
    SLICE_X50Y9          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.274    12.369 r  DATA_MEMORY/mem_reg_1280_1535_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.369    DATA_MEMORY/mem_reg_1280_1535_5_5/OC
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.247    12.616 r  DATA_MEMORY/mem_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000    12.616    DATA_MEMORY/mem_reg_1280_1535_5_5/O0
    SLICE_X50Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    12.714 r  DATA_MEMORY/mem_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           0.826    13.539    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_19_1
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.319    13.858 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_42/O
                         net (fo=1, routed)           0.715    14.573    DATA_MEMORY/cat_OBUF[6]_inst_i_47
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.697 r  DATA_MEMORY/reg_file_reg_r1_0_7_0_5_i_19/O
                         net (fo=2, routed)           0.310    15.007    DATA_MEMORY/ReadData[0]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.124    15.131 r  DATA_MEMORY/reg_file_reg_r1_0_7_0_5_i_6/O
                         net (fo=2, routed)           0.345    15.476    INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/DIC1
    SLICE_X46Y19         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.437    14.778    INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/WCLK
    SLICE_X46Y19         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.754    INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                 -0.723    

Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.388ns  (logic 3.654ns (35.170%)  route 6.735ns (64.830%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.867 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.867    EXECUTION_UNIT/plusOp_inferred__0/i__carry_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.201 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.340    10.540    INSTR_FETCH/data0[5]
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.303    10.843 r  INSTR_FETCH/mem_reg_0_255_0_0_i_4/O
                         net (fo=121, routed)         1.300    12.144    DATA_MEMORY/mem_reg_512_767_1_1/A5
    SLICE_X56Y12         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.241    12.384 r  DATA_MEMORY/mem_reg_512_767_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.384    DATA_MEMORY/mem_reg_512_767_1_1/OA
    SLICE_X56Y12         MUXF7 (Prop_muxf7_I1_O)      0.214    12.598 r  DATA_MEMORY/mem_reg_512_767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    12.598    DATA_MEMORY/mem_reg_512_767_1_1/O1
    SLICE_X56Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    12.686 r  DATA_MEMORY/mem_reg_512_767_1_1/F8/O
                         net (fo=1, routed)           0.864    13.550    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_14_1
    SLICE_X45Y14         LUT5 (Prop_lut5_I1_O)        0.319    13.869 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_23/O
                         net (fo=1, routed)           0.404    14.273    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_23_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.124    14.397 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_14/O
                         net (fo=2, routed)           0.311    14.708    INSTR_FETCH/ReadData[1]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.124    14.832 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=2, routed)           0.626    15.458    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/DIA1
    SLICE_X46Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.437    14.778    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X46Y20         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.745    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -0.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MPG_RST/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_RST/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.648%)  route 0.122ns (46.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X36Y24         FDRE                                         r  MPG_RST/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  MPG_RST/q1_reg/Q
                         net (fo=1, routed)           0.122     1.696    MPG_RST/q1_reg_n_0
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.817     1.944    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.070     1.536    MPG_RST/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_RST/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.181     1.756    MPG_RST/q2
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.817     1.944    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.066     1.499    MPG_RST/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 MPG_WE/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.076%)  route 0.220ns (60.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_WE/CLK
    SLICE_X36Y24         FDRE                                         r  MPG_WE/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  MPG_WE/q1_reg/Q
                         net (fo=1, routed)           0.220     1.794    MPG_WE/q1
    SLICE_X41Y24         FDRE                                         r  MPG_WE/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.817     1.944    MPG_WE/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_WE/q2_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.070     1.536    MPG_WE/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.554     1.437    MPG_WE/CLK
    SLICE_X37Y20         FDRE                                         r  MPG_WE/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  MPG_WE/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.697    MPG_WE/ssd/count_reg[3]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  MPG_WE/counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    MPG_WE/counter_reg[15]_i_1_n_4
    SLICE_X37Y20         FDRE                                         r  MPG_WE/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.821     1.948    MPG_WE/CLK
    SLICE_X37Y20         FDRE                                         r  MPG_WE/counter_reg[12]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    MPG_WE/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.553     1.436    MPG_WE/CLK
    SLICE_X37Y22         FDRE                                         r  MPG_WE/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_WE/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.696    MPG_WE/ssd/count_reg[11]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  MPG_WE/counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    MPG_WE/counter_reg[7]_i_1_n_4
    SLICE_X37Y22         FDRE                                         r  MPG_WE/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.819     1.946    MPG_WE/CLK
    SLICE_X37Y22         FDRE                                         r  MPG_WE/counter_reg[4]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    MPG_WE/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.553     1.436    MPG_WE/CLK
    SLICE_X37Y21         FDRE                                         r  MPG_WE/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_WE/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.696    MPG_WE/ssd/count_reg[7]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  MPG_WE/counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    MPG_WE/counter_reg[11]_i_1_n_4
    SLICE_X37Y21         FDRE                                         r  MPG_WE/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.820     1.947    MPG_WE/CLK
    SLICE_X37Y21         FDRE                                         r  MPG_WE/counter_reg[8]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    MPG_WE/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  MPG_WE/counter_reg[3]/Q
                         net (fo=2, routed)           0.116     1.691    MPG_WE/ssd/count_reg[12]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  MPG_WE/counter_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    MPG_WE/counter_reg[3]_i_1_n_7
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.817     1.944    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[3]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    MPG_WE/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.553     1.436    MPG_WE/CLK
    SLICE_X37Y22         FDRE                                         r  MPG_WE/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_WE/counter_reg[7]/Q
                         net (fo=2, routed)           0.116     1.693    MPG_WE/ssd/count_reg[8]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  MPG_WE/counter_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    MPG_WE/counter_reg[7]_i_1_n_7
    SLICE_X37Y22         FDRE                                         r  MPG_WE/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.819     1.946    MPG_WE/CLK
    SLICE_X37Y22         FDRE                                         r  MPG_WE/counter_reg[7]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    MPG_WE/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.553     1.436    MPG_WE/CLK
    SLICE_X37Y21         FDRE                                         r  MPG_WE/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_WE/counter_reg[11]/Q
                         net (fo=2, routed)           0.116     1.693    MPG_WE/ssd/count_reg[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  MPG_WE/counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    MPG_WE/counter_reg[11]_i_1_n_7
    SLICE_X37Y21         FDRE                                         r  MPG_WE/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.820     1.947    MPG_WE/CLK
    SLICE_X37Y21         FDRE                                         r  MPG_WE/counter_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    MPG_WE/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.553     1.436    MPG_WE/CLK
    SLICE_X37Y22         FDRE                                         r  MPG_WE/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_WE/counter_reg[5]/Q
                         net (fo=2, routed)           0.120     1.698    MPG_WE/ssd/count_reg[10]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  MPG_WE/counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    MPG_WE/counter_reg[7]_i_1_n_5
    SLICE_X37Y22         FDRE                                         r  MPG_WE/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.819     1.946    MPG_WE/CLK
    SLICE_X37Y22         FDRE                                         r  MPG_WE/counter_reg[5]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    MPG_WE/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X43Y24   INSTR_FETCH/pc_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X43Y23   INSTR_FETCH/pc_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X43Y23   INSTR_FETCH/pc_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X43Y23   INSTR_FETCH/pc_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y21   INSTR_FETCH/pc_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X41Y22   INSTR_FETCH/pc_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y22   INSTR_FETCH/pc_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y22   INSTR_FETCH/pc_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y23   INSTR_FETCH/pc_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y18   DATA_MEMORY/mem_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y18   DATA_MEMORY/mem_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y18   DATA_MEMORY/mem_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y18   DATA_MEMORY/mem_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y18   DATA_MEMORY/mem_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y18   DATA_MEMORY/mem_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y18   DATA_MEMORY/mem_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y18   DATA_MEMORY/mem_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y6    DATA_MEMORY/mem_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.695%)  route 1.769ns (75.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          1.113     7.416    INSTR_FETCH/AR[0]
    SLICE_X45Y23         FDCE                                         f  INSTR_FETCH/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.433    14.774    INSTR_FETCH/CLK
    SLICE_X45Y23         FDCE                                         r  INSTR_FETCH/pc_reg[2]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X45Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    INSTR_FETCH/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.580ns (26.241%)  route 1.630ns (73.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.974     7.278    INSTR_FETCH/AR[0]
    SLICE_X45Y22         FDCE                                         f  INSTR_FETCH/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.434    14.775    INSTR_FETCH/CLK
    SLICE_X45Y22         FDCE                                         r  INSTR_FETCH/pc_reg[15]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    INSTR_FETCH/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.580ns (26.241%)  route 1.630ns (73.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.974     7.278    INSTR_FETCH/AR[0]
    SLICE_X45Y22         FDCE                                         f  INSTR_FETCH/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.434    14.775    INSTR_FETCH/CLK
    SLICE_X45Y22         FDCE                                         r  INSTR_FETCH/pc_reg[1]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    INSTR_FETCH/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.580ns (26.241%)  route 1.630ns (73.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.974     7.278    INSTR_FETCH/AR[0]
    SLICE_X45Y22         FDCE                                         f  INSTR_FETCH/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.434    14.775    INSTR_FETCH/CLK
    SLICE_X45Y22         FDCE                                         r  INSTR_FETCH/pc_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    INSTR_FETCH/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.580ns (28.100%)  route 1.484ns (71.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.828     7.131    INSTR_FETCH/AR[0]
    SLICE_X40Y21         FDCE                                         f  INSTR_FETCH/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.435    14.776    INSTR_FETCH/CLK
    SLICE_X40Y21         FDCE                                         r  INSTR_FETCH/pc_reg[13]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    INSTR_FETCH/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.580ns (28.100%)  route 1.484ns (71.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.828     7.131    INSTR_FETCH/AR[0]
    SLICE_X40Y21         FDCE                                         f  INSTR_FETCH/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.435    14.776    INSTR_FETCH/CLK
    SLICE_X40Y21         FDCE                                         r  INSTR_FETCH/pc_reg[4]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    INSTR_FETCH/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.580ns (28.100%)  route 1.484ns (71.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.828     7.131    INSTR_FETCH/AR[0]
    SLICE_X40Y21         FDCE                                         f  INSTR_FETCH/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.435    14.776    INSTR_FETCH/CLK
    SLICE_X40Y21         FDCE                                         r  INSTR_FETCH/pc_reg[5]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    INSTR_FETCH/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.580ns (28.209%)  route 1.476ns (71.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.820     7.123    INSTR_FETCH/AR[0]
    SLICE_X43Y24         FDCE                                         f  INSTR_FETCH/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.430    14.771    INSTR_FETCH/CLK
    SLICE_X43Y24         FDCE                                         r  INSTR_FETCH/pc_reg[0]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X43Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    INSTR_FETCH/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.580ns (28.160%)  route 1.480ns (71.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.824     7.127    INSTR_FETCH/AR[0]
    SLICE_X41Y21         FDCE                                         f  INSTR_FETCH/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.435    14.776    INSTR_FETCH/CLK
    SLICE_X41Y21         FDCE                                         r  INSTR_FETCH/pc_reg[9]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.610    INSTR_FETCH/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.580ns (28.209%)  route 1.476ns (71.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.546     5.067    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.656     6.179    MPG_RST/q3
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.303 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.820     7.123    INSTR_FETCH/AR[0]
    SLICE_X42Y24         FDCE                                         f  INSTR_FETCH/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.430    14.771    INSTR_FETCH/CLK
    SLICE_X42Y24         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X42Y24         FDCE (Recov_fdce_C_CLR)     -0.319    14.691    INSTR_FETCH/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  7.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.421%)  route 0.425ns (69.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.257     2.045    INSTR_FETCH/AR[0]
    SLICE_X42Y23         FDCE                                         f  INSTR_FETCH/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.818     1.945    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X42Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.380    INSTR_FETCH/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.421%)  route 0.425ns (69.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.257     2.045    INSTR_FETCH/AR[0]
    SLICE_X43Y23         FDCE                                         f  INSTR_FETCH/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.818     1.945    INSTR_FETCH/CLK
    SLICE_X43Y23         FDCE                                         r  INSTR_FETCH/pc_reg[10]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    INSTR_FETCH/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.421%)  route 0.425ns (69.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.257     2.045    INSTR_FETCH/AR[0]
    SLICE_X43Y23         FDCE                                         f  INSTR_FETCH/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.818     1.945    INSTR_FETCH/CLK
    SLICE_X43Y23         FDCE                                         r  INSTR_FETCH/pc_reg[11]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    INSTR_FETCH/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.421%)  route 0.425ns (69.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.257     2.045    INSTR_FETCH/AR[0]
    SLICE_X43Y23         FDCE                                         f  INSTR_FETCH/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.818     1.945    INSTR_FETCH/CLK
    SLICE_X43Y23         FDCE                                         r  INSTR_FETCH/pc_reg[12]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    INSTR_FETCH/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.421%)  route 0.425ns (69.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.257     2.045    INSTR_FETCH/AR[0]
    SLICE_X43Y23         FDCE                                         f  INSTR_FETCH/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.818     1.945    INSTR_FETCH/CLK
    SLICE_X43Y23         FDCE                                         r  INSTR_FETCH/pc_reg[8]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    INSTR_FETCH/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.775%)  route 0.439ns (70.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.270     2.058    INSTR_FETCH/AR[0]
    SLICE_X41Y22         FDCE                                         f  INSTR_FETCH/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.820     1.947    INSTR_FETCH/CLK
    SLICE_X41Y22         FDCE                                         r  INSTR_FETCH/pc_reg[14]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    INSTR_FETCH/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.669%)  route 0.486ns (72.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.318     2.105    INSTR_FETCH/AR[0]
    SLICE_X42Y24         FDCE                                         f  INSTR_FETCH/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.817     1.944    INSTR_FETCH/CLK
    SLICE_X42Y24         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.379    INSTR_FETCH/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.522%)  route 0.490ns (72.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.322     2.109    INSTR_FETCH/AR[0]
    SLICE_X41Y21         FDCE                                         f  INSTR_FETCH/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.821     1.948    INSTR_FETCH/CLK
    SLICE_X41Y21         FDCE                                         r  INSTR_FETCH/pc_reg[9]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X41Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    INSTR_FETCH/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.669%)  route 0.486ns (72.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.318     2.105    INSTR_FETCH/AR[0]
    SLICE_X43Y24         FDCE                                         f  INSTR_FETCH/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.817     1.944    INSTR_FETCH/CLK
    SLICE_X43Y24         FDCE                                         r  INSTR_FETCH/pc_reg[0]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X43Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.354    INSTR_FETCH/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.346%)  route 0.494ns (72.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    MPG_RST/CLK
    SLICE_X41Y24         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.168     1.742    MPG_RST/q2
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.787 f  MPG_RST/pc[15]_i_3/O
                         net (fo=16, routed)          0.326     2.113    INSTR_FETCH/AR[0]
    SLICE_X40Y21         FDCE                                         f  INSTR_FETCH/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.821     1.948    INSTR_FETCH/CLK
    SLICE_X40Y21         FDCE                                         r  INSTR_FETCH/pc_reg[13]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    INSTR_FETCH/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.755    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DisplayCode[2]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.889ns  (logic 5.895ns (39.595%)  route 8.994ns (60.405%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DisplayCode[2] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DisplayCode_IBUF[2]_inst/O
                         net (fo=16, routed)          4.575     6.034    INSTR_DECODE/reg/DisplayCode_IBUF[2]
    SLICE_X44Y25         MUXF7 (Prop_muxf7_S_O)       0.276     6.310 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.863     7.173    INSTR_DECODE/reg/ssd_value[14]
    SLICE_X43Y24         LUT6 (Prop_lut6_I2_O)        0.299     7.472 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834     8.306    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I1_O)        0.154     8.460 r  INSTR_DECODE/reg/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.722    11.181    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.889 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.889    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[0]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.725ns  (logic 6.002ns (40.758%)  route 8.723ns (59.242%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  DisplayCode[0] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  DisplayCode_IBUF[0]_inst/O
                         net (fo=32, routed)          4.397     5.863    INSTR_FETCH/DisplayCode_IBUF[0]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.987 r  INSTR_FETCH/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.987    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_2_3
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     6.204 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.926     7.130    INSTR_DECODE/reg/ssd_value[7]
    SLICE_X44Y24         LUT6 (Prop_lut6_I0_O)        0.299     7.429 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.655     8.083    INSTR_DECODE/reg/ssd/mux_out__31[3]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.152     8.235 r  INSTR_DECODE/reg/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.746    10.981    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.725 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.725    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[2]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.547ns  (logic 5.899ns (40.550%)  route 8.648ns (59.450%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DisplayCode[2] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DisplayCode_IBUF[2]_inst/O
                         net (fo=16, routed)          4.575     6.034    INSTR_DECODE/reg/DisplayCode_IBUF[2]
    SLICE_X44Y25         MUXF7 (Prop_muxf7_S_O)       0.276     6.310 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.863     7.173    INSTR_DECODE/reg/ssd_value[14]
    SLICE_X43Y24         LUT6 (Prop_lut6_I2_O)        0.299     7.472 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834     8.306    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I1_O)        0.152     8.458 r  INSTR_DECODE/reg/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.376    10.834    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.547 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.547    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[2]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.515ns  (logic 5.678ns (39.116%)  route 8.837ns (60.884%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DisplayCode[2] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DisplayCode_IBUF[2]_inst/O
                         net (fo=16, routed)          4.575     6.034    INSTR_DECODE/reg/DisplayCode_IBUF[2]
    SLICE_X44Y25         MUXF7 (Prop_muxf7_S_O)       0.276     6.310 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.863     7.173    INSTR_DECODE/reg/ssd_value[14]
    SLICE_X43Y24         LUT6 (Prop_lut6_I2_O)        0.299     7.472 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834     8.306    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.430 r  INSTR_DECODE/reg/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.565    10.995    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.515 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.515    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[2]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.511ns  (logic 5.687ns (39.192%)  route 8.823ns (60.808%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DisplayCode[2] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  DisplayCode_IBUF[2]_inst/O
                         net (fo=16, routed)          4.575     6.034    INSTR_DECODE/reg/DisplayCode_IBUF[2]
    SLICE_X44Y25         MUXF7 (Prop_muxf7_S_O)       0.276     6.310 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.863     7.173    INSTR_DECODE/reg/ssd_value[14]
    SLICE_X43Y24         LUT6 (Prop_lut6_I2_O)        0.299     7.472 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834     8.306    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.430 r  INSTR_DECODE/reg/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.552    10.981    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.511 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.511    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[0]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.405ns  (logic 5.762ns (39.997%)  route 8.643ns (60.003%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  DisplayCode[0] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  DisplayCode_IBUF[0]_inst/O
                         net (fo=32, routed)          4.397     5.863    INSTR_FETCH/DisplayCode_IBUF[0]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.987 r  INSTR_FETCH/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.987    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_2_3
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     6.204 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.926     7.130    INSTR_DECODE/reg/ssd_value[7]
    SLICE_X44Y24         LUT6 (Prop_lut6_I0_O)        0.299     7.429 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.752     8.181    INSTR_DECODE/reg/ssd/mux_out__31[3]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.305 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.569    10.874    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.405 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.405    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[0]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.257ns  (logic 5.765ns (40.438%)  route 8.492ns (59.562%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  DisplayCode[0] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  DisplayCode_IBUF[0]_inst/O
                         net (fo=32, routed)          4.397     5.863    INSTR_FETCH/DisplayCode_IBUF[0]
    SLICE_X48Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.987 r  INSTR_FETCH/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     5.987    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_2_3
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     6.204 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.926     7.130    INSTR_DECODE/reg/ssd_value[7]
    SLICE_X44Y24         LUT6 (Prop_lut6_I0_O)        0.299     7.429 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.655     8.083    INSTR_DECODE/reg/ssd/mux_out__31[3]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.207 r  INSTR_DECODE/reg/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.514    10.722    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.257 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.257    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.113ns  (logic 5.326ns (40.620%)  route 7.786ns (59.380%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          3.462     4.915    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X49Y25         LUT2 (Prop_lut2_I0_O)        0.150     5.065 r  INSTR_FETCH/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.325     9.389    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    13.113 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.113    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.354ns  (logic 5.095ns (41.242%)  route 7.259ns (58.758%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          3.658     5.111    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X50Y26         LUT2 (Prop_lut2_I0_O)        0.124     5.235 r  INSTR_FETCH/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.601     8.836    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.354 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.354    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.239ns  (logic 5.312ns (43.402%)  route 6.927ns (56.598%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          2.622     4.075    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.150     4.225 r  INSTR_FETCH/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.305     8.530    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    12.239 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.239    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.395ns  (logic 1.476ns (43.465%)  route 1.919ns (56.535%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.116     1.336    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.381 r  INSTR_FETCH/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.804     2.185    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.395 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.395    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.501ns  (logic 1.468ns (41.933%)  route 2.033ns (58.067%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.160     1.381    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.426 r  INSTR_FETCH/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.873     2.299    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.501 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.501    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.513ns  (logic 1.476ns (42.013%)  route 2.037ns (57.987%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.215     1.436    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X41Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.481 r  INSTR_FETCH/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.822     2.303    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.513 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.513    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.532ns  (logic 1.468ns (41.560%)  route 2.064ns (58.440%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.046     1.267    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.312 r  INSTR_FETCH/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.018     2.330    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.532 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.532    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.817ns  (logic 1.473ns (38.594%)  route 2.344ns (61.406%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.299     1.520    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X42Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.565 r  INSTR_FETCH/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.045     2.610    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.817 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.817    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.843ns  (logic 1.471ns (38.273%)  route 2.372ns (61.727%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.734     1.955    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X50Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.000 r  INSTR_FETCH/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.638     2.638    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.843 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.843    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.856ns  (logic 1.471ns (38.154%)  route 2.385ns (61.846%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.383     1.604    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X40Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.649 r  INSTR_FETCH/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.002     2.651    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.856 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.856    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.856ns  (logic 1.497ns (38.807%)  route 2.360ns (61.193%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.278     1.499    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.544 r  INSTR_FETCH/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.082     2.626    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.856 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.856    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.926ns  (logic 1.472ns (37.494%)  route 2.454ns (62.506%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.470     1.691    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.736 r  INSTR_FETCH/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.984     2.720    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.926 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.926    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.969ns  (logic 1.546ns (38.957%)  route 2.423ns (61.043%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          1.672     1.893    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X50Y26         LUT2 (Prop_lut2_I0_O)        0.043     1.936 r  INSTR_FETCH/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.751     2.687    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.282     3.969 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.969    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.872ns  (logic 7.837ns (39.439%)  route 12.035ns (60.561%))
  Logic Levels:           17  (CARRY4=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.867 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.867    EXECUTION_UNIT/plusOp_inferred__0/i__carry_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.089 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=4, routed)           0.533    10.621    INSTR_FETCH/data0[4]
    SLICE_X47Y12         LUT4 (Prop_lut4_I0_O)        0.299    10.920 r  INSTR_FETCH/mem_reg_768_1023_0_0_i_4/O
                         net (fo=132, routed)         1.262    12.183    DATA_MEMORY/mem_reg_0_255_2_2/A4
    SLICE_X52Y7          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    12.303 r  DATA_MEMORY/mem_reg_0_255_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.303    DATA_MEMORY/mem_reg_0_255_2_2/OC
    SLICE_X52Y7          MUXF7 (Prop_muxf7_I1_O)      0.247    12.550 r  DATA_MEMORY/mem_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    12.550    DATA_MEMORY/mem_reg_0_255_2_2/O0
    SLICE_X52Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    12.648 r  DATA_MEMORY/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.643    13.290    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18_7
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.319    13.609 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40/O
                         net (fo=2, routed)           1.047    14.656    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.780 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18/O
                         net (fo=1, routed)           0.761    15.541    INSTR_FETCH/ReadData[2]
    SLICE_X43Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.665 r  INSTR_FETCH/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    15.665    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4_1
    SLICE_X43Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    15.882 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.343    17.226    INSTR_DECODE/reg/ssd_value[2]
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.299    17.525 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834    18.359    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I1_O)        0.154    18.513 r  INSTR_DECODE/reg/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.722    21.234    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    24.942 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.942    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.704ns  (logic 7.870ns (39.939%)  route 11.834ns (60.061%))
  Logic Levels:           17  (CARRY4=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.867 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.867    EXECUTION_UNIT/plusOp_inferred__0/i__carry_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.089 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=4, routed)           0.533    10.621    INSTR_FETCH/data0[4]
    SLICE_X47Y12         LUT4 (Prop_lut4_I0_O)        0.299    10.920 r  INSTR_FETCH/mem_reg_768_1023_0_0_i_4/O
                         net (fo=132, routed)         1.262    12.183    DATA_MEMORY/mem_reg_0_255_2_2/A4
    SLICE_X52Y7          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    12.303 r  DATA_MEMORY/mem_reg_0_255_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.303    DATA_MEMORY/mem_reg_0_255_2_2/OC
    SLICE_X52Y7          MUXF7 (Prop_muxf7_I1_O)      0.247    12.550 r  DATA_MEMORY/mem_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    12.550    DATA_MEMORY/mem_reg_0_255_2_2/O0
    SLICE_X52Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    12.648 r  DATA_MEMORY/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.643    13.290    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18_7
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.319    13.609 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40/O
                         net (fo=2, routed)           1.047    14.656    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.780 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18/O
                         net (fo=1, routed)           0.761    15.541    INSTR_FETCH/ReadData[2]
    SLICE_X43Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.665 r  INSTR_FETCH/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    15.665    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4_1
    SLICE_X43Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    15.882 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.343    17.226    INSTR_DECODE/reg/ssd_value[2]
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.299    17.525 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.609    18.134    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I1_O)        0.150    18.284 r  INSTR_DECODE/reg/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.746    21.030    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    24.773 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.773    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.530ns  (logic 7.841ns (40.147%)  route 11.689ns (59.853%))
  Logic Levels:           17  (CARRY4=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.867 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.867    EXECUTION_UNIT/plusOp_inferred__0/i__carry_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.089 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=4, routed)           0.533    10.621    INSTR_FETCH/data0[4]
    SLICE_X47Y12         LUT4 (Prop_lut4_I0_O)        0.299    10.920 r  INSTR_FETCH/mem_reg_768_1023_0_0_i_4/O
                         net (fo=132, routed)         1.262    12.183    DATA_MEMORY/mem_reg_0_255_2_2/A4
    SLICE_X52Y7          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    12.303 r  DATA_MEMORY/mem_reg_0_255_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.303    DATA_MEMORY/mem_reg_0_255_2_2/OC
    SLICE_X52Y7          MUXF7 (Prop_muxf7_I1_O)      0.247    12.550 r  DATA_MEMORY/mem_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    12.550    DATA_MEMORY/mem_reg_0_255_2_2/O0
    SLICE_X52Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    12.648 r  DATA_MEMORY/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.643    13.290    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18_7
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.319    13.609 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40/O
                         net (fo=2, routed)           1.047    14.656    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.780 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18/O
                         net (fo=1, routed)           0.761    15.541    INSTR_FETCH/ReadData[2]
    SLICE_X43Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.665 r  INSTR_FETCH/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    15.665    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4_1
    SLICE_X43Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    15.882 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.343    17.226    INSTR_DECODE/reg/ssd_value[2]
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.299    17.525 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834    18.359    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I1_O)        0.152    18.511 r  INSTR_DECODE/reg/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.376    20.887    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    24.599 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.599    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.499ns  (logic 7.620ns (39.079%)  route 11.879ns (60.921%))
  Logic Levels:           17  (CARRY4=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.867 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.867    EXECUTION_UNIT/plusOp_inferred__0/i__carry_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.089 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=4, routed)           0.533    10.621    INSTR_FETCH/data0[4]
    SLICE_X47Y12         LUT4 (Prop_lut4_I0_O)        0.299    10.920 r  INSTR_FETCH/mem_reg_768_1023_0_0_i_4/O
                         net (fo=132, routed)         1.262    12.183    DATA_MEMORY/mem_reg_0_255_2_2/A4
    SLICE_X52Y7          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    12.303 r  DATA_MEMORY/mem_reg_0_255_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.303    DATA_MEMORY/mem_reg_0_255_2_2/OC
    SLICE_X52Y7          MUXF7 (Prop_muxf7_I1_O)      0.247    12.550 r  DATA_MEMORY/mem_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    12.550    DATA_MEMORY/mem_reg_0_255_2_2/O0
    SLICE_X52Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    12.648 r  DATA_MEMORY/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.643    13.290    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18_7
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.319    13.609 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40/O
                         net (fo=2, routed)           1.047    14.656    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.780 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18/O
                         net (fo=1, routed)           0.761    15.541    INSTR_FETCH/ReadData[2]
    SLICE_X43Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.665 r  INSTR_FETCH/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    15.665    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4_1
    SLICE_X43Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    15.882 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.343    17.226    INSTR_DECODE/reg/ssd_value[2]
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.299    17.525 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834    18.359    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.124    18.483 r  INSTR_DECODE/reg/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.565    21.048    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    24.568 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.568    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.494ns  (logic 7.629ns (39.136%)  route 11.865ns (60.864%))
  Logic Levels:           17  (CARRY4=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.867 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.867    EXECUTION_UNIT/plusOp_inferred__0/i__carry_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.089 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=4, routed)           0.533    10.621    INSTR_FETCH/data0[4]
    SLICE_X47Y12         LUT4 (Prop_lut4_I0_O)        0.299    10.920 r  INSTR_FETCH/mem_reg_768_1023_0_0_i_4/O
                         net (fo=132, routed)         1.262    12.183    DATA_MEMORY/mem_reg_0_255_2_2/A4
    SLICE_X52Y7          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    12.303 r  DATA_MEMORY/mem_reg_0_255_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.303    DATA_MEMORY/mem_reg_0_255_2_2/OC
    SLICE_X52Y7          MUXF7 (Prop_muxf7_I1_O)      0.247    12.550 r  DATA_MEMORY/mem_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    12.550    DATA_MEMORY/mem_reg_0_255_2_2/O0
    SLICE_X52Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    12.648 r  DATA_MEMORY/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.643    13.290    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18_7
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.319    13.609 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40/O
                         net (fo=2, routed)           1.047    14.656    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.780 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18/O
                         net (fo=1, routed)           0.761    15.541    INSTR_FETCH/ReadData[2]
    SLICE_X43Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.665 r  INSTR_FETCH/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    15.665    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4_1
    SLICE_X43Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    15.882 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.343    17.226    INSTR_DECODE/reg/ssd_value[2]
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.299    17.525 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834    18.359    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I1_O)        0.124    18.483 r  INSTR_DECODE/reg/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.552    21.034    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.563 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.563    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.425ns  (logic 7.459ns (38.399%)  route 11.966ns (61.601%))
  Logic Levels:           16  (CARRY4=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.759 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/O[1]
                         net (fo=3, routed)           0.530    10.289    INSTR_FETCH/data0[1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.303    10.592 r  INSTR_FETCH/mem_reg_0_255_0_0_i_8/O
                         net (fo=199, routed)         1.503    12.095    DATA_MEMORY/mem_reg_1280_1535_5_5/A1
    SLICE_X50Y9          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.274    12.369 r  DATA_MEMORY/mem_reg_1280_1535_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.369    DATA_MEMORY/mem_reg_1280_1535_5_5/OC
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.247    12.616 r  DATA_MEMORY/mem_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000    12.616    DATA_MEMORY/mem_reg_1280_1535_5_5/O0
    SLICE_X50Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    12.714 r  DATA_MEMORY/mem_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           0.826    13.539    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_19_1
    SLICE_X45Y13         LUT5 (Prop_lut5_I0_O)        0.319    13.858 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_42/O
                         net (fo=1, routed)           0.715    14.573    DATA_MEMORY/cat_OBUF[6]_inst_i_47
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.697 r  DATA_MEMORY/reg_file_reg_r1_0_7_0_5_i_19/O
                         net (fo=2, routed)           0.924    15.621    INSTR_FETCH/cat_OBUF[6]_inst_i_9[0]
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    15.745 r  INSTR_FETCH/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000    15.745    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_5_2
    SLICE_X41Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    15.962 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.006    16.969    INSTR_DECODE/reg/ssd_value[5]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.299    17.268 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.003    18.271    INSTR_DECODE/reg/ssd/mux_out__31[1]
    SLICE_X45Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.395 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.569    20.963    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    24.495 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.495    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.238ns  (logic 7.635ns (39.688%)  route 11.603ns (60.312%))
  Logic Levels:           17  (CARRY4=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.540     6.962    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.086 r  INSTR_FETCH/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=21, routed)          1.132     8.217    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/ADDRA0
    SLICE_X46Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.367 r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/O
                         net (fo=38, routed)          0.639     9.007    INSTR_DECODE/reg/WriteData[0]
    SLICE_X47Y18         LUT4 (Prop_lut4_I1_O)        0.328     9.335 r  INSTR_DECODE/reg/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.335    EXECUTION_UNIT/mem_reg_0_255_11_11_i_4[0]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.867 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.867    EXECUTION_UNIT/plusOp_inferred__0/i__carry_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.089 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=4, routed)           0.533    10.621    INSTR_FETCH/data0[4]
    SLICE_X47Y12         LUT4 (Prop_lut4_I0_O)        0.299    10.920 r  INSTR_FETCH/mem_reg_768_1023_0_0_i_4/O
                         net (fo=132, routed)         1.262    12.183    DATA_MEMORY/mem_reg_0_255_2_2/A4
    SLICE_X52Y7          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    12.303 r  DATA_MEMORY/mem_reg_0_255_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.303    DATA_MEMORY/mem_reg_0_255_2_2/OC
    SLICE_X52Y7          MUXF7 (Prop_muxf7_I1_O)      0.247    12.550 r  DATA_MEMORY/mem_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    12.550    DATA_MEMORY/mem_reg_0_255_2_2/O0
    SLICE_X52Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    12.648 r  DATA_MEMORY/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.643    13.290    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18_7
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.319    13.609 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40/O
                         net (fo=2, routed)           1.047    14.656    INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_40_n_0
    SLICE_X45Y14         LUT6 (Prop_lut6_I5_O)        0.124    14.780 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_18/O
                         net (fo=1, routed)           0.761    15.541    INSTR_FETCH/ReadData[2]
    SLICE_X43Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.665 r  INSTR_FETCH/cat_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    15.665    INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4_1
    SLICE_X43Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    15.882 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.343    17.226    INSTR_DECODE/reg/ssd_value[2]
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.299    17.525 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.609    18.134    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I3_O)        0.124    18.258 r  INSTR_DECODE/reg/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.514    20.772    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.307 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.307    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.322ns  (logic 4.772ns (38.732%)  route 7.549ns (61.268%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          1.132     7.554    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.124     7.678 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=11, routed)          1.513     9.191    INSTR_FETCH/OpCode[2]
    SLICE_X49Y25         LUT2 (Prop_lut2_I1_O)        0.152     9.343 r  INSTR_FETCH/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.325    13.668    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    17.391 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.391    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.177ns  (logic 4.577ns (40.953%)  route 6.600ns (59.047%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.550     5.071    INSTR_FETCH/CLK
    SLICE_X45Y22         FDCE                                         r  INSTR_FETCH/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  INSTR_FETCH/pc_reg[1]/Q
                         net (fo=24, routed)          1.824     7.315    INSTR_FETCH/pc_reg_rep[1]
    SLICE_X40Y19         LUT5 (Prop_lut5_I0_O)        0.299     7.614 r  INSTR_FETCH/led_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.470     8.084    INSTR_FETCH/OpCode[0]
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.150     8.234 r  INSTR_FETCH/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.305    12.539    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    16.248 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.248    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.007ns  (logic 4.539ns (41.238%)  route 6.468ns (58.762%))
  Logic Levels:           4  (LUT2=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.548     5.069    INSTR_FETCH/CLK
    SLICE_X42Y23         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.478     5.547 f  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=4, routed)           0.579     6.127    INSTR_FETCH/pc_reg_rep[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I3_O)        0.295     6.422 f  INSTR_FETCH/led_OBUF[5]_inst_i_2/O
                         net (fo=27, routed)          0.422     6.844    INSTR_FETCH/led_OBUF[5]_inst_i_2_n_0
    SLICE_X40Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.968 r  INSTR_FETCH/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=21, routed)          1.865     8.834    INSTR_FETCH/pc_reg[2]_11
    SLICE_X50Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.958 r  INSTR_FETCH/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.601    12.558    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.076 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.076    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MPG_WE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.463ns (56.604%)  route 1.122ns (43.396%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  MPG_WE/counter_reg[0]/Q
                         net (fo=10, routed)          0.257     1.833    INSTR_DECODE/reg/p_0_in[1]
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.142     2.019    INSTR_DECODE/reg/ssd/mux_out__31[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.064 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.787    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.019 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.019    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_WE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.508ns (58.141%)  route 1.086ns (41.859%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  MPG_WE/counter_reg[0]/Q
                         net (fo=10, routed)          0.207     1.782    INSTR_DECODE/reg/p_0_in[1]
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.161     1.988    INSTR_DECODE/reg/ssd/mux_out__31[1]
    SLICE_X45Y24         LUT4 (Prop_lut4_I3_O)        0.048     2.036 r  INSTR_DECODE/reg/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.754    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.027 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.027    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_WE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.461ns (56.192%)  route 1.139ns (43.808%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  MPG_WE/counter_reg[0]/Q
                         net (fo=10, routed)          0.207     1.782    INSTR_DECODE/reg/p_0_in[1]
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.161     1.988    INSTR_DECODE/reg/ssd/mux_out__31[1]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.033 r  INSTR_DECODE/reg/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.772     2.804    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.034 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.034    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_WE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.390ns (52.662%)  route 1.250ns (47.338%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  MPG_WE/counter_reg[0]/Q
                         net (fo=10, routed)          0.462     2.037    MPG_WE/p_0_in[1]
    SLICE_X44Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.082 r  MPG_WE/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.870    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.074 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.074    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_WE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.644ns  (logic 1.476ns (55.824%)  route 1.168ns (44.176%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  MPG_WE/counter_reg[0]/Q
                         net (fo=10, routed)          0.456     2.031    MPG_WE/p_0_in[1]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.044     2.075 r  MPG_WE/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.712     2.787    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     4.078 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.078    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_WE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.386ns (52.253%)  route 1.267ns (47.747%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  MPG_WE/counter_reg[0]/Q
                         net (fo=10, routed)          0.456     2.031    MPG_WE/p_0_in[1]
    SLICE_X44Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.076 r  MPG_WE/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.811     2.887    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.087 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.087    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_WE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.467ns (55.070%)  route 1.197ns (44.930%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  MPG_WE/counter_reg[0]/Q
                         net (fo=10, routed)          0.207     1.782    INSTR_DECODE/reg/p_0_in[1]
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.237     2.064    INSTR_DECODE/reg/ssd/mux_out__31[1]
    SLICE_X45Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.109 r  INSTR_DECODE/reg/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.753     2.862    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.098 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.098    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.392ns (50.596%)  route 1.359ns (49.404%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.550     1.433    INSTR_FETCH/CLK
    SLICE_X43Y24         FDCE                                         r  INSTR_FETCH/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  INSTR_FETCH/pc_reg[0]/Q
                         net (fo=26, routed)          0.375     1.950    INSTR_FETCH/pc_reg[0]_0[0]
    SLICE_X40Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.995 r  INSTR_FETCH/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.984     2.978    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.184 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.184    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_WE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.462ns (52.959%)  route 1.299ns (47.041%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  MPG_WE/counter_reg[0]/Q
                         net (fo=10, routed)          0.462     2.037    MPG_WE/p_0_in[1]
    SLICE_X44Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.082 r  MPG_WE/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.837     2.919    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.276     4.195 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.195    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_WE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.452ns (51.851%)  route 1.348ns (48.149%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.551     1.434    MPG_WE/CLK
    SLICE_X37Y23         FDRE                                         r  MPG_WE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  MPG_WE/counter_reg[0]/Q
                         net (fo=10, routed)          0.207     1.782    INSTR_DECODE/reg/p_0_in[1]
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.827 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.347     2.174    INSTR_DECODE/reg/ssd/mux_out__31[1]
    SLICE_X45Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.219 r  INSTR_DECODE/reg/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.794     3.013    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.234 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.234    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            MPG_WE/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 1.454ns (40.934%)  route 2.098ns (59.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  we_IBUF_inst/O
                         net (fo=1, routed)           2.098     3.551    MPG_WE/we_IBUF
    SLICE_X36Y24         FDRE                                         r  MPG_WE/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.428     4.769    MPG_WE/CLK
    SLICE_X36Y24         FDRE                                         r  MPG_WE/q1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MPG_RST/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.476ns  (logic 1.452ns (41.787%)  route 2.023ns (58.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.023     3.476    MPG_RST/rst_IBUF
    SLICE_X36Y24         FDRE                                         r  MPG_RST/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         1.428     4.769    MPG_RST/CLK
    SLICE_X36Y24         FDRE                                         r  MPG_RST/q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MPG_RST/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.221ns (19.280%)  route 0.923ns (80.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.923     1.144    MPG_RST/rst_IBUF
    SLICE_X36Y24         FDRE                                         r  MPG_RST/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.816     1.943    MPG_RST/CLK
    SLICE_X36Y24         FDRE                                         r  MPG_RST/q1_reg/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            MPG_WE/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.222ns (18.435%)  route 0.982ns (81.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  we_IBUF_inst/O
                         net (fo=1, routed)           0.982     1.204    MPG_WE/we_IBUF
    SLICE_X36Y24         FDRE                                         r  MPG_WE/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=614, routed)         0.816     1.943    MPG_WE/CLK
    SLICE_X36Y24         FDRE                                         r  MPG_WE/q1_reg/C





