INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab1/lab1_1/project_1/project_1.srcs/sources_1/new/lab1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab1/lab1_1/project_1/project_1.srcs/sim_1/new/add_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sim
