verilog xil_defaultlib --include "../../../../kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl" --include "../../../../kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8c62/hdl" --include "../../../../kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0" \
"../../../bd/kyberBD/ip/kyberBD_processing_system7_0_0/sim/kyberBD_processing_system7_0_0.v" \
"../../../bd/kyberBD/ip/kyberBD_xbar_0/sim/kyberBD_xbar_0.v" \
"../../../bd/kyberBD/ip/kyberBD_auto_pc_5_1/sim/kyberBD_auto_pc_5.v" \
"../../../bd/kyberBD/ip/kyberBD_auto_pc_0/sim/kyberBD_auto_pc_0.v" \
"../../../bd/kyberBD/ip/kyberBD_auto_pc_1_1/sim/kyberBD_auto_pc_1.v" \
"../../../bd/kyberBD/ip/kyberBD_auto_pc_2_1/sim/kyberBD_auto_pc_2.v" \
"../../../bd/kyberBD/ip/kyberBD_auto_pc_3_1/sim/kyberBD_auto_pc_3.v" \
"../../../bd/kyberBD/ip/kyberBD_auto_pc_4_1/sim/kyberBD_auto_pc_4.v" \

verilog xil_defaultlib "glbl.v"

nosort
