#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c84350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c75f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1c85650 .functor NOT 1, L_0x1cbed10, C4<0>, C4<0>, C4<0>;
L_0x1cbe5b0 .functor XOR 1, L_0x1cbe9b0, L_0x1cbea70, C4<0>, C4<0>;
L_0x1cbec00 .functor XOR 1, L_0x1cbe5b0, L_0x1cbeb60, C4<0>, C4<0>;
v0x1cbbdf0_0 .net *"_ivl_10", 0 0, L_0x1cbeb60;  1 drivers
v0x1cbbef0_0 .net *"_ivl_12", 0 0, L_0x1cbec00;  1 drivers
v0x1cbbfd0_0 .net *"_ivl_2", 0 0, L_0x1cbe910;  1 drivers
v0x1cbc090_0 .net *"_ivl_4", 0 0, L_0x1cbe9b0;  1 drivers
v0x1cbc170_0 .net *"_ivl_6", 0 0, L_0x1cbea70;  1 drivers
v0x1cbc2a0_0 .net *"_ivl_8", 0 0, L_0x1cbe5b0;  1 drivers
v0x1cbc380_0 .net "a", 0 0, v0x1cba220_0;  1 drivers
v0x1cbc420_0 .net "b", 0 0, v0x1cba2c0_0;  1 drivers
v0x1cbc4c0_0 .net "c", 0 0, v0x1cba360_0;  1 drivers
v0x1cbc560_0 .var "clk", 0 0;
v0x1cbc600_0 .net "d", 0 0, v0x1cba4d0_0;  1 drivers
v0x1cbc6a0_0 .net "out_dut", 0 0, L_0x1cbe730;  1 drivers
v0x1cbc740_0 .net "out_ref", 0 0, L_0x1cbd710;  1 drivers
v0x1cbc7e0_0 .var/2u "stats1", 159 0;
v0x1cbc880_0 .var/2u "strobe", 0 0;
v0x1cbc920_0 .net "tb_match", 0 0, L_0x1cbed10;  1 drivers
v0x1cbc9e0_0 .net "tb_mismatch", 0 0, L_0x1c85650;  1 drivers
v0x1cbcbb0_0 .net "wavedrom_enable", 0 0, v0x1cba5c0_0;  1 drivers
v0x1cbcc50_0 .net "wavedrom_title", 511 0, v0x1cba660_0;  1 drivers
L_0x1cbe910 .concat [ 1 0 0 0], L_0x1cbd710;
L_0x1cbe9b0 .concat [ 1 0 0 0], L_0x1cbd710;
L_0x1cbea70 .concat [ 1 0 0 0], L_0x1cbe730;
L_0x1cbeb60 .concat [ 1 0 0 0], L_0x1cbd710;
L_0x1cbed10 .cmp/eeq 1, L_0x1cbe910, L_0x1cbec00;
S_0x1c8d820 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1c75f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c8e2c0 .functor NOT 1, v0x1cba360_0, C4<0>, C4<0>, C4<0>;
L_0x1c85f10 .functor NOT 1, v0x1cba2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbce60 .functor AND 1, L_0x1c8e2c0, L_0x1c85f10, C4<1>, C4<1>;
L_0x1cbcf00 .functor NOT 1, v0x1cba4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbd030 .functor NOT 1, v0x1cba220_0, C4<0>, C4<0>, C4<0>;
L_0x1cbd130 .functor AND 1, L_0x1cbcf00, L_0x1cbd030, C4<1>, C4<1>;
L_0x1cbd210 .functor OR 1, L_0x1cbce60, L_0x1cbd130, C4<0>, C4<0>;
L_0x1cbd2d0 .functor AND 1, v0x1cba220_0, v0x1cba360_0, C4<1>, C4<1>;
L_0x1cbd390 .functor AND 1, L_0x1cbd2d0, v0x1cba4d0_0, C4<1>, C4<1>;
L_0x1cbd450 .functor OR 1, L_0x1cbd210, L_0x1cbd390, C4<0>, C4<0>;
L_0x1cbd5c0 .functor AND 1, v0x1cba2c0_0, v0x1cba360_0, C4<1>, C4<1>;
L_0x1cbd630 .functor AND 1, L_0x1cbd5c0, v0x1cba4d0_0, C4<1>, C4<1>;
L_0x1cbd710 .functor OR 1, L_0x1cbd450, L_0x1cbd630, C4<0>, C4<0>;
v0x1c858c0_0 .net *"_ivl_0", 0 0, L_0x1c8e2c0;  1 drivers
v0x1c85960_0 .net *"_ivl_10", 0 0, L_0x1cbd130;  1 drivers
v0x1cb8a10_0 .net *"_ivl_12", 0 0, L_0x1cbd210;  1 drivers
v0x1cb8ad0_0 .net *"_ivl_14", 0 0, L_0x1cbd2d0;  1 drivers
v0x1cb8bb0_0 .net *"_ivl_16", 0 0, L_0x1cbd390;  1 drivers
v0x1cb8ce0_0 .net *"_ivl_18", 0 0, L_0x1cbd450;  1 drivers
v0x1cb8dc0_0 .net *"_ivl_2", 0 0, L_0x1c85f10;  1 drivers
v0x1cb8ea0_0 .net *"_ivl_20", 0 0, L_0x1cbd5c0;  1 drivers
v0x1cb8f80_0 .net *"_ivl_22", 0 0, L_0x1cbd630;  1 drivers
v0x1cb9060_0 .net *"_ivl_4", 0 0, L_0x1cbce60;  1 drivers
v0x1cb9140_0 .net *"_ivl_6", 0 0, L_0x1cbcf00;  1 drivers
v0x1cb9220_0 .net *"_ivl_8", 0 0, L_0x1cbd030;  1 drivers
v0x1cb9300_0 .net "a", 0 0, v0x1cba220_0;  alias, 1 drivers
v0x1cb93c0_0 .net "b", 0 0, v0x1cba2c0_0;  alias, 1 drivers
v0x1cb9480_0 .net "c", 0 0, v0x1cba360_0;  alias, 1 drivers
v0x1cb9540_0 .net "d", 0 0, v0x1cba4d0_0;  alias, 1 drivers
v0x1cb9600_0 .net "out", 0 0, L_0x1cbd710;  alias, 1 drivers
S_0x1cb9760 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1c75f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1cba220_0 .var "a", 0 0;
v0x1cba2c0_0 .var "b", 0 0;
v0x1cba360_0 .var "c", 0 0;
v0x1cba430_0 .net "clk", 0 0, v0x1cbc560_0;  1 drivers
v0x1cba4d0_0 .var "d", 0 0;
v0x1cba5c0_0 .var "wavedrom_enable", 0 0;
v0x1cba660_0 .var "wavedrom_title", 511 0;
S_0x1cb9a00 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1cb9760;
 .timescale -12 -12;
v0x1cb9c60_0 .var/2s "count", 31 0;
E_0x1c88700/0 .event negedge, v0x1cba430_0;
E_0x1c88700/1 .event posedge, v0x1cba430_0;
E_0x1c88700 .event/or E_0x1c88700/0, E_0x1c88700/1;
E_0x1c88950 .event negedge, v0x1cba430_0;
E_0x1c729f0 .event posedge, v0x1cba430_0;
S_0x1cb9d60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1cb9760;
 .timescale -12 -12;
v0x1cb9f60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cba040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1cb9760;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cba7c0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1c75f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1cbd870 .functor AND 1, v0x1cba220_0, v0x1cba2c0_0, C4<1>, C4<1>;
L_0x1cbd8e0 .functor NOT 1, L_0x1cbd870, C4<0>, C4<0>, C4<0>;
L_0x1cbd9c0 .functor AND 1, v0x1cba360_0, v0x1cba4d0_0, C4<1>, C4<1>;
L_0x1cbda30 .functor NOT 1, L_0x1cbd9c0, C4<0>, C4<0>, C4<0>;
L_0x1cbdb20 .functor AND 1, v0x1cba220_0, v0x1cba2c0_0, C4<1>, C4<1>;
L_0x1cbdb90 .functor AND 1, L_0x1cbdb20, v0x1cba360_0, C4<1>, C4<1>;
L_0x1cbdda0 .functor NOT 1, v0x1cba2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbdf20 .functor AND 1, v0x1cba220_0, L_0x1cbdda0, C4<1>, C4<1>;
L_0x1cbe140 .functor NOT 1, v0x1cba4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbe2c0 .functor AND 1, L_0x1cbdf20, L_0x1cbe140, C4<1>, C4<1>;
L_0x1cbe430 .functor NOT 1, L_0x1cbe2c0, C4<0>, C4<0>, C4<0>;
L_0x1cbe4a0 .functor OR 1, L_0x1cbd8e0, L_0x1cbda30, C4<0>, C4<0>;
L_0x1cbe620 .functor OR 1, L_0x1cbe4a0, L_0x1cbdb90, C4<0>, C4<0>;
L_0x1cbe730 .functor OR 1, L_0x1cbe620, L_0x1cbe430, C4<0>, C4<0>;
v0x1cbaab0_0 .net *"_ivl_0", 0 0, L_0x1cbd870;  1 drivers
v0x1cbab90_0 .net *"_ivl_12", 0 0, L_0x1cbdda0;  1 drivers
v0x1cbac70_0 .net *"_ivl_14", 0 0, L_0x1cbdf20;  1 drivers
v0x1cbad60_0 .net *"_ivl_16", 0 0, L_0x1cbe140;  1 drivers
v0x1cbae40_0 .net *"_ivl_18", 0 0, L_0x1cbe2c0;  1 drivers
v0x1cbaf70_0 .net *"_ivl_22", 0 0, L_0x1cbe4a0;  1 drivers
v0x1cbb050_0 .net *"_ivl_24", 0 0, L_0x1cbe620;  1 drivers
v0x1cbb130_0 .net *"_ivl_4", 0 0, L_0x1cbd9c0;  1 drivers
v0x1cbb210_0 .net *"_ivl_8", 0 0, L_0x1cbdb20;  1 drivers
v0x1cbb2f0_0 .net "a", 0 0, v0x1cba220_0;  alias, 1 drivers
v0x1cbb390_0 .net "b", 0 0, v0x1cba2c0_0;  alias, 1 drivers
v0x1cbb480_0 .net "c", 0 0, v0x1cba360_0;  alias, 1 drivers
v0x1cbb570_0 .net "d", 0 0, v0x1cba4d0_0;  alias, 1 drivers
v0x1cbb660_0 .net "out", 0 0, L_0x1cbe730;  alias, 1 drivers
v0x1cbb720_0 .net "w1", 0 0, L_0x1cbd8e0;  1 drivers
v0x1cbb7e0_0 .net "w2", 0 0, L_0x1cbda30;  1 drivers
v0x1cbb8a0_0 .net "w3", 0 0, L_0x1cbdb90;  1 drivers
v0x1cbba70_0 .net "w4", 0 0, L_0x1cbe430;  1 drivers
S_0x1cbbbd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1c75f20;
 .timescale -12 -12;
E_0x1c884a0 .event anyedge, v0x1cbc880_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cbc880_0;
    %nor/r;
    %assign/vec4 v0x1cbc880_0, 0;
    %wait E_0x1c884a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cb9760;
T_3 ;
    %fork t_1, S_0x1cb9a00;
    %jmp t_0;
    .scope S_0x1cb9a00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cb9c60_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cba4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cba360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cba2c0_0, 0;
    %assign/vec4 v0x1cba220_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c729f0;
    %load/vec4 v0x1cb9c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1cb9c60_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cba4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cba360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cba2c0_0, 0;
    %assign/vec4 v0x1cba220_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c88950;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cba040;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c88700;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1cba220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cba2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cba360_0, 0;
    %assign/vec4 v0x1cba4d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1cb9760;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1c75f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cbc560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cbc880_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c75f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cbc560_0;
    %inv;
    %store/vec4 v0x1cbc560_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c75f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cba430_0, v0x1cbc9e0_0, v0x1cbc380_0, v0x1cbc420_0, v0x1cbc4c0_0, v0x1cbc600_0, v0x1cbc740_0, v0x1cbc6a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c75f20;
T_7 ;
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c75f20;
T_8 ;
    %wait E_0x1c88700;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cbc7e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbc7e0_0, 4, 32;
    %load/vec4 v0x1cbc920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbc7e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cbc7e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbc7e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cbc740_0;
    %load/vec4 v0x1cbc740_0;
    %load/vec4 v0x1cbc6a0_0;
    %xor;
    %load/vec4 v0x1cbc740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbc7e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cbc7e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cbc7e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response3/top_module.sv";
