{
  "SPI": {
    "SPI1CON": [
      {
        "name": "SRXISEL",
        "mask": "0x00000003",
        "caption": "SPI Receive Buffer Full Interrupt Mode bits",
        "values": [
          {
            "caption": "Interrupt is generated when the buffer is full",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Interrupt is generated when the buffer is full by one-half or more",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Interrupt is generated when the buffer is not empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STXISEL",
        "mask": "0x0000000C",
        "caption": "SPI Transmit Buffer Empty Interrupt Mode bits",
        "values": [
          {
            "caption": "Interrupt is generated when the buffer is not full (has one or more empty elements)",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Interrupt is generated when the buffer is empty by one-half or more",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Interrupt is generated when the buffer is completely empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSDI",
        "mask": "0x00000010",
        "caption": "Disable SDI bit",
        "values": [
          {
            "caption": "SDI pin is not used by the SPI module (pin is controlled by PORT function)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SDI pin is controlled by the SPI module",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MSTEN",
        "mask": "0x00000020",
        "caption": "Master Mode Enable bit",
        "values": [
          {
            "caption": "Master mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "CKP",
        "mask": "0x00000040",
        "caption": "Clock Polarity Select bit",
        "values": [
          {
            "caption": "Idle state for clock is a high level; active state is a low level",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Idle state for clock is a low level; active state is a high level",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SSEN",
        "mask": "0x00000080",
        "caption": "Slave Select Enable bit",
        "values": [
          {
            "caption": "SSx pin used for Slave mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SSx pin not used for Slave mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "CKE",
        "mask": "0x00000100",
        "caption": "SPI Clock Edge Select bit",
        "values": [
          {
            "caption": "Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SMP",
        "mask": "0x00000200",
        "caption": "SPI Data Input Sample Phase bit (master mode only)",
        "values": [
          {
            "caption": "(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MODE32",
        "mask": "0x00000C00",
        "caption": "32/16-Bit Communication Select bits",
        "values": [
          {
            "caption": "(AUDEN = 1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit",
            "name": "SETTING1",
            "value": "0x3"
          },
          {
            "caption": "(AUDEN = 1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit",
            "name": "SETTING2",
            "value": "0x2"
          },
          {
            "caption": "(AUDEN = 1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)16-bit",
            "name": "SETTING3",
            "value": "0x1"
          },
          {
            "caption": "(AUDEN = 1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame / (AUDEN = 0)8-bit",
            "name": "SETTING4",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSDO",
        "mask": "0x00001000",
        "caption": "Disable SDOx pin bit",
        "values": [
          {
            "caption": "SDOx pin is not used by the module. Pin is controlled by associated PORT register",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SDOx pin is controlled by the module",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SIDL",
        "mask": "0x00002000",
        "caption": "Stop in Idle Mode bit",
        "values": [
          {
            "caption": "Discontinue operation when CPU enters in Idle mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Continue operation in Idle mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ON",
        "mask": "0x00008000",
        "caption": "SPI/I 2 S Module On bit",
        "values": [
          {
            "caption": "SPI/I2S module is enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SPI/I2S module is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ENHBUF",
        "mask": "0x00010000",
        "caption": "Enhanced Buffer Enable bit",
        "values": [
          {
            "caption": "Enhanced Buffer mode is enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Enhanced Buffer mode is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIFE",
        "mask": "0x00020000",
        "caption": "Frame Sync Pulse Edge Select bit",
        "values": [
          {
            "caption": "Frame synchronization pulse coincides with the first bit clock",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame synchronization pulse precedes the first bit clock",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MCLKSEL",
        "mask": "0x00800000",
        "caption": "Master Clock Enable bit",
        "values": [
          {
            "caption": "REFCLKO1 is used by the Baud Rate Generator",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "PBCLK2 is used by the Baud Rate Generator",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMCNT",
        "mask": "0x07000000",
        "caption": "Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode.",
        "values": [
          {
            "caption": "Reserved",
            "name": "",
            "value": "0x7"
          },
          {
            "caption": "Reserved",
            "name": "",
            "value": "0x6"
          },
          {
            "caption": "Generate a frame sync pulse on every 32 data characters",
            "name": "",
            "value": "0x5"
          },
          {
            "caption": "Generate a frame sync pulse on every 16 data characters",
            "name": "",
            "value": "0x4"
          },
          {
            "caption": "Generate a frame sync pulse on every 8 data characters",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Generate a frame sync pulse on every 4 data characters",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Generate a frame sync pulse on every 2 data characters",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Generate a frame sync pulse on every data character",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMSYPW",
        "mask": "0x08000000",
        "caption": "Frame Sync Pulse Width bit",
        "values": [
          {
            "caption": "Frame sync pulse is one character wide",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame sync pulse is one clock wide",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MSSEN",
        "mask": "0x10000000",
        "caption": "Master Mode Slave Select Enable bit",
        "values": [
          {
            "caption": "Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave select SPI support is disabled.",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMPOL",
        "mask": "0x20000000",
        "caption": "Frame Sync Polarity bit",
        "values": [
          {
            "caption": "Frame pulse is active-high",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame pulse is active-low",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMSYNC",
        "mask": "0x40000000",
        "caption": "Frame Sync Pulse Direction Control on SSx pin bit",
        "values": [
          {
            "caption": "Frame sync pulse input (Slave mode)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame sync pulse output (Master mode)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMEN",
        "mask": "0x80000000",
        "caption": "Framed SPI Support bit",
        "values": [
          {
            "caption": "Framed SPI support is enabled (SSx pin used as FSYNC input/output)",
            "name": "",
            "value": "0x1L"
          },
          {
            "caption": "Framed SPI support is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "SPI2CON": [
      {
        "name": "SRXISEL",
        "mask": "0x00000003",
        "caption": "SPI Receive Buffer Full Interrupt Mode bits",
        "values": [
          {
            "caption": "Interrupt is generated when the buffer is full",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Interrupt is generated when the buffer is full by one-half or more",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Interrupt is generated when the buffer is not empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STXISEL",
        "mask": "0x0000000C",
        "caption": "SPI Transmit Buffer Empty Interrupt Mode bits",
        "values": [
          {
            "caption": "Interrupt is generated when the buffer is not full (has one or more empty elements)",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Interrupt is generated when the buffer is empty by one-half or more",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Interrupt is generated when the buffer is completely empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSDI",
        "mask": "0x00000010",
        "caption": "Disable SDI bit",
        "values": [
          {
            "caption": "SDI pin is not used by the SPI module (pin is controlled by PORT function)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SDI pin is controlled by the SPI module",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MSTEN",
        "mask": "0x00000020",
        "caption": "Master Mode Enable bit",
        "values": [
          {
            "caption": "Master mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "CKP",
        "mask": "0x00000040",
        "caption": "Clock Polarity Select bit",
        "values": [
          {
            "caption": "Idle state for clock is a high level; active state is a low level",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Idle state for clock is a low level; active state is a high level",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SSEN",
        "mask": "0x00000080",
        "caption": "Slave Select Enable bit",
        "values": [
          {
            "caption": "SSx pin used for Slave mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SSx pin not used for Slave mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "CKE",
        "mask": "0x00000100",
        "caption": "SPI Clock Edge Select bit",
        "values": [
          {
            "caption": "Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SMP",
        "mask": "0x00000200",
        "caption": "SPI Data Input Sample Phase bit (master mode only)",
        "values": [
          {
            "caption": "(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MODE32",
        "mask": "0x00000C00",
        "caption": "32/16-Bit Communication Select bits",
        "values": [
          {
            "caption": "(AUDEN = 1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit",
            "name": "SETTING1",
            "value": "0x3"
          },
          {
            "caption": "(AUDEN = 1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit",
            "name": "SETTING2",
            "value": "0x2"
          },
          {
            "caption": "(AUDEN = 1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)16-bit",
            "name": "SETTING3",
            "value": "0x1"
          },
          {
            "caption": "(AUDEN = 1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame / (AUDEN = 0)8-bit",
            "name": "SETTING4",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSDO",
        "mask": "0x00001000",
        "caption": "Disable SDOx pin bit",
        "values": [
          {
            "caption": "SDOx pin is not used by the module. Pin is controlled by associated PORT register",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SDOx pin is controlled by the module",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SIDL",
        "mask": "0x00002000",
        "caption": "Stop in Idle Mode bit",
        "values": [
          {
            "caption": "Discontinue operation when CPU enters in Idle mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Continue operation in Idle mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ON",
        "mask": "0x00008000",
        "caption": "SPI/I 2 S Module On bit",
        "values": [
          {
            "caption": "SPI/I2S module is enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SPI/I2S module is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ENHBUF",
        "mask": "0x00010000",
        "caption": "Enhanced Buffer Enable bit",
        "values": [
          {
            "caption": "Enhanced Buffer mode is enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Enhanced Buffer mode is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIFE",
        "mask": "0x00020000",
        "caption": "Frame Sync Pulse Edge Select bit",
        "values": [
          {
            "caption": "Frame synchronization pulse coincides with the first bit clock",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame synchronization pulse precedes the first bit clock",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MCLKSEL",
        "mask": "0x00040000",
        "caption": "Master Clock Enable bit",
        "values": [
          {
            "caption": "REFCLKO1 is used by the Baud Rate Generator",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "PBCLK2 is used by the Baud Rate Generator",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMCNT",
        "mask": "0x07000000",
        "caption": "Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode.",
        "values": [
          {
            "caption": "Reserved",
            "name": "",
            "value": "0x7"
          },
          {
            "caption": "Reserved",
            "name": "",
            "value": "0x6"
          },
          {
            "caption": "Generate a frame sync pulse on every 32 data characters",
            "name": "",
            "value": "0x5"
          },
          {
            "caption": "Generate a frame sync pulse on every 16 data characters",
            "name": "",
            "value": "0x4"
          },
          {
            "caption": "Generate a frame sync pulse on every 8 data characters",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Generate a frame sync pulse on every 4 data characters",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Generate a frame sync pulse on every 2 data characters",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Generate a frame sync pulse on every data character",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMSYPW",
        "mask": "0x08000000",
        "caption": "Frame Sync Pulse Width bit",
        "values": [
          {
            "caption": "Frame sync pulse is one character wide",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame sync pulse is one clock wide",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MSSEN",
        "mask": "0x10000000",
        "caption": "Master Mode Slave Select Enable bit",
        "values": [
          {
            "caption": "Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave select SPI support is disabled.",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMPOL",
        "mask": "0x20000000",
        "caption": "Frame Sync Polarity bit",
        "values": [
          {
            "caption": "Frame pulse is active-high",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame pulse is active-low",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMSYNC",
        "mask": "0x40000000",
        "caption": "Frame Sync Pulse Direction Control on SSx pin bit",
        "values": [
          {
            "caption": "Frame sync pulse input (Slave mode)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame sync pulse output (Master mode)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMEN",
        "mask": "0x80000000",
        "caption": "Framed SPI Support bit",
        "values": [
          {
            "caption": "Framed SPI support is enabled (SSx pin used as FSYNC input/output)",
            "name": "",
            "value": "0x1L"
          },
          {
            "caption": "Framed SPI support is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "SPI3CON": [
      {
        "name": "SRXISEL",
        "mask": "0x00000003",
        "caption": "SPI Receive Buffer Full Interrupt Mode bits",
        "values": [
          {
            "caption": "Interrupt is generated when the buffer is full",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Interrupt is generated when the buffer is full by one-half or more",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Interrupt is generated when the buffer is not empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STXISEL",
        "mask": "0x0000000C",
        "caption": "SPI Transmit Buffer Empty Interrupt Mode bits",
        "values": [
          {
            "caption": "Interrupt is generated when the buffer is not full (has one or more empty elements)",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Interrupt is generated when the buffer is empty by one-half or more",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Interrupt is generated when the buffer is completely empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSDI",
        "mask": "0x00000010",
        "caption": "Disable SDI bit",
        "values": [
          {
            "caption": "SDI pin is not used by the SPI module (pin is controlled by PORT function)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SDI pin is controlled by the SPI module",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MSTEN",
        "mask": "0x00000020",
        "caption": "Master Mode Enable bit",
        "values": [
          {
            "caption": "Master mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "CKP",
        "mask": "0x00000040",
        "caption": "Clock Polarity Select bit",
        "values": [
          {
            "caption": "Idle state for clock is a high level; active state is a low level",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Idle state for clock is a low level; active state is a high level",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SSEN",
        "mask": "0x00000080",
        "caption": "Slave Select Enable bit",
        "values": [
          {
            "caption": "SSx pin used for Slave mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SSx pin not used for Slave mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "CKE",
        "mask": "0x00000100",
        "caption": "SPI Clock Edge Select bit",
        "values": [
          {
            "caption": "Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SMP",
        "mask": "0x00000200",
        "caption": "SPI Data Input Sample Phase bit (master mode only)",
        "values": [
          {
            "caption": "(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MODE32",
        "mask": "0x00000C00",
        "caption": "32/16-Bit Communication Select bits",
        "values": [
          {
            "caption": "(AUDEN = 1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit",
            "name": "SETTING1",
            "value": "0x3"
          },
          {
            "caption": "(AUDEN = 1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit",
            "name": "SETTING2",
            "value": "0x2"
          },
          {
            "caption": "(AUDEN = 1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)16-bit",
            "name": "SETTING3",
            "value": "0x1"
          },
          {
            "caption": "(AUDEN = 1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame / (AUDEN = 0)8-bit",
            "name": "SETTING4",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSDO",
        "mask": "0x00001000",
        "caption": "Disable SDOx pin bit",
        "values": [
          {
            "caption": "SDOx pin is not used by the module. Pin is controlled by associated PORT register",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SDOx pin is controlled by the module",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SIDL",
        "mask": "0x00002000",
        "caption": "Stop in Idle Mode bit",
        "values": [
          {
            "caption": "Discontinue operation when CPU enters in Idle mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Continue operation in Idle mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ON",
        "mask": "0x00008000",
        "caption": "SPI/I 2 S Module On bit",
        "values": [
          {
            "caption": "SPI/I2S module is enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SPI/I2S module is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ENHBUF",
        "mask": "0x00010000",
        "caption": "Enhanced Buffer Enable bit",
        "values": [
          {
            "caption": "Enhanced Buffer mode is enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Enhanced Buffer mode is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIFE",
        "mask": "0x00020000",
        "caption": "Frame Sync Pulse Edge Select bit",
        "values": [
          {
            "caption": "Frame synchronization pulse coincides with the first bit clock",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame synchronization pulse precedes the first bit clock",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MCLKSEL",
        "mask": "0x00040000",
        "caption": "Master Clock Enable bit",
        "values": [
          {
            "caption": "REFCLKO1 is used by the Baud Rate Generator",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "PBCLK2 is used by the Baud Rate Generator",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMCNT",
        "mask": "0x07000000",
        "caption": "Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode.",
        "values": [
          {
            "caption": "Reserved",
            "name": "",
            "value": "0x7"
          },
          {
            "caption": "Reserved",
            "name": "",
            "value": "0x6"
          },
          {
            "caption": "Generate a frame sync pulse on every 32 data characters",
            "name": "",
            "value": "0x5"
          },
          {
            "caption": "Generate a frame sync pulse on every 16 data characters",
            "name": "",
            "value": "0x4"
          },
          {
            "caption": "Generate a frame sync pulse on every 8 data characters",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Generate a frame sync pulse on every 4 data characters",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Generate a frame sync pulse on every 2 data characters",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Generate a frame sync pulse on every data character",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMSYPW",
        "mask": "0x08000000",
        "caption": "Frame Sync Pulse Width bit",
        "values": [
          {
            "caption": "Frame sync pulse is one character wide",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame sync pulse is one clock wide",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MSSEN",
        "mask": "0x10000000",
        "caption": "Master Mode Slave Select Enable bit",
        "values": [
          {
            "caption": "Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave select SPI support is disabled.",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMPOL",
        "mask": "0x20000000",
        "caption": "Frame Sync Polarity bit",
        "values": [
          {
            "caption": "Frame pulse is active-high",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame pulse is active-low",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMSYNC",
        "mask": "0x40000000",
        "caption": "Frame Sync Pulse Direction Control on SSx pin bit",
        "values": [
          {
            "caption": "Frame sync pulse input (Slave mode)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame sync pulse output (Master mode)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMEN",
        "mask": "0x80000000",
        "caption": "Framed SPI Support bit",
        "values": [
          {
            "caption": "Framed SPI support is enabled (SSx pin used as FSYNC input/output)",
            "name": "",
            "value": "0x1L"
          },
          {
            "caption": "Framed SPI support is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "SPI4CON": [
      {
        "name": "SRXISEL",
        "mask": "0x00000003",
        "caption": "SPI Receive Buffer Full Interrupt Mode bits",
        "values": [
          {
            "caption": "Interrupt is generated when the buffer is full",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Interrupt is generated when the buffer is full by one-half or more",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Interrupt is generated when the buffer is not empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STXISEL",
        "mask": "0x0000000C",
        "caption": "SPI Transmit Buffer Empty Interrupt Mode bits",
        "values": [
          {
            "caption": "Interrupt is generated when the buffer is not full (has one or more empty elements)",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Interrupt is generated when the buffer is empty by one-half or more",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Interrupt is generated when the buffer is completely empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSDI",
        "mask": "0x00000010",
        "caption": "Disable SDI bit",
        "values": [
          {
            "caption": "SDI pin is not used by the SPI module (pin is controlled by PORT function)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SDI pin is controlled by the SPI module",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MSTEN",
        "mask": "0x00000020",
        "caption": "Master Mode Enable bit",
        "values": [
          {
            "caption": "Master mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "CKP",
        "mask": "0x00000040",
        "caption": "Clock Polarity Select bit",
        "values": [
          {
            "caption": "Idle state for clock is a high level; active state is a low level",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Idle state for clock is a low level; active state is a high level",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SSEN",
        "mask": "0x00000080",
        "caption": "Slave Select Enable bit",
        "values": [
          {
            "caption": "SSx pin used for Slave mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SSx pin not used for Slave mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "CKE",
        "mask": "0x00000100",
        "caption": "SPI Clock Edge Select bit",
        "values": [
          {
            "caption": "Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SMP",
        "mask": "0x00000200",
        "caption": "SPI Data Input Sample Phase bit (master mode only)",
        "values": [
          {
            "caption": "(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MODE32",
        "mask": "0x00000C00",
        "caption": "32/16-Bit Communication Select bits",
        "values": [
          {
            "caption": "(AUDEN = 1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit",
            "name": "SETTING1",
            "value": "0x3"
          },
          {
            "caption": "(AUDEN = 1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit",
            "name": "SETTING2",
            "value": "0x2"
          },
          {
            "caption": "(AUDEN = 1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)16-bit",
            "name": "SETTING3",
            "value": "0x1"
          },
          {
            "caption": "(AUDEN = 1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame / (AUDEN = 0)8-bit",
            "name": "SETTING4",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSDO",
        "mask": "0x00001000",
        "caption": "Disable SDOx pin bit",
        "values": [
          {
            "caption": "SDOx pin is not used by the module. Pin is controlled by associated PORT register",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SDOx pin is controlled by the module",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SIDL",
        "mask": "0x00002000",
        "caption": "Stop in Idle Mode bit",
        "values": [
          {
            "caption": "Discontinue operation when CPU enters in Idle mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Continue operation in Idle mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ON",
        "mask": "0x00008000",
        "caption": "SPI/I 2 S Module On bit",
        "values": [
          {
            "caption": "SPI/I2S module is enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SPI/I2S module is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ENHBUF",
        "mask": "0x00010000",
        "caption": "Enhanced Buffer Enable bit",
        "values": [
          {
            "caption": "Enhanced Buffer mode is enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Enhanced Buffer mode is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIFE",
        "mask": "0x00020000",
        "caption": "Frame Sync Pulse Edge Select bit",
        "values": [
          {
            "caption": "Frame synchronization pulse coincides with the first bit clock",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame synchronization pulse precedes the first bit clock",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MCLKSEL",
        "mask": "0x00040000",
        "caption": "Master Clock Enable bit",
        "values": [
          {
            "caption": "REFCLKO1 is used by the Baud Rate Generator",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "PBCLK2 is used by the Baud Rate Generator",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMCNT",
        "mask": "0x07000000",
        "caption": "Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode.",
        "values": [
          {
            "caption": "Reserved",
            "name": "",
            "value": "0x7"
          },
          {
            "caption": "Reserved",
            "name": "",
            "value": "0x6"
          },
          {
            "caption": "Generate a frame sync pulse on every 32 data characters",
            "name": "",
            "value": "0x5"
          },
          {
            "caption": "Generate a frame sync pulse on every 16 data characters",
            "name": "",
            "value": "0x4"
          },
          {
            "caption": "Generate a frame sync pulse on every 8 data characters",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Generate a frame sync pulse on every 4 data characters",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Generate a frame sync pulse on every 2 data characters",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Generate a frame sync pulse on every data character",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMSYPW",
        "mask": "0x08000000",
        "caption": "Frame Sync Pulse Width bit",
        "values": [
          {
            "caption": "Frame sync pulse is one character wide",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame sync pulse is one clock wide",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "MSSEN",
        "mask": "0x10000000",
        "caption": "Master Mode Slave Select Enable bit",
        "values": [
          {
            "caption": "Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave select SPI support is disabled.",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMPOL",
        "mask": "0x20000000",
        "caption": "Frame Sync Polarity bit",
        "values": [
          {
            "caption": "Frame pulse is active-high",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame pulse is active-low",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMSYNC",
        "mask": "0x40000000",
        "caption": "Frame Sync Pulse Direction Control on SSx pin bit",
        "values": [
          {
            "caption": "Frame sync pulse input (Slave mode)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame sync pulse output (Master mode)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMEN",
        "mask": "0x80000000",
        "caption": "Framed SPI Support bit",
        "values": [
          {
            "caption": "Framed SPI support is enabled (SSx pin used as FSYNC input/output)",
            "name": "",
            "value": "0x1L"
          },
          {
            "caption": "Framed SPI support is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "SPI1STAT": [
      {
        "name": "SPIRBF",
        "mask": "0x00000001",
        "caption": "SPI Receive Buffer Full Status bit",
        "values": [
          {
            "caption": "Receive buffer",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive buffer",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITBF",
        "mask": "0x00000002",
        "caption": "SPI Transmit Buffer Full Status bit",
        "values": [
          {
            "caption": "Transmit not yet started",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer is not full",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITBE",
        "mask": "0x00000008",
        "caption": "SPI Transmit Buffer Empty Status bit",
        "values": [
          {
            "caption": "Transmit buffer",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIRBE",
        "mask": "0x00000020",
        "caption": "RX FIFO Empty bit (valid only when ENHBUF = 1)",
        "values": [
          {
            "caption": "RX FIFO is empty (CRPTR = SWPTR)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "RX FIFO is not empty (CRPTR ? SWPTR)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIROV",
        "mask": "0x00000040",
        "caption": "Receive Overflow Flag bit",
        "values": [
          {
            "caption": "A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No overflow has occurred",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SRMT",
        "mask": "0x00000080",
        "caption": "Shift Register Empty bit",
        "values": [
          {
            "caption": "When SPI module shift register is empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "When SPI module shift register is not empty",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITUR",
        "mask": "0x00000100",
        "caption": "Transmit Under Run bit",
        "values": [
          {
            "caption": "Transmit buffer has encountered an underrun condition",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer has no underrun condition",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIBUSY",
        "mask": "0x00000800",
        "caption": "SPI Activity Status bit",
        "values": [
          {
            "caption": "SPI peripheral is currently busy with some transactions",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SPI peripheral is currently idle",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMERR",
        "mask": "0x00001000",
        "caption": "SPI Frame Error status bit",
        "values": [
          {
            "caption": "Frame error detected",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No Frame error detected",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "TXBUFELM",
        "mask": "0x001F0000",
        "caption": null,
        "values": []
      },
      {
        "name": "RXBUFELM",
        "mask": "0x1F000000",
        "caption": null,
        "values": []
      }
    ],
    "SPI2STAT": [
      {
        "name": "SPIRBF",
        "mask": "0x00000001",
        "caption": "SPI Receive Buffer Full Status bit",
        "values": [
          {
            "caption": "Receive buffer",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive buffer",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITBF",
        "mask": "0x00000002",
        "caption": "SPI Transmit Buffer Full Status bit",
        "values": [
          {
            "caption": "Transmit not yet started",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer is not full",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITBE",
        "mask": "0x00000008",
        "caption": "SPI Transmit Buffer Empty Status bit",
        "values": [
          {
            "caption": "Transmit buffer",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIRBE",
        "mask": "0x00000020",
        "caption": "RX FIFO Empty bit (valid only when ENHBUF = 1)",
        "values": [
          {
            "caption": "RX FIFO is empty (CRPTR = SWPTR)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "RX FIFO is not empty (CRPTR ? SWPTR)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIROV",
        "mask": "0x00000040",
        "caption": "Receive Overflow Flag bit",
        "values": [
          {
            "caption": "A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No overflow has occurred",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SRMT",
        "mask": "0x00000080",
        "caption": "Shift Register Empty bit",
        "values": [
          {
            "caption": "When SPI module shift register is empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "When SPI module shift register is not empty",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITUR",
        "mask": "0x00000100",
        "caption": "Transmit Under Run bit",
        "values": [
          {
            "caption": "Transmit buffer has encountered an underrun condition",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer has no underrun condition",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIBUSY",
        "mask": "0x00000800",
        "caption": "SPI Activity Status bit",
        "values": [
          {
            "caption": "SPI peripheral is currently busy with some transactions",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SPI peripheral is currently idle",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMERR",
        "mask": "0x00001000",
        "caption": "SPI Frame Error status bit",
        "values": [
          {
            "caption": "Frame error detected",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No Frame error detected",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "TXBUFELM",
        "mask": "0x001F0000",
        "caption": null,
        "values": []
      },
      {
        "name": "RXBUFELM",
        "mask": "0x1F000000",
        "caption": null,
        "values": []
      }
    ],
    "SPI3STAT": [
      {
        "name": "SPIRBF",
        "mask": "0x00000001",
        "caption": "SPI Receive Buffer Full Status bit",
        "values": [
          {
            "caption": "Receive buffer",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive buffer",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITBF",
        "mask": "0x00000002",
        "caption": "SPI Transmit Buffer Full Status bit",
        "values": [
          {
            "caption": "Transmit not yet started",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer is not full",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITBE",
        "mask": "0x00000008",
        "caption": "SPI Transmit Buffer Empty Status bit",
        "values": [
          {
            "caption": "Transmit buffer",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIRBE",
        "mask": "0x00000020",
        "caption": "RX FIFO Empty bit (valid only when ENHBUF = 1)",
        "values": [
          {
            "caption": "RX FIFO is empty (CRPTR = SWPTR)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "RX FIFO is not empty (CRPTR ? SWPTR)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIROV",
        "mask": "0x00000040",
        "caption": "Receive Overflow Flag bit",
        "values": [
          {
            "caption": "A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No overflow has occurred",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SRMT",
        "mask": "0x00000080",
        "caption": "Shift Register Empty bit",
        "values": [
          {
            "caption": "When SPI module shift register is empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "When SPI module shift register is not empty",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITUR",
        "mask": "0x00000100",
        "caption": "Transmit Under Run bit",
        "values": [
          {
            "caption": "Transmit buffer has encountered an underrun condition",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer has no underrun condition",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIBUSY",
        "mask": "0x00000800",
        "caption": "SPI Activity Status bit",
        "values": [
          {
            "caption": "SPI peripheral is currently busy with some transactions",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SPI peripheral is currently idle",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMERR",
        "mask": "0x00001000",
        "caption": "SPI Frame Error status bit",
        "values": [
          {
            "caption": "Frame error detected",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No Frame error detected",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "TXBUFELM",
        "mask": "0x001F0000",
        "caption": null,
        "values": []
      },
      {
        "name": "RXBUFELM",
        "mask": "0x1F000000",
        "caption": null,
        "values": []
      }
    ],
    "SPI4STAT": [
      {
        "name": "SPIRBF",
        "mask": "0x00000001",
        "caption": "SPI Receive Buffer Full Status bit",
        "values": [
          {
            "caption": "Receive buffer",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive buffer",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITBF",
        "mask": "0x00000002",
        "caption": "SPI Transmit Buffer Full Status bit",
        "values": [
          {
            "caption": "Transmit not yet started",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer is not full",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITBE",
        "mask": "0x00000008",
        "caption": "SPI Transmit Buffer Empty Status bit",
        "values": [
          {
            "caption": "Transmit buffer",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIRBE",
        "mask": "0x00000020",
        "caption": "RX FIFO Empty bit (valid only when ENHBUF = 1)",
        "values": [
          {
            "caption": "RX FIFO is empty (CRPTR = SWPTR)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "RX FIFO is not empty (CRPTR ? SWPTR)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIROV",
        "mask": "0x00000040",
        "caption": "Receive Overflow Flag bit",
        "values": [
          {
            "caption": "A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No overflow has occurred",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SRMT",
        "mask": "0x00000080",
        "caption": "Shift Register Empty bit",
        "values": [
          {
            "caption": "When SPI module shift register is empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "When SPI module shift register is not empty",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITUR",
        "mask": "0x00000100",
        "caption": "Transmit Under Run bit",
        "values": [
          {
            "caption": "Transmit buffer has encountered an underrun condition",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit buffer has no underrun condition",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIBUSY",
        "mask": "0x00000800",
        "caption": "SPI Activity Status bit",
        "values": [
          {
            "caption": "SPI peripheral is currently busy with some transactions",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "SPI peripheral is currently idle",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMERR",
        "mask": "0x00001000",
        "caption": "SPI Frame Error status bit",
        "values": [
          {
            "caption": "Frame error detected",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No Frame error detected",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "TXBUFELM",
        "mask": "0x001F0000",
        "caption": null,
        "values": []
      },
      {
        "name": "RXBUFELM",
        "mask": "0x1F000000",
        "caption": null,
        "values": []
      }
    ],
    "SPI1BUF": [
      {
        "name": "SPI1BUF",
        "mask": "0xFFFFFFFF",
        "caption": null,
        "values": []
      }
    ],
    "SPI2BUF": [
      {
        "name": "SPI2BUF",
        "mask": "0xFFFFFFFF",
        "caption": null,
        "values": []
      }
    ],
    "SPI3BUF": [
      {
        "name": "SPI3BUF",
        "mask": "0xFFFFFFFF",
        "caption": null,
        "values": []
      }
    ],
    "SPI4BUF": [
      {
        "name": "SPI4BUF",
        "mask": "0xFFFFFFFF",
        "caption": null,
        "values": []
      }
    ],
    "SPI1BRG": [
      {
        "name": "SPI1BRG",
        "mask": "0x00001FFF",
        "caption": null,
        "values": []
      }
    ],
    "SPI2BRG": [
      {
        "name": "SPI2BRG",
        "mask": "0x000001FF",
        "caption": null,
        "values": []
      }
    ],
    "SPI3BRG": [
      {
        "name": "SPI3BRG",
        "mask": "0x000001FF",
        "caption": null,
        "values": []
      }
    ],
    "SPI4BRG": [
      {
        "name": "SPI4BRG",
        "mask": "0x000001FF",
        "caption": null,
        "values": []
      }
    ],
    "SPI1CON2": [
      {
        "name": "AUDMOD",
        "mask": "0x00000003",
        "caption": "Audio Protocol Mode bit",
        "values": [
          {
            "caption": "PCM/DSP mode",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Right Justified mode",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Left Justified mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2S mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AUDMONO",
        "mask": "0x00000008",
        "caption": "Transmit Audio Data Format bit",
        "values": [
          {
            "caption": "Audio data is mono (Each data word is transmitted on both left and right channels)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Audio data is stereo",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AUDEN",
        "mask": "0x00000080",
        "caption": "Enable Audio CODEC Support bit",
        "values": [
          {
            "caption": "Audio protocol enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Audio protocol disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IGNTUR",
        "mask": "0x00000100",
        "caption": "Ignore Transmit Underrun bit",
        "values": [
          {
            "caption": "A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "A TUR is a critical error which stop SPI operation",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IGNROV",
        "mask": "0x00000200",
        "caption": "Ignore Receive Overflow bit",
        "values": [
          {
            "caption": "A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "A ROV is a critical error which stop SPI operation",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITUREN",
        "mask": "0x00000400",
        "caption": "Enable Interrupt Events via SPITUR bit",
        "values": [
          {
            "caption": "Transmit Underrun Generates Error Events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit Underrun Does Not Generates Error Events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIROVEN",
        "mask": "0x00000800",
        "caption": "Enable Interrupt Events via SPIROV bit",
        "values": [
          {
            "caption": "Receive overflow generates error events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive overflow does not generate error events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMERREN",
        "mask": "0x00001000",
        "caption": "Enable Interrupt Events via FRMERR bit",
        "values": [
          {
            "caption": "Frame Error overflow generates error events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame Error does not generate error events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPISGNEXT",
        "mask": "0x00008000",
        "caption": "Sign Extend Read Data from the RX FIFO bit",
        "values": [
          {
            "caption": "Data from RX FIFO is sign extended",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Data from RX FIFO is not sign extened",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "SPI2CON2": [
      {
        "name": "AUDMOD",
        "mask": "0x00000003",
        "caption": "Audio Protocol Mode bit",
        "values": [
          {
            "caption": "PCM/DSP mode",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Right Justified mode",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Left Justified mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2S mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AUDMONO",
        "mask": "0x00000008",
        "caption": "Transmit Audio Data Format bit",
        "values": [
          {
            "caption": "Audio data is mono (Each data word is transmitted on both left and right channels)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Audio data is stereo",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AUDEN",
        "mask": "0x00000080",
        "caption": "Enable Audio CODEC Support bit",
        "values": [
          {
            "caption": "Audio protocol enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Audio protocol disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IGNTUR",
        "mask": "0x00000100",
        "caption": "Ignore Transmit Underrun bit",
        "values": [
          {
            "caption": "A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "A TUR is a critical error which stop SPI operation",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IGNROV",
        "mask": "0x00000200",
        "caption": "Ignore Receive Overflow bit",
        "values": [
          {
            "caption": "A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "A ROV is a critical error which stop SPI operation",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITUREN",
        "mask": "0x00000400",
        "caption": "Enable Interrupt Events via SPITUR bit",
        "values": [
          {
            "caption": "Transmit Underrun Generates Error Events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit Underrun Does Not Generates Error Events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIROVEN",
        "mask": "0x00000800",
        "caption": "Enable Interrupt Events via SPIROV bit",
        "values": [
          {
            "caption": "Receive overflow generates error events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive overflow does not generate error events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMERREN",
        "mask": "0x00001000",
        "caption": "Enable Interrupt Events via FRMERR bit",
        "values": [
          {
            "caption": "Frame Error overflow generates error events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame Error does not generate error events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPISGNEXT",
        "mask": "0x00008000",
        "caption": "Sign Extend Read Data from the RX FIFO bit",
        "values": [
          {
            "caption": "Data from RX FIFO is sign extended",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Data from RX FIFO is not sign extened",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "SPI3CON2": [
      {
        "name": "AUDMOD",
        "mask": "0x00000003",
        "caption": "Audio Protocol Mode bit",
        "values": [
          {
            "caption": "PCM/DSP mode",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Right Justified mode",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Left Justified mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2S mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AUDMONO",
        "mask": "0x00000008",
        "caption": "Transmit Audio Data Format bit",
        "values": [
          {
            "caption": "Audio data is mono (Each data word is transmitted on both left and right channels)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Audio data is stereo",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AUDEN",
        "mask": "0x00000080",
        "caption": "Enable Audio CODEC Support bit",
        "values": [
          {
            "caption": "Audio protocol enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Audio protocol disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IGNTUR",
        "mask": "0x00000100",
        "caption": "Ignore Transmit Underrun bit",
        "values": [
          {
            "caption": "A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "A TUR is a critical error which stop SPI operation",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IGNROV",
        "mask": "0x00000200",
        "caption": "Ignore Receive Overflow bit",
        "values": [
          {
            "caption": "A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "A ROV is a critical error which stop SPI operation",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITUREN",
        "mask": "0x00000400",
        "caption": "Enable Interrupt Events via SPITUR bit",
        "values": [
          {
            "caption": "Transmit Underrun Generates Error Events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit Underrun Does Not Generates Error Events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIROVEN",
        "mask": "0x00000800",
        "caption": "Enable Interrupt Events via SPIROV bit",
        "values": [
          {
            "caption": "Receive overflow generates error events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive overflow does not generate error events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMERREN",
        "mask": "0x00001000",
        "caption": "Enable Interrupt Events via FRMERR bit",
        "values": [
          {
            "caption": "Frame Error overflow generates error events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame Error does not generate error events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPISGNEXT",
        "mask": "0x00008000",
        "caption": "Sign Extend Read Data from the RX FIFO bit",
        "values": [
          {
            "caption": "Data from RX FIFO is sign extended",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Data from RX FIFO is not sign extened",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "SPI4CON2": [
      {
        "name": "AUDMOD",
        "mask": "0x00000003",
        "caption": "Audio Protocol Mode bit",
        "values": [
          {
            "caption": "PCM/DSP mode",
            "name": "",
            "value": "0x3"
          },
          {
            "caption": "Right Justified mode",
            "name": "",
            "value": "0x2"
          },
          {
            "caption": "Left Justified mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2S mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AUDMONO",
        "mask": "0x00000008",
        "caption": "Transmit Audio Data Format bit",
        "values": [
          {
            "caption": "Audio data is mono (Each data word is transmitted on both left and right channels)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Audio data is stereo",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AUDEN",
        "mask": "0x00000080",
        "caption": "Enable Audio CODEC Support bit",
        "values": [
          {
            "caption": "Audio protocol enabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Audio protocol disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IGNTUR",
        "mask": "0x00000100",
        "caption": "Ignore Transmit Underrun bit",
        "values": [
          {
            "caption": "A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "A TUR is a critical error which stop SPI operation",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IGNROV",
        "mask": "0x00000200",
        "caption": "Ignore Receive Overflow bit",
        "values": [
          {
            "caption": "A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "A ROV is a critical error which stop SPI operation",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPITUREN",
        "mask": "0x00000400",
        "caption": "Enable Interrupt Events via SPITUR bit",
        "values": [
          {
            "caption": "Transmit Underrun Generates Error Events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit Underrun Does Not Generates Error Events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPIROVEN",
        "mask": "0x00000800",
        "caption": "Enable Interrupt Events via SPIROV bit",
        "values": [
          {
            "caption": "Receive overflow generates error events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive overflow does not generate error events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "FRMERREN",
        "mask": "0x00001000",
        "caption": "Enable Interrupt Events via FRMERR bit",
        "values": [
          {
            "caption": "Frame Error overflow generates error events",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Frame Error does not generate error events",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SPISGNEXT",
        "mask": "0x00008000",
        "caption": "Sign Extend Read Data from the RX FIFO bit",
        "values": [
          {
            "caption": "Data from RX FIFO is sign extended",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Data from RX FIFO is not sign extened",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ]
  }
}