# TODO

## TDC Configuration via Microcontroller
Done.

## TDC Configuration via Registers

- [ ] Output Buffer
- [ ] Control Register
- [ ] Status Register
- [x] Interrupt Level
- [x] Interrupt Vector
- [ ] Geo Address Register
- [ ] MCST Base Address
- [ ] MCST Control
- [ ] Module Reset
- [ ] Software Clear
- [ ] Software Event Reset
- [ ] Software Trigger
- [ ] Event Counter
- [ ] Event Stored
- [ ] Almost Full Level
- [ ] BLT event number
- [x] Firmware revision
- [ ] Testreg
- [ ] Output prog control
- [x] Micro
- [x] Micro Handshake
- [ ] Select Flash
- [ ] Flash memory
- [ ] Sram Page
- [ ] Event FIFO
- [ ] Event FIFO Stored
- [ ] Event FIFO Status
- [ ] Dummy32
- [ ] Dummy16
- [ ] Configuration ROM
- [ ] Compensation Sram
- [x] ADER 32 (not used)
- [x] ADER 24 (not used)
- [x] Enable ADER (not used)
- [x] ADDR (not used)

## Reading Compensation SRAM
- [ ] Read compensation table from the module
- [ ] Draw a graph of compensation values for some channel 
