
BootLoader_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  080037ec  080037ec  000137ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b0c  08003b0c  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08003b0c  08003b0c  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b0c  08003b0c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b0c  08003b0c  00013b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b10  08003b10  00013b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003b14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  20000068  08003b7c  00020068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08003b7c  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008438  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ed9  00000000  00000000  0002850c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000898  00000000  00000000  0002a3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000675  00000000  00000000  0002ac80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017d56  00000000  00000000  0002b2f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bb90  00000000  00000000  0004304b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008324d  00000000  00000000  0004ebdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002554  00000000  00000000  000d1e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000d437c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080037d4 	.word	0x080037d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080037d4 	.word	0x080037d4

0800014c <BL_UART_Fetch_Host_Commend>:
	CBL_OTP_READ_CMD,
	CBL_CHANGE_ROP_Level_CMD
};

/*======================== Software Interface Definations  ====================*/
BL_Status BL_UART_Fetch_Host_Commend(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	/* To detect the status of function */
	BL_Status Status = BL_NACK;
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
	/* To dtect the status of uart in transmitting and receiving data */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000156:	2301      	movs	r3, #1
 8000158:	71bb      	strb	r3, [r7, #6]
	/* The data length that the host should be transmit at first */
	uint8_t Data_Length = 0;
 800015a:	2300      	movs	r3, #0
 800015c:	717b      	strb	r3, [r7, #5]

	/* To clear buffer of RX and prevent carbadge messages of buffer */
	memset(BL_HostBuffer, 0, BL_HOST_BUFFER_RX_LENGTH);
 800015e:	22c8      	movs	r2, #200	; 0xc8
 8000160:	2100      	movs	r1, #0
 8000162:	4848      	ldr	r0, [pc, #288]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 8000164:	f002 fea4 	bl	8002eb0 <memset>

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage("Bootloader started..\r\n");
 8000168:	4847      	ldr	r0, [pc, #284]	; (8000288 <BL_UART_Fetch_Host_Commend+0x13c>)
 800016a:	f000 fd1d 	bl	8000ba8 <BL_PrintMassage>
#endif

	/* Host commend format :
	   => Commend Length  (1 byte = Data_Length )
	  */
	HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, BL_HostBuffer, 1,
 800016e:	f04f 33ff 	mov.w	r3, #4294967295
 8000172:	2201      	movs	r2, #1
 8000174:	4943      	ldr	r1, [pc, #268]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 8000176:	4845      	ldr	r0, [pc, #276]	; (800028c <BL_UART_Fetch_Host_Commend+0x140>)
 8000178:	f002 fceb 	bl	8002b52 <HAL_UART_Receive>
 800017c:	4603      	mov	r3, r0
 800017e:	71bb      	strb	r3, [r7, #6]
			HAL_MAX_DELAY);

	if (HAL_Status != HAL_OK){
 8000180:	79bb      	ldrb	r3, [r7, #6]
 8000182:	2b00      	cmp	r3, #0
 8000184:	d002      	beq.n	800018c <BL_UART_Fetch_Host_Commend+0x40>
		Status = BL_NACK ;
 8000186:	2300      	movs	r3, #0
 8000188:	71fb      	strb	r3, [r7, #7]
 800018a:	e075      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
		 Where :
		 => Commend Code is the order that Host want to do in code
		 => Delails explain what you transmit
		 => CRC is safety algorthim on code
		 */
		Data_Length = BL_HostBuffer[0];
 800018c:	4b3d      	ldr	r3, [pc, #244]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 800018e:	781b      	ldrb	r3, [r3, #0]
 8000190:	717b      	strb	r3, [r7, #5]

		/* we determine the number of recieving bytes next from the first number transmit in first
		   time (using buffer Data_Length and store them in BL_HostBuffer) */
		HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, &BL_HostBuffer[1],
 8000192:	797b      	ldrb	r3, [r7, #5]
 8000194:	b29a      	uxth	r2, r3
 8000196:	f04f 33ff 	mov.w	r3, #4294967295
 800019a:	493d      	ldr	r1, [pc, #244]	; (8000290 <BL_UART_Fetch_Host_Commend+0x144>)
 800019c:	483b      	ldr	r0, [pc, #236]	; (800028c <BL_UART_Fetch_Host_Commend+0x140>)
 800019e:	f002 fcd8 	bl	8002b52 <HAL_UART_Receive>
 80001a2:	4603      	mov	r3, r0
 80001a4:	71bb      	strb	r3, [r7, #6]
				Data_Length, HAL_MAX_DELAY);

		if (HAL_Status != HAL_OK){
 80001a6:	79bb      	ldrb	r3, [r7, #6]
 80001a8:	2b00      	cmp	r3, #0
 80001aa:	d002      	beq.n	80001b2 <BL_UART_Fetch_Host_Commend+0x66>
			Status = BL_NACK ;
 80001ac:	2300      	movs	r3, #0
 80001ae:	71fb      	strb	r3, [r7, #7]
 80001b0:	e062      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
		}
		else {
			/* To jump on the target function from the previous commend */
			switch (BL_HostBuffer[1]) {
 80001b2:	4b34      	ldr	r3, [pc, #208]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 80001b4:	785b      	ldrb	r3, [r3, #1]
 80001b6:	3b10      	subs	r3, #16
 80001b8:	2b11      	cmp	r3, #17
 80001ba:	d857      	bhi.n	800026c <BL_UART_Fetch_Host_Commend+0x120>
 80001bc:	a201      	add	r2, pc, #4	; (adr r2, 80001c4 <BL_UART_Fetch_Host_Commend+0x78>)
 80001be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001c2:	bf00      	nop
 80001c4:	0800020d 	.word	0x0800020d
 80001c8:	08000219 	.word	0x08000219
 80001cc:	08000225 	.word	0x08000225
 80001d0:	08000231 	.word	0x08000231
 80001d4:	0800023d 	.word	0x0800023d
 80001d8:	08000249 	.word	0x08000249
 80001dc:	08000255 	.word	0x08000255
 80001e0:	0800026d 	.word	0x0800026d
 80001e4:	0800026d 	.word	0x0800026d
 80001e8:	0800026d 	.word	0x0800026d
 80001ec:	0800026d 	.word	0x0800026d
 80001f0:	0800026d 	.word	0x0800026d
 80001f4:	0800026d 	.word	0x0800026d
 80001f8:	0800026d 	.word	0x0800026d
 80001fc:	0800026d 	.word	0x0800026d
 8000200:	0800026d 	.word	0x0800026d
 8000204:	0800026d 	.word	0x0800026d
 8000208:	08000261 	.word	0x08000261
				case CBL_GET_VER_CMD :
					Bootloader_Get_Version(BL_HostBuffer);
 800020c:	481d      	ldr	r0, [pc, #116]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 800020e:	f000 f8b9 	bl	8000384 <Bootloader_Get_Version>
					Status = BL_OK ;
 8000212:	2301      	movs	r3, #1
 8000214:	71fb      	strb	r3, [r7, #7]
					break;
 8000216:	e02f      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
				case CBL_GET_HELP_CMD :
					Bootloader_Get_Help(BL_HostBuffer);
 8000218:	481a      	ldr	r0, [pc, #104]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 800021a:	f000 f8ff 	bl	800041c <Bootloader_Get_Help>
					Status = BL_OK ;
 800021e:	2301      	movs	r3, #1
 8000220:	71fb      	strb	r3, [r7, #7]
					break;
 8000222:	e029      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
				case CBL_GET_CID_CMD :
					Bootloader_Get_chip_Identification_Number(BL_HostBuffer);
 8000224:	4817      	ldr	r0, [pc, #92]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 8000226:	f000 f93b 	bl	80004a0 <Bootloader_Get_chip_Identification_Number>
					Status = BL_OK ;
 800022a:	2301      	movs	r3, #1
 800022c:	71fb      	strb	r3, [r7, #7]
					break;
 800022e:	e023      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
				case CBL_GET_RDP_STATUS_CMD :
					Bootloader_Read_Protection_Level(BL_HostBuffer);
 8000230:	4814      	ldr	r0, [pc, #80]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 8000232:	f000 f98f 	bl	8000554 <Bootloader_Read_Protection_Level>
					Status = BL_OK ;
 8000236:	2301      	movs	r3, #1
 8000238:	71fb      	strb	r3, [r7, #7]
					break;
 800023a:	e01d      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
				case CBL_GO_TO_ADDER_CMD :
					Bootloader_Jump_To_Address(BL_HostBuffer);
 800023c:	4811      	ldr	r0, [pc, #68]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 800023e:	f000 f9f7 	bl	8000630 <Bootloader_Jump_To_Address>
					Status = BL_OK ;
 8000242:	2301      	movs	r3, #1
 8000244:	71fb      	strb	r3, [r7, #7]
					break;
 8000246:	e017      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
				case CBL_FLASH_ERASE_CMD :
					Bootloader_Erase_Flash(BL_HostBuffer);
 8000248:	480e      	ldr	r0, [pc, #56]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 800024a:	f000 fae7 	bl	800081c <Bootloader_Erase_Flash>
					Status = BL_OK ;
 800024e:	2301      	movs	r3, #1
 8000250:	71fb      	strb	r3, [r7, #7]
					break;
 8000252:	e011      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
				case CBL_MEM_WRITE_CMD :
					Bootloader_Memory_Write(BL_HostBuffer);
 8000254:	480b      	ldr	r0, [pc, #44]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 8000256:	f000 fb91 	bl	800097c <Bootloader_Memory_Write>
					Status = BL_OK ;
 800025a:	2301      	movs	r3, #1
 800025c:	71fb      	strb	r3, [r7, #7]
					break;
 800025e:	e00b      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
				case CBL_CHANGE_ROP_Level_CMD :
					Bootloader_Change_Read_Protection_Level(BL_HostBuffer);
 8000260:	4808      	ldr	r0, [pc, #32]	; (8000284 <BL_UART_Fetch_Host_Commend+0x138>)
 8000262:	f000 fc3d 	bl	8000ae0 <Bootloader_Change_Read_Protection_Level>
					Status = BL_OK ;
 8000266:	2301      	movs	r3, #1
 8000268:	71fb      	strb	r3, [r7, #7]
					break;
 800026a:	e005      	b.n	8000278 <BL_UART_Fetch_Host_Commend+0x12c>
				default :
					BL_PrintMassage ("Invalid commend code recieved from host !! \r\n ");
 800026c:	4809      	ldr	r0, [pc, #36]	; (8000294 <BL_UART_Fetch_Host_Commend+0x148>)
 800026e:	f000 fc9b 	bl	8000ba8 <BL_PrintMassage>
					Status = BL_NACK ;
 8000272:	2300      	movs	r3, #0
 8000274:	71fb      	strb	r3, [r7, #7]
					break;
 8000276:	bf00      	nop
			}
		}
	}
	return Status;
 8000278:	79fb      	ldrb	r3, [r7, #7]
}
 800027a:	4618      	mov	r0, r3
 800027c:	3708      	adds	r7, #8
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	20000084 	.word	0x20000084
 8000288:	080037ec 	.word	0x080037ec
 800028c:	20000158 	.word	0x20000158
 8000290:	20000085 	.word	0x20000085
 8000294:	08003804 	.word	0x08003804

08000298 <Bootloader_CRC_Verify>:

static CRC_Status Bootloader_CRC_Verify(uint8_t *pData , uint8_t Data_Len, uint32_t Host_CRC){
 8000298:	b580      	push	{r7, lr}
 800029a:	b088      	sub	sp, #32
 800029c:	af00      	add	r7, sp, #0
 800029e:	60f8      	str	r0, [r7, #12]
 80002a0:	460b      	mov	r3, r1
 80002a2:	607a      	str	r2, [r7, #4]
 80002a4:	72fb      	strb	r3, [r7, #11]
	/* Detect CRC status */
	CRC_Status Status = CRC_NACK ;
 80002a6:	2300      	movs	r3, #0
 80002a8:	77fb      	strb	r3, [r7, #31]
	/* Buffering the calculations on host bytes that it transmitted */
	uint32_t MCU_CRC_Calculated = 0 ;
 80002aa:	2300      	movs	r3, #0
 80002ac:	61bb      	str	r3, [r7, #24]
	/* Used as counter on the number of bytes that host transmit without CRC bytes */
	uint8_t Data_Counter = 0 ;
 80002ae:	2300      	movs	r3, #0
 80002b0:	75fb      	strb	r3, [r7, #23]
	/* To avoid warning in sending address of uint8_t variable in address of
	   uint32_t variable in HAL_CRC_Accumulate */
	uint32_t Data_Buffer = 0 ;
 80002b2:	2300      	movs	r3, #0
 80002b4:	613b      	str	r3, [r7, #16]

	/* Calculate CRC32 */
	for (Data_Counter = 0 ; Data_Counter < Data_Len ; Data_Counter++){
 80002b6:	2300      	movs	r3, #0
 80002b8:	75fb      	strb	r3, [r7, #23]
 80002ba:	e00f      	b.n	80002dc <Bootloader_CRC_Verify+0x44>
		Data_Buffer = (uint32_t)pData[Data_Counter];
 80002bc:	7dfb      	ldrb	r3, [r7, #23]
 80002be:	68fa      	ldr	r2, [r7, #12]
 80002c0:	4413      	add	r3, r2
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	613b      	str	r3, [r7, #16]
		MCU_CRC_Calculated = HAL_CRC_Accumulate(CRC_ENGINE_OBJ, &Data_Buffer, 1);
 80002c6:	f107 0310 	add.w	r3, r7, #16
 80002ca:	2201      	movs	r2, #1
 80002cc:	4619      	mov	r1, r3
 80002ce:	4810      	ldr	r0, [pc, #64]	; (8000310 <Bootloader_CRC_Verify+0x78>)
 80002d0:	f000 ffd3 	bl	800127a <HAL_CRC_Accumulate>
 80002d4:	61b8      	str	r0, [r7, #24]
	for (Data_Counter = 0 ; Data_Counter < Data_Len ; Data_Counter++){
 80002d6:	7dfb      	ldrb	r3, [r7, #23]
 80002d8:	3301      	adds	r3, #1
 80002da:	75fb      	strb	r3, [r7, #23]
 80002dc:	7dfa      	ldrb	r2, [r7, #23]
 80002de:	7afb      	ldrb	r3, [r7, #11]
 80002e0:	429a      	cmp	r2, r3
 80002e2:	d3eb      	bcc.n	80002bc <Bootloader_CRC_Verify+0x24>
	}

	/* Reset the CRC Calculations unit */
	__HAL_CRC_DR_RESET(CRC_ENGINE_OBJ);
 80002e4:	4b0a      	ldr	r3, [pc, #40]	; (8000310 <Bootloader_CRC_Verify+0x78>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	689a      	ldr	r2, [r3, #8]
 80002ea:	4b09      	ldr	r3, [pc, #36]	; (8000310 <Bootloader_CRC_Verify+0x78>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	f042 0201 	orr.w	r2, r2, #1
 80002f2:	609a      	str	r2, [r3, #8]

	if (MCU_CRC_Calculated == Host_CRC ){
 80002f4:	69ba      	ldr	r2, [r7, #24]
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	429a      	cmp	r2, r3
 80002fa:	d102      	bne.n	8000302 <Bootloader_CRC_Verify+0x6a>
		Status = CRC_OK ;
 80002fc:	2301      	movs	r3, #1
 80002fe:	77fb      	strb	r3, [r7, #31]
 8000300:	e001      	b.n	8000306 <Bootloader_CRC_Verify+0x6e>
	}
	else {
		Status = CRC_NACK ;
 8000302:	2300      	movs	r3, #0
 8000304:	77fb      	strb	r3, [r7, #31]
	}
	return Status ;
 8000306:	7ffb      	ldrb	r3, [r7, #31]
}
 8000308:	4618      	mov	r0, r3
 800030a:	3720      	adds	r7, #32
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	2000014c 	.word	0x2000014c

08000314 <Bootloader_Send_ACK>:

/* Send Acknowledge message of bootloader then the number of the bytes that you will transmit
   next to host */
static void Bootloader_Send_ACK (uint8_t Reply_Length){
 8000314:	b580      	push	{r7, lr}
 8000316:	b084      	sub	sp, #16
 8000318:	af00      	add	r7, sp, #0
 800031a:	4603      	mov	r3, r0
 800031c:	71fb      	strb	r3, [r7, #7]
	uint8_t ACK_Value[2] = {0};
 800031e:	2300      	movs	r3, #0
 8000320:	81bb      	strh	r3, [r7, #12]
	ACK_Value[0] = CBL_SEND_ACK;
 8000322:	23ab      	movs	r3, #171	; 0xab
 8000324:	733b      	strb	r3, [r7, #12]
	ACK_Value[1] = Reply_Length;
 8000326:	79fb      	ldrb	r3, [r7, #7]
 8000328:	737b      	strb	r3, [r7, #13]
	Bootloader_Send_Data_To_Host(ACK_Value, 2);
 800032a:	f107 030c 	add.w	r3, r7, #12
 800032e:	2102      	movs	r1, #2
 8000330:	4618      	mov	r0, r3
 8000332:	f000 f813 	bl	800035c <Bootloader_Send_Data_To_Host>
}
 8000336:	bf00      	nop
 8000338:	3710      	adds	r7, #16
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}

0800033e <Bootloader_Send_NACK>:

/* Send Noacknowledge message */
static void Bootloader_Send_NACK(){
 800033e:	b580      	push	{r7, lr}
 8000340:	b082      	sub	sp, #8
 8000342:	af00      	add	r7, sp, #0
	uint8_t ACK_Value = CBL_SEND_NACK;
 8000344:	23cd      	movs	r3, #205	; 0xcd
 8000346:	71fb      	strb	r3, [r7, #7]
	Bootloader_Send_Data_To_Host(&ACK_Value, 1);
 8000348:	1dfb      	adds	r3, r7, #7
 800034a:	2101      	movs	r1, #1
 800034c:	4618      	mov	r0, r3
 800034e:	f000 f805 	bl	800035c <Bootloader_Send_Data_To_Host>
}
 8000352:	bf00      	nop
 8000354:	3708      	adds	r7, #8
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
	...

0800035c <Bootloader_Send_Data_To_Host>:

/* Function to communicate with host */
static void Bootloader_Send_Data_To_Host(uint8_t *Host_Buffer , uint32_t Data_Len){
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, Host_Buffer, Data_Len, HAL_MAX_DELAY);
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	b29a      	uxth	r2, r3
 800036a:	f04f 33ff 	mov.w	r3, #4294967295
 800036e:	6879      	ldr	r1, [r7, #4]
 8000370:	4803      	ldr	r0, [pc, #12]	; (8000380 <Bootloader_Send_Data_To_Host+0x24>)
 8000372:	f002 fb6b 	bl	8002a4c <HAL_UART_Transmit>
}
 8000376:	bf00      	nop
 8000378:	3708      	adds	r7, #8
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	20000158 	.word	0x20000158

08000384 <Bootloader_Get_Version>:

/* To get version of bootloader to check on the leatest version */
static void Bootloader_Get_Version (uint8_t *Host_Buffer){
 8000384:	b580      	push	{r7, lr}
 8000386:	b086      	sub	sp, #24
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
	/* Buffering the version and vendor id's in BL_Version */
	uint8_t BL_Version[4] = { CBL_VENDOR_ID, CBL_SW_MAJOR_VERSION,
 800038c:	4b1e      	ldr	r3, [pc, #120]	; (8000408 <Bootloader_Get_Version+0x84>)
 800038e:	60fb      	str	r3, [r7, #12]
			CBL_SW_MINOR_VERSION, CBL_SW_PATCH_VERSION };
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 8000390:	2300      	movs	r3, #0
 8000392:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 8000394:	2300      	movs	r3, #0
 8000396:	613b      	str	r3, [r7, #16]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Read bootloader version \r\n ");
 8000398:	481c      	ldr	r0, [pc, #112]	; (800040c <Bootloader_Get_Version+0x88>)
 800039a:	f000 fc05 	bl	8000ba8 <BL_PrintMassage>
#endif
	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	781b      	ldrb	r3, [r3, #0]
 80003a2:	b29b      	uxth	r3, r3
 80003a4:	3301      	adds	r3, #1
 80003a6:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 80003a8:	8afb      	ldrh	r3, [r7, #22]
 80003aa:	3b04      	subs	r3, #4
 80003ac:	687a      	ldr	r2, [r7, #4]
 80003ae:	4413      	add	r3, r2
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 80003b4:	8afb      	ldrh	r3, [r7, #22]
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	3b04      	subs	r3, #4
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	693a      	ldr	r2, [r7, #16]
 80003be:	4619      	mov	r1, r3
 80003c0:	6878      	ldr	r0, [r7, #4]
 80003c2:	f7ff ff69 	bl	8000298 <Bootloader_CRC_Verify>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b01      	cmp	r3, #1
 80003ca:	d114      	bne.n	80003f6 <Bootloader_Get_Version+0x72>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
 80003cc:	4810      	ldr	r0, [pc, #64]	; (8000410 <Bootloader_Get_Version+0x8c>)
 80003ce:	f000 fbeb 	bl	8000ba8 <BL_PrintMassage>
#endif
		/* Sending Acknowledge message and number of bytes which will be sent */
		Bootloader_Send_ACK(4);
 80003d2:	2004      	movs	r0, #4
 80003d4:	f7ff ff9e 	bl	8000314 <Bootloader_Send_ACK>
		/* Sending the version and vendor id's to meet the target from commend */
		Bootloader_Send_Data_To_Host(BL_Version,4);
 80003d8:	f107 030c 	add.w	r3, r7, #12
 80003dc:	2104      	movs	r1, #4
 80003de:	4618      	mov	r0, r3
 80003e0:	f7ff ffbc 	bl	800035c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("Bootloader Ver. %d.%d.%d\r\n",BL_Version[1],BL_Version[2],BL_Version[3]);
 80003e4:	7b7b      	ldrb	r3, [r7, #13]
 80003e6:	4619      	mov	r1, r3
 80003e8:	7bbb      	ldrb	r3, [r7, #14]
 80003ea:	461a      	mov	r2, r3
 80003ec:	7bfb      	ldrb	r3, [r7, #15]
 80003ee:	4809      	ldr	r0, [pc, #36]	; (8000414 <Bootloader_Get_Version+0x90>)
 80003f0:	f000 fbda 	bl	8000ba8 <BL_PrintMassage>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 80003f4:	e004      	b.n	8000400 <Bootloader_Get_Version+0x7c>
		BL_PrintMassage("CRC is failed\r\n");
 80003f6:	4808      	ldr	r0, [pc, #32]	; (8000418 <Bootloader_Get_Version+0x94>)
 80003f8:	f000 fbd6 	bl	8000ba8 <BL_PrintMassage>
		Bootloader_Send_NACK();
 80003fc:	f7ff ff9f 	bl	800033e <Bootloader_Send_NACK>
}
 8000400:	bf00      	nop
 8000402:	3718      	adds	r7, #24
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	00010164 	.word	0x00010164
 800040c:	08003834 	.word	0x08003834
 8000410:	08003850 	.word	0x08003850
 8000414:	08003860 	.word	0x08003860
 8000418:	0800387c 	.word	0x0800387c

0800041c <Bootloader_Get_Help>:

static void Bootloader_Get_Help (uint8_t *Host_Buffer){
 800041c:	b580      	push	{r7, lr}
 800041e:	b084      	sub	sp, #16
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0 ;  /* used to define the beginning of CRC address in buffer */
 8000424:	2300      	movs	r3, #0
 8000426:	81fb      	strh	r3, [r7, #14]
	uint32_t Host_CRC32 = 0 ;           /* Used to get CRC data */
 8000428:	2300      	movs	r3, #0
 800042a:	60bb      	str	r3, [r7, #8]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("What are the commends supported by the bootloader --> All supported commends code \r\n ");
 800042c:	4818      	ldr	r0, [pc, #96]	; (8000490 <Bootloader_Get_Help+0x74>)
 800042e:	f000 fbbb 	bl	8000ba8 <BL_PrintMassage>
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	781b      	ldrb	r3, [r3, #0]
 8000436:	b29b      	uxth	r3, r3
 8000438:	3301      	adds	r3, #1
 800043a:	81fb      	strh	r3, [r7, #14]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 800043c:	89fb      	ldrh	r3, [r7, #14]
 800043e:	3b04      	subs	r3, #4
 8000440:	687a      	ldr	r2, [r7, #4]
 8000442:	4413      	add	r3, r2
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	60bb      	str	r3, [r7, #8]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 8000448:	89fb      	ldrh	r3, [r7, #14]
 800044a:	b2db      	uxtb	r3, r3
 800044c:	3b04      	subs	r3, #4
 800044e:	b2db      	uxtb	r3, r3
 8000450:	68ba      	ldr	r2, [r7, #8]
 8000452:	4619      	mov	r1, r3
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f7ff ff1f 	bl	8000298 <Bootloader_CRC_Verify>
 800045a:	4603      	mov	r3, r0
 800045c:	2b01      	cmp	r3, #1
 800045e:	d10d      	bne.n	800047c <Bootloader_Get_Help+0x60>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
 8000460:	480c      	ldr	r0, [pc, #48]	; (8000494 <Bootloader_Get_Help+0x78>)
 8000462:	f000 fba1 	bl	8000ba8 <BL_PrintMassage>
#endif
		/* Sending Acknowledge message and number of bytes which will be sent */
		Bootloader_Send_ACK(12);
 8000466:	200c      	movs	r0, #12
 8000468:	f7ff ff54 	bl	8000314 <Bootloader_Send_ACK>
		/* Sending the list of commends to meet the target from commend */
		Bootloader_Send_Data_To_Host(Bootloader_Supported_CMDs,12);
 800046c:	210c      	movs	r1, #12
 800046e:	480a      	ldr	r0, [pc, #40]	; (8000498 <Bootloader_Get_Help+0x7c>)
 8000470:	f7ff ff74 	bl	800035c <Bootloader_Send_Data_To_Host>

		Bootloader_Jump_To_User_App(Host_Buffer); /////////////////////////////////////
 8000474:	6878      	ldr	r0, [r7, #4]
 8000476:	f000 f939 	bl	80006ec <Bootloader_Jump_To_User_App>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 800047a:	e004      	b.n	8000486 <Bootloader_Get_Help+0x6a>
		BL_PrintMassage("CRC is failed\r\n");
 800047c:	4807      	ldr	r0, [pc, #28]	; (800049c <Bootloader_Get_Help+0x80>)
 800047e:	f000 fb93 	bl	8000ba8 <BL_PrintMassage>
		Bootloader_Send_NACK();
 8000482:	f7ff ff5c 	bl	800033e <Bootloader_Send_NACK>
}
 8000486:	bf00      	nop
 8000488:	3710      	adds	r7, #16
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	0800388c 	.word	0x0800388c
 8000494:	08003850 	.word	0x08003850
 8000498:	20000000 	.word	0x20000000
 800049c:	0800387c 	.word	0x0800387c

080004a0 <Bootloader_Get_chip_Identification_Number>:

static void Bootloader_Get_chip_Identification_Number (uint8_t *Host_Buffer){
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b086      	sub	sp, #24
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 80004a8:	2300      	movs	r3, #0
 80004aa:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 80004ac:	2300      	movs	r3, #0
 80004ae:	613b      	str	r3, [r7, #16]
	/* Identify the id of used MCU */
	uint16_t MCU_IdentificationNumber = 0 ;
 80004b0:	2300      	movs	r3, #0
 80004b2:	81fb      	strh	r3, [r7, #14]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Read MCU chip identification number \r\n ");
 80004b4:	481b      	ldr	r0, [pc, #108]	; (8000524 <Bootloader_Get_chip_Identification_Number+0x84>)
 80004b6:	f000 fb77 	bl	8000ba8 <BL_PrintMassage>
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	b29b      	uxth	r3, r3
 80004c0:	3301      	adds	r3, #1
 80004c2:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 80004c4:	8afb      	ldrh	r3, [r7, #22]
 80004c6:	3b04      	subs	r3, #4
 80004c8:	687a      	ldr	r2, [r7, #4]
 80004ca:	4413      	add	r3, r2
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 80004d0:	8afb      	ldrh	r3, [r7, #22]
 80004d2:	b2db      	uxtb	r3, r3
 80004d4:	3b04      	subs	r3, #4
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	693a      	ldr	r2, [r7, #16]
 80004da:	4619      	mov	r1, r3
 80004dc:	6878      	ldr	r0, [r7, #4]
 80004de:	f7ff fedb 	bl	8000298 <Bootloader_CRC_Verify>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d113      	bne.n	8000510 <Bootloader_Get_chip_Identification_Number+0x70>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
 80004e8:	480f      	ldr	r0, [pc, #60]	; (8000528 <Bootloader_Get_chip_Identification_Number+0x88>)
 80004ea:	f000 fb5d 	bl	8000ba8 <BL_PrintMassage>
#endif
		/* Get MCU chip identification number */
		MCU_IdentificationNumber = (uint16_t)((DBGMCU->IDCODE)&0x00000FFF);
 80004ee:	4b0f      	ldr	r3, [pc, #60]	; (800052c <Bootloader_Get_chip_Identification_Number+0x8c>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	b29b      	uxth	r3, r3
 80004f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80004f8:	b29b      	uxth	r3, r3
 80004fa:	81fb      	strh	r3, [r7, #14]

		/* Report MCU chip identification number */
		Bootloader_Send_ACK(2);
 80004fc:	2002      	movs	r0, #2
 80004fe:	f7ff ff09 	bl	8000314 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t *)(&MCU_IdentificationNumber),2);
 8000502:	f107 030e 	add.w	r3, r7, #14
 8000506:	2102      	movs	r1, #2
 8000508:	4618      	mov	r0, r3
 800050a:	f7ff ff27 	bl	800035c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 800050e:	e004      	b.n	800051a <Bootloader_Get_chip_Identification_Number+0x7a>
		BL_PrintMassage("CRC is failed\r\n");
 8000510:	4807      	ldr	r0, [pc, #28]	; (8000530 <Bootloader_Get_chip_Identification_Number+0x90>)
 8000512:	f000 fb49 	bl	8000ba8 <BL_PrintMassage>
		Bootloader_Send_NACK();
 8000516:	f7ff ff12 	bl	800033e <Bootloader_Send_NACK>
}
 800051a:	bf00      	nop
 800051c:	3718      	adds	r7, #24
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	080038e4 	.word	0x080038e4
 8000528:	08003850 	.word	0x08003850
 800052c:	e0042000 	.word	0xe0042000
 8000530:	0800387c 	.word	0x0800387c

08000534 <CBL_STM32F103_GET_RDP_Level>:

static void CBL_STM32F103_GET_RDP_Level (uint8_t *RDP_Level){
 8000534:	b580      	push	{r7, lr}
 8000536:	b08a      	sub	sp, #40	; 0x28
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	/* paramter input for function that get level of memory */
	FLASH_OBProgramInitTypeDef FLASH_OBProgram ;
	/* Get level of memory */
	HAL_FLASHEx_OBGetConfig(&FLASH_OBProgram);
 800053c:	f107 030c 	add.w	r3, r7, #12
 8000540:	4618      	mov	r0, r3
 8000542:	f001 f979 	bl	8001838 <HAL_FLASHEx_OBGetConfig>
	/* Assign protection level in parameter [in\out] */
	*RDP_Level = (uint8_t)FLASH_OBProgram.RDPLevel ;
 8000546:	7f3a      	ldrb	r2, [r7, #28]
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	701a      	strb	r2, [r3, #0]
}
 800054c:	bf00      	nop
 800054e:	3728      	adds	r7, #40	; 0x28
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}

08000554 <Bootloader_Read_Protection_Level>:

static void Bootloader_Read_Protection_Level (uint8_t *Host_Buffer){
 8000554:	b580      	push	{r7, lr}
 8000556:	b086      	sub	sp, #24
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 800055c:	2300      	movs	r3, #0
 800055e:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 8000560:	2300      	movs	r3, #0
 8000562:	613b      	str	r3, [r7, #16]
	/* Level of protection */
	uint8_t RDP_Level = 0 ;
 8000564:	2300      	movs	r3, #0
 8000566:	73fb      	strb	r3, [r7, #15]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Read the flash protection out level \r\n ");
 8000568:	481a      	ldr	r0, [pc, #104]	; (80005d4 <Bootloader_Read_Protection_Level+0x80>)
 800056a:	f000 fb1d 	bl	8000ba8 <BL_PrintMassage>
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	b29b      	uxth	r3, r3
 8000574:	3301      	adds	r3, #1
 8000576:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 8000578:	8afb      	ldrh	r3, [r7, #22]
 800057a:	3b04      	subs	r3, #4
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	4413      	add	r3, r2
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 8000584:	8afb      	ldrh	r3, [r7, #22]
 8000586:	b2db      	uxtb	r3, r3
 8000588:	3b04      	subs	r3, #4
 800058a:	b2db      	uxtb	r3, r3
 800058c:	693a      	ldr	r2, [r7, #16]
 800058e:	4619      	mov	r1, r3
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f7ff fe81 	bl	8000298 <Bootloader_CRC_Verify>
 8000596:	4603      	mov	r3, r0
 8000598:	2b01      	cmp	r3, #1
 800059a:	d111      	bne.n	80005c0 <Bootloader_Read_Protection_Level+0x6c>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
 800059c:	480e      	ldr	r0, [pc, #56]	; (80005d8 <Bootloader_Read_Protection_Level+0x84>)
 800059e:	f000 fb03 	bl	8000ba8 <BL_PrintMassage>
#endif
		/* Report acknowledge message*/
		Bootloader_Send_ACK(1);
 80005a2:	2001      	movs	r0, #1
 80005a4:	f7ff feb6 	bl	8000314 <Bootloader_Send_ACK>
		/* Read protection level */
		CBL_STM32F103_GET_RDP_Level(&RDP_Level);
 80005a8:	f107 030f 	add.w	r3, r7, #15
 80005ac:	4618      	mov	r0, r3
 80005ae:	f7ff ffc1 	bl	8000534 <CBL_STM32F103_GET_RDP_Level>
		/* Report level */
		Bootloader_Send_Data_To_Host((uint8_t *)(&RDP_Level),1);
 80005b2:	f107 030f 	add.w	r3, r7, #15
 80005b6:	2101      	movs	r1, #1
 80005b8:	4618      	mov	r0, r3
 80005ba:	f7ff fecf 	bl	800035c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 80005be:	e004      	b.n	80005ca <Bootloader_Read_Protection_Level+0x76>
		BL_PrintMassage("CRC is failed\r\n");
 80005c0:	4806      	ldr	r0, [pc, #24]	; (80005dc <Bootloader_Read_Protection_Level+0x88>)
 80005c2:	f000 faf1 	bl	8000ba8 <BL_PrintMassage>
		Bootloader_Send_NACK();
 80005c6:	f7ff feba 	bl	800033e <Bootloader_Send_NACK>
}
 80005ca:	bf00      	nop
 80005cc:	3718      	adds	r7, #24
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	0800390c 	.word	0x0800390c
 80005d8:	08003850 	.word	0x08003850
 80005dc:	0800387c 	.word	0x0800387c

080005e0 <Host_Jump_Address_Verfication>:

static uint8_t Host_Jump_Address_Verfication (uint32_t Jump_Address){
 80005e0:	b480      	push	{r7}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	/* TO check on state of given address is in region or not */
	uint8_t Address_Verification_State = ADDRESS_IS_INVALID ;
 80005e8:	2300      	movs	r3, #0
 80005ea:	73fb      	strb	r3, [r7, #15]
	if (Jump_Address>= SRAM_BASE && Jump_Address <=STM32F103_SRAM_END){
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80005f2:	d306      	bcc.n	8000602 <Host_Jump_Address_Verfication+0x22>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a0c      	ldr	r2, [pc, #48]	; (8000628 <Host_Jump_Address_Verfication+0x48>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d802      	bhi.n	8000602 <Host_Jump_Address_Verfication+0x22>
		Address_Verification_State = ADDRESS_IS_VALID ;
 80005fc:	2301      	movs	r3, #1
 80005fe:	73fb      	strb	r3, [r7, #15]
 8000600:	e00c      	b.n	800061c <Host_Jump_Address_Verfication+0x3c>
	}
	else if(Jump_Address>= FLASH_BASE && Jump_Address <=STM32F103_FLASH_END){
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000608:	d306      	bcc.n	8000618 <Host_Jump_Address_Verfication+0x38>
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	4a07      	ldr	r2, [pc, #28]	; (800062c <Host_Jump_Address_Verfication+0x4c>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d802      	bhi.n	8000618 <Host_Jump_Address_Verfication+0x38>
		Address_Verification_State = ADDRESS_IS_VALID ;
 8000612:	2301      	movs	r3, #1
 8000614:	73fb      	strb	r3, [r7, #15]
 8000616:	e001      	b.n	800061c <Host_Jump_Address_Verfication+0x3c>
	}
	else {
		Address_Verification_State = ADDRESS_IS_INVALID ;
 8000618:	2300      	movs	r3, #0
 800061a:	73fb      	strb	r3, [r7, #15]
	}
	return Address_Verification_State ;
 800061c:	7bfb      	ldrb	r3, [r7, #15]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3714      	adds	r7, #20
 8000622:	46bd      	mov	sp, r7
 8000624:	bc80      	pop	{r7}
 8000626:	4770      	bx	lr
 8000628:	20005000 	.word	0x20005000
 800062c:	08020000 	.word	0x08020000

08000630 <Bootloader_Jump_To_Address>:

static void Bootloader_Jump_To_Address (uint8_t *Host_Buffer){
 8000630:	b580      	push	{r7, lr}
 8000632:	b088      	sub	sp, #32
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 8000638:	2300      	movs	r3, #0
 800063a:	83fb      	strh	r3, [r7, #30]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 800063c:	2300      	movs	r3, #0
 800063e:	61bb      	str	r3, [r7, #24]
	/* Buffering address */
	uint32_t Host_Jump_Address = 0 ;
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]
	/* TO check on state of given address is in region or not */
	uint8_t Address_Verification_State = ADDRESS_IS_INVALID ;
 8000644:	2300      	movs	r3, #0
 8000646:	73fb      	strb	r3, [r7, #15]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("CBL_GO_TO_ADDER_CMD \r\n ");
 8000648:	4823      	ldr	r0, [pc, #140]	; (80006d8 <Bootloader_Jump_To_Address+0xa8>)
 800064a:	f000 faad 	bl	8000ba8 <BL_PrintMassage>
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	b29b      	uxth	r3, r3
 8000654:	3301      	adds	r3, #1
 8000656:	83fb      	strh	r3, [r7, #30]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 8000658:	8bfb      	ldrh	r3, [r7, #30]
 800065a:	3b04      	subs	r3, #4
 800065c:	687a      	ldr	r2, [r7, #4]
 800065e:	4413      	add	r3, r2
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	61bb      	str	r3, [r7, #24]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 8000664:	8bfb      	ldrh	r3, [r7, #30]
 8000666:	b2db      	uxtb	r3, r3
 8000668:	3b04      	subs	r3, #4
 800066a:	b2db      	uxtb	r3, r3
 800066c:	69ba      	ldr	r2, [r7, #24]
 800066e:	4619      	mov	r1, r3
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f7ff fe11 	bl	8000298 <Bootloader_CRC_Verify>
 8000676:	4603      	mov	r3, r0
 8000678:	2b01      	cmp	r3, #1
 800067a:	d124      	bne.n	80006c6 <Bootloader_Jump_To_Address+0x96>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
 800067c:	4817      	ldr	r0, [pc, #92]	; (80006dc <Bootloader_Jump_To_Address+0xac>)
 800067e:	f000 fa93 	bl	8000ba8 <BL_PrintMassage>
#endif
		/* Report MCU chip identification number */
		Bootloader_Send_ACK(1);
 8000682:	2001      	movs	r0, #1
 8000684:	f7ff fe46 	bl	8000314 <Bootloader_Send_ACK>

		/* To get the content of this address */
		Host_Jump_Address = *((uint32_t *) &(Host_Buffer[2])) ;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800068e:	617b      	str	r3, [r7, #20]

		/* To verify that the address in the region of memory */
		Address_Verification_State = Host_Jump_Address_Verfication(Host_Jump_Address);
 8000690:	6978      	ldr	r0, [r7, #20]
 8000692:	f7ff ffa5 	bl	80005e0 <Host_Jump_Address_Verfication>
 8000696:	4603      	mov	r3, r0
 8000698:	73fb      	strb	r3, [r7, #15]

		if (Address_Verification_State == ADDRESS_IS_VALID ){
 800069a:	7bfb      	ldrb	r3, [r7, #15]
 800069c:	2b01      	cmp	r3, #1
 800069e:	d10b      	bne.n	80006b8 <Bootloader_Jump_To_Address+0x88>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("Address verification sucessed\r\n");
 80006a0:	480f      	ldr	r0, [pc, #60]	; (80006e0 <Bootloader_Jump_To_Address+0xb0>)
 80006a2:	f000 fa81 	bl	8000ba8 <BL_PrintMassage>
#endif
			/* - Prepare the address to jump
			   - Increment 1 to be in thumb instruction */
			Jump_Ptr Jump_Address = (Jump_Ptr) (Host_Jump_Address + 1) ;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	3301      	adds	r3, #1
 80006aa:	613b      	str	r3, [r7, #16]
			Jump_Address();
 80006ac:	693b      	ldr	r3, [r7, #16]
 80006ae:	4798      	blx	r3
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("Jumped to : 0x%X \r\n",Jump_Address);
 80006b0:	6939      	ldr	r1, [r7, #16]
 80006b2:	480c      	ldr	r0, [pc, #48]	; (80006e4 <Bootloader_Jump_To_Address+0xb4>)
 80006b4:	f000 fa78 	bl	8000ba8 <BL_PrintMassage>
#endif
		}
		/* Report the verification state */
		Bootloader_Send_Data_To_Host((uint8_t *)(&Address_Verification_State),1);
 80006b8:	f107 030f 	add.w	r3, r7, #15
 80006bc:	2101      	movs	r1, #1
 80006be:	4618      	mov	r0, r3
 80006c0:	f7ff fe4c 	bl	800035c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 80006c4:	e004      	b.n	80006d0 <Bootloader_Jump_To_Address+0xa0>
		BL_PrintMassage("CRC is failed\r\n");
 80006c6:	4808      	ldr	r0, [pc, #32]	; (80006e8 <Bootloader_Jump_To_Address+0xb8>)
 80006c8:	f000 fa6e 	bl	8000ba8 <BL_PrintMassage>
		Bootloader_Send_NACK();
 80006cc:	f7ff fe37 	bl	800033e <Bootloader_Send_NACK>
}
 80006d0:	bf00      	nop
 80006d2:	3720      	adds	r7, #32
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	08003934 	.word	0x08003934
 80006dc:	08003850 	.word	0x08003850
 80006e0:	0800394c 	.word	0x0800394c
 80006e4:	0800396c 	.word	0x0800396c
 80006e8:	0800387c 	.word	0x0800387c

080006ec <Bootloader_Jump_To_User_App>:

static void Bootloader_Jump_To_User_App (uint8_t *Host_Buffer){
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	/* Value of the main stack pointer of our main application */
	uint32_t MSP_Value = *((volatile uint32_t *)FLASH_SECTOR2_BASE_ADDRESS) ;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <Bootloader_Jump_To_User_App+0x34>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	617b      	str	r3, [r7, #20]
	/* Reset Handler defination function of our main application */
	uint32_t MainAppAddr = *((volatile uint32_t *)FLASH_SECTOR2_BASE_ADDRESS+4) ;
 80006fa:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <Bootloader_Jump_To_User_App+0x38>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	613b      	str	r3, [r7, #16]

	/* Declare pointer to function contain the beginning address of application */
	pFunc ResetHandler_Address = (pFunc)MainAppAddr;
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	f383 8808 	msr	MSP, r3
}
 800070e:	bf00      	nop
	/* Reset main stack pointer */
	__set_MSP(MSP_Value);

	/* Deinitionalization of modules that used in bootloader and work
	   the configurations of new application */
	HAL_RCC_DeInit(); /* Resets the RCC clock configuration to the default reset state. */
 8000710:	f001 fca2 	bl	8002058 <HAL_RCC_DeInit>

	/* Jump to Apllication Reset Handler */
	ResetHandler_Address();
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	4798      	blx	r3
}
 8000718:	bf00      	nop
 800071a:	3718      	adds	r7, #24
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	08008000 	.word	0x08008000
 8000724:	08008010 	.word	0x08008010

08000728 <Perform_Flash_Erase>:

static uint8_t Perform_Flash_Erase (uint8_t Page_Number, uint8_t Number_Of_Pages){
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	460a      	mov	r2, r1
 8000732:	71fb      	strb	r3, [r7, #7]
 8000734:	4613      	mov	r3, r2
 8000736:	71bb      	strb	r3, [r7, #6]
	/* To check that the sectors in not overflow the size of flash */
	uint8_t Page_validity_Status  = PAGE_INVALID_NUMBER ;
 8000738:	2300      	movs	r3, #0
 800073a:	77fb      	strb	r3, [r7, #31]
	/* Status of erasing flash */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR ;
 800073c:	2301      	movs	r3, #1
 800073e:	77bb      	strb	r3, [r7, #30]
	/* Error sector status */
	uint32_t PageError = 0 ;
 8000740:	2300      	movs	r3, #0
 8000742:	61bb      	str	r3, [r7, #24]
	/* Define struct to configure parameters[in] */
	FLASH_EraseInitTypeDef pEraseInit ;
	/* Define the used bank in flash memory */
	pEraseInit.Banks = FLASH_BANK_1 ;
 8000744:	2301      	movs	r3, #1
 8000746:	60fb      	str	r3, [r7, #12]

	/* trying to erase bootloader --> PAGE_INVALID_NUMBER */
	if (Page_Number <= CBL_PAGE_END){
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	2b0e      	cmp	r3, #14
 800074c:	d805      	bhi.n	800075a <Perform_Flash_Erase+0x32>
		Page_validity_Status = PAGE_INVALID_NUMBER ;
 800074e:	2300      	movs	r3, #0
 8000750:	77fb      	strb	r3, [r7, #31]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("It will erase in bootloader code \r\n ");
 8000752:	482d      	ldr	r0, [pc, #180]	; (8000808 <Perform_Flash_Erase+0xe0>)
 8000754:	f000 fa28 	bl	8000ba8 <BL_PrintMassage>
 8000758:	e051      	b.n	80007fe <Perform_Flash_Erase+0xd6>
#endif
	}
	/* another pages is agreed but check that is acess the number of pages in flash */
	else if (((Page_Number + Number_Of_Pages) > CBL_FLASH_MAX_PAGES_NUMBER)
 800075a:	79fa      	ldrb	r2, [r7, #7]
 800075c:	79bb      	ldrb	r3, [r7, #6]
 800075e:	4413      	add	r3, r2
 8000760:	2b80      	cmp	r3, #128	; 0x80
 8000762:	dd08      	ble.n	8000776 <Perform_Flash_Erase+0x4e>
			&& CBL_FLASH_MASS_ERASE != Page_Number) {
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	2bff      	cmp	r3, #255	; 0xff
 8000768:	d005      	beq.n	8000776 <Perform_Flash_Erase+0x4e>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("It is over the flash size\r\n ");
 800076a:	4828      	ldr	r0, [pc, #160]	; (800080c <Perform_Flash_Erase+0xe4>)
 800076c:	f000 fa1c 	bl	8000ba8 <BL_PrintMassage>
#endif
	Page_validity_Status = PAGE_INVALID_NUMBER ;
 8000770:	2300      	movs	r3, #0
 8000772:	77fb      	strb	r3, [r7, #31]
 8000774:	e043      	b.n	80007fe <Perform_Flash_Erase+0xd6>
	}
	/* erase all memory or specific page */
	else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("It is in range \r\n ");
 8000776:	4826      	ldr	r0, [pc, #152]	; (8000810 <Perform_Flash_Erase+0xe8>)
 8000778:	f000 fa16 	bl	8000ba8 <BL_PrintMassage>
#endif
		Page_validity_Status = PAGE_VALID_NUMBER ;
 800077c:	2301      	movs	r3, #1
 800077e:	77fb      	strb	r3, [r7, #31]
		/* Check if he want to erase all memory flash */
		if ( CBL_FLASH_MASS_ERASE == Page_Number  ){
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	2bff      	cmp	r3, #255	; 0xff
 8000784:	d105      	bne.n	8000792 <Perform_Flash_Erase+0x6a>
			pEraseInit.TypeErase = FLASH_TYPEERASE_MASSERASE ;
 8000786:	2302      	movs	r3, #2
 8000788:	60bb      	str	r3, [r7, #8]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Mase erase \r\n ");
 800078a:	4822      	ldr	r0, [pc, #136]	; (8000814 <Perform_Flash_Erase+0xec>)
 800078c:	f000 fa0c 	bl	8000ba8 <BL_PrintMassage>
 8000790:	e00b      	b.n	80007aa <Perform_Flash_Erase+0x82>
#endif
		}
		/* erase specific page */
		else {
			pEraseInit.TypeErase   = FLASH_TYPEERASE_PAGES ;
 8000792:	2300      	movs	r3, #0
 8000794:	60bb      	str	r3, [r7, #8]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Page erase \r\n ");
 8000796:	4820      	ldr	r0, [pc, #128]	; (8000818 <Perform_Flash_Erase+0xf0>)
 8000798:	f000 fa06 	bl	8000ba8 <BL_PrintMassage>
#endif
			pEraseInit.PageAddress = ((uint32_t) Page_Number
 800079c:	79fb      	ldrb	r3, [r7, #7]
					* (STM32F103_FLASH_PAGE_SIZE) + FLASH_BASE);
 800079e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80007a2:	029b      	lsls	r3, r3, #10
			pEraseInit.PageAddress = ((uint32_t) Page_Number
 80007a4:	613b      	str	r3, [r7, #16]
			pEraseInit.NbPages     = Number_Of_Pages ;
 80007a6:	79bb      	ldrb	r3, [r7, #6]
 80007a8:	617b      	str	r3, [r7, #20]
		}
		/* To unlock flash memory */
		HAL_Status = HAL_FLASH_Unlock();
 80007aa:	f000 fe01 	bl	80013b0 <HAL_FLASH_Unlock>
 80007ae:	4603      	mov	r3, r0
 80007b0:	77bb      	strb	r3, [r7, #30]
		/* if it's opened correctly */
		if (HAL_Status == HAL_OK){
 80007b2:	7fbb      	ldrb	r3, [r7, #30]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d113      	bne.n	80007e0 <Perform_Flash_Erase+0xb8>
			/* Perform a mass erase or erase the specified FLASH memory sectors */
			HAL_Status = HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 80007b8:	f107 0218 	add.w	r2, r7, #24
 80007bc:	f107 0308 	add.w	r3, r7, #8
 80007c0:	4611      	mov	r1, r2
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 ff0e 	bl	80015e4 <HAL_FLASHEx_Erase>
 80007c8:	4603      	mov	r3, r0
 80007ca:	77bb      	strb	r3, [r7, #30]
			/* To check that the flash memory is erased sucessfully */
			if (HAL_SUCESSFUL_ERASE == PageError){
 80007cc:	69bb      	ldr	r3, [r7, #24]
 80007ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007d2:	d102      	bne.n	80007da <Perform_Flash_Erase+0xb2>
				Page_validity_Status = SUCESSFUL_ERASE ;
 80007d4:	2303      	movs	r3, #3
 80007d6:	77fb      	strb	r3, [r7, #31]
 80007d8:	e004      	b.n	80007e4 <Perform_Flash_Erase+0xbc>
			}
			/* didn't erase*/
			else {
				Page_validity_Status = UNSUCESSFUL_ERASE ;
 80007da:	2302      	movs	r3, #2
 80007dc:	77fb      	strb	r3, [r7, #31]
 80007de:	e001      	b.n	80007e4 <Perform_Flash_Erase+0xbc>
			}
		}
		/* Not opened */
		else {
			Page_validity_Status = UNSUCESSFUL_ERASE ;
 80007e0:	2302      	movs	r3, #2
 80007e2:	77fb      	strb	r3, [r7, #31]
		}
		/* if it erased correctly and opened correctly */
		if (Page_validity_Status == SUCESSFUL_ERASE && HAL_Status == HAL_OK ){
 80007e4:	7ffb      	ldrb	r3, [r7, #31]
 80007e6:	2b03      	cmp	r3, #3
 80007e8:	d107      	bne.n	80007fa <Perform_Flash_Erase+0xd2>
 80007ea:	7fbb      	ldrb	r3, [r7, #30]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d104      	bne.n	80007fa <Perform_Flash_Erase+0xd2>
			/* To lock flash memory */
			HAL_Status = HAL_FLASH_Lock();
 80007f0:	f000 fe04 	bl	80013fc <HAL_FLASH_Lock>
 80007f4:	4603      	mov	r3, r0
 80007f6:	77bb      	strb	r3, [r7, #30]
 80007f8:	e001      	b.n	80007fe <Perform_Flash_Erase+0xd6>
		}
		/* not erased or opened */
		else {
			Page_validity_Status  = PAGE_INVALID_NUMBER ;
 80007fa:	2300      	movs	r3, #0
 80007fc:	77fb      	strb	r3, [r7, #31]
		}
	}

	return Page_validity_Status ;
 80007fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8000800:	4618      	mov	r0, r3
 8000802:	3720      	adds	r7, #32
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	08003980 	.word	0x08003980
 800080c:	080039a8 	.word	0x080039a8
 8000810:	080039c8 	.word	0x080039c8
 8000814:	080039dc 	.word	0x080039dc
 8000818:	080039ec 	.word	0x080039ec

0800081c <Bootloader_Erase_Flash>:

static void Bootloader_Erase_Flash (uint8_t *Host_Buffer){
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 8000824:	2300      	movs	r3, #0
 8000826:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 8000828:	2300      	movs	r3, #0
 800082a:	613b      	str	r3, [r7, #16]
	/* To check on Erase state */
	uint8_t Erase_Status = UNSUCESSFUL_ERASE ;
 800082c:	2302      	movs	r3, #2
 800082e:	73fb      	strb	r3, [r7, #15]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Mase erase or sector erase of the user flash \r\n ");
 8000830:	4822      	ldr	r0, [pc, #136]	; (80008bc <Bootloader_Erase_Flash+0xa0>)
 8000832:	f000 f9b9 	bl	8000ba8 <BL_PrintMassage>
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	b29b      	uxth	r3, r3
 800083c:	3301      	adds	r3, #1
 800083e:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 8000840:	8afb      	ldrh	r3, [r7, #22]
 8000842:	3b04      	subs	r3, #4
 8000844:	687a      	ldr	r2, [r7, #4]
 8000846:	4413      	add	r3, r2
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 800084c:	8afb      	ldrh	r3, [r7, #22]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	3b04      	subs	r3, #4
 8000852:	b2db      	uxtb	r3, r3
 8000854:	693a      	ldr	r2, [r7, #16]
 8000856:	4619      	mov	r1, r3
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f7ff fd1d 	bl	8000298 <Bootloader_CRC_Verify>
 800085e:	4603      	mov	r3, r0
 8000860:	2b01      	cmp	r3, #1
 8000862:	d122      	bne.n	80008aa <Bootloader_Erase_Flash+0x8e>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
 8000864:	4816      	ldr	r0, [pc, #88]	; (80008c0 <Bootloader_Erase_Flash+0xa4>)
 8000866:	f000 f99f 	bl	8000ba8 <BL_PrintMassage>
#endif
		/* Send acknowledge to host */
		Bootloader_Send_ACK(1);
 800086a:	2001      	movs	r0, #1
 800086c:	f7ff fd52 	bl	8000314 <Bootloader_Send_ACK>
		/* Perform Mass erase or sector erase of the yser flash */
		Erase_Status = Perform_Flash_Erase (Host_Buffer[2],Host_Buffer[3]);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3302      	adds	r3, #2
 8000874:	781a      	ldrb	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	3303      	adds	r3, #3
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	4619      	mov	r1, r3
 800087e:	4610      	mov	r0, r2
 8000880:	f7ff ff52 	bl	8000728 <Perform_Flash_Erase>
 8000884:	4603      	mov	r3, r0
 8000886:	73fb      	strb	r3, [r7, #15]
		if ( SUCESSFUL_ERASE == Erase_Status){
 8000888:	7bfb      	ldrb	r3, [r7, #15]
 800088a:	2b03      	cmp	r3, #3
 800088c:	d103      	bne.n	8000896 <Bootloader_Erase_Flash+0x7a>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("Sucessful erased\r\n");
 800088e:	480d      	ldr	r0, [pc, #52]	; (80008c4 <Bootloader_Erase_Flash+0xa8>)
 8000890:	f000 f98a 	bl	8000ba8 <BL_PrintMassage>
 8000894:	e002      	b.n	800089c <Bootloader_Erase_Flash+0x80>
#endif
		}
		else {
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("Unsucessful erased\r\n");
 8000896:	480c      	ldr	r0, [pc, #48]	; (80008c8 <Bootloader_Erase_Flash+0xac>)
 8000898:	f000 f986 	bl	8000ba8 <BL_PrintMassage>
#endif
		}
		/* Report the erase state */
		Bootloader_Send_Data_To_Host((uint8_t *)(&Erase_Status),1);
 800089c:	f107 030f 	add.w	r3, r7, #15
 80008a0:	2101      	movs	r1, #1
 80008a2:	4618      	mov	r0, r3
 80008a4:	f7ff fd5a 	bl	800035c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 80008a8:	e004      	b.n	80008b4 <Bootloader_Erase_Flash+0x98>
		BL_PrintMassage("CRC is failed\r\n");
 80008aa:	4808      	ldr	r0, [pc, #32]	; (80008cc <Bootloader_Erase_Flash+0xb0>)
 80008ac:	f000 f97c 	bl	8000ba8 <BL_PrintMassage>
		Bootloader_Send_NACK();
 80008b0:	f7ff fd45 	bl	800033e <Bootloader_Send_NACK>
}
 80008b4:	bf00      	nop
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	080039fc 	.word	0x080039fc
 80008c0:	08003850 	.word	0x08003850
 80008c4:	08003a30 	.word	0x08003a30
 80008c8:	08003a44 	.word	0x08003a44
 80008cc:	0800387c 	.word	0x0800387c

080008d0 <Flash_Memory_Write_Payload>:

static uint8_t Flash_Memory_Write_Payload(uint8_t *Host_PayLoad,
		uint32_t Payload_Start_Address, uint16_t Payload_Len) {
 80008d0:	b5b0      	push	{r4, r5, r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	4613      	mov	r3, r2
 80008dc:	80fb      	strh	r3, [r7, #6]
	/* The status in dealing HAL functions */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 80008de:	2301      	movs	r3, #1
 80008e0:	75fb      	strb	r3, [r7, #23]
	/* Status writing in flash memory */
	uint8_t Status = FLASH_PAYLOAD_WRITING_FAILED;
 80008e2:	2300      	movs	r3, #0
 80008e4:	75bb      	strb	r3, [r7, #22]
	/* The number of words in data appliction sections */
	uint16_t PayLoad_Counter = 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	82bb      	strh	r3, [r7, #20]
	/* Writing steps */
	/* Open flash memory */
	HAL_Status = HAL_FLASH_Unlock();
 80008ea:	f000 fd61 	bl	80013b0 <HAL_FLASH_Unlock>
 80008ee:	4603      	mov	r3, r0
 80008f0:	75fb      	strb	r3, [r7, #23]
	/* If it opened */
	if (HAL_Status == HAL_OK) {
 80008f2:	7dfb      	ldrb	r3, [r7, #23]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d124      	bne.n	8000942 <Flash_Memory_Write_Payload+0x72>
		/* Transfer the data sections word by word */
		for (PayLoad_Counter = 0; PayLoad_Counter < Payload_Len;
 80008f8:	2300      	movs	r3, #0
 80008fa:	82bb      	strh	r3, [r7, #20]
 80008fc:	e01c      	b.n	8000938 <Flash_Memory_Write_Payload+0x68>
				PayLoad_Counter += 4) {
			HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80008fe:	8aba      	ldrh	r2, [r7, #20]
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	18d1      	adds	r1, r2, r3
					Payload_Start_Address + PayLoad_Counter,
					Host_PayLoad[PayLoad_Counter]);
 8000904:	8abb      	ldrh	r3, [r7, #20]
 8000906:	68fa      	ldr	r2, [r7, #12]
 8000908:	4413      	add	r3, r2
 800090a:	781b      	ldrb	r3, [r3, #0]
			HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800090c:	b2db      	uxtb	r3, r3
 800090e:	2200      	movs	r2, #0
 8000910:	461c      	mov	r4, r3
 8000912:	4615      	mov	r5, r2
 8000914:	4622      	mov	r2, r4
 8000916:	462b      	mov	r3, r5
 8000918:	2002      	movs	r0, #2
 800091a:	f000 fcd9 	bl	80012d0 <HAL_FLASH_Program>
 800091e:	4603      	mov	r3, r0
 8000920:	75fb      	strb	r3, [r7, #23]
			/* if function can't write on memory Status be failed */
			if (HAL_Status != HAL_OK) {
 8000922:	7dfb      	ldrb	r3, [r7, #23]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d002      	beq.n	800092e <Flash_Memory_Write_Payload+0x5e>
				Status = FLASH_PAYLOAD_WRITING_FAILED;
 8000928:	2300      	movs	r3, #0
 800092a:	75bb      	strb	r3, [r7, #22]
				break;
 800092c:	e00b      	b.n	8000946 <Flash_Memory_Write_Payload+0x76>
			} else {
				/* All iterations, It can write on memory make status passed */
				Status = FLASH_PAYLOAD_WRITING_PASSED;
 800092e:	2301      	movs	r3, #1
 8000930:	75bb      	strb	r3, [r7, #22]
				PayLoad_Counter += 4) {
 8000932:	8abb      	ldrh	r3, [r7, #20]
 8000934:	3304      	adds	r3, #4
 8000936:	82bb      	strh	r3, [r7, #20]
		for (PayLoad_Counter = 0; PayLoad_Counter < Payload_Len;
 8000938:	8aba      	ldrh	r2, [r7, #20]
 800093a:	88fb      	ldrh	r3, [r7, #6]
 800093c:	429a      	cmp	r2, r3
 800093e:	d3de      	bcc.n	80008fe <Flash_Memory_Write_Payload+0x2e>
 8000940:	e001      	b.n	8000946 <Flash_Memory_Write_Payload+0x76>
			}
		}
	} else {
		/* If it can't open memory make status failed */
		Status = FLASH_PAYLOAD_WRITING_FAILED;
 8000942:	2300      	movs	r3, #0
 8000944:	75bb      	strb	r3, [r7, #22]
	}
	/* If all status is OK so It will lock memory */
	if (Status == FLASH_PAYLOAD_WRITING_PASSED && HAL_Status == HAL_OK) {
 8000946:	7dbb      	ldrb	r3, [r7, #22]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d10f      	bne.n	800096c <Flash_Memory_Write_Payload+0x9c>
 800094c:	7dfb      	ldrb	r3, [r7, #23]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d10c      	bne.n	800096c <Flash_Memory_Write_Payload+0x9c>
		HAL_Status = HAL_FLASH_Lock();
 8000952:	f000 fd53 	bl	80013fc <HAL_FLASH_Lock>
 8000956:	4603      	mov	r3, r0
 8000958:	75fb      	strb	r3, [r7, #23]
		/* Check if it locked it true or not */
		if (HAL_Status != HAL_OK) {
 800095a:	7dfb      	ldrb	r3, [r7, #23]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d002      	beq.n	8000966 <Flash_Memory_Write_Payload+0x96>
			Status = FLASH_PAYLOAD_WRITING_FAILED;
 8000960:	2300      	movs	r3, #0
 8000962:	75bb      	strb	r3, [r7, #22]
		if (HAL_Status != HAL_OK) {
 8000964:	e004      	b.n	8000970 <Flash_Memory_Write_Payload+0xa0>
		} else {
			Status = FLASH_PAYLOAD_WRITING_PASSED;
 8000966:	2301      	movs	r3, #1
 8000968:	75bb      	strb	r3, [r7, #22]
		if (HAL_Status != HAL_OK) {
 800096a:	e001      	b.n	8000970 <Flash_Memory_Write_Payload+0xa0>
		}
	} else {
		/* If one of status is not OK so It will make returned status with failed */
		Status = FLASH_PAYLOAD_WRITING_FAILED;
 800096c:	2300      	movs	r3, #0
 800096e:	75bb      	strb	r3, [r7, #22]
	}
	return Status;
 8000970:	7dbb      	ldrb	r3, [r7, #22]
}
 8000972:	4618      	mov	r0, r3
 8000974:	3718      	adds	r7, #24
 8000976:	46bd      	mov	sp, r7
 8000978:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800097c <Bootloader_Memory_Write>:

static void Bootloader_Memory_Write (uint8_t *Host_Buffer){
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 8000984:	2300      	movs	r3, #0
 8000986:	82fb      	strh	r3, [r7, #22]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 8000988:	2300      	movs	r3, #0
 800098a:	613b      	str	r3, [r7, #16]
	/* Base address that you will write on */
	uint32_t Host_Address = 0 ;
 800098c:	2300      	movs	r3, #0
 800098e:	60fb      	str	r3, [r7, #12]
	/* Number of bytes that will be sent */
	uint8_t PayLoad_Len = 0 ;
 8000990:	2300      	movs	r3, #0
 8000992:	72fb      	strb	r3, [r7, #11]
	/* The status of input address from the host */
	uint8_t Address_Verfication = ADDRESS_IS_INVALID ;
 8000994:	2300      	movs	r3, #0
 8000996:	72bb      	strb	r3, [r7, #10]
	/* Status writing in flash memory */
	uint8_t Status = FLASH_PAYLOAD_WRITING_FAILED ;
 8000998:	2300      	movs	r3, #0
 800099a:	727b      	strb	r3, [r7, #9]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Write data into different memory ");
 800099c:	4827      	ldr	r0, [pc, #156]	; (8000a3c <Bootloader_Memory_Write+0xc0>)
 800099e:	f000 f903 	bl	8000ba8 <BL_PrintMassage>
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	3301      	adds	r3, #1
 80009aa:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 80009ac:	8afb      	ldrh	r3, [r7, #22]
 80009ae:	3b04      	subs	r3, #4
 80009b0:	687a      	ldr	r2, [r7, #4]
 80009b2:	4413      	add	r3, r2
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if (CRC_OK == Bootloader_CRC_Verify(Host_Buffer,(Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)) {
 80009b8:	8afb      	ldrh	r3, [r7, #22]
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	3b04      	subs	r3, #4
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	4619      	mov	r1, r3
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f7ff fc67 	bl	8000298 <Bootloader_CRC_Verify>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d12b      	bne.n	8000a28 <Bootloader_Memory_Write+0xac>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
 80009d0:	481b      	ldr	r0, [pc, #108]	; (8000a40 <Bootloader_Memory_Write+0xc4>)
 80009d2:	f000 f8e9 	bl	8000ba8 <BL_PrintMassage>
#endif
		/* Send acknowledge to host */
		Bootloader_Send_ACK(1);
 80009d6:	2001      	movs	r0, #1
 80009d8:	f7ff fc9c 	bl	8000314 <Bootloader_Send_ACK>
		/* Read Base address */
		Host_Address = *((uint32_t *)(&Host_Buffer[2])) ;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80009e2:	60fb      	str	r3, [r7, #12]
		/* Extract the size of new data in memory */
		PayLoad_Len = Host_Buffer[6] ;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	799b      	ldrb	r3, [r3, #6]
 80009e8:	72fb      	strb	r3, [r7, #11]
		/* Verify the given address */
		Address_Verfication = Host_Jump_Address_Verfication(Host_Address);
 80009ea:	68f8      	ldr	r0, [r7, #12]
 80009ec:	f7ff fdf8 	bl	80005e0 <Host_Jump_Address_Verfication>
 80009f0:	4603      	mov	r3, r0
 80009f2:	72bb      	strb	r3, [r7, #10]
		if (Address_Verfication == ADDRESS_IS_VALID){
 80009f4:	7abb      	ldrb	r3, [r7, #10]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d10f      	bne.n	8000a1a <Bootloader_Memory_Write+0x9e>
			/* Write on memory */
			Status = Flash_Memory_Write_Payload((uint8_t *)&Host_Buffer[7], Host_Address, PayLoad_Len);
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3307      	adds	r3, #7
 80009fe:	7afa      	ldrb	r2, [r7, #11]
 8000a00:	b292      	uxth	r2, r2
 8000a02:	68f9      	ldr	r1, [r7, #12]
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff63 	bl	80008d0 <Flash_Memory_Write_Payload>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	727b      	strb	r3, [r7, #9]
			/* Report the writing state */
			Bootloader_Send_Data_To_Host((uint8_t *)(&Status),1);
 8000a0e:	f107 0309 	add.w	r3, r7, #9
 8000a12:	2101      	movs	r1, #1
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff fca1 	bl	800035c <Bootloader_Send_Data_To_Host>
		}
		else {
			/* Nothing */
		}
		/* Report the address selection state */
		Bootloader_Send_Data_To_Host((uint8_t *)(&Address_Verfication),1);
 8000a1a:	f107 030a 	add.w	r3, r7, #10
 8000a1e:	2101      	movs	r1, #1
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff fc9b 	bl	800035c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 8000a26:	e004      	b.n	8000a32 <Bootloader_Memory_Write+0xb6>
		BL_PrintMassage("CRC is failed\r\n");
 8000a28:	4806      	ldr	r0, [pc, #24]	; (8000a44 <Bootloader_Memory_Write+0xc8>)
 8000a2a:	f000 f8bd 	bl	8000ba8 <BL_PrintMassage>
		Bootloader_Send_NACK();
 8000a2e:	f7ff fc86 	bl	800033e <Bootloader_Send_NACK>
}
 8000a32:	bf00      	nop
 8000a34:	3718      	adds	r7, #24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	08003a5c 	.word	0x08003a5c
 8000a40:	08003850 	.word	0x08003850
 8000a44:	0800387c 	.word	0x0800387c

08000a48 <Change_ROP_Level>:

static uint8_t Change_ROP_Level(uint8_t ROP_Level){
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08a      	sub	sp, #40	; 0x28
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	71fb      	strb	r3, [r7, #7]
	/* Status of function calling */
	HAL_StatusTypeDef HAL_Status = HAL_ERROR ;
 8000a52:	2301      	movs	r3, #1
 8000a54:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Parameter[in] of function that configure level of protection */
	FLASH_OBProgramInitTypeDef FLASH_OBProgmInit;
	/* Status of this function */
	uint8_t ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* open flash option control registers acess */
	HAL_Status = HAL_FLASH_OB_Unlock();
 8000a5e:	f000 fcdd 	bl	800141c <HAL_FLASH_OB_Unlock>
 8000a62:	4603      	mov	r3, r0
 8000a64:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* check if it is not opened correctly */
	if (HAL_Status != HAL_OK){
 8000a68:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d003      	beq.n	8000a78 <Change_ROP_Level+0x30>
		ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000a70:	2300      	movs	r3, #0
 8000a72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000a76:	e02c      	b.n	8000ad2 <Change_ROP_Level+0x8a>
	}
	else {
		/* Initialize configurations of parameter[in] for configure level of protection */
		FLASH_OBProgmInit.OptionType = OPTIONBYTE_RDP ; /*!<RDP option byte configuration*/
 8000a78:	2302      	movs	r3, #2
 8000a7a:	60bb      	str	r3, [r7, #8]
		FLASH_OBProgmInit.Banks      = FLASH_BANK_1 ;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	617b      	str	r3, [r7, #20]
		FLASH_OBProgmInit.RDPLevel   = (uint32_t)ROP_Level ;
 8000a80:	79fb      	ldrb	r3, [r7, #7]
 8000a82:	763b      	strb	r3, [r7, #24]
		/* Program option bytes */
		HAL_Status = HAL_FLASHEx_OBProgram(&FLASH_OBProgmInit);
 8000a84:	f107 0308 	add.w	r3, r7, #8
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f000 fe59 	bl	8001740 <HAL_FLASHEx_OBProgram>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Check that it was failed */
		if (HAL_Status != HAL_OK){
 8000a94:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d008      	beq.n	8000aae <Change_ROP_Level+0x66>
			/* Locking the flash option control registers access */
			HAL_Status = HAL_FLASH_OB_Lock();
 8000a9c:	f000 fcda 	bl	8001454 <HAL_FLASH_OB_Lock>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000aac:	e011      	b.n	8000ad2 <Change_ROP_Level+0x8a>
		}
		else {
			/* Launch the option byte loading */
			HAL_FLASH_OB_Launch();
 8000aae:	f000 fce1 	bl	8001474 <HAL_FLASH_OB_Launch>
			/* Locking the flash option control registers access */
			HAL_Status = HAL_FLASH_OB_Lock();
 8000ab2:	f000 fccf 	bl	8001454 <HAL_FLASH_OB_Lock>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			/* Check that it was failed */
			if (HAL_Status != HAL_OK){
 8000abc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d003      	beq.n	8000acc <Change_ROP_Level+0x84>
				ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000aca:	e002      	b.n	8000ad2 <Change_ROP_Level+0x8a>
			}
			else {
				/* Locking the flash option control registers access */
				ROP_Level_Status = ROP_LEVEL_CHANGE_VALID;
 8000acc:	2301      	movs	r3, #1
 8000ace:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		}
	}
	return ROP_Level_Status ;
 8000ad2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3728      	adds	r7, #40	; 0x28
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <Bootloader_Change_Read_Protection_Level>:

static void Bootloader_Change_Read_Protection_Level(uint8_t *Host_Buffer){
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
	/* used to define the beginning of CRC address in buffer */
	uint16_t Host_CMD_Packet_Len = 0 ;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	82bb      	strh	r3, [r7, #20]
	/* Used to get CRC data */
	uint32_t Host_CRC32 = 0 ;
 8000aec:	2300      	movs	r3, #0
 8000aee:	613b      	str	r3, [r7, #16]
	/* Status of this function */
	uint8_t ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000af0:	2300      	movs	r3, #0
 8000af2:	73fb      	strb	r3, [r7, #15]
	/* read protection level */
	 uint8_t ROP_Level = 0 ;
 8000af4:	2300      	movs	r3, #0
 8000af6:	75fb      	strb	r3, [r7, #23]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMassage ("Change the flash protection out level \r\n ");
 8000af8:	4828      	ldr	r0, [pc, #160]	; (8000b9c <Bootloader_Change_Read_Protection_Level+0xbc>)
 8000afa:	f000 f855 	bl	8000ba8 <BL_PrintMassage>
#endif

	/* Extract the CRC32 and Packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0]+1 ;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	b29b      	uxth	r3, r3
 8000b04:	3301      	adds	r3, #1
 8000b06:	82bb      	strh	r3, [r7, #20]
	Host_CRC32 = *(uint32_t *)(Host_Buffer + Host_CMD_Packet_Len - CRC_TYPE_SIZE) ;
 8000b08:	8abb      	ldrh	r3, [r7, #20]
 8000b0a:	3b04      	subs	r3, #4
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	4413      	add	r3, r2
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	613b      	str	r3, [r7, #16]

	/* CRC Verfications */
	if ( CRC_OK == Bootloader_CRC_Verify(Host_Buffer, (Host_CMD_Packet_Len - CRC_TYPE_SIZE), Host_CRC32)){
 8000b14:	8abb      	ldrh	r3, [r7, #20]
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	3b04      	subs	r3, #4
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	693a      	ldr	r2, [r7, #16]
 8000b1e:	4619      	mov	r1, r3
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f7ff fbb9 	bl	8000298 <Bootloader_CRC_Verify>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d12d      	bne.n	8000b88 <Bootloader_Change_Read_Protection_Level+0xa8>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is passed\r\n");
 8000b2c:	481c      	ldr	r0, [pc, #112]	; (8000ba0 <Bootloader_Change_Read_Protection_Level+0xc0>)
 8000b2e:	f000 f83b 	bl	8000ba8 <BL_PrintMassage>
#endif
		/* Report acknowledge message*/
		Bootloader_Send_ACK(1);
 8000b32:	2001      	movs	r0, #1
 8000b34:	f7ff fbee 	bl	8000314 <Bootloader_Send_ACK>
		/* Assign read protection level from buffer */
		ROP_Level = Host_Buffer[2] ;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	789b      	ldrb	r3, [r3, #2]
 8000b3c:	75fb      	strb	r3, [r7, #23]
		/* reject operation if it was level 2 protection */
		if (ROP_Level == 2){
 8000b3e:	7dfb      	ldrb	r3, [r7, #23]
 8000b40:	2b02      	cmp	r3, #2
 8000b42:	d102      	bne.n	8000b4a <Bootloader_Change_Read_Protection_Level+0x6a>
			ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000b44:	2300      	movs	r3, #0
 8000b46:	73fb      	strb	r3, [r7, #15]
 8000b48:	e017      	b.n	8000b7a <Bootloader_Change_Read_Protection_Level+0x9a>
		}
		else {
			if ( ROP_Level == 0 ){
 8000b4a:	7dfb      	ldrb	r3, [r7, #23]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d104      	bne.n	8000b5a <Bootloader_Change_Read_Protection_Level+0x7a>
				/* 0xAA --> RDP_Level_0 */
				ROP_Level = 0xAA ;
 8000b50:	23aa      	movs	r3, #170	; 0xaa
 8000b52:	75fb      	strb	r3, [r7, #23]
				ROP_Level_Status = ROP_LEVEL_CHANGE_VALID ;
 8000b54:	2301      	movs	r3, #1
 8000b56:	73fb      	strb	r3, [r7, #15]
 8000b58:	e009      	b.n	8000b6e <Bootloader_Change_Read_Protection_Level+0x8e>
			}
			else if ( ROP_Level == 1 ) {
 8000b5a:	7dfb      	ldrb	r3, [r7, #23]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d104      	bne.n	8000b6a <Bootloader_Change_Read_Protection_Level+0x8a>
				/* 0x55 --> RDP_Level_1 */
				ROP_Level = 0x55 ;
 8000b60:	2355      	movs	r3, #85	; 0x55
 8000b62:	75fb      	strb	r3, [r7, #23]
				ROP_Level_Status = ROP_LEVEL_CHANGE_VALID ;
 8000b64:	2301      	movs	r3, #1
 8000b66:	73fb      	strb	r3, [r7, #15]
 8000b68:	e001      	b.n	8000b6e <Bootloader_Change_Read_Protection_Level+0x8e>
			}
			else {
				ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID ;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	73fb      	strb	r3, [r7, #15]
			}
			/* Request change the read protection level */
			ROP_Level_Status = Change_ROP_Level( (uint8_t) ROP_Level);
 8000b6e:	7dfb      	ldrb	r3, [r7, #23]
 8000b70:	4618      	mov	r0, r3
 8000b72:	f7ff ff69 	bl	8000a48 <Change_ROP_Level>
 8000b76:	4603      	mov	r3, r0
 8000b78:	73fb      	strb	r3, [r7, #15]
		}
		Bootloader_Send_Data_To_Host((uint8_t *)(&ROP_Level_Status),1);
 8000b7a:	f107 030f 	add.w	r3, r7, #15
 8000b7e:	2101      	movs	r1, #1
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff fbeb 	bl	800035c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMassage("CRC is failed\r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 8000b86:	e004      	b.n	8000b92 <Bootloader_Change_Read_Protection_Level+0xb2>
		BL_PrintMassage("CRC is failed\r\n");
 8000b88:	4806      	ldr	r0, [pc, #24]	; (8000ba4 <Bootloader_Change_Read_Protection_Level+0xc4>)
 8000b8a:	f000 f80d 	bl	8000ba8 <BL_PrintMassage>
		Bootloader_Send_NACK();
 8000b8e:	f7ff fbd6 	bl	800033e <Bootloader_Send_NACK>
}
 8000b92:	bf00      	nop
 8000b94:	3718      	adds	r7, #24
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	08003a80 	.word	0x08003a80
 8000ba0:	08003850 	.word	0x08003850
 8000ba4:	0800387c 	.word	0x0800387c

08000ba8 <BL_PrintMassage>:

void BL_PrintMassage(char *format, ...) {
 8000ba8:	b40f      	push	{r0, r1, r2, r3}
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b09a      	sub	sp, #104	; 0x68
 8000bae:	af00      	add	r7, sp, #0
	char Message[100] = { 0 };
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	607b      	str	r3, [r7, #4]
 8000bb4:	f107 0308 	add.w	r3, r7, #8
 8000bb8:	2260      	movs	r2, #96	; 0x60
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f002 f977 	bl	8002eb0 <memset>
	va_list args;
	/* Enable acess to the variable arguments */
	va_start(args, format);
 8000bc2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000bc6:	603b      	str	r3, [r7, #0]
	/* Write the formatted data from variable argument list to string */
	vsprintf(Message, format, args);
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	683a      	ldr	r2, [r7, #0]
 8000bcc:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f002 f964 	bl	8002e9c <vsiprintf>
#if  BL_DEBUG_METHOD == BL_ENABLE_UART_DEBUG_MESSAGE
	/* Transmit the formatted data through the defined UART */
	HAL_UART_Transmit(BL_DEBUG_UART, (uint8_t*) Message, (uint16_t)sizeof(Message),
 8000bd4:	1d39      	adds	r1, r7, #4
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bda:	2264      	movs	r2, #100	; 0x64
 8000bdc:	4804      	ldr	r0, [pc, #16]	; (8000bf0 <BL_PrintMassage+0x48>)
 8000bde:	f001 ff35 	bl	8002a4c <HAL_UART_Transmit>
#elif  BL_DEBUG_METHOD == BL_ENABLE_ETHERNET_DEBUG_MESSAGE
	/* Transmit the formatted data through the defined ETHERNET */
#endif
	/* Perform cleanup for an ap object initialized by a call to va_start */
	va_end(args);
}
 8000be2:	bf00      	nop
 8000be4:	3768      	adds	r7, #104	; 0x68
 8000be6:	46bd      	mov	sp, r7
 8000be8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000bec:	b004      	add	sp, #16
 8000bee:	4770      	bx	lr
 8000bf0:	20000158 	.word	0x20000158

08000bf4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <MX_CRC_Init+0x20>)
 8000bfa:	4a07      	ldr	r2, [pc, #28]	; (8000c18 <MX_CRC_Init+0x24>)
 8000bfc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000bfe:	4805      	ldr	r0, [pc, #20]	; (8000c14 <MX_CRC_Init+0x20>)
 8000c00:	f000 fb1f 	bl	8001242 <HAL_CRC_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000c0a:	f000 f896 	bl	8000d3a <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	2000014c 	.word	0x2000014c
 8000c18:	40023000 	.word	0x40023000

08000c1c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a09      	ldr	r2, [pc, #36]	; (8000c50 <HAL_CRC_MspInit+0x34>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d10b      	bne.n	8000c46 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000c2e:	4b09      	ldr	r3, [pc, #36]	; (8000c54 <HAL_CRC_MspInit+0x38>)
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	4a08      	ldr	r2, [pc, #32]	; (8000c54 <HAL_CRC_MspInit+0x38>)
 8000c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c38:	6153      	str	r3, [r2, #20]
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <HAL_CRC_MspInit+0x38>)
 8000c3c:	695b      	ldr	r3, [r3, #20]
 8000c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bc80      	pop	{r7}
 8000c4e:	4770      	bx	lr
 8000c50:	40023000 	.word	0x40023000
 8000c54:	40021000 	.word	0x40021000

08000c58 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c5e:	4b0e      	ldr	r3, [pc, #56]	; (8000c98 <MX_GPIO_Init+0x40>)
 8000c60:	699b      	ldr	r3, [r3, #24]
 8000c62:	4a0d      	ldr	r2, [pc, #52]	; (8000c98 <MX_GPIO_Init+0x40>)
 8000c64:	f043 0320 	orr.w	r3, r3, #32
 8000c68:	6193      	str	r3, [r2, #24]
 8000c6a:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <MX_GPIO_Init+0x40>)
 8000c6c:	699b      	ldr	r3, [r3, #24]
 8000c6e:	f003 0320 	and.w	r3, r3, #32
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c76:	4b08      	ldr	r3, [pc, #32]	; (8000c98 <MX_GPIO_Init+0x40>)
 8000c78:	699b      	ldr	r3, [r3, #24]
 8000c7a:	4a07      	ldr	r2, [pc, #28]	; (8000c98 <MX_GPIO_Init+0x40>)
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	6193      	str	r3, [r2, #24]
 8000c82:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <MX_GPIO_Init+0x40>)
 8000c84:	699b      	ldr	r3, [r3, #24]
 8000c86:	f003 0304 	and.w	r3, r3, #4
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	683b      	ldr	r3, [r7, #0]

}
 8000c8e:	bf00      	nop
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr
 8000c98:	40021000 	.word	0x40021000

08000c9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ca0:	f000 f970 	bl	8000f84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ca4:	f000 f809 	bl	8000cba <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ca8:	f7ff ffd6 	bl	8000c58 <MX_GPIO_Init>
  MX_CRC_Init();
 8000cac:	f7ff ffa2 	bl	8000bf4 <MX_CRC_Init>
  MX_USART2_UART_Init();
 8000cb0:	f000 f8ce 	bl	8000e50 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  BL_UART_Fetch_Host_Commend();
 8000cb4:	f7ff fa4a 	bl	800014c <BL_UART_Fetch_Host_Commend>
 8000cb8:	e7fc      	b.n	8000cb4 <main+0x18>

08000cba <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b090      	sub	sp, #64	; 0x40
 8000cbe:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cc0:	f107 0318 	add.w	r3, r7, #24
 8000cc4:	2228      	movs	r2, #40	; 0x28
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f002 f8f1 	bl	8002eb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ce4:	2310      	movs	r3, #16
 8000ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000cec:	2300      	movs	r3, #0
 8000cee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000cf0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf6:	f107 0318 	add.w	r3, r7, #24
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f001 fa46 	bl	800218c <HAL_RCC_OscConfig>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000d06:	f000 f818 	bl	8000d3a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d0a:	230f      	movs	r3, #15
 8000d0c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d12:	2300      	movs	r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d16:	2300      	movs	r3, #0
 8000d18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d1e:	1d3b      	adds	r3, r7, #4
 8000d20:	2100      	movs	r1, #0
 8000d22:	4618      	mov	r0, r3
 8000d24:	f001 fcb4 	bl	8002690 <HAL_RCC_ClockConfig>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000d2e:	f000 f804 	bl	8000d3a <Error_Handler>
  }
}
 8000d32:	bf00      	nop
 8000d34:	3740      	adds	r7, #64	; 0x40
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3e:	b672      	cpsid	i
}
 8000d40:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d42:	e7fe      	b.n	8000d42 <Error_Handler+0x8>

08000d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <HAL_MspInit+0x40>)
 8000d4c:	699b      	ldr	r3, [r3, #24]
 8000d4e:	4a0d      	ldr	r2, [pc, #52]	; (8000d84 <HAL_MspInit+0x40>)
 8000d50:	f043 0301 	orr.w	r3, r3, #1
 8000d54:	6193      	str	r3, [r2, #24]
 8000d56:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <HAL_MspInit+0x40>)
 8000d58:	699b      	ldr	r3, [r3, #24]
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d62:	4b08      	ldr	r3, [pc, #32]	; (8000d84 <HAL_MspInit+0x40>)
 8000d64:	69db      	ldr	r3, [r3, #28]
 8000d66:	4a07      	ldr	r2, [pc, #28]	; (8000d84 <HAL_MspInit+0x40>)
 8000d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d6c:	61d3      	str	r3, [r2, #28]
 8000d6e:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <HAL_MspInit+0x40>)
 8000d70:	69db      	ldr	r3, [r3, #28]
 8000d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	40021000 	.word	0x40021000

08000d88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d8c:	e7fe      	b.n	8000d8c <NMI_Handler+0x4>

08000d8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d92:	e7fe      	b.n	8000d92 <HardFault_Handler+0x4>

08000d94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d98:	e7fe      	b.n	8000d98 <MemManage_Handler+0x4>

08000d9a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d9e:	e7fe      	b.n	8000d9e <BusFault_Handler+0x4>

08000da0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da4:	e7fe      	b.n	8000da4 <UsageFault_Handler+0x4>

08000da6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000da6:	b480      	push	{r7}
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000daa:	bf00      	nop
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr

08000db2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000db2:	b480      	push	{r7}
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bc80      	pop	{r7}
 8000dbc:	4770      	bx	lr

08000dbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr

08000dca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dce:	f000 f91f 	bl	8001010 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
	...

08000dd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000de0:	4a14      	ldr	r2, [pc, #80]	; (8000e34 <_sbrk+0x5c>)
 8000de2:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <_sbrk+0x60>)
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dec:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <_sbrk+0x64>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d102      	bne.n	8000dfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000df4:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <_sbrk+0x64>)
 8000df6:	4a12      	ldr	r2, [pc, #72]	; (8000e40 <_sbrk+0x68>)
 8000df8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dfa:	4b10      	ldr	r3, [pc, #64]	; (8000e3c <_sbrk+0x64>)
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4413      	add	r3, r2
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d207      	bcs.n	8000e18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e08:	f002 f85a 	bl	8002ec0 <__errno>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	220c      	movs	r2, #12
 8000e10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e12:	f04f 33ff 	mov.w	r3, #4294967295
 8000e16:	e009      	b.n	8000e2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e18:	4b08      	ldr	r3, [pc, #32]	; (8000e3c <_sbrk+0x64>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e1e:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <_sbrk+0x64>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4413      	add	r3, r2
 8000e26:	4a05      	ldr	r2, [pc, #20]	; (8000e3c <_sbrk+0x64>)
 8000e28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e2a:	68fb      	ldr	r3, [r7, #12]
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3718      	adds	r7, #24
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20005000 	.word	0x20005000
 8000e38:	00000400 	.word	0x00000400
 8000e3c:	20000154 	.word	0x20000154
 8000e40:	20000310 	.word	0x20000310

08000e44 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bc80      	pop	{r7}
 8000e4e:	4770      	bx	lr

08000e50 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e54:	4b11      	ldr	r3, [pc, #68]	; (8000e9c <MX_USART2_UART_Init+0x4c>)
 8000e56:	4a12      	ldr	r2, [pc, #72]	; (8000ea0 <MX_USART2_UART_Init+0x50>)
 8000e58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e5a:	4b10      	ldr	r3, [pc, #64]	; (8000e9c <MX_USART2_UART_Init+0x4c>)
 8000e5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e62:	4b0e      	ldr	r3, [pc, #56]	; (8000e9c <MX_USART2_UART_Init+0x4c>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e68:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <MX_USART2_UART_Init+0x4c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <MX_USART2_UART_Init+0x4c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e74:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <MX_USART2_UART_Init+0x4c>)
 8000e76:	220c      	movs	r2, #12
 8000e78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e7a:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <MX_USART2_UART_Init+0x4c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <MX_USART2_UART_Init+0x4c>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e86:	4805      	ldr	r0, [pc, #20]	; (8000e9c <MX_USART2_UART_Init+0x4c>)
 8000e88:	f001 fd90 	bl	80029ac <HAL_UART_Init>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e92:	f7ff ff52 	bl	8000d3a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000158 	.word	0x20000158
 8000ea0:	40004400 	.word	0x40004400

08000ea4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 0310 	add.w	r3, r7, #16
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a1b      	ldr	r2, [pc, #108]	; (8000f2c <HAL_UART_MspInit+0x88>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d12f      	bne.n	8000f24 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ec4:	4b1a      	ldr	r3, [pc, #104]	; (8000f30 <HAL_UART_MspInit+0x8c>)
 8000ec6:	69db      	ldr	r3, [r3, #28]
 8000ec8:	4a19      	ldr	r2, [pc, #100]	; (8000f30 <HAL_UART_MspInit+0x8c>)
 8000eca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ece:	61d3      	str	r3, [r2, #28]
 8000ed0:	4b17      	ldr	r3, [pc, #92]	; (8000f30 <HAL_UART_MspInit+0x8c>)
 8000ed2:	69db      	ldr	r3, [r3, #28]
 8000ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000edc:	4b14      	ldr	r3, [pc, #80]	; (8000f30 <HAL_UART_MspInit+0x8c>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	4a13      	ldr	r2, [pc, #76]	; (8000f30 <HAL_UART_MspInit+0x8c>)
 8000ee2:	f043 0304 	orr.w	r3, r3, #4
 8000ee6:	6193      	str	r3, [r2, #24]
 8000ee8:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <HAL_UART_MspInit+0x8c>)
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	f003 0304 	and.w	r3, r3, #4
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ef4:	2304      	movs	r3, #4
 8000ef6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000efc:	2303      	movs	r3, #3
 8000efe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f00:	f107 0310 	add.w	r3, r7, #16
 8000f04:	4619      	mov	r1, r3
 8000f06:	480b      	ldr	r0, [pc, #44]	; (8000f34 <HAL_UART_MspInit+0x90>)
 8000f08:	f000 ff22 	bl	8001d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f0c:	2308      	movs	r3, #8
 8000f0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f18:	f107 0310 	add.w	r3, r7, #16
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4805      	ldr	r0, [pc, #20]	; (8000f34 <HAL_UART_MspInit+0x90>)
 8000f20:	f000 ff16 	bl	8001d50 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f24:	bf00      	nop
 8000f26:	3720      	adds	r7, #32
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40004400 	.word	0x40004400
 8000f30:	40021000 	.word	0x40021000
 8000f34:	40010800 	.word	0x40010800

08000f38 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f38:	f7ff ff84 	bl	8000e44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f3c:	480b      	ldr	r0, [pc, #44]	; (8000f6c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000f3e:	490c      	ldr	r1, [pc, #48]	; (8000f70 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000f40:	4a0c      	ldr	r2, [pc, #48]	; (8000f74 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f44:	e002      	b.n	8000f4c <LoopCopyDataInit>

08000f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f4a:	3304      	adds	r3, #4

08000f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f50:	d3f9      	bcc.n	8000f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f52:	4a09      	ldr	r2, [pc, #36]	; (8000f78 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000f54:	4c09      	ldr	r4, [pc, #36]	; (8000f7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f58:	e001      	b.n	8000f5e <LoopFillZerobss>

08000f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f5c:	3204      	adds	r2, #4

08000f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f60:	d3fb      	bcc.n	8000f5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f62:	f001 ffb3 	bl	8002ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f66:	f7ff fe99 	bl	8000c9c <main>
  bx lr
 8000f6a:	4770      	bx	lr
  ldr r0, =_sdata
 8000f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f70:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f74:	08003b14 	.word	0x08003b14
  ldr r2, =_sbss
 8000f78:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f7c:	20000310 	.word	0x20000310

08000f80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f80:	e7fe      	b.n	8000f80 <ADC1_2_IRQHandler>
	...

08000f84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f88:	4b08      	ldr	r3, [pc, #32]	; (8000fac <HAL_Init+0x28>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a07      	ldr	r2, [pc, #28]	; (8000fac <HAL_Init+0x28>)
 8000f8e:	f043 0310 	orr.w	r3, r3, #16
 8000f92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f94:	2003      	movs	r0, #3
 8000f96:	f000 f91d 	bl	80011d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f9a:	200f      	movs	r0, #15
 8000f9c:	f000 f808 	bl	8000fb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fa0:	f7ff fed0 	bl	8000d44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40022000 	.word	0x40022000

08000fb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <HAL_InitTick+0x54>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4b12      	ldr	r3, [pc, #72]	; (8001008 <HAL_InitTick+0x58>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 f92b 	bl	800122a <HAL_SYSTICK_Config>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e00e      	b.n	8000ffc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b0f      	cmp	r3, #15
 8000fe2:	d80a      	bhi.n	8000ffa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fec:	f000 f8fd 	bl	80011ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ff0:	4a06      	ldr	r2, [pc, #24]	; (800100c <HAL_InitTick+0x5c>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	e000      	b.n	8000ffc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	2000000c 	.word	0x2000000c
 8001008:	20000014 	.word	0x20000014
 800100c:	20000010 	.word	0x20000010

08001010 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001014:	4b05      	ldr	r3, [pc, #20]	; (800102c <HAL_IncTick+0x1c>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	4b05      	ldr	r3, [pc, #20]	; (8001030 <HAL_IncTick+0x20>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4413      	add	r3, r2
 8001020:	4a03      	ldr	r2, [pc, #12]	; (8001030 <HAL_IncTick+0x20>)
 8001022:	6013      	str	r3, [r2, #0]
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr
 800102c:	20000014 	.word	0x20000014
 8001030:	200001a0 	.word	0x200001a0

08001034 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return uwTick;
 8001038:	4b02      	ldr	r3, [pc, #8]	; (8001044 <HAL_GetTick+0x10>)
 800103a:	681b      	ldr	r3, [r3, #0]
}
 800103c:	4618      	mov	r0, r3
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr
 8001044:	200001a0 	.word	0x200001a0

08001048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001058:	4b0c      	ldr	r3, [pc, #48]	; (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001064:	4013      	ands	r3, r2
 8001066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001070:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800107a:	4a04      	ldr	r2, [pc, #16]	; (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	60d3      	str	r3, [r2, #12]
}
 8001080:	bf00      	nop
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	bc80      	pop	{r7}
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001094:	4b04      	ldr	r3, [pc, #16]	; (80010a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	0a1b      	lsrs	r3, r3, #8
 800109a:	f003 0307 	and.w	r3, r3, #7
}
 800109e:	4618      	mov	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	db0a      	blt.n	80010d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	b2da      	uxtb	r2, r3
 80010c4:	490c      	ldr	r1, [pc, #48]	; (80010f8 <__NVIC_SetPriority+0x4c>)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	0112      	lsls	r2, r2, #4
 80010cc:	b2d2      	uxtb	r2, r2
 80010ce:	440b      	add	r3, r1
 80010d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d4:	e00a      	b.n	80010ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	4908      	ldr	r1, [pc, #32]	; (80010fc <__NVIC_SetPriority+0x50>)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	f003 030f 	and.w	r3, r3, #15
 80010e2:	3b04      	subs	r3, #4
 80010e4:	0112      	lsls	r2, r2, #4
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	440b      	add	r3, r1
 80010ea:	761a      	strb	r2, [r3, #24]
}
 80010ec:	bf00      	nop
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bc80      	pop	{r7}
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	e000e100 	.word	0xe000e100
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001100:	b480      	push	{r7}
 8001102:	b089      	sub	sp, #36	; 0x24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f1c3 0307 	rsb	r3, r3, #7
 800111a:	2b04      	cmp	r3, #4
 800111c:	bf28      	it	cs
 800111e:	2304      	movcs	r3, #4
 8001120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3304      	adds	r3, #4
 8001126:	2b06      	cmp	r3, #6
 8001128:	d902      	bls.n	8001130 <NVIC_EncodePriority+0x30>
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	3b03      	subs	r3, #3
 800112e:	e000      	b.n	8001132 <NVIC_EncodePriority+0x32>
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001134:	f04f 32ff 	mov.w	r2, #4294967295
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43da      	mvns	r2, r3
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	401a      	ands	r2, r3
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001148:	f04f 31ff 	mov.w	r1, #4294967295
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	fa01 f303 	lsl.w	r3, r1, r3
 8001152:	43d9      	mvns	r1, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001158:	4313      	orrs	r3, r2
         );
}
 800115a:	4618      	mov	r0, r3
 800115c:	3724      	adds	r7, #36	; 0x24
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr

08001164 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001168:	f3bf 8f4f 	dsb	sy
}
 800116c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800116e:	4b06      	ldr	r3, [pc, #24]	; (8001188 <__NVIC_SystemReset+0x24>)
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001176:	4904      	ldr	r1, [pc, #16]	; (8001188 <__NVIC_SystemReset+0x24>)
 8001178:	4b04      	ldr	r3, [pc, #16]	; (800118c <__NVIC_SystemReset+0x28>)
 800117a:	4313      	orrs	r3, r2
 800117c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800117e:	f3bf 8f4f 	dsb	sy
}
 8001182:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <__NVIC_SystemReset+0x20>
 8001188:	e000ed00 	.word	0xe000ed00
 800118c:	05fa0004 	.word	0x05fa0004

08001190 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3b01      	subs	r3, #1
 800119c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011a0:	d301      	bcc.n	80011a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011a2:	2301      	movs	r3, #1
 80011a4:	e00f      	b.n	80011c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011a6:	4a0a      	ldr	r2, [pc, #40]	; (80011d0 <SysTick_Config+0x40>)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3b01      	subs	r3, #1
 80011ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ae:	210f      	movs	r1, #15
 80011b0:	f04f 30ff 	mov.w	r0, #4294967295
 80011b4:	f7ff ff7a 	bl	80010ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011b8:	4b05      	ldr	r3, [pc, #20]	; (80011d0 <SysTick_Config+0x40>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011be:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <SysTick_Config+0x40>)
 80011c0:	2207      	movs	r2, #7
 80011c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	e000e010 	.word	0xe000e010

080011d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff ff33 	bl	8001048 <__NVIC_SetPriorityGrouping>
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b086      	sub	sp, #24
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	4603      	mov	r3, r0
 80011f2:	60b9      	str	r1, [r7, #8]
 80011f4:	607a      	str	r2, [r7, #4]
 80011f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011fc:	f7ff ff48 	bl	8001090 <__NVIC_GetPriorityGrouping>
 8001200:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	68b9      	ldr	r1, [r7, #8]
 8001206:	6978      	ldr	r0, [r7, #20]
 8001208:	f7ff ff7a 	bl	8001100 <NVIC_EncodePriority>
 800120c:	4602      	mov	r2, r0
 800120e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001212:	4611      	mov	r1, r2
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff ff49 	bl	80010ac <__NVIC_SetPriority>
}
 800121a:	bf00      	nop
 800121c:	3718      	adds	r7, #24
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001226:	f7ff ff9d 	bl	8001164 <__NVIC_SystemReset>

0800122a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ffac 	bl	8001190 <SysTick_Config>
 8001238:	4603      	mov	r3, r0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d101      	bne.n	8001254 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e00e      	b.n	8001272 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	795b      	ldrb	r3, [r3, #5]
 8001258:	b2db      	uxtb	r3, r3
 800125a:	2b00      	cmp	r3, #0
 800125c:	d105      	bne.n	800126a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2200      	movs	r2, #0
 8001262:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7ff fcd9 	bl	8000c1c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2201      	movs	r2, #1
 800126e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800127a:	b480      	push	{r7}
 800127c:	b087      	sub	sp, #28
 800127e:	af00      	add	r7, sp, #0
 8001280:	60f8      	str	r0, [r7, #12]
 8001282:	60b9      	str	r1, [r7, #8]
 8001284:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001286:	2300      	movs	r3, #0
 8001288:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	2202      	movs	r2, #2
 800128e:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	e00a      	b.n	80012ac <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	441a      	add	r2, r3
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	6812      	ldr	r2, [r2, #0]
 80012a4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	3301      	adds	r3, #1
 80012aa:	617b      	str	r3, [r7, #20]
 80012ac:	697a      	ldr	r2, [r7, #20]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d3f0      	bcc.n	8001296 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2201      	movs	r2, #1
 80012c0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80012c2:	693b      	ldr	r3, [r7, #16]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	371c      	adds	r7, #28
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr
	...

080012d0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80012d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80012ea:	4b2f      	ldr	r3, [pc, #188]	; (80013a8 <HAL_FLASH_Program+0xd8>)
 80012ec:	7e1b      	ldrb	r3, [r3, #24]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d101      	bne.n	80012f6 <HAL_FLASH_Program+0x26>
 80012f2:	2302      	movs	r3, #2
 80012f4:	e054      	b.n	80013a0 <HAL_FLASH_Program+0xd0>
 80012f6:	4b2c      	ldr	r3, [pc, #176]	; (80013a8 <HAL_FLASH_Program+0xd8>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80012fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001300:	f000 f8da 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001304:	4603      	mov	r3, r0
 8001306:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d144      	bne.n	8001398 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d102      	bne.n	800131a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001314:	2301      	movs	r3, #1
 8001316:	757b      	strb	r3, [r7, #21]
 8001318:	e007      	b.n	800132a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	2b02      	cmp	r3, #2
 800131e:	d102      	bne.n	8001326 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001320:	2302      	movs	r3, #2
 8001322:	757b      	strb	r3, [r7, #21]
 8001324:	e001      	b.n	800132a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001326:	2304      	movs	r3, #4
 8001328:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800132a:	2300      	movs	r3, #0
 800132c:	75bb      	strb	r3, [r7, #22]
 800132e:	e02d      	b.n	800138c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001330:	7dbb      	ldrb	r3, [r7, #22]
 8001332:	005a      	lsls	r2, r3, #1
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	eb02 0c03 	add.w	ip, r2, r3
 800133a:	7dbb      	ldrb	r3, [r7, #22]
 800133c:	0119      	lsls	r1, r3, #4
 800133e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001342:	f1c1 0620 	rsb	r6, r1, #32
 8001346:	f1a1 0020 	sub.w	r0, r1, #32
 800134a:	fa22 f401 	lsr.w	r4, r2, r1
 800134e:	fa03 f606 	lsl.w	r6, r3, r6
 8001352:	4334      	orrs	r4, r6
 8001354:	fa23 f000 	lsr.w	r0, r3, r0
 8001358:	4304      	orrs	r4, r0
 800135a:	fa23 f501 	lsr.w	r5, r3, r1
 800135e:	b2a3      	uxth	r3, r4
 8001360:	4619      	mov	r1, r3
 8001362:	4660      	mov	r0, ip
 8001364:	f000 f88c 	bl	8001480 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001368:	f24c 3050 	movw	r0, #50000	; 0xc350
 800136c:	f000 f8a4 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001370:	4603      	mov	r3, r0
 8001372:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001374:	4b0d      	ldr	r3, [pc, #52]	; (80013ac <HAL_FLASH_Program+0xdc>)
 8001376:	691b      	ldr	r3, [r3, #16]
 8001378:	4a0c      	ldr	r2, [pc, #48]	; (80013ac <HAL_FLASH_Program+0xdc>)
 800137a:	f023 0301 	bic.w	r3, r3, #1
 800137e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001380:	7dfb      	ldrb	r3, [r7, #23]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d107      	bne.n	8001396 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001386:	7dbb      	ldrb	r3, [r7, #22]
 8001388:	3301      	adds	r3, #1
 800138a:	75bb      	strb	r3, [r7, #22]
 800138c:	7dba      	ldrb	r2, [r7, #22]
 800138e:	7d7b      	ldrb	r3, [r7, #21]
 8001390:	429a      	cmp	r2, r3
 8001392:	d3cd      	bcc.n	8001330 <HAL_FLASH_Program+0x60>
 8001394:	e000      	b.n	8001398 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001396:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001398:	4b03      	ldr	r3, [pc, #12]	; (80013a8 <HAL_FLASH_Program+0xd8>)
 800139a:	2200      	movs	r2, #0
 800139c:	761a      	strb	r2, [r3, #24]

  return status;
 800139e:	7dfb      	ldrb	r3, [r7, #23]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	371c      	adds	r7, #28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013a8:	200001a8 	.word	0x200001a8
 80013ac:	40022000 	.word	0x40022000

080013b0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80013b6:	2300      	movs	r3, #0
 80013b8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80013ba:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <HAL_FLASH_Unlock+0x40>)
 80013bc:	691b      	ldr	r3, [r3, #16]
 80013be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00d      	beq.n	80013e2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <HAL_FLASH_Unlock+0x40>)
 80013c8:	4a0a      	ldr	r2, [pc, #40]	; (80013f4 <HAL_FLASH_Unlock+0x44>)
 80013ca:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80013cc:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <HAL_FLASH_Unlock+0x40>)
 80013ce:	4a0a      	ldr	r2, [pc, #40]	; (80013f8 <HAL_FLASH_Unlock+0x48>)
 80013d0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80013d2:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <HAL_FLASH_Unlock+0x40>)
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80013e2:	79fb      	ldrb	r3, [r7, #7]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40022000 	.word	0x40022000
 80013f4:	45670123 	.word	0x45670123
 80013f8:	cdef89ab 	.word	0xcdef89ab

080013fc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <HAL_FLASH_Lock+0x1c>)
 8001402:	691b      	ldr	r3, [r3, #16]
 8001404:	4a04      	ldr	r2, [pc, #16]	; (8001418 <HAL_FLASH_Lock+0x1c>)
 8001406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800140a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	46bd      	mov	sp, r7
 8001412:	bc80      	pop	{r7}
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	40022000 	.word	0x40022000

0800141c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <HAL_FLASH_OB_Unlock+0x2c>)
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001428:	2b00      	cmp	r3, #0
 800142a:	d107      	bne.n	800143c <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <HAL_FLASH_OB_Unlock+0x2c>)
 800142e:	4a07      	ldr	r2, [pc, #28]	; (800144c <HAL_FLASH_OB_Unlock+0x30>)
 8001430:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8001432:	4b05      	ldr	r3, [pc, #20]	; (8001448 <HAL_FLASH_OB_Unlock+0x2c>)
 8001434:	4a06      	ldr	r2, [pc, #24]	; (8001450 <HAL_FLASH_OB_Unlock+0x34>)
 8001436:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8001438:	2300      	movs	r3, #0
 800143a:	e000      	b.n	800143e <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 800143c:	2301      	movs	r3, #1
}
 800143e:	4618      	mov	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	40022000 	.word	0x40022000
 800144c:	45670123 	.word	0x45670123
 8001450:	cdef89ab 	.word	0xcdef89ab

08001454 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* Clear the OPTWRE Bit to lock the FLASH Option Byte Registers access */
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <HAL_FLASH_OB_Lock+0x1c>)
 800145a:	691b      	ldr	r3, [r3, #16]
 800145c:	4a04      	ldr	r2, [pc, #16]	; (8001470 <HAL_FLASH_OB_Lock+0x1c>)
 800145e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001462:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	40022000 	.word	0x40022000

08001474 <HAL_FLASH_OB_Launch>:
  * @brief  Launch the option byte loading.
  * @note   This function will reset automatically the MCU.
  * @retval None
  */
void HAL_FLASH_OB_Launch(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* Initiates a system reset request to launch the option byte loading */
  HAL_NVIC_SystemReset();
 8001478:	f7ff fed3 	bl	8001222 <HAL_NVIC_SystemReset>
}
 800147c:	bf00      	nop
 800147e:	bd80      	pop	{r7, pc}

08001480 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	460b      	mov	r3, r1
 800148a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800148c:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <FLASH_Program_HalfWord+0x30>)
 800148e:	2200      	movs	r2, #0
 8001490:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001492:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <FLASH_Program_HalfWord+0x34>)
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	4a07      	ldr	r2, [pc, #28]	; (80014b4 <FLASH_Program_HalfWord+0x34>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	887a      	ldrh	r2, [r7, #2]
 80014a2:	801a      	strh	r2, [r3, #0]
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	200001a8 	.word	0x200001a8
 80014b4:	40022000 	.word	0x40022000

080014b8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80014c0:	f7ff fdb8 	bl	8001034 <HAL_GetTick>
 80014c4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80014c6:	e010      	b.n	80014ea <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ce:	d00c      	beq.n	80014ea <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d007      	beq.n	80014e6 <FLASH_WaitForLastOperation+0x2e>
 80014d6:	f7ff fdad 	bl	8001034 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d201      	bcs.n	80014ea <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e025      	b.n	8001536 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80014ea:	4b15      	ldr	r3, [pc, #84]	; (8001540 <FLASH_WaitForLastOperation+0x88>)
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1e8      	bne.n	80014c8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80014f6:	4b12      	ldr	r3, [pc, #72]	; (8001540 <FLASH_WaitForLastOperation+0x88>)
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	f003 0320 	and.w	r3, r3, #32
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d002      	beq.n	8001508 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001502:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <FLASH_WaitForLastOperation+0x88>)
 8001504:	2220      	movs	r2, #32
 8001506:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001508:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <FLASH_WaitForLastOperation+0x88>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	f003 0310 	and.w	r3, r3, #16
 8001510:	2b00      	cmp	r3, #0
 8001512:	d10b      	bne.n	800152c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001514:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <FLASH_WaitForLastOperation+0x88>)
 8001516:	69db      	ldr	r3, [r3, #28]
 8001518:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800151c:	2b00      	cmp	r3, #0
 800151e:	d105      	bne.n	800152c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001520:	4b07      	ldr	r3, [pc, #28]	; (8001540 <FLASH_WaitForLastOperation+0x88>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001528:	2b00      	cmp	r3, #0
 800152a:	d003      	beq.n	8001534 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800152c:	f000 f80a 	bl	8001544 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001530:	2301      	movs	r3, #1
 8001532:	e000      	b.n	8001536 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40022000 	.word	0x40022000

08001544 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800154a:	2300      	movs	r3, #0
 800154c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800154e:	4b23      	ldr	r3, [pc, #140]	; (80015dc <FLASH_SetErrorCode+0x98>)
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	f003 0310 	and.w	r3, r3, #16
 8001556:	2b00      	cmp	r3, #0
 8001558:	d009      	beq.n	800156e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800155a:	4b21      	ldr	r3, [pc, #132]	; (80015e0 <FLASH_SetErrorCode+0x9c>)
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	f043 0302 	orr.w	r3, r3, #2
 8001562:	4a1f      	ldr	r2, [pc, #124]	; (80015e0 <FLASH_SetErrorCode+0x9c>)
 8001564:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f043 0310 	orr.w	r3, r3, #16
 800156c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800156e:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <FLASH_SetErrorCode+0x98>)
 8001570:	68db      	ldr	r3, [r3, #12]
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	2b00      	cmp	r3, #0
 8001578:	d009      	beq.n	800158e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800157a:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <FLASH_SetErrorCode+0x9c>)
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	4a17      	ldr	r2, [pc, #92]	; (80015e0 <FLASH_SetErrorCode+0x9c>)
 8001584:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f043 0304 	orr.w	r3, r3, #4
 800158c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800158e:	4b13      	ldr	r3, [pc, #76]	; (80015dc <FLASH_SetErrorCode+0x98>)
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	2b00      	cmp	r3, #0
 8001598:	d00b      	beq.n	80015b2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800159a:	4b11      	ldr	r3, [pc, #68]	; (80015e0 <FLASH_SetErrorCode+0x9c>)
 800159c:	69db      	ldr	r3, [r3, #28]
 800159e:	f043 0304 	orr.w	r3, r3, #4
 80015a2:	4a0f      	ldr	r2, [pc, #60]	; (80015e0 <FLASH_SetErrorCode+0x9c>)
 80015a4:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80015a6:	4b0d      	ldr	r3, [pc, #52]	; (80015dc <FLASH_SetErrorCode+0x98>)
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	4a0c      	ldr	r2, [pc, #48]	; (80015dc <FLASH_SetErrorCode+0x98>)
 80015ac:	f023 0301 	bic.w	r3, r3, #1
 80015b0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f240 1201 	movw	r2, #257	; 0x101
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d106      	bne.n	80015ca <FLASH_SetErrorCode+0x86>
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <FLASH_SetErrorCode+0x98>)
 80015be:	69db      	ldr	r3, [r3, #28]
 80015c0:	4a06      	ldr	r2, [pc, #24]	; (80015dc <FLASH_SetErrorCode+0x98>)
 80015c2:	f023 0301 	bic.w	r3, r3, #1
 80015c6:	61d3      	str	r3, [r2, #28]
}  
 80015c8:	e002      	b.n	80015d0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80015ca:	4a04      	ldr	r2, [pc, #16]	; (80015dc <FLASH_SetErrorCode+0x98>)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	60d3      	str	r3, [r2, #12]
}  
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40022000 	.word	0x40022000
 80015e0:	200001a8 	.word	0x200001a8

080015e4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80015f6:	4b2f      	ldr	r3, [pc, #188]	; (80016b4 <HAL_FLASHEx_Erase+0xd0>)
 80015f8:	7e1b      	ldrb	r3, [r3, #24]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d101      	bne.n	8001602 <HAL_FLASHEx_Erase+0x1e>
 80015fe:	2302      	movs	r3, #2
 8001600:	e053      	b.n	80016aa <HAL_FLASHEx_Erase+0xc6>
 8001602:	4b2c      	ldr	r3, [pc, #176]	; (80016b4 <HAL_FLASHEx_Erase+0xd0>)
 8001604:	2201      	movs	r2, #1
 8001606:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b02      	cmp	r3, #2
 800160e:	d116      	bne.n	800163e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001610:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001614:	f7ff ff50 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d141      	bne.n	80016a2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800161e:	2001      	movs	r0, #1
 8001620:	f000 f926 	bl	8001870 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001624:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001628:	f7ff ff46 	bl	80014b8 <FLASH_WaitForLastOperation>
 800162c:	4603      	mov	r3, r0
 800162e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001630:	4b21      	ldr	r3, [pc, #132]	; (80016b8 <HAL_FLASHEx_Erase+0xd4>)
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	4a20      	ldr	r2, [pc, #128]	; (80016b8 <HAL_FLASHEx_Erase+0xd4>)
 8001636:	f023 0304 	bic.w	r3, r3, #4
 800163a:	6113      	str	r3, [r2, #16]
 800163c:	e031      	b.n	80016a2 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800163e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001642:	f7ff ff39 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d12a      	bne.n	80016a2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	f04f 32ff 	mov.w	r2, #4294967295
 8001652:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	e019      	b.n	8001690 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800165c:	68b8      	ldr	r0, [r7, #8]
 800165e:	f000 fb57 	bl	8001d10 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001662:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001666:	f7ff ff27 	bl	80014b8 <FLASH_WaitForLastOperation>
 800166a:	4603      	mov	r3, r0
 800166c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800166e:	4b12      	ldr	r3, [pc, #72]	; (80016b8 <HAL_FLASHEx_Erase+0xd4>)
 8001670:	691b      	ldr	r3, [r3, #16]
 8001672:	4a11      	ldr	r2, [pc, #68]	; (80016b8 <HAL_FLASHEx_Erase+0xd4>)
 8001674:	f023 0302 	bic.w	r3, r3, #2
 8001678:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d003      	beq.n	8001688 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	601a      	str	r2, [r3, #0]
            break;
 8001686:	e00c      	b.n	80016a2 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800168e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	029a      	lsls	r2, r3, #10
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	4413      	add	r3, r2
 800169c:	68ba      	ldr	r2, [r7, #8]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d3dc      	bcc.n	800165c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80016a2:	4b04      	ldr	r3, [pc, #16]	; (80016b4 <HAL_FLASHEx_Erase+0xd0>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	761a      	strb	r2, [r3, #24]

  return status;
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200001a8 	.word	0x200001a8
 80016b8:	40022000 	.word	0x40022000

080016bc <HAL_FLASHEx_OBErase>:
  *         (system reset will occur)
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_FLASHEx_OBErase(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
  uint8_t rdptmp = OB_RDP_LEVEL_0;
 80016c2:	23a5      	movs	r3, #165	; 0xa5
 80016c4:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	71fb      	strb	r3, [r7, #7]

  /* Get the actual read protection Option Byte value */
  rdptmp = FLASH_OB_GetRDP();
 80016ca:	f000 faf5 	bl	8001cb8 <FLASH_OB_GetRDP>
 80016ce:	4603      	mov	r3, r0
 80016d0:	71bb      	strb	r3, [r7, #6]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016d2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80016d6:	f7ff feef 	bl	80014b8 <FLASH_WaitForLastOperation>
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]

  if(status == HAL_OK)
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d123      	bne.n	800172c <HAL_FLASHEx_OBErase+0x70>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016e4:	4b14      	ldr	r3, [pc, #80]	; (8001738 <HAL_FLASHEx_OBErase+0x7c>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	61da      	str	r2, [r3, #28]

    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 80016ea:	4b14      	ldr	r3, [pc, #80]	; (800173c <HAL_FLASHEx_OBErase+0x80>)
 80016ec:	691b      	ldr	r3, [r3, #16]
 80016ee:	4a13      	ldr	r2, [pc, #76]	; (800173c <HAL_FLASHEx_OBErase+0x80>)
 80016f0:	f043 0320 	orr.w	r3, r3, #32
 80016f4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80016f6:	4b11      	ldr	r3, [pc, #68]	; (800173c <HAL_FLASHEx_OBErase+0x80>)
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	4a10      	ldr	r2, [pc, #64]	; (800173c <HAL_FLASHEx_OBErase+0x80>)
 80016fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001700:	6113      	str	r3, [r2, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001702:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001706:	f7ff fed7 	bl	80014b8 <FLASH_WaitForLastOperation>
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 800170e:	4b0b      	ldr	r3, [pc, #44]	; (800173c <HAL_FLASHEx_OBErase+0x80>)
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	4a0a      	ldr	r2, [pc, #40]	; (800173c <HAL_FLASHEx_OBErase+0x80>)
 8001714:	f023 0320 	bic.w	r3, r3, #32
 8001718:	6113      	str	r3, [r2, #16]

    if(status == HAL_OK)
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d105      	bne.n	800172c <HAL_FLASHEx_OBErase+0x70>
    {
      /* Restore the last read protection Option Byte value */
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 8001720:	79bb      	ldrb	r3, [r7, #6]
 8001722:	4618      	mov	r0, r3
 8001724:	f000 fa02 	bl	8001b2c <FLASH_OB_RDP_LevelConfig>
 8001728:	4603      	mov	r3, r0
 800172a:	71fb      	strb	r3, [r7, #7]
    }
  }

  /* Return the erase status */
  return status;
 800172c:	79fb      	ldrb	r3, [r7, #7]
}
 800172e:	4618      	mov	r0, r3
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200001a8 	.word	0x200001a8
 800173c:	40022000 	.word	0x40022000

08001740 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800174c:	4b39      	ldr	r3, [pc, #228]	; (8001834 <HAL_FLASHEx_OBProgram+0xf4>)
 800174e:	7e1b      	ldrb	r3, [r3, #24]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d101      	bne.n	8001758 <HAL_FLASHEx_OBProgram+0x18>
 8001754:	2302      	movs	r3, #2
 8001756:	e069      	b.n	800182c <HAL_FLASHEx_OBProgram+0xec>
 8001758:	4b36      	ldr	r3, [pc, #216]	; (8001834 <HAL_FLASHEx_OBProgram+0xf4>)
 800175a:	2201      	movs	r2, #1
 800175c:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Write protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	2b00      	cmp	r3, #0
 8001768:	d01a      	beq.n	80017a0 <HAL_FLASHEx_OBProgram+0x60>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d107      	bne.n	8001782 <HAL_FLASHEx_OBProgram+0x42>
    {
      /* Enable of Write protection on the selected page */
      status = FLASH_OB_EnableWRP(pOBInit->WRPPage);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	4618      	mov	r0, r3
 8001778:	f000 f896 	bl	80018a8 <FLASH_OB_EnableWRP>
 800177c:	4603      	mov	r3, r0
 800177e:	73fb      	strb	r3, [r7, #15]
 8001780:	e006      	b.n	8001790 <HAL_FLASHEx_OBProgram+0x50>
    }
    else
    {
      /* Disable of Write protection on the selected page */
      status = FLASH_OB_DisableWRP(pOBInit->WRPPage);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	4618      	mov	r0, r3
 8001788:	f000 f930 	bl	80019ec <FLASH_OB_DisableWRP>
 800178c:	4603      	mov	r3, r0
 800178e:	73fb      	strb	r3, [r7, #15]
    }
    if (status != HAL_OK)
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d004      	beq.n	80017a0 <HAL_FLASHEx_OBProgram+0x60>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8001796:	4b27      	ldr	r3, [pc, #156]	; (8001834 <HAL_FLASHEx_OBProgram+0xf4>)
 8001798:	2200      	movs	r2, #0
 800179a:	761a      	strb	r2, [r3, #24]
      return status;
 800179c:	7bfb      	ldrb	r3, [r7, #15]
 800179e:	e045      	b.n	800182c <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* Read protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d00e      	beq.n	80017ca <HAL_FLASHEx_OBProgram+0x8a>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	7c1b      	ldrb	r3, [r3, #16]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 f9bb 	bl	8001b2c <FLASH_OB_RDP_LevelConfig>
 80017b6:	4603      	mov	r3, r0
 80017b8:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 80017ba:	7bfb      	ldrb	r3, [r7, #15]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d004      	beq.n	80017ca <HAL_FLASHEx_OBProgram+0x8a>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80017c0:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <HAL_FLASHEx_OBProgram+0xf4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	761a      	strb	r2, [r3, #24]
      return status;
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	e030      	b.n	800182c <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* USER configuration */
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0304 	and.w	r3, r3, #4
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d00e      	beq.n	80017f4 <HAL_FLASHEx_OBProgram+0xb4>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	7c5b      	ldrb	r3, [r3, #17]
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 f9f6 	bl	8001bcc <FLASH_OB_UserConfig>
 80017e0:	4603      	mov	r3, r0
 80017e2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d004      	beq.n	80017f4 <HAL_FLASHEx_OBProgram+0xb4>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80017ea:	4b12      	ldr	r3, [pc, #72]	; (8001834 <HAL_FLASHEx_OBProgram+0xf4>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	761a      	strb	r2, [r3, #24]
      return status;
 80017f0:	7bfb      	ldrb	r3, [r7, #15]
 80017f2:	e01b      	b.n	800182c <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* DATA configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0308 	and.w	r3, r3, #8
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d011      	beq.n	8001824 <HAL_FLASHEx_OBProgram+0xe4>
  {
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	695a      	ldr	r2, [r3, #20]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	7e1b      	ldrb	r3, [r3, #24]
 8001808:	4619      	mov	r1, r3
 800180a:	4610      	mov	r0, r2
 800180c:	f000 fa16 	bl	8001c3c <FLASH_OB_ProgramData>
 8001810:	4603      	mov	r3, r0
 8001812:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8001814:	7bfb      	ldrb	r3, [r7, #15]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d004      	beq.n	8001824 <HAL_FLASHEx_OBProgram+0xe4>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <HAL_FLASHEx_OBProgram+0xf4>)
 800181c:	2200      	movs	r2, #0
 800181e:	761a      	strb	r2, [r3, #24]
      return status;
 8001820:	7bfb      	ldrb	r3, [r7, #15]
 8001822:	e003      	b.n	800182c <HAL_FLASHEx_OBProgram+0xec>
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001824:	4b03      	ldr	r3, [pc, #12]	; (8001834 <HAL_FLASHEx_OBProgram+0xf4>)
 8001826:	2200      	movs	r2, #0
 8001828:	761a      	strb	r2, [r3, #24]

  return status;
 800182a:	7bfb      	ldrb	r3, [r7, #15]
}
 800182c:	4618      	mov	r0, r3
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200001a8 	.word	0x200001a8

08001838 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2207      	movs	r2, #7
 8001844:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 8001846:	f000 fa2d 	bl	8001ca4 <FLASH_OB_GetWRP>
 800184a:	4602      	mov	r2, r0
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8001850:	f000 fa32 	bl	8001cb8 <FLASH_OB_GetRDP>
 8001854:	4603      	mov	r3, r0
 8001856:	b2da      	uxtb	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	741a      	strb	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = FLASH_OB_GetUser();
 800185c:	f000 fa48 	bl	8001cf0 <FLASH_OB_GetUser>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	745a      	strb	r2, [r3, #17]
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001878:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <FLASH_MassErase+0x30>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800187e:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <FLASH_MassErase+0x34>)
 8001880:	691b      	ldr	r3, [r3, #16]
 8001882:	4a08      	ldr	r2, [pc, #32]	; (80018a4 <FLASH_MassErase+0x34>)
 8001884:	f043 0304 	orr.w	r3, r3, #4
 8001888:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800188a:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <FLASH_MassErase+0x34>)
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	4a05      	ldr	r2, [pc, #20]	; (80018a4 <FLASH_MassErase+0x34>)
 8001890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001894:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	200001a8 	.word	0x200001a8
 80018a4:	40022000 	.word	0x40022000

080018a8 <FLASH_OB_EnableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write protected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WriteProtectPage)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018b0:	2300      	movs	r3, #0
 80018b2:	75fb      	strb	r3, [r7, #23]
  uint16_t WRP0_Data = 0xFFFF;
 80018b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018b8:	82bb      	strh	r3, [r7, #20]
#if defined(FLASH_WRP1_WRP1)
  uint16_t WRP1_Data = 0xFFFF;
 80018ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018be:	827b      	strh	r3, [r7, #18]
#endif /* FLASH_WRP1_WRP1 */
#if defined(FLASH_WRP2_WRP2)
  uint16_t WRP2_Data = 0xFFFF;
 80018c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018c4:	823b      	strh	r3, [r7, #16]
#endif /* FLASH_WRP2_WRP2 */
#if defined(FLASH_WRP3_WRP3)
  uint16_t WRP3_Data = 0xFFFF;
 80018c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ca:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));
    
  /* Get current write protected pages and the new pages to be protected ******/
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 80018cc:	f000 f9ea 	bl	8001ca4 <FLASH_OB_GetWRP>
 80018d0:	4602      	mov	r2, r0
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	43db      	mvns	r3, r3
 80018d6:	4013      	ands	r3, r2
 80018d8:	607b      	str	r3, [r7, #4]
  
#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	b29b      	uxth	r3, r3
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	82bb      	strh	r3, [r7, #20]
#endif /* OB_WRP_PAGES0TO31MASK */
  
#if defined(OB_WRP_PAGES16TO31MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
#elif defined(OB_WRP_PAGES32TO63MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO63MASK) >> 8U);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	0a1b      	lsrs	r3, r3, #8
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	827b      	strh	r3, [r7, #18]
#endif /* OB_WRP_PAGES32TO63MASK */
 
#if defined(OB_WRP_PAGES64TO95MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES64TO95MASK) >> 16U);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	0c1b      	lsrs	r3, r3, #16
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	823b      	strh	r3, [r7, #16]
#if defined(OB_WRP_PAGES32TO47MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
#endif /* OB_WRP_PAGES32TO47MASK */

#if defined(OB_WRP_PAGES96TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES96TO127MASK) >> 24U); 
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	0e1b      	lsrs	r3, r3, #24
 80018fa:	81fb      	strh	r3, [r7, #14]
#elif defined(OB_WRP_PAGES48TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES96TO127MASK */
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001900:	f7ff fdda 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001904:	4603      	mov	r3, r0
 8001906:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8001908:	7dfb      	ldrb	r3, [r7, #23]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d162      	bne.n	80019d4 <FLASH_OB_EnableWRP+0x12c>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800190e:	4b34      	ldr	r3, [pc, #208]	; (80019e0 <FLASH_OB_EnableWRP+0x138>)
 8001910:	2200      	movs	r2, #0
 8001912:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 8001914:	f7ff fed2 	bl	80016bc <HAL_FLASHEx_OBErase>
 8001918:	4603      	mov	r3, r0
 800191a:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)  
 800191c:	7dfb      	ldrb	r3, [r7, #23]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d158      	bne.n	80019d4 <FLASH_OB_EnableWRP+0x12c>
    {
      /* Enable write protection */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001922:	4b30      	ldr	r3, [pc, #192]	; (80019e4 <FLASH_OB_EnableWRP+0x13c>)
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	4a2f      	ldr	r2, [pc, #188]	; (80019e4 <FLASH_OB_EnableWRP+0x13c>)
 8001928:	f043 0310 	orr.w	r3, r3, #16
 800192c:	6113      	str	r3, [r2, #16]

#if defined(FLASH_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 800192e:	8abb      	ldrh	r3, [r7, #20]
 8001930:	2bff      	cmp	r3, #255	; 0xff
 8001932:	d00d      	beq.n	8001950 <FLASH_OB_EnableWRP+0xa8>
      {
        OB->WRP0 &= WRP0_Data;
 8001934:	4b2c      	ldr	r3, [pc, #176]	; (80019e8 <FLASH_OB_EnableWRP+0x140>)
 8001936:	891b      	ldrh	r3, [r3, #8]
 8001938:	b29a      	uxth	r2, r3
 800193a:	492b      	ldr	r1, [pc, #172]	; (80019e8 <FLASH_OB_EnableWRP+0x140>)
 800193c:	8abb      	ldrh	r3, [r7, #20]
 800193e:	4013      	ands	r3, r2
 8001940:	b29b      	uxth	r3, r3
 8001942:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001944:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001948:	f7ff fdb6 	bl	80014b8 <FLASH_WaitForLastOperation>
 800194c:	4603      	mov	r3, r0
 800194e:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP0_WRP0 */

#if defined(FLASH_WRP1_WRP1)
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 8001950:	7dfb      	ldrb	r3, [r7, #23]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d110      	bne.n	8001978 <FLASH_OB_EnableWRP+0xd0>
 8001956:	8a7b      	ldrh	r3, [r7, #18]
 8001958:	2bff      	cmp	r3, #255	; 0xff
 800195a:	d00d      	beq.n	8001978 <FLASH_OB_EnableWRP+0xd0>
      {
        OB->WRP1 &= WRP1_Data;
 800195c:	4b22      	ldr	r3, [pc, #136]	; (80019e8 <FLASH_OB_EnableWRP+0x140>)
 800195e:	895b      	ldrh	r3, [r3, #10]
 8001960:	b29a      	uxth	r2, r3
 8001962:	4921      	ldr	r1, [pc, #132]	; (80019e8 <FLASH_OB_EnableWRP+0x140>)
 8001964:	8a7b      	ldrh	r3, [r7, #18]
 8001966:	4013      	ands	r3, r2
 8001968:	b29b      	uxth	r3, r3
 800196a:	814b      	strh	r3, [r1, #10]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800196c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001970:	f7ff fda2 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001974:	4603      	mov	r3, r0
 8001976:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP1_WRP1 */

#if defined(FLASH_WRP2_WRP2)
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 8001978:	7dfb      	ldrb	r3, [r7, #23]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d110      	bne.n	80019a0 <FLASH_OB_EnableWRP+0xf8>
 800197e:	8a3b      	ldrh	r3, [r7, #16]
 8001980:	2bff      	cmp	r3, #255	; 0xff
 8001982:	d00d      	beq.n	80019a0 <FLASH_OB_EnableWRP+0xf8>
      {
        OB->WRP2 &= WRP2_Data;
 8001984:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <FLASH_OB_EnableWRP+0x140>)
 8001986:	899b      	ldrh	r3, [r3, #12]
 8001988:	b29a      	uxth	r2, r3
 800198a:	4917      	ldr	r1, [pc, #92]	; (80019e8 <FLASH_OB_EnableWRP+0x140>)
 800198c:	8a3b      	ldrh	r3, [r7, #16]
 800198e:	4013      	ands	r3, r2
 8001990:	b29b      	uxth	r3, r3
 8001992:	818b      	strh	r3, [r1, #12]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001994:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001998:	f7ff fd8e 	bl	80014b8 <FLASH_WaitForLastOperation>
 800199c:	4603      	mov	r3, r0
 800199e:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP2_WRP2 */

#if defined(FLASH_WRP3_WRP3)
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 80019a0:	7dfb      	ldrb	r3, [r7, #23]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d110      	bne.n	80019c8 <FLASH_OB_EnableWRP+0x120>
 80019a6:	89fb      	ldrh	r3, [r7, #14]
 80019a8:	2bff      	cmp	r3, #255	; 0xff
 80019aa:	d00d      	beq.n	80019c8 <FLASH_OB_EnableWRP+0x120>
      {
        OB->WRP3 &= WRP3_Data;
 80019ac:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <FLASH_OB_EnableWRP+0x140>)
 80019ae:	89db      	ldrh	r3, [r3, #14]
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	490d      	ldr	r1, [pc, #52]	; (80019e8 <FLASH_OB_EnableWRP+0x140>)
 80019b4:	89fb      	ldrh	r3, [r7, #14]
 80019b6:	4013      	ands	r3, r2
 80019b8:	b29b      	uxth	r3, r3
 80019ba:	81cb      	strh	r3, [r1, #14]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019c0:	f7ff fd7a 	bl	80014b8 <FLASH_WaitForLastOperation>
 80019c4:	4603      	mov	r3, r0
 80019c6:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <FLASH_OB_EnableWRP+0x13c>)
 80019ca:	691b      	ldr	r3, [r3, #16]
 80019cc:	4a05      	ldr	r2, [pc, #20]	; (80019e4 <FLASH_OB_EnableWRP+0x13c>)
 80019ce:	f023 0310 	bic.w	r3, r3, #16
 80019d2:	6113      	str	r3, [r2, #16]
    }
  }
  
  return status;
 80019d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3718      	adds	r7, #24
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200001a8 	.word	0x200001a8
 80019e4:	40022000 	.word	0x40022000
 80019e8:	1ffff800 	.word	0x1ffff800

080019ec <FLASH_OB_DisableWRP>:
  * @param  WriteProtectPage specifies the page(s) to be write unprotected.
  *         The value of this parameter depend on device used within the same series 
  * @retval HAL status 
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WriteProtectPage)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019f4:	2300      	movs	r3, #0
 80019f6:	75fb      	strb	r3, [r7, #23]
  uint16_t WRP0_Data = 0xFFFF;
 80019f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019fc:	82bb      	strh	r3, [r7, #20]
#if defined(FLASH_WRP1_WRP1)
  uint16_t WRP1_Data = 0xFFFF;
 80019fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a02:	827b      	strh	r3, [r7, #18]
#endif /* FLASH_WRP1_WRP1 */
#if defined(FLASH_WRP2_WRP2)
  uint16_t WRP2_Data = 0xFFFF;
 8001a04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a08:	823b      	strh	r3, [r7, #16]
#endif /* FLASH_WRP2_WRP2 */
#if defined(FLASH_WRP3_WRP3)
  uint16_t WRP3_Data = 0xFFFF;
 8001a0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a0e:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(WriteProtectPage));

  /* Get current write protected pages and the new pages to be unprotected ******/
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 8001a10:	f000 f948 	bl	8001ca4 <FLASH_OB_GetWRP>
 8001a14:	4602      	mov	r2, r0
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	607b      	str	r3, [r7, #4]

#if defined(OB_WRP_PAGES0TO15MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
#elif defined(OB_WRP_PAGES0TO31MASK)
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	82bb      	strh	r3, [r7, #20]
#endif /* OB_WRP_PAGES0TO31MASK */
  
#if defined(OB_WRP_PAGES16TO31MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
#elif defined(OB_WRP_PAGES32TO63MASK)
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO63MASK) >> 8U);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	0a1b      	lsrs	r3, r3, #8
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	827b      	strh	r3, [r7, #18]
#endif /* OB_WRP_PAGES32TO63MASK */
 
#if defined(OB_WRP_PAGES64TO95MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES64TO95MASK) >> 16U);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	0c1b      	lsrs	r3, r3, #16
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	823b      	strh	r3, [r7, #16]
#if defined(OB_WRP_PAGES32TO47MASK)
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
#endif /* OB_WRP_PAGES32TO47MASK */

#if defined(OB_WRP_PAGES96TO127MASK)
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES96TO127MASK) >> 24U); 
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	0e1b      	lsrs	r3, r3, #24
 8001a3c:	81fb      	strh	r3, [r7, #14]
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO127MASK) >> 24U); 
#endif /* OB_WRP_PAGES96TO127MASK */

    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a3e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a42:	f7ff fd39 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001a46:	4603      	mov	r3, r0
 8001a48:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8001a4a:	7dfb      	ldrb	r3, [r7, #23]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d162      	bne.n	8001b16 <FLASH_OB_DisableWRP+0x12a>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001a50:	4b33      	ldr	r3, [pc, #204]	; (8001b20 <FLASH_OB_DisableWRP+0x134>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]

    /* To be able to write again option byte, need to perform a option byte erase */
    status = HAL_FLASHEx_OBErase();
 8001a56:	f7ff fe31 	bl	80016bc <HAL_FLASHEx_OBErase>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)  
 8001a5e:	7dfb      	ldrb	r3, [r7, #23]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d158      	bne.n	8001b16 <FLASH_OB_DisableWRP+0x12a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001a64:	4b2f      	ldr	r3, [pc, #188]	; (8001b24 <FLASH_OB_DisableWRP+0x138>)
 8001a66:	691b      	ldr	r3, [r3, #16]
 8001a68:	4a2e      	ldr	r2, [pc, #184]	; (8001b24 <FLASH_OB_DisableWRP+0x138>)
 8001a6a:	f043 0310 	orr.w	r3, r3, #16
 8001a6e:	6113      	str	r3, [r2, #16]

#if defined(FLASH_WRP0_WRP0)
      if(WRP0_Data != 0xFFU)
 8001a70:	8abb      	ldrh	r3, [r7, #20]
 8001a72:	2bff      	cmp	r3, #255	; 0xff
 8001a74:	d00d      	beq.n	8001a92 <FLASH_OB_DisableWRP+0xa6>
      {
        OB->WRP0 |= WRP0_Data;
 8001a76:	4b2c      	ldr	r3, [pc, #176]	; (8001b28 <FLASH_OB_DisableWRP+0x13c>)
 8001a78:	891b      	ldrh	r3, [r3, #8]
 8001a7a:	b29a      	uxth	r2, r3
 8001a7c:	492a      	ldr	r1, [pc, #168]	; (8001b28 <FLASH_OB_DisableWRP+0x13c>)
 8001a7e:	8abb      	ldrh	r3, [r7, #20]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	810b      	strh	r3, [r1, #8]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a86:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a8a:	f7ff fd15 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP0_WRP0 */

#if defined(FLASH_WRP1_WRP1)
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 8001a92:	7dfb      	ldrb	r3, [r7, #23]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d110      	bne.n	8001aba <FLASH_OB_DisableWRP+0xce>
 8001a98:	8a7b      	ldrh	r3, [r7, #18]
 8001a9a:	2bff      	cmp	r3, #255	; 0xff
 8001a9c:	d00d      	beq.n	8001aba <FLASH_OB_DisableWRP+0xce>
      {
        OB->WRP1 |= WRP1_Data;
 8001a9e:	4b22      	ldr	r3, [pc, #136]	; (8001b28 <FLASH_OB_DisableWRP+0x13c>)
 8001aa0:	895b      	ldrh	r3, [r3, #10]
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	4920      	ldr	r1, [pc, #128]	; (8001b28 <FLASH_OB_DisableWRP+0x13c>)
 8001aa6:	8a7b      	ldrh	r3, [r7, #18]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	814b      	strh	r3, [r1, #10]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001aae:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ab2:	f7ff fd01 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP1_WRP1 */

#if defined(FLASH_WRP2_WRP2)
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 8001aba:	7dfb      	ldrb	r3, [r7, #23]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d110      	bne.n	8001ae2 <FLASH_OB_DisableWRP+0xf6>
 8001ac0:	8a3b      	ldrh	r3, [r7, #16]
 8001ac2:	2bff      	cmp	r3, #255	; 0xff
 8001ac4:	d00d      	beq.n	8001ae2 <FLASH_OB_DisableWRP+0xf6>
      {
        OB->WRP2 |= WRP2_Data;
 8001ac6:	4b18      	ldr	r3, [pc, #96]	; (8001b28 <FLASH_OB_DisableWRP+0x13c>)
 8001ac8:	899b      	ldrh	r3, [r3, #12]
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	4916      	ldr	r1, [pc, #88]	; (8001b28 <FLASH_OB_DisableWRP+0x13c>)
 8001ace:	8a3b      	ldrh	r3, [r7, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	818b      	strh	r3, [r1, #12]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ad6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ada:	f7ff fced 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP2_WRP2 */

#if defined(FLASH_WRP3_WRP3)
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d110      	bne.n	8001b0a <FLASH_OB_DisableWRP+0x11e>
 8001ae8:	89fb      	ldrh	r3, [r7, #14]
 8001aea:	2bff      	cmp	r3, #255	; 0xff
 8001aec:	d00d      	beq.n	8001b0a <FLASH_OB_DisableWRP+0x11e>
      {
        OB->WRP3 |= WRP3_Data;
 8001aee:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <FLASH_OB_DisableWRP+0x13c>)
 8001af0:	89db      	ldrh	r3, [r3, #14]
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	490c      	ldr	r1, [pc, #48]	; (8001b28 <FLASH_OB_DisableWRP+0x13c>)
 8001af6:	89fb      	ldrh	r3, [r7, #14]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	81cb      	strh	r3, [r1, #14]
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001afe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b02:	f7ff fcd9 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001b06:	4603      	mov	r3, r0
 8001b08:	75fb      	strb	r3, [r7, #23]
      }
#endif /* FLASH_WRP3_WRP3 */

      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001b0a:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <FLASH_OB_DisableWRP+0x138>)
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	4a05      	ldr	r2, [pc, #20]	; (8001b24 <FLASH_OB_DisableWRP+0x138>)
 8001b10:	f023 0310 	bic.w	r3, r3, #16
 8001b14:	6113      	str	r3, [r2, #16]
    }
  }
  return status;
 8001b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	200001a8 	.word	0x200001a8
 8001b24:	40022000 	.word	0x40022000
 8001b28:	1ffff800 	.word	0x1ffff800

08001b2c <FLASH_OB_RDP_LevelConfig>:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t ReadProtectLevel)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(ReadProtectLevel));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b3a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b3e:	f7ff fcbb 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001b42:	4603      	mov	r3, r0
 8001b44:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d133      	bne.n	8001bb4 <FLASH_OB_RDP_LevelConfig+0x88>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b4c:	4b1c      	ldr	r3, [pc, #112]	; (8001bc0 <FLASH_OB_RDP_LevelConfig+0x94>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	61da      	str	r2, [r3, #28]
    
    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001b52:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	4a1b      	ldr	r2, [pc, #108]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001b58:	f043 0320 	orr.w	r3, r3, #32
 8001b5c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001b5e:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	4a18      	ldr	r2, [pc, #96]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001b64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b68:	6113      	str	r3, [r2, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b6a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b6e:	f7ff fca3 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001b72:	4603      	mov	r3, r0
 8001b74:	73fb      	strb	r3, [r7, #15]

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001b76:	4b13      	ldr	r3, [pc, #76]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	4a12      	ldr	r2, [pc, #72]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001b7c:	f023 0320 	bic.w	r3, r3, #32
 8001b80:	6113      	str	r3, [r2, #16]

    if(status == HAL_OK)
 8001b82:	7bfb      	ldrb	r3, [r7, #15]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d115      	bne.n	8001bb4 <FLASH_OB_RDP_LevelConfig+0x88>
    {
      /* Enable the Option Bytes Programming operation */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001b88:	4b0e      	ldr	r3, [pc, #56]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	4a0d      	ldr	r2, [pc, #52]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001b8e:	f043 0310 	orr.w	r3, r3, #16
 8001b92:	6113      	str	r3, [r2, #16]
      
      WRITE_REG(OB->RDP, ReadProtectLevel);
 8001b94:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <FLASH_OB_RDP_LevelConfig+0x9c>)
 8001b96:	79fa      	ldrb	r2, [r7, #7]
 8001b98:	b292      	uxth	r2, r2
 8001b9a:	801a      	strh	r2, [r3, #0]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 8001b9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ba0:	f7ff fc8a 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	73fb      	strb	r3, [r7, #15]
      
      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001ba8:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	4a05      	ldr	r2, [pc, #20]	; (8001bc4 <FLASH_OB_RDP_LevelConfig+0x98>)
 8001bae:	f023 0310 	bic.w	r3, r3, #16
 8001bb2:	6113      	str	r3, [r2, #16]
    }
  }
  
  return status;
 8001bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	200001a8 	.word	0x200001a8
 8001bc4:	40022000 	.word	0x40022000
 8001bc8:	1ffff800 	.word	0x1ffff800

08001bcc <FLASH_OB_UserConfig>:
  *         FLASH_OBR_nRST_STOP(Bit3),FLASH_OBR_nRST_STDBY(Bit4).
  *         And BFBF2(Bit5) for STM32F101xG and STM32F103xG . 
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t UserConfig)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	73fb      	strb	r3, [r7, #15]
#if defined(FLASH_BANK2_END)
  assert_param(IS_OB_BOOT1((UserConfig&OB_BOOT1_SET)));
#endif /* FLASH_BANK2_END */

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bda:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001bde:	f7ff fc6b 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001be2:	4603      	mov	r3, r0
 8001be4:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 8001be6:	7bfb      	ldrb	r3, [r7, #15]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d11b      	bne.n	8001c24 <FLASH_OB_UserConfig+0x58>
  {     
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001bec:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <FLASH_OB_UserConfig+0x64>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	61da      	str	r2, [r3, #28]

    /* Enable the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001bf2:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <FLASH_OB_UserConfig+0x68>)
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	4a0f      	ldr	r2, [pc, #60]	; (8001c34 <FLASH_OB_UserConfig+0x68>)
 8001bf8:	f043 0310 	orr.w	r3, r3, #16
 8001bfc:	6113      	str	r3, [r2, #16]
 
#if defined(FLASH_BANK2_END)
    OB->USER = (UserConfig | 0xF0U);
#else
    OB->USER = (UserConfig | 0x88U);
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	f063 0377 	orn	r3, r3, #119	; 0x77
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <FLASH_OB_UserConfig+0x6c>)
 8001c08:	b292      	uxth	r2, r2
 8001c0a:	805a      	strh	r2, [r3, #2]
#endif /* FLASH_BANK2_END */

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c0c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c10:	f7ff fc52 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001c14:	4603      	mov	r3, r0
 8001c16:	73fb      	strb	r3, [r7, #15]

    /* if the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <FLASH_OB_UserConfig+0x68>)
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	4a05      	ldr	r2, [pc, #20]	; (8001c34 <FLASH_OB_UserConfig+0x68>)
 8001c1e:	f023 0310 	bic.w	r3, r3, #16
 8001c22:	6113      	str	r3, [r2, #16]
  }
  
  return status; 
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200001a8 	.word	0x200001a8
 8001c34:	40022000 	.word	0x40022000
 8001c38:	1ffff800 	.word	0x1ffff800

08001c3c <FLASH_OB_ProgramData>:
  *         This parameter can be 0x1FFFF804 or 0x1FFFF806. 
  * @param  Data specifies the data to be programmed.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_ProgramData(uint32_t Address, uint8_t Data)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c4c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c50:	f7ff fc32 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001c54:	4603      	mov	r3, r0
 8001c56:	73fb      	strb	r3, [r7, #15]
  
  if(status == HAL_OK)
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d118      	bne.n	8001c90 <FLASH_OB_ProgramData+0x54>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <FLASH_OB_ProgramData+0x60>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	61da      	str	r2, [r3, #28]

    /* Enables the Option Bytes Programming operation */
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001c64:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <FLASH_OB_ProgramData+0x64>)
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	4a0d      	ldr	r2, [pc, #52]	; (8001ca0 <FLASH_OB_ProgramData+0x64>)
 8001c6a:	f043 0310 	orr.w	r3, r3, #16
 8001c6e:	6113      	str	r3, [r2, #16]
    *(__IO uint16_t*)Address = Data;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	78fa      	ldrb	r2, [r7, #3]
 8001c74:	b292      	uxth	r2, r2
 8001c76:	801a      	strh	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c7c:	f7ff fc1c 	bl	80014b8 <FLASH_WaitForLastOperation>
 8001c80:	4603      	mov	r3, r0
 8001c82:	73fb      	strb	r3, [r7, #15]
    
    /* If the program operation is completed, disable the OPTPG Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001c84:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <FLASH_OB_ProgramData+0x64>)
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	4a05      	ldr	r2, [pc, #20]	; (8001ca0 <FLASH_OB_ProgramData+0x64>)
 8001c8a:	f023 0310 	bic.w	r3, r3, #16
 8001c8e:	6113      	str	r3, [r2, #16]
  }
  /* Return the Option Byte Data Program Status */
  return status;
 8001c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	200001a8 	.word	0x200001a8
 8001ca0:	40022000 	.word	0x40022000

08001ca4 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval The FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (uint32_t)(READ_REG(FLASH->WRPR));
 8001ca8:	4b02      	ldr	r3, [pc, #8]	; (8001cb4 <FLASH_OB_GetWRP+0x10>)
 8001caa:	6a1b      	ldr	r3, [r3, #32]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr
 8001cb4:	40022000 	.word	0x40022000

08001cb8 <FLASH_OB_GetRDP>:
  *         This parameter can be one of the following values:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
  uint32_t readstatus = OB_RDP_LEVEL_0;
 8001cbe:	23a5      	movs	r3, #165	; 0xa5
 8001cc0:	607b      	str	r3, [r7, #4]
  uint32_t tmp_reg = 0U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	603b      	str	r3, [r7, #0]
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, FLASH_OBR_RDPRT);
 8001cc6:	4b09      	ldr	r3, [pc, #36]	; (8001cec <FLASH_OB_GetRDP+0x34>)
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	603b      	str	r3, [r7, #0]

  if (tmp_reg == FLASH_OBR_RDPRT)
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d102      	bne.n	8001cdc <FLASH_OB_GetRDP+0x24>
  {
    readstatus = OB_RDP_LEVEL_1;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	e001      	b.n	8001ce0 <FLASH_OB_GetRDP+0x28>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 8001cdc:	23a5      	movs	r3, #165	; 0xa5
 8001cde:	607b      	str	r3, [r7, #4]
  }

  return readstatus;
 8001ce0:	687b      	ldr	r3, [r7, #4]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr
 8001cec:	40022000 	.word	0x40022000

08001cf0 <FLASH_OB_GetUser>:
  * @retval The FLASH User Option Bytes values: FLASH_OBR_IWDG_SW(Bit2), 
  *         FLASH_OBR_nRST_STOP(Bit3),FLASH_OBR_nRST_STDBY(Bit4).
  *         And FLASH_OBR_BFB2(Bit5) for STM32F101xG and STM32F103xG . 
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 8001cf4:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <FLASH_OB_GetUser+0x1c>)
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	089b      	lsrs	r3, r3, #2
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	b2db      	uxtb	r3, r3
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	40022000 	.word	0x40022000

08001d10 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001d18:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <FLASH_PageErase+0x38>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <FLASH_PageErase+0x3c>)
 8001d20:	691b      	ldr	r3, [r3, #16]
 8001d22:	4a0a      	ldr	r2, [pc, #40]	; (8001d4c <FLASH_PageErase+0x3c>)
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001d2a:	4a08      	ldr	r2, [pc, #32]	; (8001d4c <FLASH_PageErase+0x3c>)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <FLASH_PageErase+0x3c>)
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	4a05      	ldr	r2, [pc, #20]	; (8001d4c <FLASH_PageErase+0x3c>)
 8001d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d3a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	200001a8 	.word	0x200001a8
 8001d4c:	40022000 	.word	0x40022000

08001d50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b08b      	sub	sp, #44	; 0x2c
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d62:	e169      	b.n	8002038 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d64:	2201      	movs	r2, #1
 8001d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	69fa      	ldr	r2, [r7, #28]
 8001d74:	4013      	ands	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	f040 8158 	bne.w	8002032 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	4a9a      	ldr	r2, [pc, #616]	; (8001ff0 <HAL_GPIO_Init+0x2a0>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d05e      	beq.n	8001e4a <HAL_GPIO_Init+0xfa>
 8001d8c:	4a98      	ldr	r2, [pc, #608]	; (8001ff0 <HAL_GPIO_Init+0x2a0>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d875      	bhi.n	8001e7e <HAL_GPIO_Init+0x12e>
 8001d92:	4a98      	ldr	r2, [pc, #608]	; (8001ff4 <HAL_GPIO_Init+0x2a4>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d058      	beq.n	8001e4a <HAL_GPIO_Init+0xfa>
 8001d98:	4a96      	ldr	r2, [pc, #600]	; (8001ff4 <HAL_GPIO_Init+0x2a4>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d86f      	bhi.n	8001e7e <HAL_GPIO_Init+0x12e>
 8001d9e:	4a96      	ldr	r2, [pc, #600]	; (8001ff8 <HAL_GPIO_Init+0x2a8>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d052      	beq.n	8001e4a <HAL_GPIO_Init+0xfa>
 8001da4:	4a94      	ldr	r2, [pc, #592]	; (8001ff8 <HAL_GPIO_Init+0x2a8>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d869      	bhi.n	8001e7e <HAL_GPIO_Init+0x12e>
 8001daa:	4a94      	ldr	r2, [pc, #592]	; (8001ffc <HAL_GPIO_Init+0x2ac>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d04c      	beq.n	8001e4a <HAL_GPIO_Init+0xfa>
 8001db0:	4a92      	ldr	r2, [pc, #584]	; (8001ffc <HAL_GPIO_Init+0x2ac>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d863      	bhi.n	8001e7e <HAL_GPIO_Init+0x12e>
 8001db6:	4a92      	ldr	r2, [pc, #584]	; (8002000 <HAL_GPIO_Init+0x2b0>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d046      	beq.n	8001e4a <HAL_GPIO_Init+0xfa>
 8001dbc:	4a90      	ldr	r2, [pc, #576]	; (8002000 <HAL_GPIO_Init+0x2b0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d85d      	bhi.n	8001e7e <HAL_GPIO_Init+0x12e>
 8001dc2:	2b12      	cmp	r3, #18
 8001dc4:	d82a      	bhi.n	8001e1c <HAL_GPIO_Init+0xcc>
 8001dc6:	2b12      	cmp	r3, #18
 8001dc8:	d859      	bhi.n	8001e7e <HAL_GPIO_Init+0x12e>
 8001dca:	a201      	add	r2, pc, #4	; (adr r2, 8001dd0 <HAL_GPIO_Init+0x80>)
 8001dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd0:	08001e4b 	.word	0x08001e4b
 8001dd4:	08001e25 	.word	0x08001e25
 8001dd8:	08001e37 	.word	0x08001e37
 8001ddc:	08001e79 	.word	0x08001e79
 8001de0:	08001e7f 	.word	0x08001e7f
 8001de4:	08001e7f 	.word	0x08001e7f
 8001de8:	08001e7f 	.word	0x08001e7f
 8001dec:	08001e7f 	.word	0x08001e7f
 8001df0:	08001e7f 	.word	0x08001e7f
 8001df4:	08001e7f 	.word	0x08001e7f
 8001df8:	08001e7f 	.word	0x08001e7f
 8001dfc:	08001e7f 	.word	0x08001e7f
 8001e00:	08001e7f 	.word	0x08001e7f
 8001e04:	08001e7f 	.word	0x08001e7f
 8001e08:	08001e7f 	.word	0x08001e7f
 8001e0c:	08001e7f 	.word	0x08001e7f
 8001e10:	08001e7f 	.word	0x08001e7f
 8001e14:	08001e2d 	.word	0x08001e2d
 8001e18:	08001e41 	.word	0x08001e41
 8001e1c:	4a79      	ldr	r2, [pc, #484]	; (8002004 <HAL_GPIO_Init+0x2b4>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d013      	beq.n	8001e4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e22:	e02c      	b.n	8001e7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	623b      	str	r3, [r7, #32]
          break;
 8001e2a:	e029      	b.n	8001e80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	3304      	adds	r3, #4
 8001e32:	623b      	str	r3, [r7, #32]
          break;
 8001e34:	e024      	b.n	8001e80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	3308      	adds	r3, #8
 8001e3c:	623b      	str	r3, [r7, #32]
          break;
 8001e3e:	e01f      	b.n	8001e80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	330c      	adds	r3, #12
 8001e46:	623b      	str	r3, [r7, #32]
          break;
 8001e48:	e01a      	b.n	8001e80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d102      	bne.n	8001e58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e52:	2304      	movs	r3, #4
 8001e54:	623b      	str	r3, [r7, #32]
          break;
 8001e56:	e013      	b.n	8001e80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d105      	bne.n	8001e6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e60:	2308      	movs	r3, #8
 8001e62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	69fa      	ldr	r2, [r7, #28]
 8001e68:	611a      	str	r2, [r3, #16]
          break;
 8001e6a:	e009      	b.n	8001e80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e6c:	2308      	movs	r3, #8
 8001e6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	69fa      	ldr	r2, [r7, #28]
 8001e74:	615a      	str	r2, [r3, #20]
          break;
 8001e76:	e003      	b.n	8001e80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
          break;
 8001e7c:	e000      	b.n	8001e80 <HAL_GPIO_Init+0x130>
          break;
 8001e7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	2bff      	cmp	r3, #255	; 0xff
 8001e84:	d801      	bhi.n	8001e8a <HAL_GPIO_Init+0x13a>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	e001      	b.n	8001e8e <HAL_GPIO_Init+0x13e>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3304      	adds	r3, #4
 8001e8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	2bff      	cmp	r3, #255	; 0xff
 8001e94:	d802      	bhi.n	8001e9c <HAL_GPIO_Init+0x14c>
 8001e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	e002      	b.n	8001ea2 <HAL_GPIO_Init+0x152>
 8001e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9e:	3b08      	subs	r3, #8
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	210f      	movs	r1, #15
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	401a      	ands	r2, r3
 8001eb4:	6a39      	ldr	r1, [r7, #32]
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ebc:	431a      	orrs	r2, r3
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	f000 80b1 	beq.w	8002032 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ed0:	4b4d      	ldr	r3, [pc, #308]	; (8002008 <HAL_GPIO_Init+0x2b8>)
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	4a4c      	ldr	r2, [pc, #304]	; (8002008 <HAL_GPIO_Init+0x2b8>)
 8001ed6:	f043 0301 	orr.w	r3, r3, #1
 8001eda:	6193      	str	r3, [r2, #24]
 8001edc:	4b4a      	ldr	r3, [pc, #296]	; (8002008 <HAL_GPIO_Init+0x2b8>)
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	f003 0301 	and.w	r3, r3, #1
 8001ee4:	60bb      	str	r3, [r7, #8]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ee8:	4a48      	ldr	r2, [pc, #288]	; (800200c <HAL_GPIO_Init+0x2bc>)
 8001eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eec:	089b      	lsrs	r3, r3, #2
 8001eee:	3302      	adds	r3, #2
 8001ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ef4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef8:	f003 0303 	and.w	r3, r3, #3
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	220f      	movs	r2, #15
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a40      	ldr	r2, [pc, #256]	; (8002010 <HAL_GPIO_Init+0x2c0>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d013      	beq.n	8001f3c <HAL_GPIO_Init+0x1ec>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a3f      	ldr	r2, [pc, #252]	; (8002014 <HAL_GPIO_Init+0x2c4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d00d      	beq.n	8001f38 <HAL_GPIO_Init+0x1e8>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a3e      	ldr	r2, [pc, #248]	; (8002018 <HAL_GPIO_Init+0x2c8>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d007      	beq.n	8001f34 <HAL_GPIO_Init+0x1e4>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a3d      	ldr	r2, [pc, #244]	; (800201c <HAL_GPIO_Init+0x2cc>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d101      	bne.n	8001f30 <HAL_GPIO_Init+0x1e0>
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e006      	b.n	8001f3e <HAL_GPIO_Init+0x1ee>
 8001f30:	2304      	movs	r3, #4
 8001f32:	e004      	b.n	8001f3e <HAL_GPIO_Init+0x1ee>
 8001f34:	2302      	movs	r3, #2
 8001f36:	e002      	b.n	8001f3e <HAL_GPIO_Init+0x1ee>
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e000      	b.n	8001f3e <HAL_GPIO_Init+0x1ee>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f40:	f002 0203 	and.w	r2, r2, #3
 8001f44:	0092      	lsls	r2, r2, #2
 8001f46:	4093      	lsls	r3, r2
 8001f48:	68fa      	ldr	r2, [r7, #12]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f4e:	492f      	ldr	r1, [pc, #188]	; (800200c <HAL_GPIO_Init+0x2bc>)
 8001f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f52:	089b      	lsrs	r3, r3, #2
 8001f54:	3302      	adds	r3, #2
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d006      	beq.n	8001f76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f68:	4b2d      	ldr	r3, [pc, #180]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	492c      	ldr	r1, [pc, #176]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	608b      	str	r3, [r1, #8]
 8001f74:	e006      	b.n	8001f84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f76:	4b2a      	ldr	r3, [pc, #168]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001f78:	689a      	ldr	r2, [r3, #8]
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	4928      	ldr	r1, [pc, #160]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d006      	beq.n	8001f9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f90:	4b23      	ldr	r3, [pc, #140]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001f92:	68da      	ldr	r2, [r3, #12]
 8001f94:	4922      	ldr	r1, [pc, #136]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	60cb      	str	r3, [r1, #12]
 8001f9c:	e006      	b.n	8001fac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f9e:	4b20      	ldr	r3, [pc, #128]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001fa0:	68da      	ldr	r2, [r3, #12]
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	491e      	ldr	r1, [pc, #120]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001fa8:	4013      	ands	r3, r2
 8001faa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d006      	beq.n	8001fc6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fb8:	4b19      	ldr	r3, [pc, #100]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001fba:	685a      	ldr	r2, [r3, #4]
 8001fbc:	4918      	ldr	r1, [pc, #96]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	604b      	str	r3, [r1, #4]
 8001fc4:	e006      	b.n	8001fd4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fc6:	4b16      	ldr	r3, [pc, #88]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001fc8:	685a      	ldr	r2, [r3, #4]
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	4914      	ldr	r1, [pc, #80]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d021      	beq.n	8002024 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fe0:	4b0f      	ldr	r3, [pc, #60]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	490e      	ldr	r1, [pc, #56]	; (8002020 <HAL_GPIO_Init+0x2d0>)
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	600b      	str	r3, [r1, #0]
 8001fec:	e021      	b.n	8002032 <HAL_GPIO_Init+0x2e2>
 8001fee:	bf00      	nop
 8001ff0:	10320000 	.word	0x10320000
 8001ff4:	10310000 	.word	0x10310000
 8001ff8:	10220000 	.word	0x10220000
 8001ffc:	10210000 	.word	0x10210000
 8002000:	10120000 	.word	0x10120000
 8002004:	10110000 	.word	0x10110000
 8002008:	40021000 	.word	0x40021000
 800200c:	40010000 	.word	0x40010000
 8002010:	40010800 	.word	0x40010800
 8002014:	40010c00 	.word	0x40010c00
 8002018:	40011000 	.word	0x40011000
 800201c:	40011400 	.word	0x40011400
 8002020:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002024:	4b0b      	ldr	r3, [pc, #44]	; (8002054 <HAL_GPIO_Init+0x304>)
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	43db      	mvns	r3, r3
 800202c:	4909      	ldr	r1, [pc, #36]	; (8002054 <HAL_GPIO_Init+0x304>)
 800202e:	4013      	ands	r3, r2
 8002030:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	3301      	adds	r3, #1
 8002036:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203e:	fa22 f303 	lsr.w	r3, r2, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	f47f ae8e 	bne.w	8001d64 <HAL_GPIO_Init+0x14>
  }
}
 8002048:	bf00      	nop
 800204a:	bf00      	nop
 800204c:	372c      	adds	r7, #44	; 0x2c
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr
 8002054:	40010400 	.word	0x40010400

08002058 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800205e:	f7fe ffe9 	bl	8001034 <HAL_GetTick>
 8002062:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002064:	4b45      	ldr	r3, [pc, #276]	; (800217c <HAL_RCC_DeInit+0x124>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a44      	ldr	r2, [pc, #272]	; (800217c <HAL_RCC_DeInit+0x124>)
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002070:	e008      	b.n	8002084 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002072:	f7fe ffdf 	bl	8001034 <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b02      	cmp	r3, #2
 800207e:	d901      	bls.n	8002084 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e077      	b.n	8002174 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002084:	4b3d      	ldr	r3, [pc, #244]	; (800217c <HAL_RCC_DeInit+0x124>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0f0      	beq.n	8002072 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8002090:	4b3a      	ldr	r3, [pc, #232]	; (800217c <HAL_RCC_DeInit+0x124>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002098:	4a38      	ldr	r2, [pc, #224]	; (800217c <HAL_RCC_DeInit+0x124>)
 800209a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800209e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80020a0:	f7fe ffc8 	bl	8001034 <HAL_GetTick>
 80020a4:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80020a6:	4b35      	ldr	r3, [pc, #212]	; (800217c <HAL_RCC_DeInit+0x124>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80020ac:	e00a      	b.n	80020c4 <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ae:	f7fe ffc1 	bl	8001034 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020bc:	4293      	cmp	r3, r2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e057      	b.n	8002174 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80020c4:	4b2d      	ldr	r3, [pc, #180]	; (800217c <HAL_RCC_DeInit+0x124>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f003 030c 	and.w	r3, r3, #12
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1ee      	bne.n	80020ae <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80020d0:	4b2b      	ldr	r3, [pc, #172]	; (8002180 <HAL_RCC_DeInit+0x128>)
 80020d2:	4a2c      	ldr	r2, [pc, #176]	; (8002184 <HAL_RCC_DeInit+0x12c>)
 80020d4:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80020d6:	4b2c      	ldr	r3, [pc, #176]	; (8002188 <HAL_RCC_DeInit+0x130>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7fe ff68 	bl	8000fb0 <HAL_InitTick>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e044      	b.n	8002174 <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80020ea:	f7fe ffa3 	bl	8001034 <HAL_GetTick>
 80020ee:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80020f0:	4b22      	ldr	r3, [pc, #136]	; (800217c <HAL_RCC_DeInit+0x124>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a21      	ldr	r2, [pc, #132]	; (800217c <HAL_RCC_DeInit+0x124>)
 80020f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020fa:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020fe:	f7fe ff99 	bl	8001034 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e031      	b.n	8002174 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002110:	4b1a      	ldr	r3, [pc, #104]	; (800217c <HAL_RCC_DeInit+0x124>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1f0      	bne.n	80020fe <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 800211c:	4b17      	ldr	r3, [pc, #92]	; (800217c <HAL_RCC_DeInit+0x124>)
 800211e:	2200      	movs	r2, #0
 8002120:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002122:	f7fe ff87 	bl	8001034 <HAL_GetTick>
 8002126:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8002128:	4b14      	ldr	r3, [pc, #80]	; (800217c <HAL_RCC_DeInit+0x124>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a13      	ldr	r2, [pc, #76]	; (800217c <HAL_RCC_DeInit+0x124>)
 800212e:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002132:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002134:	e008      	b.n	8002148 <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002136:	f7fe ff7d 	bl	8001034 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b64      	cmp	r3, #100	; 0x64
 8002142:	d901      	bls.n	8002148 <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e015      	b.n	8002174 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002148:	4b0c      	ldr	r3, [pc, #48]	; (800217c <HAL_RCC_DeInit+0x124>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d1f0      	bne.n	8002136 <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8002154:	4b09      	ldr	r3, [pc, #36]	; (800217c <HAL_RCC_DeInit+0x124>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a08      	ldr	r2, [pc, #32]	; (800217c <HAL_RCC_DeInit+0x124>)
 800215a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800215e:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8002160:	4b06      	ldr	r3, [pc, #24]	; (800217c <HAL_RCC_DeInit+0x124>)
 8002162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002164:	4a05      	ldr	r2, [pc, #20]	; (800217c <HAL_RCC_DeInit+0x124>)
 8002166:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800216a:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 800216c:	4b03      	ldr	r3, [pc, #12]	; (800217c <HAL_RCC_DeInit+0x124>)
 800216e:	2200      	movs	r2, #0
 8002170:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40021000 	.word	0x40021000
 8002180:	2000000c 	.word	0x2000000c
 8002184:	007a1200 	.word	0x007a1200
 8002188:	20000010 	.word	0x20000010

0800218c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e272      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 8087 	beq.w	80022ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021ac:	4b92      	ldr	r3, [pc, #584]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f003 030c 	and.w	r3, r3, #12
 80021b4:	2b04      	cmp	r3, #4
 80021b6:	d00c      	beq.n	80021d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021b8:	4b8f      	ldr	r3, [pc, #572]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 030c 	and.w	r3, r3, #12
 80021c0:	2b08      	cmp	r3, #8
 80021c2:	d112      	bne.n	80021ea <HAL_RCC_OscConfig+0x5e>
 80021c4:	4b8c      	ldr	r3, [pc, #560]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021d0:	d10b      	bne.n	80021ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d2:	4b89      	ldr	r3, [pc, #548]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d06c      	beq.n	80022b8 <HAL_RCC_OscConfig+0x12c>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d168      	bne.n	80022b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e24c      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021f2:	d106      	bne.n	8002202 <HAL_RCC_OscConfig+0x76>
 80021f4:	4b80      	ldr	r3, [pc, #512]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a7f      	ldr	r2, [pc, #508]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80021fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021fe:	6013      	str	r3, [r2, #0]
 8002200:	e02e      	b.n	8002260 <HAL_RCC_OscConfig+0xd4>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d10c      	bne.n	8002224 <HAL_RCC_OscConfig+0x98>
 800220a:	4b7b      	ldr	r3, [pc, #492]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a7a      	ldr	r2, [pc, #488]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002210:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	4b78      	ldr	r3, [pc, #480]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a77      	ldr	r2, [pc, #476]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 800221c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	e01d      	b.n	8002260 <HAL_RCC_OscConfig+0xd4>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800222c:	d10c      	bne.n	8002248 <HAL_RCC_OscConfig+0xbc>
 800222e:	4b72      	ldr	r3, [pc, #456]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a71      	ldr	r2, [pc, #452]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002234:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002238:	6013      	str	r3, [r2, #0]
 800223a:	4b6f      	ldr	r3, [pc, #444]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a6e      	ldr	r2, [pc, #440]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002244:	6013      	str	r3, [r2, #0]
 8002246:	e00b      	b.n	8002260 <HAL_RCC_OscConfig+0xd4>
 8002248:	4b6b      	ldr	r3, [pc, #428]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a6a      	ldr	r2, [pc, #424]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 800224e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002252:	6013      	str	r3, [r2, #0]
 8002254:	4b68      	ldr	r3, [pc, #416]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a67      	ldr	r2, [pc, #412]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 800225a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800225e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d013      	beq.n	8002290 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002268:	f7fe fee4 	bl	8001034 <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002270:	f7fe fee0 	bl	8001034 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b64      	cmp	r3, #100	; 0x64
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e200      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002282:	4b5d      	ldr	r3, [pc, #372]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d0f0      	beq.n	8002270 <HAL_RCC_OscConfig+0xe4>
 800228e:	e014      	b.n	80022ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002290:	f7fe fed0 	bl	8001034 <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002298:	f7fe fecc 	bl	8001034 <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b64      	cmp	r3, #100	; 0x64
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e1ec      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022aa:	4b53      	ldr	r3, [pc, #332]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f0      	bne.n	8002298 <HAL_RCC_OscConfig+0x10c>
 80022b6:	e000      	b.n	80022ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d063      	beq.n	800238e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022c6:	4b4c      	ldr	r3, [pc, #304]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f003 030c 	and.w	r3, r3, #12
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d00b      	beq.n	80022ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022d2:	4b49      	ldr	r3, [pc, #292]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f003 030c 	and.w	r3, r3, #12
 80022da:	2b08      	cmp	r3, #8
 80022dc:	d11c      	bne.n	8002318 <HAL_RCC_OscConfig+0x18c>
 80022de:	4b46      	ldr	r3, [pc, #280]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d116      	bne.n	8002318 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ea:	4b43      	ldr	r3, [pc, #268]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d005      	beq.n	8002302 <HAL_RCC_OscConfig+0x176>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d001      	beq.n	8002302 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e1c0      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002302:	4b3d      	ldr	r3, [pc, #244]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	4939      	ldr	r1, [pc, #228]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002312:	4313      	orrs	r3, r2
 8002314:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002316:	e03a      	b.n	800238e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d020      	beq.n	8002362 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002320:	4b36      	ldr	r3, [pc, #216]	; (80023fc <HAL_RCC_OscConfig+0x270>)
 8002322:	2201      	movs	r2, #1
 8002324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002326:	f7fe fe85 	bl	8001034 <HAL_GetTick>
 800232a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800232c:	e008      	b.n	8002340 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800232e:	f7fe fe81 	bl	8001034 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e1a1      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002340:	4b2d      	ldr	r3, [pc, #180]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0f0      	beq.n	800232e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800234c:	4b2a      	ldr	r3, [pc, #168]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	695b      	ldr	r3, [r3, #20]
 8002358:	00db      	lsls	r3, r3, #3
 800235a:	4927      	ldr	r1, [pc, #156]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 800235c:	4313      	orrs	r3, r2
 800235e:	600b      	str	r3, [r1, #0]
 8002360:	e015      	b.n	800238e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002362:	4b26      	ldr	r3, [pc, #152]	; (80023fc <HAL_RCC_OscConfig+0x270>)
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002368:	f7fe fe64 	bl	8001034 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002370:	f7fe fe60 	bl	8001034 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e180      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002382:	4b1d      	ldr	r3, [pc, #116]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f0      	bne.n	8002370 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0308 	and.w	r3, r3, #8
 8002396:	2b00      	cmp	r3, #0
 8002398:	d03a      	beq.n	8002410 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d019      	beq.n	80023d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023a2:	4b17      	ldr	r3, [pc, #92]	; (8002400 <HAL_RCC_OscConfig+0x274>)
 80023a4:	2201      	movs	r2, #1
 80023a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a8:	f7fe fe44 	bl	8001034 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023b0:	f7fe fe40 	bl	8001034 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e160      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023c2:	4b0d      	ldr	r3, [pc, #52]	; (80023f8 <HAL_RCC_OscConfig+0x26c>)
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d0f0      	beq.n	80023b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023ce:	2001      	movs	r0, #1
 80023d0:	f000 face 	bl	8002970 <RCC_Delay>
 80023d4:	e01c      	b.n	8002410 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023d6:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <HAL_RCC_OscConfig+0x274>)
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023dc:	f7fe fe2a 	bl	8001034 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e2:	e00f      	b.n	8002404 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023e4:	f7fe fe26 	bl	8001034 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d908      	bls.n	8002404 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e146      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
 80023f6:	bf00      	nop
 80023f8:	40021000 	.word	0x40021000
 80023fc:	42420000 	.word	0x42420000
 8002400:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002404:	4b92      	ldr	r3, [pc, #584]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1e9      	bne.n	80023e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0304 	and.w	r3, r3, #4
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 80a6 	beq.w	800256a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800241e:	2300      	movs	r3, #0
 8002420:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002422:	4b8b      	ldr	r3, [pc, #556]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d10d      	bne.n	800244a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800242e:	4b88      	ldr	r3, [pc, #544]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	4a87      	ldr	r2, [pc, #540]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002434:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002438:	61d3      	str	r3, [r2, #28]
 800243a:	4b85      	ldr	r3, [pc, #532]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002442:	60bb      	str	r3, [r7, #8]
 8002444:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002446:	2301      	movs	r3, #1
 8002448:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244a:	4b82      	ldr	r3, [pc, #520]	; (8002654 <HAL_RCC_OscConfig+0x4c8>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002452:	2b00      	cmp	r3, #0
 8002454:	d118      	bne.n	8002488 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002456:	4b7f      	ldr	r3, [pc, #508]	; (8002654 <HAL_RCC_OscConfig+0x4c8>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a7e      	ldr	r2, [pc, #504]	; (8002654 <HAL_RCC_OscConfig+0x4c8>)
 800245c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002460:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002462:	f7fe fde7 	bl	8001034 <HAL_GetTick>
 8002466:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002468:	e008      	b.n	800247c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800246a:	f7fe fde3 	bl	8001034 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b64      	cmp	r3, #100	; 0x64
 8002476:	d901      	bls.n	800247c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e103      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800247c:	4b75      	ldr	r3, [pc, #468]	; (8002654 <HAL_RCC_OscConfig+0x4c8>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002484:	2b00      	cmp	r3, #0
 8002486:	d0f0      	beq.n	800246a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d106      	bne.n	800249e <HAL_RCC_OscConfig+0x312>
 8002490:	4b6f      	ldr	r3, [pc, #444]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002492:	6a1b      	ldr	r3, [r3, #32]
 8002494:	4a6e      	ldr	r2, [pc, #440]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002496:	f043 0301 	orr.w	r3, r3, #1
 800249a:	6213      	str	r3, [r2, #32]
 800249c:	e02d      	b.n	80024fa <HAL_RCC_OscConfig+0x36e>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d10c      	bne.n	80024c0 <HAL_RCC_OscConfig+0x334>
 80024a6:	4b6a      	ldr	r3, [pc, #424]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	4a69      	ldr	r2, [pc, #420]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024ac:	f023 0301 	bic.w	r3, r3, #1
 80024b0:	6213      	str	r3, [r2, #32]
 80024b2:	4b67      	ldr	r3, [pc, #412]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	4a66      	ldr	r2, [pc, #408]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024b8:	f023 0304 	bic.w	r3, r3, #4
 80024bc:	6213      	str	r3, [r2, #32]
 80024be:	e01c      	b.n	80024fa <HAL_RCC_OscConfig+0x36e>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	2b05      	cmp	r3, #5
 80024c6:	d10c      	bne.n	80024e2 <HAL_RCC_OscConfig+0x356>
 80024c8:	4b61      	ldr	r3, [pc, #388]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024ca:	6a1b      	ldr	r3, [r3, #32]
 80024cc:	4a60      	ldr	r2, [pc, #384]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024ce:	f043 0304 	orr.w	r3, r3, #4
 80024d2:	6213      	str	r3, [r2, #32]
 80024d4:	4b5e      	ldr	r3, [pc, #376]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	4a5d      	ldr	r2, [pc, #372]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024da:	f043 0301 	orr.w	r3, r3, #1
 80024de:	6213      	str	r3, [r2, #32]
 80024e0:	e00b      	b.n	80024fa <HAL_RCC_OscConfig+0x36e>
 80024e2:	4b5b      	ldr	r3, [pc, #364]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024e4:	6a1b      	ldr	r3, [r3, #32]
 80024e6:	4a5a      	ldr	r2, [pc, #360]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024e8:	f023 0301 	bic.w	r3, r3, #1
 80024ec:	6213      	str	r3, [r2, #32]
 80024ee:	4b58      	ldr	r3, [pc, #352]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	4a57      	ldr	r2, [pc, #348]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80024f4:	f023 0304 	bic.w	r3, r3, #4
 80024f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d015      	beq.n	800252e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002502:	f7fe fd97 	bl	8001034 <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002508:	e00a      	b.n	8002520 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800250a:	f7fe fd93 	bl	8001034 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	f241 3288 	movw	r2, #5000	; 0x1388
 8002518:	4293      	cmp	r3, r2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e0b1      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002520:	4b4b      	ldr	r3, [pc, #300]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d0ee      	beq.n	800250a <HAL_RCC_OscConfig+0x37e>
 800252c:	e014      	b.n	8002558 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800252e:	f7fe fd81 	bl	8001034 <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002534:	e00a      	b.n	800254c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002536:	f7fe fd7d 	bl	8001034 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	f241 3288 	movw	r2, #5000	; 0x1388
 8002544:	4293      	cmp	r3, r2
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e09b      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800254c:	4b40      	ldr	r3, [pc, #256]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1ee      	bne.n	8002536 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002558:	7dfb      	ldrb	r3, [r7, #23]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d105      	bne.n	800256a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800255e:	4b3c      	ldr	r3, [pc, #240]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	4a3b      	ldr	r2, [pc, #236]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002564:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002568:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 8087 	beq.w	8002682 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002574:	4b36      	ldr	r3, [pc, #216]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f003 030c 	and.w	r3, r3, #12
 800257c:	2b08      	cmp	r3, #8
 800257e:	d061      	beq.n	8002644 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69db      	ldr	r3, [r3, #28]
 8002584:	2b02      	cmp	r3, #2
 8002586:	d146      	bne.n	8002616 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002588:	4b33      	ldr	r3, [pc, #204]	; (8002658 <HAL_RCC_OscConfig+0x4cc>)
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258e:	f7fe fd51 	bl	8001034 <HAL_GetTick>
 8002592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002594:	e008      	b.n	80025a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002596:	f7fe fd4d 	bl	8001034 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e06d      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a8:	4b29      	ldr	r3, [pc, #164]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d1f0      	bne.n	8002596 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025bc:	d108      	bne.n	80025d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025be:	4b24      	ldr	r3, [pc, #144]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	4921      	ldr	r1, [pc, #132]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025d0:	4b1f      	ldr	r3, [pc, #124]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a19      	ldr	r1, [r3, #32]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e0:	430b      	orrs	r3, r1
 80025e2:	491b      	ldr	r1, [pc, #108]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 80025e4:	4313      	orrs	r3, r2
 80025e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025e8:	4b1b      	ldr	r3, [pc, #108]	; (8002658 <HAL_RCC_OscConfig+0x4cc>)
 80025ea:	2201      	movs	r2, #1
 80025ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ee:	f7fe fd21 	bl	8001034 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f6:	f7fe fd1d 	bl	8001034 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e03d      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002608:	4b11      	ldr	r3, [pc, #68]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0f0      	beq.n	80025f6 <HAL_RCC_OscConfig+0x46a>
 8002614:	e035      	b.n	8002682 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002616:	4b10      	ldr	r3, [pc, #64]	; (8002658 <HAL_RCC_OscConfig+0x4cc>)
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261c:	f7fe fd0a 	bl	8001034 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002624:	f7fe fd06 	bl	8001034 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b02      	cmp	r3, #2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e026      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002636:	4b06      	ldr	r3, [pc, #24]	; (8002650 <HAL_RCC_OscConfig+0x4c4>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f0      	bne.n	8002624 <HAL_RCC_OscConfig+0x498>
 8002642:	e01e      	b.n	8002682 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d107      	bne.n	800265c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e019      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
 8002650:	40021000 	.word	0x40021000
 8002654:	40007000 	.word	0x40007000
 8002658:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800265c:	4b0b      	ldr	r3, [pc, #44]	; (800268c <HAL_RCC_OscConfig+0x500>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a1b      	ldr	r3, [r3, #32]
 800266c:	429a      	cmp	r2, r3
 800266e:	d106      	bne.n	800267e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800267a:	429a      	cmp	r2, r3
 800267c:	d001      	beq.n	8002682 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	40021000 	.word	0x40021000

08002690 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e0d0      	b.n	8002846 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026a4:	4b6a      	ldr	r3, [pc, #424]	; (8002850 <HAL_RCC_ClockConfig+0x1c0>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0307 	and.w	r3, r3, #7
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d910      	bls.n	80026d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b2:	4b67      	ldr	r3, [pc, #412]	; (8002850 <HAL_RCC_ClockConfig+0x1c0>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f023 0207 	bic.w	r2, r3, #7
 80026ba:	4965      	ldr	r1, [pc, #404]	; (8002850 <HAL_RCC_ClockConfig+0x1c0>)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	4313      	orrs	r3, r2
 80026c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c2:	4b63      	ldr	r3, [pc, #396]	; (8002850 <HAL_RCC_ClockConfig+0x1c0>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0307 	and.w	r3, r3, #7
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d001      	beq.n	80026d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e0b8      	b.n	8002846 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d020      	beq.n	8002722 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0304 	and.w	r3, r3, #4
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d005      	beq.n	80026f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026ec:	4b59      	ldr	r3, [pc, #356]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	4a58      	ldr	r2, [pc, #352]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 80026f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002704:	4b53      	ldr	r3, [pc, #332]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	4a52      	ldr	r2, [pc, #328]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 800270a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800270e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002710:	4b50      	ldr	r3, [pc, #320]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	494d      	ldr	r1, [pc, #308]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 800271e:	4313      	orrs	r3, r2
 8002720:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	2b00      	cmp	r3, #0
 800272c:	d040      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d107      	bne.n	8002746 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002736:	4b47      	ldr	r3, [pc, #284]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d115      	bne.n	800276e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e07f      	b.n	8002846 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d107      	bne.n	800275e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800274e:	4b41      	ldr	r3, [pc, #260]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d109      	bne.n	800276e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e073      	b.n	8002846 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800275e:	4b3d      	ldr	r3, [pc, #244]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e06b      	b.n	8002846 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800276e:	4b39      	ldr	r3, [pc, #228]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f023 0203 	bic.w	r2, r3, #3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	4936      	ldr	r1, [pc, #216]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 800277c:	4313      	orrs	r3, r2
 800277e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002780:	f7fe fc58 	bl	8001034 <HAL_GetTick>
 8002784:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002786:	e00a      	b.n	800279e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002788:	f7fe fc54 	bl	8001034 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	f241 3288 	movw	r2, #5000	; 0x1388
 8002796:	4293      	cmp	r3, r2
 8002798:	d901      	bls.n	800279e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e053      	b.n	8002846 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800279e:	4b2d      	ldr	r3, [pc, #180]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 020c 	and.w	r2, r3, #12
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d1eb      	bne.n	8002788 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027b0:	4b27      	ldr	r3, [pc, #156]	; (8002850 <HAL_RCC_ClockConfig+0x1c0>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d210      	bcs.n	80027e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027be:	4b24      	ldr	r3, [pc, #144]	; (8002850 <HAL_RCC_ClockConfig+0x1c0>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f023 0207 	bic.w	r2, r3, #7
 80027c6:	4922      	ldr	r1, [pc, #136]	; (8002850 <HAL_RCC_ClockConfig+0x1c0>)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ce:	4b20      	ldr	r3, [pc, #128]	; (8002850 <HAL_RCC_ClockConfig+0x1c0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d001      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e032      	b.n	8002846 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d008      	beq.n	80027fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027ec:	4b19      	ldr	r3, [pc, #100]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	4916      	ldr	r1, [pc, #88]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0308 	and.w	r3, r3, #8
 8002806:	2b00      	cmp	r3, #0
 8002808:	d009      	beq.n	800281e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800280a:	4b12      	ldr	r3, [pc, #72]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	490e      	ldr	r1, [pc, #56]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 800281a:	4313      	orrs	r3, r2
 800281c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800281e:	f000 f821 	bl	8002864 <HAL_RCC_GetSysClockFreq>
 8002822:	4602      	mov	r2, r0
 8002824:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <HAL_RCC_ClockConfig+0x1c4>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	091b      	lsrs	r3, r3, #4
 800282a:	f003 030f 	and.w	r3, r3, #15
 800282e:	490a      	ldr	r1, [pc, #40]	; (8002858 <HAL_RCC_ClockConfig+0x1c8>)
 8002830:	5ccb      	ldrb	r3, [r1, r3]
 8002832:	fa22 f303 	lsr.w	r3, r2, r3
 8002836:	4a09      	ldr	r2, [pc, #36]	; (800285c <HAL_RCC_ClockConfig+0x1cc>)
 8002838:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800283a:	4b09      	ldr	r3, [pc, #36]	; (8002860 <HAL_RCC_ClockConfig+0x1d0>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4618      	mov	r0, r3
 8002840:	f7fe fbb6 	bl	8000fb0 <HAL_InitTick>

  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	40022000 	.word	0x40022000
 8002854:	40021000 	.word	0x40021000
 8002858:	08003aac 	.word	0x08003aac
 800285c:	2000000c 	.word	0x2000000c
 8002860:	20000010 	.word	0x20000010

08002864 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	2300      	movs	r3, #0
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	2300      	movs	r3, #0
 8002874:	617b      	str	r3, [r7, #20]
 8002876:	2300      	movs	r3, #0
 8002878:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800287a:	2300      	movs	r3, #0
 800287c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800287e:	4b1e      	ldr	r3, [pc, #120]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f003 030c 	and.w	r3, r3, #12
 800288a:	2b04      	cmp	r3, #4
 800288c:	d002      	beq.n	8002894 <HAL_RCC_GetSysClockFreq+0x30>
 800288e:	2b08      	cmp	r3, #8
 8002890:	d003      	beq.n	800289a <HAL_RCC_GetSysClockFreq+0x36>
 8002892:	e027      	b.n	80028e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002894:	4b19      	ldr	r3, [pc, #100]	; (80028fc <HAL_RCC_GetSysClockFreq+0x98>)
 8002896:	613b      	str	r3, [r7, #16]
      break;
 8002898:	e027      	b.n	80028ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	0c9b      	lsrs	r3, r3, #18
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	4a17      	ldr	r2, [pc, #92]	; (8002900 <HAL_RCC_GetSysClockFreq+0x9c>)
 80028a4:	5cd3      	ldrb	r3, [r2, r3]
 80028a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d010      	beq.n	80028d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028b2:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	0c5b      	lsrs	r3, r3, #17
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	4a11      	ldr	r2, [pc, #68]	; (8002904 <HAL_RCC_GetSysClockFreq+0xa0>)
 80028be:	5cd3      	ldrb	r3, [r2, r3]
 80028c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a0d      	ldr	r2, [pc, #52]	; (80028fc <HAL_RCC_GetSysClockFreq+0x98>)
 80028c6:	fb03 f202 	mul.w	r2, r3, r2
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	e004      	b.n	80028de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a0c      	ldr	r2, [pc, #48]	; (8002908 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028d8:	fb02 f303 	mul.w	r3, r2, r3
 80028dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	613b      	str	r3, [r7, #16]
      break;
 80028e2:	e002      	b.n	80028ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028e4:	4b05      	ldr	r3, [pc, #20]	; (80028fc <HAL_RCC_GetSysClockFreq+0x98>)
 80028e6:	613b      	str	r3, [r7, #16]
      break;
 80028e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028ea:	693b      	ldr	r3, [r7, #16]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	371c      	adds	r7, #28
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	40021000 	.word	0x40021000
 80028fc:	007a1200 	.word	0x007a1200
 8002900:	08003ac4 	.word	0x08003ac4
 8002904:	08003ad4 	.word	0x08003ad4
 8002908:	003d0900 	.word	0x003d0900

0800290c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002910:	4b02      	ldr	r3, [pc, #8]	; (800291c <HAL_RCC_GetHCLKFreq+0x10>)
 8002912:	681b      	ldr	r3, [r3, #0]
}
 8002914:	4618      	mov	r0, r3
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr
 800291c:	2000000c 	.word	0x2000000c

08002920 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002924:	f7ff fff2 	bl	800290c <HAL_RCC_GetHCLKFreq>
 8002928:	4602      	mov	r2, r0
 800292a:	4b05      	ldr	r3, [pc, #20]	; (8002940 <HAL_RCC_GetPCLK1Freq+0x20>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	0a1b      	lsrs	r3, r3, #8
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	4903      	ldr	r1, [pc, #12]	; (8002944 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002936:	5ccb      	ldrb	r3, [r1, r3]
 8002938:	fa22 f303 	lsr.w	r3, r2, r3
}
 800293c:	4618      	mov	r0, r3
 800293e:	bd80      	pop	{r7, pc}
 8002940:	40021000 	.word	0x40021000
 8002944:	08003abc 	.word	0x08003abc

08002948 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800294c:	f7ff ffde 	bl	800290c <HAL_RCC_GetHCLKFreq>
 8002950:	4602      	mov	r2, r0
 8002952:	4b05      	ldr	r3, [pc, #20]	; (8002968 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	0adb      	lsrs	r3, r3, #11
 8002958:	f003 0307 	and.w	r3, r3, #7
 800295c:	4903      	ldr	r1, [pc, #12]	; (800296c <HAL_RCC_GetPCLK2Freq+0x24>)
 800295e:	5ccb      	ldrb	r3, [r1, r3]
 8002960:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002964:	4618      	mov	r0, r3
 8002966:	bd80      	pop	{r7, pc}
 8002968:	40021000 	.word	0x40021000
 800296c:	08003abc 	.word	0x08003abc

08002970 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002978:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <RCC_Delay+0x34>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a0a      	ldr	r2, [pc, #40]	; (80029a8 <RCC_Delay+0x38>)
 800297e:	fba2 2303 	umull	r2, r3, r2, r3
 8002982:	0a5b      	lsrs	r3, r3, #9
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	fb02 f303 	mul.w	r3, r2, r3
 800298a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800298c:	bf00      	nop
  }
  while (Delay --);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	1e5a      	subs	r2, r3, #1
 8002992:	60fa      	str	r2, [r7, #12]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1f9      	bne.n	800298c <RCC_Delay+0x1c>
}
 8002998:	bf00      	nop
 800299a:	bf00      	nop
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr
 80029a4:	2000000c 	.word	0x2000000c
 80029a8:	10624dd3 	.word	0x10624dd3

080029ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e042      	b.n	8002a44 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d106      	bne.n	80029d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7fe fa66 	bl	8000ea4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2224      	movs	r2, #36	; 0x24
 80029dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68da      	ldr	r2, [r3, #12]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 f9af 	bl	8002d54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	691a      	ldr	r2, [r3, #16]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	695a      	ldr	r2, [r3, #20]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68da      	ldr	r2, [r3, #12]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2220      	movs	r2, #32
 8002a30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2220      	movs	r2, #32
 8002a38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3708      	adds	r7, #8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08a      	sub	sp, #40	; 0x28
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2b20      	cmp	r3, #32
 8002a6a:	d16d      	bne.n	8002b48 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <HAL_UART_Transmit+0x2c>
 8002a72:	88fb      	ldrh	r3, [r7, #6]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e066      	b.n	8002b4a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2221      	movs	r2, #33	; 0x21
 8002a86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a8a:	f7fe fad3 	bl	8001034 <HAL_GetTick>
 8002a8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	88fa      	ldrh	r2, [r7, #6]
 8002a94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	88fa      	ldrh	r2, [r7, #6]
 8002a9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aa4:	d108      	bne.n	8002ab8 <HAL_UART_Transmit+0x6c>
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d104      	bne.n	8002ab8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	61bb      	str	r3, [r7, #24]
 8002ab6:	e003      	b.n	8002ac0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002abc:	2300      	movs	r3, #0
 8002abe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ac0:	e02a      	b.n	8002b18 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	9300      	str	r3, [sp, #0]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	2180      	movs	r1, #128	; 0x80
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f000 f8d2 	bl	8002c76 <UART_WaitOnFlagUntilTimeout>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e036      	b.n	8002b4a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10b      	bne.n	8002afa <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002af0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	3302      	adds	r3, #2
 8002af6:	61bb      	str	r3, [r7, #24]
 8002af8:	e007      	b.n	8002b0a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	781a      	ldrb	r2, [r3, #0]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	3301      	adds	r3, #1
 8002b08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	3b01      	subs	r3, #1
 8002b12:	b29a      	uxth	r2, r3
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1cf      	bne.n	8002ac2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2140      	movs	r1, #64	; 0x40
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f000 f8a2 	bl	8002c76 <UART_WaitOnFlagUntilTimeout>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d001      	beq.n	8002b3c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e006      	b.n	8002b4a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002b44:	2300      	movs	r3, #0
 8002b46:	e000      	b.n	8002b4a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002b48:	2302      	movs	r3, #2
  }
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3720      	adds	r7, #32
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b08a      	sub	sp, #40	; 0x28
 8002b56:	af02      	add	r7, sp, #8
 8002b58:	60f8      	str	r0, [r7, #12]
 8002b5a:	60b9      	str	r1, [r7, #8]
 8002b5c:	603b      	str	r3, [r7, #0]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b20      	cmp	r3, #32
 8002b70:	d17c      	bne.n	8002c6c <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d002      	beq.n	8002b7e <HAL_UART_Receive+0x2c>
 8002b78:	88fb      	ldrh	r3, [r7, #6]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e075      	b.n	8002c6e <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2222      	movs	r2, #34	; 0x22
 8002b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b96:	f7fe fa4d 	bl	8001034 <HAL_GetTick>
 8002b9a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	88fa      	ldrh	r2, [r7, #6]
 8002ba0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	88fa      	ldrh	r2, [r7, #6]
 8002ba6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bb0:	d108      	bne.n	8002bc4 <HAL_UART_Receive+0x72>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d104      	bne.n	8002bc4 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	e003      	b.n	8002bcc <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002bcc:	e043      	b.n	8002c56 <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	2120      	movs	r1, #32
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 f84c 	bl	8002c76 <UART_WaitOnFlagUntilTimeout>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e042      	b.n	8002c6e <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d10c      	bne.n	8002c08 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	3302      	adds	r3, #2
 8002c04:	61bb      	str	r3, [r7, #24]
 8002c06:	e01f      	b.n	8002c48 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c10:	d007      	beq.n	8002c22 <HAL_UART_Receive+0xd0>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10a      	bne.n	8002c30 <HAL_UART_Receive+0xde>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d106      	bne.n	8002c30 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	701a      	strb	r2, [r3, #0]
 8002c2e:	e008      	b.n	8002c42 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3301      	adds	r3, #1
 8002c46:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d1b6      	bne.n	8002bce <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2220      	movs	r2, #32
 8002c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	e000      	b.n	8002c6e <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002c6c:	2302      	movs	r3, #2
  }
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3720      	adds	r7, #32
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b090      	sub	sp, #64	; 0x40
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	60f8      	str	r0, [r7, #12]
 8002c7e:	60b9      	str	r1, [r7, #8]
 8002c80:	603b      	str	r3, [r7, #0]
 8002c82:	4613      	mov	r3, r2
 8002c84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c86:	e050      	b.n	8002d2a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8e:	d04c      	beq.n	8002d2a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d007      	beq.n	8002ca6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c96:	f7fe f9cd 	bl	8001034 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d241      	bcs.n	8002d2a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	330c      	adds	r3, #12
 8002cac:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb0:	e853 3f00 	ldrex	r3, [r3]
 8002cb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	330c      	adds	r3, #12
 8002cc4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cc6:	637a      	str	r2, [r7, #52]	; 0x34
 8002cc8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ccc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cce:	e841 2300 	strex	r3, r2, [r1]
 8002cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1e5      	bne.n	8002ca6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	3314      	adds	r3, #20
 8002ce0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	e853 3f00 	ldrex	r3, [r3]
 8002ce8:	613b      	str	r3, [r7, #16]
   return(result);
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	f023 0301 	bic.w	r3, r3, #1
 8002cf0:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	3314      	adds	r3, #20
 8002cf8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002cfa:	623a      	str	r2, [r7, #32]
 8002cfc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cfe:	69f9      	ldr	r1, [r7, #28]
 8002d00:	6a3a      	ldr	r2, [r7, #32]
 8002d02:	e841 2300 	strex	r3, r2, [r1]
 8002d06:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1e5      	bne.n	8002cda <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2220      	movs	r2, #32
 8002d12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2220      	movs	r2, #32
 8002d1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e00f      	b.n	8002d4a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	4013      	ands	r3, r2
 8002d34:	68ba      	ldr	r2, [r7, #8]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	bf0c      	ite	eq
 8002d3a:	2301      	moveq	r3, #1
 8002d3c:	2300      	movne	r3, #0
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	461a      	mov	r2, r3
 8002d42:	79fb      	ldrb	r3, [r7, #7]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d09f      	beq.n	8002c88 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3740      	adds	r7, #64	; 0x40
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
	...

08002d54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68da      	ldr	r2, [r3, #12]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	689a      	ldr	r2, [r3, #8]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002d8e:	f023 030c 	bic.w	r3, r3, #12
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6812      	ldr	r2, [r2, #0]
 8002d96:	68b9      	ldr	r1, [r7, #8]
 8002d98:	430b      	orrs	r3, r1
 8002d9a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	699a      	ldr	r2, [r3, #24]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a2c      	ldr	r2, [pc, #176]	; (8002e68 <UART_SetConfig+0x114>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d103      	bne.n	8002dc4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002dbc:	f7ff fdc4 	bl	8002948 <HAL_RCC_GetPCLK2Freq>
 8002dc0:	60f8      	str	r0, [r7, #12]
 8002dc2:	e002      	b.n	8002dca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002dc4:	f7ff fdac 	bl	8002920 <HAL_RCC_GetPCLK1Freq>
 8002dc8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	009a      	lsls	r2, r3, #2
 8002dd4:	441a      	add	r2, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de0:	4a22      	ldr	r2, [pc, #136]	; (8002e6c <UART_SetConfig+0x118>)
 8002de2:	fba2 2303 	umull	r2, r3, r2, r3
 8002de6:	095b      	lsrs	r3, r3, #5
 8002de8:	0119      	lsls	r1, r3, #4
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	009a      	lsls	r2, r3, #2
 8002df4:	441a      	add	r2, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e00:	4b1a      	ldr	r3, [pc, #104]	; (8002e6c <UART_SetConfig+0x118>)
 8002e02:	fba3 0302 	umull	r0, r3, r3, r2
 8002e06:	095b      	lsrs	r3, r3, #5
 8002e08:	2064      	movs	r0, #100	; 0x64
 8002e0a:	fb00 f303 	mul.w	r3, r0, r3
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	3332      	adds	r3, #50	; 0x32
 8002e14:	4a15      	ldr	r2, [pc, #84]	; (8002e6c <UART_SetConfig+0x118>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	095b      	lsrs	r3, r3, #5
 8002e1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e20:	4419      	add	r1, r3
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	4613      	mov	r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4413      	add	r3, r2
 8002e2a:	009a      	lsls	r2, r3, #2
 8002e2c:	441a      	add	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e38:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <UART_SetConfig+0x118>)
 8002e3a:	fba3 0302 	umull	r0, r3, r3, r2
 8002e3e:	095b      	lsrs	r3, r3, #5
 8002e40:	2064      	movs	r0, #100	; 0x64
 8002e42:	fb00 f303 	mul.w	r3, r0, r3
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	3332      	adds	r3, #50	; 0x32
 8002e4c:	4a07      	ldr	r2, [pc, #28]	; (8002e6c <UART_SetConfig+0x118>)
 8002e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e52:	095b      	lsrs	r3, r3, #5
 8002e54:	f003 020f 	and.w	r2, r3, #15
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	440a      	add	r2, r1
 8002e5e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002e60:	bf00      	nop
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40013800 	.word	0x40013800
 8002e6c:	51eb851f 	.word	0x51eb851f

08002e70 <_vsiprintf_r>:
 8002e70:	b500      	push	{lr}
 8002e72:	b09b      	sub	sp, #108	; 0x6c
 8002e74:	9100      	str	r1, [sp, #0]
 8002e76:	9104      	str	r1, [sp, #16]
 8002e78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002e7c:	9105      	str	r1, [sp, #20]
 8002e7e:	9102      	str	r1, [sp, #8]
 8002e80:	4905      	ldr	r1, [pc, #20]	; (8002e98 <_vsiprintf_r+0x28>)
 8002e82:	9103      	str	r1, [sp, #12]
 8002e84:	4669      	mov	r1, sp
 8002e86:	f000 f995 	bl	80031b4 <_svfiprintf_r>
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	9b00      	ldr	r3, [sp, #0]
 8002e8e:	701a      	strb	r2, [r3, #0]
 8002e90:	b01b      	add	sp, #108	; 0x6c
 8002e92:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e96:	bf00      	nop
 8002e98:	ffff0208 	.word	0xffff0208

08002e9c <vsiprintf>:
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	460a      	mov	r2, r1
 8002ea0:	4601      	mov	r1, r0
 8002ea2:	4802      	ldr	r0, [pc, #8]	; (8002eac <vsiprintf+0x10>)
 8002ea4:	6800      	ldr	r0, [r0, #0]
 8002ea6:	f7ff bfe3 	b.w	8002e70 <_vsiprintf_r>
 8002eaa:	bf00      	nop
 8002eac:	20000064 	.word	0x20000064

08002eb0 <memset>:
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	4402      	add	r2, r0
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d100      	bne.n	8002eba <memset+0xa>
 8002eb8:	4770      	bx	lr
 8002eba:	f803 1b01 	strb.w	r1, [r3], #1
 8002ebe:	e7f9      	b.n	8002eb4 <memset+0x4>

08002ec0 <__errno>:
 8002ec0:	4b01      	ldr	r3, [pc, #4]	; (8002ec8 <__errno+0x8>)
 8002ec2:	6818      	ldr	r0, [r3, #0]
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	20000064 	.word	0x20000064

08002ecc <__libc_init_array>:
 8002ecc:	b570      	push	{r4, r5, r6, lr}
 8002ece:	2600      	movs	r6, #0
 8002ed0:	4d0c      	ldr	r5, [pc, #48]	; (8002f04 <__libc_init_array+0x38>)
 8002ed2:	4c0d      	ldr	r4, [pc, #52]	; (8002f08 <__libc_init_array+0x3c>)
 8002ed4:	1b64      	subs	r4, r4, r5
 8002ed6:	10a4      	asrs	r4, r4, #2
 8002ed8:	42a6      	cmp	r6, r4
 8002eda:	d109      	bne.n	8002ef0 <__libc_init_array+0x24>
 8002edc:	f000 fc7a 	bl	80037d4 <_init>
 8002ee0:	2600      	movs	r6, #0
 8002ee2:	4d0a      	ldr	r5, [pc, #40]	; (8002f0c <__libc_init_array+0x40>)
 8002ee4:	4c0a      	ldr	r4, [pc, #40]	; (8002f10 <__libc_init_array+0x44>)
 8002ee6:	1b64      	subs	r4, r4, r5
 8002ee8:	10a4      	asrs	r4, r4, #2
 8002eea:	42a6      	cmp	r6, r4
 8002eec:	d105      	bne.n	8002efa <__libc_init_array+0x2e>
 8002eee:	bd70      	pop	{r4, r5, r6, pc}
 8002ef0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ef4:	4798      	blx	r3
 8002ef6:	3601      	adds	r6, #1
 8002ef8:	e7ee      	b.n	8002ed8 <__libc_init_array+0xc>
 8002efa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002efe:	4798      	blx	r3
 8002f00:	3601      	adds	r6, #1
 8002f02:	e7f2      	b.n	8002eea <__libc_init_array+0x1e>
 8002f04:	08003b0c 	.word	0x08003b0c
 8002f08:	08003b0c 	.word	0x08003b0c
 8002f0c:	08003b0c 	.word	0x08003b0c
 8002f10:	08003b10 	.word	0x08003b10

08002f14 <__retarget_lock_acquire_recursive>:
 8002f14:	4770      	bx	lr

08002f16 <__retarget_lock_release_recursive>:
 8002f16:	4770      	bx	lr

08002f18 <_free_r>:
 8002f18:	b538      	push	{r3, r4, r5, lr}
 8002f1a:	4605      	mov	r5, r0
 8002f1c:	2900      	cmp	r1, #0
 8002f1e:	d040      	beq.n	8002fa2 <_free_r+0x8a>
 8002f20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f24:	1f0c      	subs	r4, r1, #4
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	bfb8      	it	lt
 8002f2a:	18e4      	addlt	r4, r4, r3
 8002f2c:	f000 f8dc 	bl	80030e8 <__malloc_lock>
 8002f30:	4a1c      	ldr	r2, [pc, #112]	; (8002fa4 <_free_r+0x8c>)
 8002f32:	6813      	ldr	r3, [r2, #0]
 8002f34:	b933      	cbnz	r3, 8002f44 <_free_r+0x2c>
 8002f36:	6063      	str	r3, [r4, #4]
 8002f38:	6014      	str	r4, [r2, #0]
 8002f3a:	4628      	mov	r0, r5
 8002f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f40:	f000 b8d8 	b.w	80030f4 <__malloc_unlock>
 8002f44:	42a3      	cmp	r3, r4
 8002f46:	d908      	bls.n	8002f5a <_free_r+0x42>
 8002f48:	6820      	ldr	r0, [r4, #0]
 8002f4a:	1821      	adds	r1, r4, r0
 8002f4c:	428b      	cmp	r3, r1
 8002f4e:	bf01      	itttt	eq
 8002f50:	6819      	ldreq	r1, [r3, #0]
 8002f52:	685b      	ldreq	r3, [r3, #4]
 8002f54:	1809      	addeq	r1, r1, r0
 8002f56:	6021      	streq	r1, [r4, #0]
 8002f58:	e7ed      	b.n	8002f36 <_free_r+0x1e>
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	b10b      	cbz	r3, 8002f64 <_free_r+0x4c>
 8002f60:	42a3      	cmp	r3, r4
 8002f62:	d9fa      	bls.n	8002f5a <_free_r+0x42>
 8002f64:	6811      	ldr	r1, [r2, #0]
 8002f66:	1850      	adds	r0, r2, r1
 8002f68:	42a0      	cmp	r0, r4
 8002f6a:	d10b      	bne.n	8002f84 <_free_r+0x6c>
 8002f6c:	6820      	ldr	r0, [r4, #0]
 8002f6e:	4401      	add	r1, r0
 8002f70:	1850      	adds	r0, r2, r1
 8002f72:	4283      	cmp	r3, r0
 8002f74:	6011      	str	r1, [r2, #0]
 8002f76:	d1e0      	bne.n	8002f3a <_free_r+0x22>
 8002f78:	6818      	ldr	r0, [r3, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	4408      	add	r0, r1
 8002f7e:	6010      	str	r0, [r2, #0]
 8002f80:	6053      	str	r3, [r2, #4]
 8002f82:	e7da      	b.n	8002f3a <_free_r+0x22>
 8002f84:	d902      	bls.n	8002f8c <_free_r+0x74>
 8002f86:	230c      	movs	r3, #12
 8002f88:	602b      	str	r3, [r5, #0]
 8002f8a:	e7d6      	b.n	8002f3a <_free_r+0x22>
 8002f8c:	6820      	ldr	r0, [r4, #0]
 8002f8e:	1821      	adds	r1, r4, r0
 8002f90:	428b      	cmp	r3, r1
 8002f92:	bf01      	itttt	eq
 8002f94:	6819      	ldreq	r1, [r3, #0]
 8002f96:	685b      	ldreq	r3, [r3, #4]
 8002f98:	1809      	addeq	r1, r1, r0
 8002f9a:	6021      	streq	r1, [r4, #0]
 8002f9c:	6063      	str	r3, [r4, #4]
 8002f9e:	6054      	str	r4, [r2, #4]
 8002fa0:	e7cb      	b.n	8002f3a <_free_r+0x22>
 8002fa2:	bd38      	pop	{r3, r4, r5, pc}
 8002fa4:	20000308 	.word	0x20000308

08002fa8 <sbrk_aligned>:
 8002fa8:	b570      	push	{r4, r5, r6, lr}
 8002faa:	4e0e      	ldr	r6, [pc, #56]	; (8002fe4 <sbrk_aligned+0x3c>)
 8002fac:	460c      	mov	r4, r1
 8002fae:	6831      	ldr	r1, [r6, #0]
 8002fb0:	4605      	mov	r5, r0
 8002fb2:	b911      	cbnz	r1, 8002fba <sbrk_aligned+0x12>
 8002fb4:	f000 fbaa 	bl	800370c <_sbrk_r>
 8002fb8:	6030      	str	r0, [r6, #0]
 8002fba:	4621      	mov	r1, r4
 8002fbc:	4628      	mov	r0, r5
 8002fbe:	f000 fba5 	bl	800370c <_sbrk_r>
 8002fc2:	1c43      	adds	r3, r0, #1
 8002fc4:	d00a      	beq.n	8002fdc <sbrk_aligned+0x34>
 8002fc6:	1cc4      	adds	r4, r0, #3
 8002fc8:	f024 0403 	bic.w	r4, r4, #3
 8002fcc:	42a0      	cmp	r0, r4
 8002fce:	d007      	beq.n	8002fe0 <sbrk_aligned+0x38>
 8002fd0:	1a21      	subs	r1, r4, r0
 8002fd2:	4628      	mov	r0, r5
 8002fd4:	f000 fb9a 	bl	800370c <_sbrk_r>
 8002fd8:	3001      	adds	r0, #1
 8002fda:	d101      	bne.n	8002fe0 <sbrk_aligned+0x38>
 8002fdc:	f04f 34ff 	mov.w	r4, #4294967295
 8002fe0:	4620      	mov	r0, r4
 8002fe2:	bd70      	pop	{r4, r5, r6, pc}
 8002fe4:	2000030c 	.word	0x2000030c

08002fe8 <_malloc_r>:
 8002fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fec:	1ccd      	adds	r5, r1, #3
 8002fee:	f025 0503 	bic.w	r5, r5, #3
 8002ff2:	3508      	adds	r5, #8
 8002ff4:	2d0c      	cmp	r5, #12
 8002ff6:	bf38      	it	cc
 8002ff8:	250c      	movcc	r5, #12
 8002ffa:	2d00      	cmp	r5, #0
 8002ffc:	4607      	mov	r7, r0
 8002ffe:	db01      	blt.n	8003004 <_malloc_r+0x1c>
 8003000:	42a9      	cmp	r1, r5
 8003002:	d905      	bls.n	8003010 <_malloc_r+0x28>
 8003004:	230c      	movs	r3, #12
 8003006:	2600      	movs	r6, #0
 8003008:	603b      	str	r3, [r7, #0]
 800300a:	4630      	mov	r0, r6
 800300c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003010:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80030e4 <_malloc_r+0xfc>
 8003014:	f000 f868 	bl	80030e8 <__malloc_lock>
 8003018:	f8d8 3000 	ldr.w	r3, [r8]
 800301c:	461c      	mov	r4, r3
 800301e:	bb5c      	cbnz	r4, 8003078 <_malloc_r+0x90>
 8003020:	4629      	mov	r1, r5
 8003022:	4638      	mov	r0, r7
 8003024:	f7ff ffc0 	bl	8002fa8 <sbrk_aligned>
 8003028:	1c43      	adds	r3, r0, #1
 800302a:	4604      	mov	r4, r0
 800302c:	d155      	bne.n	80030da <_malloc_r+0xf2>
 800302e:	f8d8 4000 	ldr.w	r4, [r8]
 8003032:	4626      	mov	r6, r4
 8003034:	2e00      	cmp	r6, #0
 8003036:	d145      	bne.n	80030c4 <_malloc_r+0xdc>
 8003038:	2c00      	cmp	r4, #0
 800303a:	d048      	beq.n	80030ce <_malloc_r+0xe6>
 800303c:	6823      	ldr	r3, [r4, #0]
 800303e:	4631      	mov	r1, r6
 8003040:	4638      	mov	r0, r7
 8003042:	eb04 0903 	add.w	r9, r4, r3
 8003046:	f000 fb61 	bl	800370c <_sbrk_r>
 800304a:	4581      	cmp	r9, r0
 800304c:	d13f      	bne.n	80030ce <_malloc_r+0xe6>
 800304e:	6821      	ldr	r1, [r4, #0]
 8003050:	4638      	mov	r0, r7
 8003052:	1a6d      	subs	r5, r5, r1
 8003054:	4629      	mov	r1, r5
 8003056:	f7ff ffa7 	bl	8002fa8 <sbrk_aligned>
 800305a:	3001      	adds	r0, #1
 800305c:	d037      	beq.n	80030ce <_malloc_r+0xe6>
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	442b      	add	r3, r5
 8003062:	6023      	str	r3, [r4, #0]
 8003064:	f8d8 3000 	ldr.w	r3, [r8]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d038      	beq.n	80030de <_malloc_r+0xf6>
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	42a2      	cmp	r2, r4
 8003070:	d12b      	bne.n	80030ca <_malloc_r+0xe2>
 8003072:	2200      	movs	r2, #0
 8003074:	605a      	str	r2, [r3, #4]
 8003076:	e00f      	b.n	8003098 <_malloc_r+0xb0>
 8003078:	6822      	ldr	r2, [r4, #0]
 800307a:	1b52      	subs	r2, r2, r5
 800307c:	d41f      	bmi.n	80030be <_malloc_r+0xd6>
 800307e:	2a0b      	cmp	r2, #11
 8003080:	d917      	bls.n	80030b2 <_malloc_r+0xca>
 8003082:	1961      	adds	r1, r4, r5
 8003084:	42a3      	cmp	r3, r4
 8003086:	6025      	str	r5, [r4, #0]
 8003088:	bf18      	it	ne
 800308a:	6059      	strne	r1, [r3, #4]
 800308c:	6863      	ldr	r3, [r4, #4]
 800308e:	bf08      	it	eq
 8003090:	f8c8 1000 	streq.w	r1, [r8]
 8003094:	5162      	str	r2, [r4, r5]
 8003096:	604b      	str	r3, [r1, #4]
 8003098:	4638      	mov	r0, r7
 800309a:	f104 060b 	add.w	r6, r4, #11
 800309e:	f000 f829 	bl	80030f4 <__malloc_unlock>
 80030a2:	f026 0607 	bic.w	r6, r6, #7
 80030a6:	1d23      	adds	r3, r4, #4
 80030a8:	1af2      	subs	r2, r6, r3
 80030aa:	d0ae      	beq.n	800300a <_malloc_r+0x22>
 80030ac:	1b9b      	subs	r3, r3, r6
 80030ae:	50a3      	str	r3, [r4, r2]
 80030b0:	e7ab      	b.n	800300a <_malloc_r+0x22>
 80030b2:	42a3      	cmp	r3, r4
 80030b4:	6862      	ldr	r2, [r4, #4]
 80030b6:	d1dd      	bne.n	8003074 <_malloc_r+0x8c>
 80030b8:	f8c8 2000 	str.w	r2, [r8]
 80030bc:	e7ec      	b.n	8003098 <_malloc_r+0xb0>
 80030be:	4623      	mov	r3, r4
 80030c0:	6864      	ldr	r4, [r4, #4]
 80030c2:	e7ac      	b.n	800301e <_malloc_r+0x36>
 80030c4:	4634      	mov	r4, r6
 80030c6:	6876      	ldr	r6, [r6, #4]
 80030c8:	e7b4      	b.n	8003034 <_malloc_r+0x4c>
 80030ca:	4613      	mov	r3, r2
 80030cc:	e7cc      	b.n	8003068 <_malloc_r+0x80>
 80030ce:	230c      	movs	r3, #12
 80030d0:	4638      	mov	r0, r7
 80030d2:	603b      	str	r3, [r7, #0]
 80030d4:	f000 f80e 	bl	80030f4 <__malloc_unlock>
 80030d8:	e797      	b.n	800300a <_malloc_r+0x22>
 80030da:	6025      	str	r5, [r4, #0]
 80030dc:	e7dc      	b.n	8003098 <_malloc_r+0xb0>
 80030de:	605b      	str	r3, [r3, #4]
 80030e0:	deff      	udf	#255	; 0xff
 80030e2:	bf00      	nop
 80030e4:	20000308 	.word	0x20000308

080030e8 <__malloc_lock>:
 80030e8:	4801      	ldr	r0, [pc, #4]	; (80030f0 <__malloc_lock+0x8>)
 80030ea:	f7ff bf13 	b.w	8002f14 <__retarget_lock_acquire_recursive>
 80030ee:	bf00      	nop
 80030f0:	20000304 	.word	0x20000304

080030f4 <__malloc_unlock>:
 80030f4:	4801      	ldr	r0, [pc, #4]	; (80030fc <__malloc_unlock+0x8>)
 80030f6:	f7ff bf0e 	b.w	8002f16 <__retarget_lock_release_recursive>
 80030fa:	bf00      	nop
 80030fc:	20000304 	.word	0x20000304

08003100 <__ssputs_r>:
 8003100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003104:	461f      	mov	r7, r3
 8003106:	688e      	ldr	r6, [r1, #8]
 8003108:	4682      	mov	sl, r0
 800310a:	42be      	cmp	r6, r7
 800310c:	460c      	mov	r4, r1
 800310e:	4690      	mov	r8, r2
 8003110:	680b      	ldr	r3, [r1, #0]
 8003112:	d82c      	bhi.n	800316e <__ssputs_r+0x6e>
 8003114:	898a      	ldrh	r2, [r1, #12]
 8003116:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800311a:	d026      	beq.n	800316a <__ssputs_r+0x6a>
 800311c:	6965      	ldr	r5, [r4, #20]
 800311e:	6909      	ldr	r1, [r1, #16]
 8003120:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003124:	eba3 0901 	sub.w	r9, r3, r1
 8003128:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800312c:	1c7b      	adds	r3, r7, #1
 800312e:	444b      	add	r3, r9
 8003130:	106d      	asrs	r5, r5, #1
 8003132:	429d      	cmp	r5, r3
 8003134:	bf38      	it	cc
 8003136:	461d      	movcc	r5, r3
 8003138:	0553      	lsls	r3, r2, #21
 800313a:	d527      	bpl.n	800318c <__ssputs_r+0x8c>
 800313c:	4629      	mov	r1, r5
 800313e:	f7ff ff53 	bl	8002fe8 <_malloc_r>
 8003142:	4606      	mov	r6, r0
 8003144:	b360      	cbz	r0, 80031a0 <__ssputs_r+0xa0>
 8003146:	464a      	mov	r2, r9
 8003148:	6921      	ldr	r1, [r4, #16]
 800314a:	f000 fafd 	bl	8003748 <memcpy>
 800314e:	89a3      	ldrh	r3, [r4, #12]
 8003150:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003158:	81a3      	strh	r3, [r4, #12]
 800315a:	6126      	str	r6, [r4, #16]
 800315c:	444e      	add	r6, r9
 800315e:	6026      	str	r6, [r4, #0]
 8003160:	463e      	mov	r6, r7
 8003162:	6165      	str	r5, [r4, #20]
 8003164:	eba5 0509 	sub.w	r5, r5, r9
 8003168:	60a5      	str	r5, [r4, #8]
 800316a:	42be      	cmp	r6, r7
 800316c:	d900      	bls.n	8003170 <__ssputs_r+0x70>
 800316e:	463e      	mov	r6, r7
 8003170:	4632      	mov	r2, r6
 8003172:	4641      	mov	r1, r8
 8003174:	6820      	ldr	r0, [r4, #0]
 8003176:	f000 faaf 	bl	80036d8 <memmove>
 800317a:	2000      	movs	r0, #0
 800317c:	68a3      	ldr	r3, [r4, #8]
 800317e:	1b9b      	subs	r3, r3, r6
 8003180:	60a3      	str	r3, [r4, #8]
 8003182:	6823      	ldr	r3, [r4, #0]
 8003184:	4433      	add	r3, r6
 8003186:	6023      	str	r3, [r4, #0]
 8003188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800318c:	462a      	mov	r2, r5
 800318e:	f000 fae9 	bl	8003764 <_realloc_r>
 8003192:	4606      	mov	r6, r0
 8003194:	2800      	cmp	r0, #0
 8003196:	d1e0      	bne.n	800315a <__ssputs_r+0x5a>
 8003198:	4650      	mov	r0, sl
 800319a:	6921      	ldr	r1, [r4, #16]
 800319c:	f7ff febc 	bl	8002f18 <_free_r>
 80031a0:	230c      	movs	r3, #12
 80031a2:	f8ca 3000 	str.w	r3, [sl]
 80031a6:	89a3      	ldrh	r3, [r4, #12]
 80031a8:	f04f 30ff 	mov.w	r0, #4294967295
 80031ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031b0:	81a3      	strh	r3, [r4, #12]
 80031b2:	e7e9      	b.n	8003188 <__ssputs_r+0x88>

080031b4 <_svfiprintf_r>:
 80031b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031b8:	4698      	mov	r8, r3
 80031ba:	898b      	ldrh	r3, [r1, #12]
 80031bc:	4607      	mov	r7, r0
 80031be:	061b      	lsls	r3, r3, #24
 80031c0:	460d      	mov	r5, r1
 80031c2:	4614      	mov	r4, r2
 80031c4:	b09d      	sub	sp, #116	; 0x74
 80031c6:	d50e      	bpl.n	80031e6 <_svfiprintf_r+0x32>
 80031c8:	690b      	ldr	r3, [r1, #16]
 80031ca:	b963      	cbnz	r3, 80031e6 <_svfiprintf_r+0x32>
 80031cc:	2140      	movs	r1, #64	; 0x40
 80031ce:	f7ff ff0b 	bl	8002fe8 <_malloc_r>
 80031d2:	6028      	str	r0, [r5, #0]
 80031d4:	6128      	str	r0, [r5, #16]
 80031d6:	b920      	cbnz	r0, 80031e2 <_svfiprintf_r+0x2e>
 80031d8:	230c      	movs	r3, #12
 80031da:	603b      	str	r3, [r7, #0]
 80031dc:	f04f 30ff 	mov.w	r0, #4294967295
 80031e0:	e0d0      	b.n	8003384 <_svfiprintf_r+0x1d0>
 80031e2:	2340      	movs	r3, #64	; 0x40
 80031e4:	616b      	str	r3, [r5, #20]
 80031e6:	2300      	movs	r3, #0
 80031e8:	9309      	str	r3, [sp, #36]	; 0x24
 80031ea:	2320      	movs	r3, #32
 80031ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80031f0:	2330      	movs	r3, #48	; 0x30
 80031f2:	f04f 0901 	mov.w	r9, #1
 80031f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80031fa:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800339c <_svfiprintf_r+0x1e8>
 80031fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003202:	4623      	mov	r3, r4
 8003204:	469a      	mov	sl, r3
 8003206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800320a:	b10a      	cbz	r2, 8003210 <_svfiprintf_r+0x5c>
 800320c:	2a25      	cmp	r2, #37	; 0x25
 800320e:	d1f9      	bne.n	8003204 <_svfiprintf_r+0x50>
 8003210:	ebba 0b04 	subs.w	fp, sl, r4
 8003214:	d00b      	beq.n	800322e <_svfiprintf_r+0x7a>
 8003216:	465b      	mov	r3, fp
 8003218:	4622      	mov	r2, r4
 800321a:	4629      	mov	r1, r5
 800321c:	4638      	mov	r0, r7
 800321e:	f7ff ff6f 	bl	8003100 <__ssputs_r>
 8003222:	3001      	adds	r0, #1
 8003224:	f000 80a9 	beq.w	800337a <_svfiprintf_r+0x1c6>
 8003228:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800322a:	445a      	add	r2, fp
 800322c:	9209      	str	r2, [sp, #36]	; 0x24
 800322e:	f89a 3000 	ldrb.w	r3, [sl]
 8003232:	2b00      	cmp	r3, #0
 8003234:	f000 80a1 	beq.w	800337a <_svfiprintf_r+0x1c6>
 8003238:	2300      	movs	r3, #0
 800323a:	f04f 32ff 	mov.w	r2, #4294967295
 800323e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003242:	f10a 0a01 	add.w	sl, sl, #1
 8003246:	9304      	str	r3, [sp, #16]
 8003248:	9307      	str	r3, [sp, #28]
 800324a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800324e:	931a      	str	r3, [sp, #104]	; 0x68
 8003250:	4654      	mov	r4, sl
 8003252:	2205      	movs	r2, #5
 8003254:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003258:	4850      	ldr	r0, [pc, #320]	; (800339c <_svfiprintf_r+0x1e8>)
 800325a:	f000 fa67 	bl	800372c <memchr>
 800325e:	9a04      	ldr	r2, [sp, #16]
 8003260:	b9d8      	cbnz	r0, 800329a <_svfiprintf_r+0xe6>
 8003262:	06d0      	lsls	r0, r2, #27
 8003264:	bf44      	itt	mi
 8003266:	2320      	movmi	r3, #32
 8003268:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800326c:	0711      	lsls	r1, r2, #28
 800326e:	bf44      	itt	mi
 8003270:	232b      	movmi	r3, #43	; 0x2b
 8003272:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003276:	f89a 3000 	ldrb.w	r3, [sl]
 800327a:	2b2a      	cmp	r3, #42	; 0x2a
 800327c:	d015      	beq.n	80032aa <_svfiprintf_r+0xf6>
 800327e:	4654      	mov	r4, sl
 8003280:	2000      	movs	r0, #0
 8003282:	f04f 0c0a 	mov.w	ip, #10
 8003286:	9a07      	ldr	r2, [sp, #28]
 8003288:	4621      	mov	r1, r4
 800328a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800328e:	3b30      	subs	r3, #48	; 0x30
 8003290:	2b09      	cmp	r3, #9
 8003292:	d94d      	bls.n	8003330 <_svfiprintf_r+0x17c>
 8003294:	b1b0      	cbz	r0, 80032c4 <_svfiprintf_r+0x110>
 8003296:	9207      	str	r2, [sp, #28]
 8003298:	e014      	b.n	80032c4 <_svfiprintf_r+0x110>
 800329a:	eba0 0308 	sub.w	r3, r0, r8
 800329e:	fa09 f303 	lsl.w	r3, r9, r3
 80032a2:	4313      	orrs	r3, r2
 80032a4:	46a2      	mov	sl, r4
 80032a6:	9304      	str	r3, [sp, #16]
 80032a8:	e7d2      	b.n	8003250 <_svfiprintf_r+0x9c>
 80032aa:	9b03      	ldr	r3, [sp, #12]
 80032ac:	1d19      	adds	r1, r3, #4
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	9103      	str	r1, [sp, #12]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	bfbb      	ittet	lt
 80032b6:	425b      	neglt	r3, r3
 80032b8:	f042 0202 	orrlt.w	r2, r2, #2
 80032bc:	9307      	strge	r3, [sp, #28]
 80032be:	9307      	strlt	r3, [sp, #28]
 80032c0:	bfb8      	it	lt
 80032c2:	9204      	strlt	r2, [sp, #16]
 80032c4:	7823      	ldrb	r3, [r4, #0]
 80032c6:	2b2e      	cmp	r3, #46	; 0x2e
 80032c8:	d10c      	bne.n	80032e4 <_svfiprintf_r+0x130>
 80032ca:	7863      	ldrb	r3, [r4, #1]
 80032cc:	2b2a      	cmp	r3, #42	; 0x2a
 80032ce:	d134      	bne.n	800333a <_svfiprintf_r+0x186>
 80032d0:	9b03      	ldr	r3, [sp, #12]
 80032d2:	3402      	adds	r4, #2
 80032d4:	1d1a      	adds	r2, r3, #4
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	9203      	str	r2, [sp, #12]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	bfb8      	it	lt
 80032de:	f04f 33ff 	movlt.w	r3, #4294967295
 80032e2:	9305      	str	r3, [sp, #20]
 80032e4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80033a0 <_svfiprintf_r+0x1ec>
 80032e8:	2203      	movs	r2, #3
 80032ea:	4650      	mov	r0, sl
 80032ec:	7821      	ldrb	r1, [r4, #0]
 80032ee:	f000 fa1d 	bl	800372c <memchr>
 80032f2:	b138      	cbz	r0, 8003304 <_svfiprintf_r+0x150>
 80032f4:	2240      	movs	r2, #64	; 0x40
 80032f6:	9b04      	ldr	r3, [sp, #16]
 80032f8:	eba0 000a 	sub.w	r0, r0, sl
 80032fc:	4082      	lsls	r2, r0
 80032fe:	4313      	orrs	r3, r2
 8003300:	3401      	adds	r4, #1
 8003302:	9304      	str	r3, [sp, #16]
 8003304:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003308:	2206      	movs	r2, #6
 800330a:	4826      	ldr	r0, [pc, #152]	; (80033a4 <_svfiprintf_r+0x1f0>)
 800330c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003310:	f000 fa0c 	bl	800372c <memchr>
 8003314:	2800      	cmp	r0, #0
 8003316:	d038      	beq.n	800338a <_svfiprintf_r+0x1d6>
 8003318:	4b23      	ldr	r3, [pc, #140]	; (80033a8 <_svfiprintf_r+0x1f4>)
 800331a:	bb1b      	cbnz	r3, 8003364 <_svfiprintf_r+0x1b0>
 800331c:	9b03      	ldr	r3, [sp, #12]
 800331e:	3307      	adds	r3, #7
 8003320:	f023 0307 	bic.w	r3, r3, #7
 8003324:	3308      	adds	r3, #8
 8003326:	9303      	str	r3, [sp, #12]
 8003328:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800332a:	4433      	add	r3, r6
 800332c:	9309      	str	r3, [sp, #36]	; 0x24
 800332e:	e768      	b.n	8003202 <_svfiprintf_r+0x4e>
 8003330:	460c      	mov	r4, r1
 8003332:	2001      	movs	r0, #1
 8003334:	fb0c 3202 	mla	r2, ip, r2, r3
 8003338:	e7a6      	b.n	8003288 <_svfiprintf_r+0xd4>
 800333a:	2300      	movs	r3, #0
 800333c:	f04f 0c0a 	mov.w	ip, #10
 8003340:	4619      	mov	r1, r3
 8003342:	3401      	adds	r4, #1
 8003344:	9305      	str	r3, [sp, #20]
 8003346:	4620      	mov	r0, r4
 8003348:	f810 2b01 	ldrb.w	r2, [r0], #1
 800334c:	3a30      	subs	r2, #48	; 0x30
 800334e:	2a09      	cmp	r2, #9
 8003350:	d903      	bls.n	800335a <_svfiprintf_r+0x1a6>
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0c6      	beq.n	80032e4 <_svfiprintf_r+0x130>
 8003356:	9105      	str	r1, [sp, #20]
 8003358:	e7c4      	b.n	80032e4 <_svfiprintf_r+0x130>
 800335a:	4604      	mov	r4, r0
 800335c:	2301      	movs	r3, #1
 800335e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003362:	e7f0      	b.n	8003346 <_svfiprintf_r+0x192>
 8003364:	ab03      	add	r3, sp, #12
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	462a      	mov	r2, r5
 800336a:	4638      	mov	r0, r7
 800336c:	4b0f      	ldr	r3, [pc, #60]	; (80033ac <_svfiprintf_r+0x1f8>)
 800336e:	a904      	add	r1, sp, #16
 8003370:	f3af 8000 	nop.w
 8003374:	1c42      	adds	r2, r0, #1
 8003376:	4606      	mov	r6, r0
 8003378:	d1d6      	bne.n	8003328 <_svfiprintf_r+0x174>
 800337a:	89ab      	ldrh	r3, [r5, #12]
 800337c:	065b      	lsls	r3, r3, #25
 800337e:	f53f af2d 	bmi.w	80031dc <_svfiprintf_r+0x28>
 8003382:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003384:	b01d      	add	sp, #116	; 0x74
 8003386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800338a:	ab03      	add	r3, sp, #12
 800338c:	9300      	str	r3, [sp, #0]
 800338e:	462a      	mov	r2, r5
 8003390:	4638      	mov	r0, r7
 8003392:	4b06      	ldr	r3, [pc, #24]	; (80033ac <_svfiprintf_r+0x1f8>)
 8003394:	a904      	add	r1, sp, #16
 8003396:	f000 f87d 	bl	8003494 <_printf_i>
 800339a:	e7eb      	b.n	8003374 <_svfiprintf_r+0x1c0>
 800339c:	08003ad6 	.word	0x08003ad6
 80033a0:	08003adc 	.word	0x08003adc
 80033a4:	08003ae0 	.word	0x08003ae0
 80033a8:	00000000 	.word	0x00000000
 80033ac:	08003101 	.word	0x08003101

080033b0 <_printf_common>:
 80033b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033b4:	4616      	mov	r6, r2
 80033b6:	4699      	mov	r9, r3
 80033b8:	688a      	ldr	r2, [r1, #8]
 80033ba:	690b      	ldr	r3, [r1, #16]
 80033bc:	4607      	mov	r7, r0
 80033be:	4293      	cmp	r3, r2
 80033c0:	bfb8      	it	lt
 80033c2:	4613      	movlt	r3, r2
 80033c4:	6033      	str	r3, [r6, #0]
 80033c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80033ca:	460c      	mov	r4, r1
 80033cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80033d0:	b10a      	cbz	r2, 80033d6 <_printf_common+0x26>
 80033d2:	3301      	adds	r3, #1
 80033d4:	6033      	str	r3, [r6, #0]
 80033d6:	6823      	ldr	r3, [r4, #0]
 80033d8:	0699      	lsls	r1, r3, #26
 80033da:	bf42      	ittt	mi
 80033dc:	6833      	ldrmi	r3, [r6, #0]
 80033de:	3302      	addmi	r3, #2
 80033e0:	6033      	strmi	r3, [r6, #0]
 80033e2:	6825      	ldr	r5, [r4, #0]
 80033e4:	f015 0506 	ands.w	r5, r5, #6
 80033e8:	d106      	bne.n	80033f8 <_printf_common+0x48>
 80033ea:	f104 0a19 	add.w	sl, r4, #25
 80033ee:	68e3      	ldr	r3, [r4, #12]
 80033f0:	6832      	ldr	r2, [r6, #0]
 80033f2:	1a9b      	subs	r3, r3, r2
 80033f4:	42ab      	cmp	r3, r5
 80033f6:	dc2b      	bgt.n	8003450 <_printf_common+0xa0>
 80033f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80033fc:	1e13      	subs	r3, r2, #0
 80033fe:	6822      	ldr	r2, [r4, #0]
 8003400:	bf18      	it	ne
 8003402:	2301      	movne	r3, #1
 8003404:	0692      	lsls	r2, r2, #26
 8003406:	d430      	bmi.n	800346a <_printf_common+0xba>
 8003408:	4649      	mov	r1, r9
 800340a:	4638      	mov	r0, r7
 800340c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003410:	47c0      	blx	r8
 8003412:	3001      	adds	r0, #1
 8003414:	d023      	beq.n	800345e <_printf_common+0xae>
 8003416:	6823      	ldr	r3, [r4, #0]
 8003418:	6922      	ldr	r2, [r4, #16]
 800341a:	f003 0306 	and.w	r3, r3, #6
 800341e:	2b04      	cmp	r3, #4
 8003420:	bf14      	ite	ne
 8003422:	2500      	movne	r5, #0
 8003424:	6833      	ldreq	r3, [r6, #0]
 8003426:	f04f 0600 	mov.w	r6, #0
 800342a:	bf08      	it	eq
 800342c:	68e5      	ldreq	r5, [r4, #12]
 800342e:	f104 041a 	add.w	r4, r4, #26
 8003432:	bf08      	it	eq
 8003434:	1aed      	subeq	r5, r5, r3
 8003436:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800343a:	bf08      	it	eq
 800343c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003440:	4293      	cmp	r3, r2
 8003442:	bfc4      	itt	gt
 8003444:	1a9b      	subgt	r3, r3, r2
 8003446:	18ed      	addgt	r5, r5, r3
 8003448:	42b5      	cmp	r5, r6
 800344a:	d11a      	bne.n	8003482 <_printf_common+0xd2>
 800344c:	2000      	movs	r0, #0
 800344e:	e008      	b.n	8003462 <_printf_common+0xb2>
 8003450:	2301      	movs	r3, #1
 8003452:	4652      	mov	r2, sl
 8003454:	4649      	mov	r1, r9
 8003456:	4638      	mov	r0, r7
 8003458:	47c0      	blx	r8
 800345a:	3001      	adds	r0, #1
 800345c:	d103      	bne.n	8003466 <_printf_common+0xb6>
 800345e:	f04f 30ff 	mov.w	r0, #4294967295
 8003462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003466:	3501      	adds	r5, #1
 8003468:	e7c1      	b.n	80033ee <_printf_common+0x3e>
 800346a:	2030      	movs	r0, #48	; 0x30
 800346c:	18e1      	adds	r1, r4, r3
 800346e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003472:	1c5a      	adds	r2, r3, #1
 8003474:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003478:	4422      	add	r2, r4
 800347a:	3302      	adds	r3, #2
 800347c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003480:	e7c2      	b.n	8003408 <_printf_common+0x58>
 8003482:	2301      	movs	r3, #1
 8003484:	4622      	mov	r2, r4
 8003486:	4649      	mov	r1, r9
 8003488:	4638      	mov	r0, r7
 800348a:	47c0      	blx	r8
 800348c:	3001      	adds	r0, #1
 800348e:	d0e6      	beq.n	800345e <_printf_common+0xae>
 8003490:	3601      	adds	r6, #1
 8003492:	e7d9      	b.n	8003448 <_printf_common+0x98>

08003494 <_printf_i>:
 8003494:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003498:	7e0f      	ldrb	r7, [r1, #24]
 800349a:	4691      	mov	r9, r2
 800349c:	2f78      	cmp	r7, #120	; 0x78
 800349e:	4680      	mov	r8, r0
 80034a0:	460c      	mov	r4, r1
 80034a2:	469a      	mov	sl, r3
 80034a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80034a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80034aa:	d807      	bhi.n	80034bc <_printf_i+0x28>
 80034ac:	2f62      	cmp	r7, #98	; 0x62
 80034ae:	d80a      	bhi.n	80034c6 <_printf_i+0x32>
 80034b0:	2f00      	cmp	r7, #0
 80034b2:	f000 80d5 	beq.w	8003660 <_printf_i+0x1cc>
 80034b6:	2f58      	cmp	r7, #88	; 0x58
 80034b8:	f000 80c1 	beq.w	800363e <_printf_i+0x1aa>
 80034bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80034c4:	e03a      	b.n	800353c <_printf_i+0xa8>
 80034c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80034ca:	2b15      	cmp	r3, #21
 80034cc:	d8f6      	bhi.n	80034bc <_printf_i+0x28>
 80034ce:	a101      	add	r1, pc, #4	; (adr r1, 80034d4 <_printf_i+0x40>)
 80034d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80034d4:	0800352d 	.word	0x0800352d
 80034d8:	08003541 	.word	0x08003541
 80034dc:	080034bd 	.word	0x080034bd
 80034e0:	080034bd 	.word	0x080034bd
 80034e4:	080034bd 	.word	0x080034bd
 80034e8:	080034bd 	.word	0x080034bd
 80034ec:	08003541 	.word	0x08003541
 80034f0:	080034bd 	.word	0x080034bd
 80034f4:	080034bd 	.word	0x080034bd
 80034f8:	080034bd 	.word	0x080034bd
 80034fc:	080034bd 	.word	0x080034bd
 8003500:	08003647 	.word	0x08003647
 8003504:	0800356d 	.word	0x0800356d
 8003508:	08003601 	.word	0x08003601
 800350c:	080034bd 	.word	0x080034bd
 8003510:	080034bd 	.word	0x080034bd
 8003514:	08003669 	.word	0x08003669
 8003518:	080034bd 	.word	0x080034bd
 800351c:	0800356d 	.word	0x0800356d
 8003520:	080034bd 	.word	0x080034bd
 8003524:	080034bd 	.word	0x080034bd
 8003528:	08003609 	.word	0x08003609
 800352c:	682b      	ldr	r3, [r5, #0]
 800352e:	1d1a      	adds	r2, r3, #4
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	602a      	str	r2, [r5, #0]
 8003534:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003538:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800353c:	2301      	movs	r3, #1
 800353e:	e0a0      	b.n	8003682 <_printf_i+0x1ee>
 8003540:	6820      	ldr	r0, [r4, #0]
 8003542:	682b      	ldr	r3, [r5, #0]
 8003544:	0607      	lsls	r7, r0, #24
 8003546:	f103 0104 	add.w	r1, r3, #4
 800354a:	6029      	str	r1, [r5, #0]
 800354c:	d501      	bpl.n	8003552 <_printf_i+0xbe>
 800354e:	681e      	ldr	r6, [r3, #0]
 8003550:	e003      	b.n	800355a <_printf_i+0xc6>
 8003552:	0646      	lsls	r6, r0, #25
 8003554:	d5fb      	bpl.n	800354e <_printf_i+0xba>
 8003556:	f9b3 6000 	ldrsh.w	r6, [r3]
 800355a:	2e00      	cmp	r6, #0
 800355c:	da03      	bge.n	8003566 <_printf_i+0xd2>
 800355e:	232d      	movs	r3, #45	; 0x2d
 8003560:	4276      	negs	r6, r6
 8003562:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003566:	230a      	movs	r3, #10
 8003568:	4859      	ldr	r0, [pc, #356]	; (80036d0 <_printf_i+0x23c>)
 800356a:	e012      	b.n	8003592 <_printf_i+0xfe>
 800356c:	682b      	ldr	r3, [r5, #0]
 800356e:	6820      	ldr	r0, [r4, #0]
 8003570:	1d19      	adds	r1, r3, #4
 8003572:	6029      	str	r1, [r5, #0]
 8003574:	0605      	lsls	r5, r0, #24
 8003576:	d501      	bpl.n	800357c <_printf_i+0xe8>
 8003578:	681e      	ldr	r6, [r3, #0]
 800357a:	e002      	b.n	8003582 <_printf_i+0xee>
 800357c:	0641      	lsls	r1, r0, #25
 800357e:	d5fb      	bpl.n	8003578 <_printf_i+0xe4>
 8003580:	881e      	ldrh	r6, [r3, #0]
 8003582:	2f6f      	cmp	r7, #111	; 0x6f
 8003584:	bf0c      	ite	eq
 8003586:	2308      	moveq	r3, #8
 8003588:	230a      	movne	r3, #10
 800358a:	4851      	ldr	r0, [pc, #324]	; (80036d0 <_printf_i+0x23c>)
 800358c:	2100      	movs	r1, #0
 800358e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003592:	6865      	ldr	r5, [r4, #4]
 8003594:	2d00      	cmp	r5, #0
 8003596:	bfa8      	it	ge
 8003598:	6821      	ldrge	r1, [r4, #0]
 800359a:	60a5      	str	r5, [r4, #8]
 800359c:	bfa4      	itt	ge
 800359e:	f021 0104 	bicge.w	r1, r1, #4
 80035a2:	6021      	strge	r1, [r4, #0]
 80035a4:	b90e      	cbnz	r6, 80035aa <_printf_i+0x116>
 80035a6:	2d00      	cmp	r5, #0
 80035a8:	d04b      	beq.n	8003642 <_printf_i+0x1ae>
 80035aa:	4615      	mov	r5, r2
 80035ac:	fbb6 f1f3 	udiv	r1, r6, r3
 80035b0:	fb03 6711 	mls	r7, r3, r1, r6
 80035b4:	5dc7      	ldrb	r7, [r0, r7]
 80035b6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80035ba:	4637      	mov	r7, r6
 80035bc:	42bb      	cmp	r3, r7
 80035be:	460e      	mov	r6, r1
 80035c0:	d9f4      	bls.n	80035ac <_printf_i+0x118>
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	d10b      	bne.n	80035de <_printf_i+0x14a>
 80035c6:	6823      	ldr	r3, [r4, #0]
 80035c8:	07de      	lsls	r6, r3, #31
 80035ca:	d508      	bpl.n	80035de <_printf_i+0x14a>
 80035cc:	6923      	ldr	r3, [r4, #16]
 80035ce:	6861      	ldr	r1, [r4, #4]
 80035d0:	4299      	cmp	r1, r3
 80035d2:	bfde      	ittt	le
 80035d4:	2330      	movle	r3, #48	; 0x30
 80035d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80035da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80035de:	1b52      	subs	r2, r2, r5
 80035e0:	6122      	str	r2, [r4, #16]
 80035e2:	464b      	mov	r3, r9
 80035e4:	4621      	mov	r1, r4
 80035e6:	4640      	mov	r0, r8
 80035e8:	f8cd a000 	str.w	sl, [sp]
 80035ec:	aa03      	add	r2, sp, #12
 80035ee:	f7ff fedf 	bl	80033b0 <_printf_common>
 80035f2:	3001      	adds	r0, #1
 80035f4:	d14a      	bne.n	800368c <_printf_i+0x1f8>
 80035f6:	f04f 30ff 	mov.w	r0, #4294967295
 80035fa:	b004      	add	sp, #16
 80035fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003600:	6823      	ldr	r3, [r4, #0]
 8003602:	f043 0320 	orr.w	r3, r3, #32
 8003606:	6023      	str	r3, [r4, #0]
 8003608:	2778      	movs	r7, #120	; 0x78
 800360a:	4832      	ldr	r0, [pc, #200]	; (80036d4 <_printf_i+0x240>)
 800360c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003610:	6823      	ldr	r3, [r4, #0]
 8003612:	6829      	ldr	r1, [r5, #0]
 8003614:	061f      	lsls	r7, r3, #24
 8003616:	f851 6b04 	ldr.w	r6, [r1], #4
 800361a:	d402      	bmi.n	8003622 <_printf_i+0x18e>
 800361c:	065f      	lsls	r7, r3, #25
 800361e:	bf48      	it	mi
 8003620:	b2b6      	uxthmi	r6, r6
 8003622:	07df      	lsls	r7, r3, #31
 8003624:	bf48      	it	mi
 8003626:	f043 0320 	orrmi.w	r3, r3, #32
 800362a:	6029      	str	r1, [r5, #0]
 800362c:	bf48      	it	mi
 800362e:	6023      	strmi	r3, [r4, #0]
 8003630:	b91e      	cbnz	r6, 800363a <_printf_i+0x1a6>
 8003632:	6823      	ldr	r3, [r4, #0]
 8003634:	f023 0320 	bic.w	r3, r3, #32
 8003638:	6023      	str	r3, [r4, #0]
 800363a:	2310      	movs	r3, #16
 800363c:	e7a6      	b.n	800358c <_printf_i+0xf8>
 800363e:	4824      	ldr	r0, [pc, #144]	; (80036d0 <_printf_i+0x23c>)
 8003640:	e7e4      	b.n	800360c <_printf_i+0x178>
 8003642:	4615      	mov	r5, r2
 8003644:	e7bd      	b.n	80035c2 <_printf_i+0x12e>
 8003646:	682b      	ldr	r3, [r5, #0]
 8003648:	6826      	ldr	r6, [r4, #0]
 800364a:	1d18      	adds	r0, r3, #4
 800364c:	6961      	ldr	r1, [r4, #20]
 800364e:	6028      	str	r0, [r5, #0]
 8003650:	0635      	lsls	r5, r6, #24
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	d501      	bpl.n	800365a <_printf_i+0x1c6>
 8003656:	6019      	str	r1, [r3, #0]
 8003658:	e002      	b.n	8003660 <_printf_i+0x1cc>
 800365a:	0670      	lsls	r0, r6, #25
 800365c:	d5fb      	bpl.n	8003656 <_printf_i+0x1c2>
 800365e:	8019      	strh	r1, [r3, #0]
 8003660:	2300      	movs	r3, #0
 8003662:	4615      	mov	r5, r2
 8003664:	6123      	str	r3, [r4, #16]
 8003666:	e7bc      	b.n	80035e2 <_printf_i+0x14e>
 8003668:	682b      	ldr	r3, [r5, #0]
 800366a:	2100      	movs	r1, #0
 800366c:	1d1a      	adds	r2, r3, #4
 800366e:	602a      	str	r2, [r5, #0]
 8003670:	681d      	ldr	r5, [r3, #0]
 8003672:	6862      	ldr	r2, [r4, #4]
 8003674:	4628      	mov	r0, r5
 8003676:	f000 f859 	bl	800372c <memchr>
 800367a:	b108      	cbz	r0, 8003680 <_printf_i+0x1ec>
 800367c:	1b40      	subs	r0, r0, r5
 800367e:	6060      	str	r0, [r4, #4]
 8003680:	6863      	ldr	r3, [r4, #4]
 8003682:	6123      	str	r3, [r4, #16]
 8003684:	2300      	movs	r3, #0
 8003686:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800368a:	e7aa      	b.n	80035e2 <_printf_i+0x14e>
 800368c:	462a      	mov	r2, r5
 800368e:	4649      	mov	r1, r9
 8003690:	4640      	mov	r0, r8
 8003692:	6923      	ldr	r3, [r4, #16]
 8003694:	47d0      	blx	sl
 8003696:	3001      	adds	r0, #1
 8003698:	d0ad      	beq.n	80035f6 <_printf_i+0x162>
 800369a:	6823      	ldr	r3, [r4, #0]
 800369c:	079b      	lsls	r3, r3, #30
 800369e:	d413      	bmi.n	80036c8 <_printf_i+0x234>
 80036a0:	68e0      	ldr	r0, [r4, #12]
 80036a2:	9b03      	ldr	r3, [sp, #12]
 80036a4:	4298      	cmp	r0, r3
 80036a6:	bfb8      	it	lt
 80036a8:	4618      	movlt	r0, r3
 80036aa:	e7a6      	b.n	80035fa <_printf_i+0x166>
 80036ac:	2301      	movs	r3, #1
 80036ae:	4632      	mov	r2, r6
 80036b0:	4649      	mov	r1, r9
 80036b2:	4640      	mov	r0, r8
 80036b4:	47d0      	blx	sl
 80036b6:	3001      	adds	r0, #1
 80036b8:	d09d      	beq.n	80035f6 <_printf_i+0x162>
 80036ba:	3501      	adds	r5, #1
 80036bc:	68e3      	ldr	r3, [r4, #12]
 80036be:	9903      	ldr	r1, [sp, #12]
 80036c0:	1a5b      	subs	r3, r3, r1
 80036c2:	42ab      	cmp	r3, r5
 80036c4:	dcf2      	bgt.n	80036ac <_printf_i+0x218>
 80036c6:	e7eb      	b.n	80036a0 <_printf_i+0x20c>
 80036c8:	2500      	movs	r5, #0
 80036ca:	f104 0619 	add.w	r6, r4, #25
 80036ce:	e7f5      	b.n	80036bc <_printf_i+0x228>
 80036d0:	08003ae7 	.word	0x08003ae7
 80036d4:	08003af8 	.word	0x08003af8

080036d8 <memmove>:
 80036d8:	4288      	cmp	r0, r1
 80036da:	b510      	push	{r4, lr}
 80036dc:	eb01 0402 	add.w	r4, r1, r2
 80036e0:	d902      	bls.n	80036e8 <memmove+0x10>
 80036e2:	4284      	cmp	r4, r0
 80036e4:	4623      	mov	r3, r4
 80036e6:	d807      	bhi.n	80036f8 <memmove+0x20>
 80036e8:	1e43      	subs	r3, r0, #1
 80036ea:	42a1      	cmp	r1, r4
 80036ec:	d008      	beq.n	8003700 <memmove+0x28>
 80036ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80036f6:	e7f8      	b.n	80036ea <memmove+0x12>
 80036f8:	4601      	mov	r1, r0
 80036fa:	4402      	add	r2, r0
 80036fc:	428a      	cmp	r2, r1
 80036fe:	d100      	bne.n	8003702 <memmove+0x2a>
 8003700:	bd10      	pop	{r4, pc}
 8003702:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003706:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800370a:	e7f7      	b.n	80036fc <memmove+0x24>

0800370c <_sbrk_r>:
 800370c:	b538      	push	{r3, r4, r5, lr}
 800370e:	2300      	movs	r3, #0
 8003710:	4d05      	ldr	r5, [pc, #20]	; (8003728 <_sbrk_r+0x1c>)
 8003712:	4604      	mov	r4, r0
 8003714:	4608      	mov	r0, r1
 8003716:	602b      	str	r3, [r5, #0]
 8003718:	f7fd fb5e 	bl	8000dd8 <_sbrk>
 800371c:	1c43      	adds	r3, r0, #1
 800371e:	d102      	bne.n	8003726 <_sbrk_r+0x1a>
 8003720:	682b      	ldr	r3, [r5, #0]
 8003722:	b103      	cbz	r3, 8003726 <_sbrk_r+0x1a>
 8003724:	6023      	str	r3, [r4, #0]
 8003726:	bd38      	pop	{r3, r4, r5, pc}
 8003728:	20000300 	.word	0x20000300

0800372c <memchr>:
 800372c:	4603      	mov	r3, r0
 800372e:	b510      	push	{r4, lr}
 8003730:	b2c9      	uxtb	r1, r1
 8003732:	4402      	add	r2, r0
 8003734:	4293      	cmp	r3, r2
 8003736:	4618      	mov	r0, r3
 8003738:	d101      	bne.n	800373e <memchr+0x12>
 800373a:	2000      	movs	r0, #0
 800373c:	e003      	b.n	8003746 <memchr+0x1a>
 800373e:	7804      	ldrb	r4, [r0, #0]
 8003740:	3301      	adds	r3, #1
 8003742:	428c      	cmp	r4, r1
 8003744:	d1f6      	bne.n	8003734 <memchr+0x8>
 8003746:	bd10      	pop	{r4, pc}

08003748 <memcpy>:
 8003748:	440a      	add	r2, r1
 800374a:	4291      	cmp	r1, r2
 800374c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003750:	d100      	bne.n	8003754 <memcpy+0xc>
 8003752:	4770      	bx	lr
 8003754:	b510      	push	{r4, lr}
 8003756:	f811 4b01 	ldrb.w	r4, [r1], #1
 800375a:	4291      	cmp	r1, r2
 800375c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003760:	d1f9      	bne.n	8003756 <memcpy+0xe>
 8003762:	bd10      	pop	{r4, pc}

08003764 <_realloc_r>:
 8003764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003768:	4680      	mov	r8, r0
 800376a:	4614      	mov	r4, r2
 800376c:	460e      	mov	r6, r1
 800376e:	b921      	cbnz	r1, 800377a <_realloc_r+0x16>
 8003770:	4611      	mov	r1, r2
 8003772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003776:	f7ff bc37 	b.w	8002fe8 <_malloc_r>
 800377a:	b92a      	cbnz	r2, 8003788 <_realloc_r+0x24>
 800377c:	f7ff fbcc 	bl	8002f18 <_free_r>
 8003780:	4625      	mov	r5, r4
 8003782:	4628      	mov	r0, r5
 8003784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003788:	f000 f81b 	bl	80037c2 <_malloc_usable_size_r>
 800378c:	4284      	cmp	r4, r0
 800378e:	4607      	mov	r7, r0
 8003790:	d802      	bhi.n	8003798 <_realloc_r+0x34>
 8003792:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003796:	d812      	bhi.n	80037be <_realloc_r+0x5a>
 8003798:	4621      	mov	r1, r4
 800379a:	4640      	mov	r0, r8
 800379c:	f7ff fc24 	bl	8002fe8 <_malloc_r>
 80037a0:	4605      	mov	r5, r0
 80037a2:	2800      	cmp	r0, #0
 80037a4:	d0ed      	beq.n	8003782 <_realloc_r+0x1e>
 80037a6:	42bc      	cmp	r4, r7
 80037a8:	4622      	mov	r2, r4
 80037aa:	4631      	mov	r1, r6
 80037ac:	bf28      	it	cs
 80037ae:	463a      	movcs	r2, r7
 80037b0:	f7ff ffca 	bl	8003748 <memcpy>
 80037b4:	4631      	mov	r1, r6
 80037b6:	4640      	mov	r0, r8
 80037b8:	f7ff fbae 	bl	8002f18 <_free_r>
 80037bc:	e7e1      	b.n	8003782 <_realloc_r+0x1e>
 80037be:	4635      	mov	r5, r6
 80037c0:	e7df      	b.n	8003782 <_realloc_r+0x1e>

080037c2 <_malloc_usable_size_r>:
 80037c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037c6:	1f18      	subs	r0, r3, #4
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	bfbc      	itt	lt
 80037cc:	580b      	ldrlt	r3, [r1, r0]
 80037ce:	18c0      	addlt	r0, r0, r3
 80037d0:	4770      	bx	lr
	...

080037d4 <_init>:
 80037d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d6:	bf00      	nop
 80037d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037da:	bc08      	pop	{r3}
 80037dc:	469e      	mov	lr, r3
 80037de:	4770      	bx	lr

080037e0 <_fini>:
 80037e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037e2:	bf00      	nop
 80037e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037e6:	bc08      	pop	{r3}
 80037e8:	469e      	mov	lr, r3
 80037ea:	4770      	bx	lr
