---
# Regression with all tests run in RTL mode 

Tests: 
    - {name: gpio_all_i_caravan, sim: RTL}
    - {name: hk_disable, sim: RTL}
    - {name: uart_rx, sim: RTL}
    - {name: hk_regs_rst_spi, sim: RTL}
    - {name: gpio_all_i_pu_caravan, sim: RTL}
    - {name: gpio_all_i_pd_caravan, sim: RTL}
    - {name: gpio_all_o_caravan, sim: RTL}
    - {name: IRQ_timer, sim: RTL}
    - {name: mgmt_gpio_out, sim: RTL}
    - {name: hk_regs_wr_spi, sim: RTL}
    - {name: IRQ_external, sim: RTL}
    - {name: IRQ_uart, sim: RTL}
    - {name: mgmt_gpio_in, sim: RTL}
    - {name: timer0_oneshot, sim: RTL}
    - {name: uart_loopback, sim: RTL}
    - {name: timer0_periodic, sim: RTL}
    - {name: uart_tx, sim: RTL}
    - {name: debug, sim: RTL}
    - {name: spi_master_rd, sim: RTL}
    - {name: user_pass_thru_rd, sim: RTL}
    - {name: mgmt_gpio_bidir, sim: RTL}
    - {name: mem_dff_W, sim: RTL}
    - {name: serial_shifting_01, sim: RTL}
    - {name: mem_dff2_W, sim: RTL}
    - {name: serial_shifting_10, sim: RTL}
    - {name: serial_shifting_1100, sim: RTL}
    - {name: serial_shifting_0011, sim: RTL}
    - {name: cpu_stress, sim: RTL}
    - {name: spi_rd_wr_nbyte, sim: RTL}
    - {name: cpu_reset, sim: RTL}
    - {name: mem_dff2_HW, sim: RTL}
    - {name: mem_dff_HW, sim: RTL}
    - {name: mem_dff2_B, sim: RTL}
    - {name: mem_dff_B, sim: RTL}
    - {name: mgmt_gpio_disable, sim: RTL}
    - {name: user_pass_thru_connection, sim: RTL}
    - {name: spi_rd_wr, sim: RTL}
    - {name: PoR, sim: RTL}
    - {name: IRQ_spi, sim: RTL}
    - {name: IRQ_external2, sim: RTL}
    - {name: IRQ_uart_rx, sim: RTL}
    - {name: user0_irq, sim: RTL}
    - {name: user1_irq, sim: RTL}
    - {name: user2_irq, sim: RTL}
    - {name: mgmt_pass_thru_rd, sim: RTL}



