This is my first project in verilog.

This projected uses primitive logic gates to make hardware abstraction layers and eventually an 8 bit cpu
