#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17d0420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17d05b0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17db050 .functor NOT 1, L_0x18055e0, C4<0>, C4<0>, C4<0>;
L_0x1805370 .functor XOR 1, L_0x1805210, L_0x18052d0, C4<0>, C4<0>;
L_0x18054d0 .functor XOR 1, L_0x1805370, L_0x1805430, C4<0>, C4<0>;
v0x1801bb0_0 .net *"_ivl_10", 0 0, L_0x1805430;  1 drivers
v0x1801cb0_0 .net *"_ivl_12", 0 0, L_0x18054d0;  1 drivers
v0x1801d90_0 .net *"_ivl_2", 0 0, L_0x1804950;  1 drivers
v0x1801e50_0 .net *"_ivl_4", 0 0, L_0x1805210;  1 drivers
v0x1801f30_0 .net *"_ivl_6", 0 0, L_0x18052d0;  1 drivers
v0x1802060_0 .net *"_ivl_8", 0 0, L_0x1805370;  1 drivers
v0x1802140_0 .net "a", 0 0, v0x17ff5c0_0;  1 drivers
v0x18021e0_0 .net "b", 0 0, v0x17ff660_0;  1 drivers
v0x1802280_0 .net "c", 0 0, v0x17ff700_0;  1 drivers
v0x1802320_0 .var "clk", 0 0;
v0x18023c0_0 .net "d", 0 0, v0x17ff870_0;  1 drivers
v0x1802460_0 .net "out_dut", 0 0, L_0x18050b0;  1 drivers
v0x1802500_0 .net "out_ref", 0 0, L_0x18034d0;  1 drivers
v0x18025a0_0 .var/2u "stats1", 159 0;
v0x1802640_0 .var/2u "strobe", 0 0;
v0x18026e0_0 .net "tb_match", 0 0, L_0x18055e0;  1 drivers
v0x18027a0_0 .net "tb_mismatch", 0 0, L_0x17db050;  1 drivers
v0x1802970_0 .net "wavedrom_enable", 0 0, v0x17ff960_0;  1 drivers
v0x1802a10_0 .net "wavedrom_title", 511 0, v0x17ffa00_0;  1 drivers
L_0x1804950 .concat [ 1 0 0 0], L_0x18034d0;
L_0x1805210 .concat [ 1 0 0 0], L_0x18034d0;
L_0x18052d0 .concat [ 1 0 0 0], L_0x18050b0;
L_0x1805430 .concat [ 1 0 0 0], L_0x18034d0;
L_0x18055e0 .cmp/eeq 1, L_0x1804950, L_0x18054d0;
S_0x17d0740 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x17d05b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17d0ec0 .functor NOT 1, v0x17ff700_0, C4<0>, C4<0>, C4<0>;
L_0x17db910 .functor NOT 1, v0x17ff660_0, C4<0>, C4<0>, C4<0>;
L_0x1802c20 .functor AND 1, L_0x17d0ec0, L_0x17db910, C4<1>, C4<1>;
L_0x1802cc0 .functor NOT 1, v0x17ff870_0, C4<0>, C4<0>, C4<0>;
L_0x1802df0 .functor NOT 1, v0x17ff5c0_0, C4<0>, C4<0>, C4<0>;
L_0x1802ef0 .functor AND 1, L_0x1802cc0, L_0x1802df0, C4<1>, C4<1>;
L_0x1802fd0 .functor OR 1, L_0x1802c20, L_0x1802ef0, C4<0>, C4<0>;
L_0x1803090 .functor AND 1, v0x17ff5c0_0, v0x17ff700_0, C4<1>, C4<1>;
L_0x1803150 .functor AND 1, L_0x1803090, v0x17ff870_0, C4<1>, C4<1>;
L_0x1803210 .functor OR 1, L_0x1802fd0, L_0x1803150, C4<0>, C4<0>;
L_0x1803380 .functor AND 1, v0x17ff660_0, v0x17ff700_0, C4<1>, C4<1>;
L_0x18033f0 .functor AND 1, L_0x1803380, v0x17ff870_0, C4<1>, C4<1>;
L_0x18034d0 .functor OR 1, L_0x1803210, L_0x18033f0, C4<0>, C4<0>;
v0x17db2c0_0 .net *"_ivl_0", 0 0, L_0x17d0ec0;  1 drivers
v0x17db360_0 .net *"_ivl_10", 0 0, L_0x1802ef0;  1 drivers
v0x17fddb0_0 .net *"_ivl_12", 0 0, L_0x1802fd0;  1 drivers
v0x17fde70_0 .net *"_ivl_14", 0 0, L_0x1803090;  1 drivers
v0x17fdf50_0 .net *"_ivl_16", 0 0, L_0x1803150;  1 drivers
v0x17fe080_0 .net *"_ivl_18", 0 0, L_0x1803210;  1 drivers
v0x17fe160_0 .net *"_ivl_2", 0 0, L_0x17db910;  1 drivers
v0x17fe240_0 .net *"_ivl_20", 0 0, L_0x1803380;  1 drivers
v0x17fe320_0 .net *"_ivl_22", 0 0, L_0x18033f0;  1 drivers
v0x17fe400_0 .net *"_ivl_4", 0 0, L_0x1802c20;  1 drivers
v0x17fe4e0_0 .net *"_ivl_6", 0 0, L_0x1802cc0;  1 drivers
v0x17fe5c0_0 .net *"_ivl_8", 0 0, L_0x1802df0;  1 drivers
v0x17fe6a0_0 .net "a", 0 0, v0x17ff5c0_0;  alias, 1 drivers
v0x17fe760_0 .net "b", 0 0, v0x17ff660_0;  alias, 1 drivers
v0x17fe820_0 .net "c", 0 0, v0x17ff700_0;  alias, 1 drivers
v0x17fe8e0_0 .net "d", 0 0, v0x17ff870_0;  alias, 1 drivers
v0x17fe9a0_0 .net "out", 0 0, L_0x18034d0;  alias, 1 drivers
S_0x17feb00 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x17d05b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17ff5c0_0 .var "a", 0 0;
v0x17ff660_0 .var "b", 0 0;
v0x17ff700_0 .var "c", 0 0;
v0x17ff7d0_0 .net "clk", 0 0, v0x1802320_0;  1 drivers
v0x17ff870_0 .var "d", 0 0;
v0x17ff960_0 .var "wavedrom_enable", 0 0;
v0x17ffa00_0 .var "wavedrom_title", 511 0;
S_0x17feda0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17feb00;
 .timescale -12 -12;
v0x17ff000_0 .var/2s "count", 31 0;
E_0x17cb370/0 .event negedge, v0x17ff7d0_0;
E_0x17cb370/1 .event posedge, v0x17ff7d0_0;
E_0x17cb370 .event/or E_0x17cb370/0, E_0x17cb370/1;
E_0x17cb5c0 .event negedge, v0x17ff7d0_0;
E_0x17b59f0 .event posedge, v0x17ff7d0_0;
S_0x17ff100 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17feb00;
 .timescale -12 -12;
v0x17ff300_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17ff3e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17feb00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17ffb60 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x17d05b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1803630 .functor NOT 1, v0x17ff660_0, C4<0>, C4<0>, C4<0>;
L_0x18036a0 .functor AND 1, v0x17ff5c0_0, L_0x1803630, C4<1>, C4<1>;
L_0x1803780 .functor NOT 1, v0x17ff700_0, C4<0>, C4<0>, C4<0>;
L_0x18037f0 .functor AND 1, L_0x18036a0, L_0x1803780, C4<1>, C4<1>;
L_0x1803930 .functor AND 1, L_0x18037f0, v0x17ff870_0, C4<1>, C4<1>;
L_0x18039f0 .functor NOT 1, v0x17ff5c0_0, C4<0>, C4<0>, C4<0>;
L_0x1803aa0 .functor AND 1, L_0x18039f0, v0x17ff660_0, C4<1>, C4<1>;
L_0x1803b60 .functor AND 1, L_0x1803aa0, v0x17ff700_0, C4<1>, C4<1>;
L_0x1803d80 .functor NOT 1, v0x17ff870_0, C4<0>, C4<0>, C4<0>;
L_0x1803f00 .functor AND 1, L_0x1803b60, L_0x1803d80, C4<1>, C4<1>;
L_0x1804070 .functor OR 1, L_0x1803930, L_0x1803f00, C4<0>, C4<0>;
L_0x1804130 .functor AND 1, v0x17ff5c0_0, v0x17ff660_0, C4<1>, C4<1>;
L_0x1804430 .functor NOT 1, v0x17ff700_0, C4<0>, C4<0>, C4<0>;
L_0x18044a0 .functor AND 1, L_0x1804130, L_0x1804430, C4<1>, C4<1>;
L_0x18043c0 .functor AND 1, L_0x18044a0, v0x17ff870_0, C4<1>, C4<1>;
L_0x1804680 .functor OR 1, L_0x1804070, L_0x18043c0, C4<0>, C4<0>;
L_0x1804820 .functor AND 1, v0x17ff5c0_0, v0x17ff660_0, C4<1>, C4<1>;
L_0x1804890 .functor AND 1, L_0x1804820, v0x17ff700_0, C4<1>, C4<1>;
L_0x18049f0 .functor NOT 1, v0x17ff870_0, C4<0>, C4<0>, C4<0>;
L_0x1804a60 .functor AND 1, L_0x1804890, L_0x18049f0, C4<1>, C4<1>;
L_0x1804c20 .functor OR 1, L_0x1804680, L_0x1804a60, C4<0>, C4<0>;
L_0x1804d30 .functor AND 1, v0x17ff5c0_0, v0x17ff660_0, C4<1>, C4<1>;
L_0x1804e60 .functor AND 1, L_0x1804d30, v0x17ff700_0, C4<1>, C4<1>;
L_0x1804f20 .functor AND 1, L_0x1804e60, v0x17ff870_0, C4<1>, C4<1>;
L_0x18050b0 .functor OR 1, L_0x1804c20, L_0x1804f20, C4<0>, C4<0>;
v0x17ffe50_0 .net *"_ivl_0", 0 0, L_0x1803630;  1 drivers
v0x17fff30_0 .net *"_ivl_10", 0 0, L_0x18039f0;  1 drivers
v0x1800010_0 .net *"_ivl_12", 0 0, L_0x1803aa0;  1 drivers
v0x1800100_0 .net *"_ivl_14", 0 0, L_0x1803b60;  1 drivers
v0x18001e0_0 .net *"_ivl_16", 0 0, L_0x1803d80;  1 drivers
v0x1800310_0 .net *"_ivl_18", 0 0, L_0x1803f00;  1 drivers
v0x18003f0_0 .net *"_ivl_2", 0 0, L_0x18036a0;  1 drivers
v0x18004d0_0 .net *"_ivl_20", 0 0, L_0x1804070;  1 drivers
v0x18005b0_0 .net *"_ivl_22", 0 0, L_0x1804130;  1 drivers
v0x1800690_0 .net *"_ivl_24", 0 0, L_0x1804430;  1 drivers
v0x1800770_0 .net *"_ivl_26", 0 0, L_0x18044a0;  1 drivers
v0x1800850_0 .net *"_ivl_28", 0 0, L_0x18043c0;  1 drivers
v0x1800930_0 .net *"_ivl_30", 0 0, L_0x1804680;  1 drivers
v0x1800a10_0 .net *"_ivl_32", 0 0, L_0x1804820;  1 drivers
v0x1800af0_0 .net *"_ivl_34", 0 0, L_0x1804890;  1 drivers
v0x1800bd0_0 .net *"_ivl_36", 0 0, L_0x18049f0;  1 drivers
v0x1800cb0_0 .net *"_ivl_38", 0 0, L_0x1804a60;  1 drivers
v0x1800ea0_0 .net *"_ivl_4", 0 0, L_0x1803780;  1 drivers
v0x1800f80_0 .net *"_ivl_40", 0 0, L_0x1804c20;  1 drivers
v0x1801060_0 .net *"_ivl_42", 0 0, L_0x1804d30;  1 drivers
v0x1801140_0 .net *"_ivl_44", 0 0, L_0x1804e60;  1 drivers
v0x1801220_0 .net *"_ivl_46", 0 0, L_0x1804f20;  1 drivers
v0x1801300_0 .net *"_ivl_6", 0 0, L_0x18037f0;  1 drivers
v0x18013e0_0 .net *"_ivl_8", 0 0, L_0x1803930;  1 drivers
v0x18014c0_0 .net "a", 0 0, v0x17ff5c0_0;  alias, 1 drivers
v0x1801560_0 .net "b", 0 0, v0x17ff660_0;  alias, 1 drivers
v0x1801650_0 .net "c", 0 0, v0x17ff700_0;  alias, 1 drivers
v0x1801740_0 .net "d", 0 0, v0x17ff870_0;  alias, 1 drivers
v0x1801830_0 .net "out", 0 0, L_0x18050b0;  alias, 1 drivers
S_0x1801990 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x17d05b0;
 .timescale -12 -12;
E_0x17cb110 .event anyedge, v0x1802640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1802640_0;
    %nor/r;
    %assign/vec4 v0x1802640_0, 0;
    %wait E_0x17cb110;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17feb00;
T_3 ;
    %fork t_1, S_0x17feda0;
    %jmp t_0;
    .scope S_0x17feda0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17ff000_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff660_0, 0;
    %assign/vec4 v0x17ff5c0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b59f0;
    %load/vec4 v0x17ff000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17ff000_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff660_0, 0;
    %assign/vec4 v0x17ff5c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17cb5c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17ff3e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17cb370;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff700_0, 0;
    %assign/vec4 v0x17ff870_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17feb00;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x17d05b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1802320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1802640_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17d05b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1802320_0;
    %inv;
    %store/vec4 v0x1802320_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17d05b0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17ff7d0_0, v0x18027a0_0, v0x1802140_0, v0x18021e0_0, v0x1802280_0, v0x18023c0_0, v0x1802500_0, v0x1802460_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17d05b0;
T_7 ;
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17d05b0;
T_8 ;
    %wait E_0x17cb370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18025a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18025a0_0, 4, 32;
    %load/vec4 v0x18026e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18025a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18025a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18025a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1802500_0;
    %load/vec4 v0x1802500_0;
    %load/vec4 v0x1802460_0;
    %xor;
    %load/vec4 v0x1802500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18025a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18025a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18025a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/kmap2/iter10/response0/top_module.sv";
