<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4886" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4886{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4886{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4886{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4886{left:81px;bottom:979px;letter-spacing:-0.15px;}
#t5_4886{left:142px;bottom:979px;letter-spacing:-0.17px;}
#t6_4886{left:189px;bottom:979px;letter-spacing:-0.15px;}
#t7_4886{left:428px;bottom:979px;letter-spacing:-0.12px;}
#t8_4886{left:521px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t9_4886{left:81px;bottom:955px;letter-spacing:-0.16px;}
#ta_4886{left:142px;bottom:955px;letter-spacing:-0.17px;}
#tb_4886{left:189px;bottom:955px;letter-spacing:-0.14px;}
#tc_4886{left:428px;bottom:955px;letter-spacing:-0.13px;}
#td_4886{left:521px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.03px;}
#te_4886{left:81px;bottom:930px;letter-spacing:-0.16px;}
#tf_4886{left:142px;bottom:930px;letter-spacing:-0.17px;}
#tg_4886{left:189px;bottom:930px;letter-spacing:-0.14px;}
#th_4886{left:428px;bottom:930px;letter-spacing:-0.13px;}
#ti_4886{left:521px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tj_4886{left:81px;bottom:906px;letter-spacing:-0.17px;}
#tk_4886{left:142px;bottom:906px;letter-spacing:-0.17px;}
#tl_4886{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tm_4886{left:428px;bottom:906px;letter-spacing:-0.14px;}
#tn_4886{left:521px;bottom:906px;letter-spacing:-0.12px;word-spacing:0.03px;}
#to_4886{left:81px;bottom:881px;letter-spacing:-0.16px;}
#tp_4886{left:142px;bottom:881px;letter-spacing:-0.17px;}
#tq_4886{left:189px;bottom:881px;letter-spacing:-0.14px;}
#tr_4886{left:428px;bottom:881px;letter-spacing:-0.13px;}
#ts_4886{left:521px;bottom:881px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tt_4886{left:81px;bottom:857px;letter-spacing:-0.16px;}
#tu_4886{left:142px;bottom:857px;letter-spacing:-0.17px;}
#tv_4886{left:189px;bottom:857px;letter-spacing:-0.14px;}
#tw_4886{left:428px;bottom:857px;letter-spacing:-0.13px;}
#tx_4886{left:521px;bottom:857px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ty_4886{left:81px;bottom:833px;letter-spacing:-0.16px;}
#tz_4886{left:142px;bottom:833px;letter-spacing:-0.17px;}
#t10_4886{left:189px;bottom:833px;letter-spacing:-0.13px;}
#t11_4886{left:428px;bottom:833px;letter-spacing:-0.13px;}
#t12_4886{left:521px;bottom:833px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t13_4886{left:82px;bottom:808px;letter-spacing:-0.14px;}
#t14_4886{left:142px;bottom:808px;letter-spacing:-0.17px;}
#t15_4886{left:189px;bottom:808px;letter-spacing:-0.14px;}
#t16_4886{left:428px;bottom:808px;letter-spacing:-0.11px;}
#t17_4886{left:521px;bottom:808px;letter-spacing:-0.12px;}
#t18_4886{left:521px;bottom:787px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t19_4886{left:81px;bottom:762px;letter-spacing:-0.16px;}
#t1a_4886{left:142px;bottom:762px;letter-spacing:-0.17px;}
#t1b_4886{left:189px;bottom:762px;letter-spacing:-0.13px;}
#t1c_4886{left:428px;bottom:762px;letter-spacing:-0.14px;}
#t1d_4886{left:521px;bottom:762px;letter-spacing:-0.12px;}
#t1e_4886{left:521px;bottom:741px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1f_4886{left:81px;bottom:716px;letter-spacing:-0.15px;}
#t1g_4886{left:142px;bottom:716px;letter-spacing:-0.17px;}
#t1h_4886{left:189px;bottom:716px;letter-spacing:-0.13px;}
#t1i_4886{left:428px;bottom:716px;letter-spacing:-0.14px;}
#t1j_4886{left:521px;bottom:716px;letter-spacing:-0.12px;}
#t1k_4886{left:521px;bottom:695px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1l_4886{left:81px;bottom:671px;letter-spacing:-0.16px;}
#t1m_4886{left:142px;bottom:671px;letter-spacing:-0.17px;}
#t1n_4886{left:189px;bottom:671px;letter-spacing:-0.13px;}
#t1o_4886{left:428px;bottom:671px;letter-spacing:-0.13px;}
#t1p_4886{left:521px;bottom:671px;letter-spacing:-0.12px;}
#t1q_4886{left:521px;bottom:649px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1r_4886{left:81px;bottom:625px;letter-spacing:-0.17px;}
#t1s_4886{left:142px;bottom:625px;letter-spacing:-0.17px;}
#t1t_4886{left:189px;bottom:625px;letter-spacing:-0.13px;}
#t1u_4886{left:428px;bottom:625px;letter-spacing:-0.14px;}
#t1v_4886{left:521px;bottom:625px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_4886{left:521px;bottom:608px;letter-spacing:-0.12px;}
#t1x_4886{left:81px;bottom:584px;letter-spacing:-0.17px;}
#t1y_4886{left:142px;bottom:584px;letter-spacing:-0.18px;}
#t1z_4886{left:189px;bottom:584px;letter-spacing:-0.14px;}
#t20_4886{left:428px;bottom:584px;letter-spacing:-0.13px;}
#t21_4886{left:521px;bottom:584px;letter-spacing:-0.11px;}
#t22_4886{left:521px;bottom:562px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t23_4886{left:81px;bottom:538px;letter-spacing:-0.15px;}
#t24_4886{left:142px;bottom:538px;letter-spacing:-0.17px;}
#t25_4886{left:189px;bottom:538px;letter-spacing:-0.15px;}
#t26_4886{left:428px;bottom:538px;letter-spacing:-0.14px;}
#t27_4886{left:521px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t28_4886{left:81px;bottom:513px;letter-spacing:-0.15px;}
#t29_4886{left:142px;bottom:513px;letter-spacing:-0.17px;}
#t2a_4886{left:189px;bottom:513px;letter-spacing:-0.15px;}
#t2b_4886{left:428px;bottom:513px;letter-spacing:-0.13px;}
#t2c_4886{left:521px;bottom:513px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2d_4886{left:81px;bottom:489px;letter-spacing:-0.17px;}
#t2e_4886{left:142px;bottom:489px;letter-spacing:-0.17px;}
#t2f_4886{left:189px;bottom:489px;letter-spacing:-0.15px;}
#t2g_4886{left:428px;bottom:489px;letter-spacing:-0.13px;}
#t2h_4886{left:521px;bottom:489px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2i_4886{left:81px;bottom:464px;letter-spacing:-0.16px;}
#t2j_4886{left:138px;bottom:464px;letter-spacing:-0.16px;}
#t2k_4886{left:189px;bottom:464px;letter-spacing:-0.14px;}
#t2l_4886{left:189px;bottom:443px;letter-spacing:-0.14px;}
#t2m_4886{left:428px;bottom:464px;letter-spacing:-0.14px;}
#t2n_4886{left:521px;bottom:464px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2o_4886{left:81px;bottom:419px;letter-spacing:-0.16px;}
#t2p_4886{left:138px;bottom:419px;letter-spacing:-0.16px;}
#t2q_4886{left:189px;bottom:419px;letter-spacing:-0.14px;}
#t2r_4886{left:428px;bottom:419px;letter-spacing:-0.13px;}
#t2s_4886{left:521px;bottom:419px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t2t_4886{left:521px;bottom:402px;letter-spacing:-0.12px;}
#t2u_4886{left:521px;bottom:385px;letter-spacing:-0.11px;}
#t2v_4886{left:189px;bottom:360px;letter-spacing:-0.14px;}
#t2w_4886{left:521px;bottom:360px;letter-spacing:-0.12px;}
#t2x_4886{left:81px;bottom:336px;letter-spacing:-0.16px;}
#t2y_4886{left:138px;bottom:336px;letter-spacing:-0.16px;}
#t2z_4886{left:189px;bottom:336px;letter-spacing:-0.14px;}
#t30_4886{left:428px;bottom:336px;letter-spacing:-0.13px;}
#t31_4886{left:189px;bottom:312px;letter-spacing:-0.14px;}
#t32_4886{left:521px;bottom:312px;letter-spacing:-0.12px;}
#t33_4886{left:81px;bottom:287px;letter-spacing:-0.16px;}
#t34_4886{left:138px;bottom:287px;letter-spacing:-0.16px;}
#t35_4886{left:189px;bottom:287px;letter-spacing:-0.14px;}
#t36_4886{left:428px;bottom:287px;letter-spacing:-0.13px;}
#t37_4886{left:189px;bottom:263px;letter-spacing:-0.14px;}
#t38_4886{left:521px;bottom:263px;letter-spacing:-0.12px;}
#t39_4886{left:82px;bottom:238px;letter-spacing:-0.16px;}
#t3a_4886{left:138px;bottom:238px;letter-spacing:-0.16px;}
#t3b_4886{left:189px;bottom:238px;letter-spacing:-0.14px;}
#t3c_4886{left:428px;bottom:238px;letter-spacing:-0.14px;}
#t3d_4886{left:521px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t3e_4886{left:521px;bottom:221px;letter-spacing:-0.12px;}
#t3f_4886{left:521px;bottom:205px;letter-spacing:-0.11px;}
#t3g_4886{left:189px;bottom:180px;letter-spacing:-0.15px;}
#t3h_4886{left:521px;bottom:180px;letter-spacing:-0.12px;}
#t3i_4886{left:81px;bottom:156px;letter-spacing:-0.16px;}
#t3j_4886{left:138px;bottom:156px;letter-spacing:-0.16px;}
#t3k_4886{left:189px;bottom:156px;letter-spacing:-0.14px;}
#t3l_4886{left:428px;bottom:156px;letter-spacing:-0.15px;}
#t3m_4886{left:189px;bottom:131px;letter-spacing:-0.15px;}
#t3n_4886{left:521px;bottom:131px;letter-spacing:-0.12px;}
#t3o_4886{left:141px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t3p_4886{left:227px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t3q_4886{left:232px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3r_4886{left:634px;bottom:1068px;letter-spacing:0.11px;}
#t3s_4886{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t3t_4886{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t3u_4886{left:222px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3v_4886{left:241px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3w_4886{left:450px;bottom:1028px;letter-spacing:-0.13px;}
#t3x_4886{left:638px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t3y_4886{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t3z_4886{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4886{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4886{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4886{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4886{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4886{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4886" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4886Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4886" style="-webkit-user-select: none;"><object width="935" height="1210" data="4886/4886.svg" type="image/svg+xml" id="pdf4886" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4886" class="t s1_4886">2-364 </span><span id="t2_4886" class="t s1_4886">Vol. 4 </span>
<span id="t3_4886" class="t s2_4886">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4886" class="t s3_4886">26AH </span><span id="t5_4886" class="t s3_4886">618 </span><span id="t6_4886" class="t s3_4886">IA32_MTRR_FIX4K_D0000 </span><span id="t7_4886" class="t s3_4886">Core </span><span id="t8_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t9_4886" class="t s3_4886">26BH </span><span id="ta_4886" class="t s3_4886">619 </span><span id="tb_4886" class="t s3_4886">IA32_MTRR_FIX4K_D8000 </span><span id="tc_4886" class="t s3_4886">Core </span><span id="td_4886" class="t s3_4886">See Table 2-2. </span>
<span id="te_4886" class="t s3_4886">26CH </span><span id="tf_4886" class="t s3_4886">620 </span><span id="tg_4886" class="t s3_4886">IA32_MTRR_FIX4K_E0000 </span><span id="th_4886" class="t s3_4886">Core </span><span id="ti_4886" class="t s3_4886">See Table 2-2. </span>
<span id="tj_4886" class="t s3_4886">26DH </span><span id="tk_4886" class="t s3_4886">621 </span><span id="tl_4886" class="t s3_4886">IA32_MTRR_FIX4K_E8000 </span><span id="tm_4886" class="t s3_4886">Core </span><span id="tn_4886" class="t s3_4886">See Table 2-2. </span>
<span id="to_4886" class="t s3_4886">26EH </span><span id="tp_4886" class="t s3_4886">622 </span><span id="tq_4886" class="t s3_4886">IA32_MTRR_FIX4K_F0000 </span><span id="tr_4886" class="t s3_4886">Core </span><span id="ts_4886" class="t s3_4886">See Table 2-2. </span>
<span id="tt_4886" class="t s3_4886">26FH </span><span id="tu_4886" class="t s3_4886">623 </span><span id="tv_4886" class="t s3_4886">IA32_MTRR_FIX4K_F8000 </span><span id="tw_4886" class="t s3_4886">Core </span><span id="tx_4886" class="t s3_4886">See Table 2-2. </span>
<span id="ty_4886" class="t s3_4886">277H </span><span id="tz_4886" class="t s3_4886">631 </span><span id="t10_4886" class="t s3_4886">IA32_PAT </span><span id="t11_4886" class="t s3_4886">Core </span><span id="t12_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t13_4886" class="t s3_4886">2FFH </span><span id="t14_4886" class="t s3_4886">767 </span><span id="t15_4886" class="t s3_4886">IA32_MTRR_DEF_TYPE </span><span id="t16_4886" class="t s3_4886">Core </span><span id="t17_4886" class="t s3_4886">Default Memory Types (R/W) </span>
<span id="t18_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t19_4886" class="t s3_4886">309H </span><span id="t1a_4886" class="t s3_4886">777 </span><span id="t1b_4886" class="t s3_4886">IA32_FIXED_CTR0 </span><span id="t1c_4886" class="t s3_4886">Thread </span><span id="t1d_4886" class="t s3_4886">Fixed-Function Performance Counter Register 0 (R/W) </span>
<span id="t1e_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t1f_4886" class="t s3_4886">30AH </span><span id="t1g_4886" class="t s3_4886">778 </span><span id="t1h_4886" class="t s3_4886">IA32_FIXED_CTR1 </span><span id="t1i_4886" class="t s3_4886">Thread </span><span id="t1j_4886" class="t s3_4886">Fixed-Function Performance Counter Register 1 (R/W) </span>
<span id="t1k_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t1l_4886" class="t s3_4886">30BH </span><span id="t1m_4886" class="t s3_4886">779 </span><span id="t1n_4886" class="t s3_4886">IA32_FIXED_CTR2 </span><span id="t1o_4886" class="t s3_4886">Thread </span><span id="t1p_4886" class="t s3_4886">Fixed-Function Performance Counter Register 2 (R/W) </span>
<span id="t1q_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t1r_4886" class="t s3_4886">345H </span><span id="t1s_4886" class="t s3_4886">837 </span><span id="t1t_4886" class="t s3_4886">IA32_PERF_CAPABILITIES </span><span id="t1u_4886" class="t s3_4886">Package </span><span id="t1v_4886" class="t s3_4886">See Table 2-2. See Section 18.4.1, “IA32_DEBUGCTL </span>
<span id="t1w_4886" class="t s3_4886">MSR.” </span>
<span id="t1x_4886" class="t s3_4886">38DH </span><span id="t1y_4886" class="t s3_4886">909 </span><span id="t1z_4886" class="t s3_4886">IA32_FIXED_CTR_CTRL </span><span id="t20_4886" class="t s3_4886">Thread </span><span id="t21_4886" class="t s3_4886">Fixed-Function-Counter Control Register (R/W) </span>
<span id="t22_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t23_4886" class="t s3_4886">38EH </span><span id="t24_4886" class="t s3_4886">910 </span><span id="t25_4886" class="t s3_4886">IA32_PERF_GLOBAL_STATUS </span><span id="t26_4886" class="t s3_4886">Thread </span><span id="t27_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t28_4886" class="t s3_4886">38FH </span><span id="t29_4886" class="t s3_4886">911 </span><span id="t2a_4886" class="t s3_4886">IA32_PERF_GLOBAL_CTRL </span><span id="t2b_4886" class="t s3_4886">Thread </span><span id="t2c_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t2d_4886" class="t s3_4886">390H </span><span id="t2e_4886" class="t s3_4886">912 </span><span id="t2f_4886" class="t s3_4886">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="t2g_4886" class="t s3_4886">Thread </span><span id="t2h_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t2i_4886" class="t s3_4886">3F1H </span><span id="t2j_4886" class="t s3_4886">1009 </span><span id="t2k_4886" class="t s3_4886">IA32_PEBS_ENABLE </span>
<span id="t2l_4886" class="t s3_4886">(MSR_PEBS_ENABLE) </span>
<span id="t2m_4886" class="t s3_4886">Thread </span><span id="t2n_4886" class="t s3_4886">See Table 2-2. </span>
<span id="t2o_4886" class="t s3_4886">3F8H </span><span id="t2p_4886" class="t s3_4886">1016 </span><span id="t2q_4886" class="t s3_4886">MSR_PKG_C3_RESIDENCY </span><span id="t2r_4886" class="t s3_4886">Package </span><span id="t2s_4886" class="t s3_4886">Note: C-state values are processor specific C-state code </span>
<span id="t2t_4886" class="t s3_4886">names, unrelated to MWAIT extension C-state </span>
<span id="t2u_4886" class="t s3_4886">parameters or ACPI C-states. </span>
<span id="t2v_4886" class="t s3_4886">63:0 </span><span id="t2w_4886" class="t s3_4886">Package C3 Residency Counter (R/O) </span>
<span id="t2x_4886" class="t s3_4886">3F9H </span><span id="t2y_4886" class="t s3_4886">1017 </span><span id="t2z_4886" class="t s3_4886">MSR_PKG_C6_RESIDENCY </span><span id="t30_4886" class="t s3_4886">Package </span>
<span id="t31_4886" class="t s3_4886">63:0 </span><span id="t32_4886" class="t s3_4886">Package C6 Residency Counter (R/O) </span>
<span id="t33_4886" class="t s3_4886">3FAH </span><span id="t34_4886" class="t s3_4886">1018 </span><span id="t35_4886" class="t s3_4886">MSR_PKG_C7_RESIDENCY </span><span id="t36_4886" class="t s3_4886">Package </span>
<span id="t37_4886" class="t s3_4886">63:0 </span><span id="t38_4886" class="t s3_4886">Package C7 Residency Counter (R/O) </span>
<span id="t39_4886" class="t s3_4886">3FCH </span><span id="t3a_4886" class="t s3_4886">1020 </span><span id="t3b_4886" class="t s3_4886">MSR_MC0_RESIDENCY </span><span id="t3c_4886" class="t s3_4886">Module </span><span id="t3d_4886" class="t s3_4886">Note: C-state values are processor specific C-state code </span>
<span id="t3e_4886" class="t s3_4886">names, unrelated to MWAIT extension C-state </span>
<span id="t3f_4886" class="t s3_4886">parameters or ACPI C-states. </span>
<span id="t3g_4886" class="t s3_4886">63:0 </span><span id="t3h_4886" class="t s3_4886">Module C0 Residency Counter (R/O) </span>
<span id="t3i_4886" class="t s3_4886">3FDH </span><span id="t3j_4886" class="t s3_4886">1021 </span><span id="t3k_4886" class="t s3_4886">MSR_MC6_RESIDENCY </span><span id="t3l_4886" class="t s3_4886">Module </span>
<span id="t3m_4886" class="t s3_4886">63:0 </span><span id="t3n_4886" class="t s3_4886">Module C6 Residency Counter (R/O) </span>
<span id="t3o_4886" class="t s4_4886">Table 2-53. </span><span id="t3p_4886" class="t s4_4886">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t3q_4886" class="t s4_4886">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t3r_4886" class="t s4_4886">(Contd.) </span>
<span id="t3s_4886" class="t s5_4886">Register </span>
<span id="t3t_4886" class="t s5_4886">Address </span><span id="t3u_4886" class="t s5_4886">Register Name / Bit Fields </span>
<span id="t3v_4886" class="t s5_4886">(Former MSR Name) </span>
<span id="t3w_4886" class="t s5_4886">Scope </span><span id="t3x_4886" class="t s5_4886">Bit Description </span>
<span id="t3y_4886" class="t s5_4886">Hex </span><span id="t3z_4886" class="t s5_4886">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
