{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79989,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000110511,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.76526e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.6749e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.76526e-05,
	"finish__design__instance__count__class:fill_cell": 596,
	"finish__design__instance__area__class:fill_cell": 3057.93,
	"finish__design__instance__count__class:tap_cell": 77,
	"finish__design__instance__area__class:tap_cell": 96.3424,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 72.5696,
	"finish__design__instance__count__class:timing_repair_buffer": 58,
	"finish__design__instance__area__class:timing_repair_buffer": 558.035,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 48.7968,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 37.536,
	"finish__design__instance__count__class:sequential_cell": 39,
	"finish__design__instance__area__class:sequential_cell": 988.448,
	"finish__design__instance__count__class:multi_input_combinational_cell": 217,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1562.75,
	"finish__design__instance__count": 1008,
	"finish__design__instance__area": 6422.41,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 2.0529,
	"finish__timing__hold__ws": 0.464957,
	"finish__timing__fmax__clock:core_clock": 3.39316e+08,
	"finish__timing__fmax": 3.39316e+08,
	"finish__clock__skew__setup": 0.00888922,
	"finish__clock__skew__hold": 0.00888922,
	"finish__timing__drv__max_slew_limit": 0.348062,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.360018,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000481284,
	"finish__power__switching__total": 0.000125238,
	"finish__power__leakage__total": 1.32561e-09,
	"finish__power__total": 0.000606524,
	"finish__design__io": 55,
	"finish__design__die__area": 7031.66,
	"finish__design__core__area": 6422.41,
	"finish__design__instance__count": 412,
	"finish__design__instance__area": 3364.48,
	"finish__design__instance__count__stdcell": 412,
	"finish__design__instance__area__stdcell": 3364.48,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.523865,
	"finish__design__instance__utilization__stdcell": 0.523865,
	"finish__design__rows": 29,
	"finish__design__rows:unithd": 29,
	"finish__design__sites": 5133,
	"finish__design__sites:unithd": 5133,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}