#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May  8 21:01:20 2024
# Process ID: 56771
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_red_pitaya_dfilt1_0_0_synth_1
# Command line: vivado -log system_red_pitaya_dfilt1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_red_pitaya_dfilt1_0_0.tcl
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_red_pitaya_dfilt1_0_0_synth_1/system_red_pitaya_dfilt1_0_0.vds
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_red_pitaya_dfilt1_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_red_pitaya_dfilt1_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top system_red_pitaya_dfilt1_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_red_pitaya_dfilt1_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56790
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.641 ; gain = 0.000 ; free physical = 8167 ; free virtual = 30067
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_red_pitaya_dfilt1_0_0' [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_red_pitaya_dfilt1_0_0/synth/system_red_pitaya_dfilt1_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_dfilt1' [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/red_pitaya_dfilt1.v:1]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_dfilt2' [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/imports/verilog/red_pitaya_dfilt2.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_dfilt2' (1#1) [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/imports/verilog/red_pitaya_dfilt2.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_dfilt1' (2#1) [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/red_pitaya_dfilt1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_red_pitaya_dfilt1_0_0' (3#1) [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_red_pitaya_dfilt1_0_0/synth/system_red_pitaya_dfilt1_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2087.641 ; gain = 0.000 ; free physical = 8196 ; free virtual = 30097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2087.641 ; gain = 0.000 ; free physical = 8195 ; free virtual = 30095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2087.641 ; gain = 0.000 ; free physical = 8195 ; free virtual = 30095
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.641 ; gain = 0.000 ; free physical = 8191 ; free virtual = 30091
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.406 ; gain = 0.000 ; free physical = 8114 ; free virtual = 30014
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2166.406 ; gain = 0.000 ; free physical = 8114 ; free virtual = 30014
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.406 ; gain = 78.766 ; free physical = 8165 ; free virtual = 30065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.406 ; gain = 78.766 ; free physical = 8165 ; free virtual = 30065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.406 ; gain = 78.766 ; free physical = 8167 ; free virtual = 30067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.406 ; gain = 78.766 ; free physical = 8166 ; free virtual = 30067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP inst/filter_instance/pp_mult, operation Mode is: A*B2.
DSP Report: register inst/filter_instance/r4_reg_reg is absorbed into DSP inst/filter_instance/pp_mult.
DSP Report: operator inst/filter_instance/pp_mult is absorbed into DSP inst/filter_instance/pp_mult.
DSP Report: Generating DSP inst/filter_instance/bb_mult, operation Mode is: A*B.
DSP Report: operator inst/filter_instance/bb_mult is absorbed into DSP inst/filter_instance/bb_mult.
DSP Report: Generating DSP inst/filter_instance/r3_sum, operation Mode is: C'-A2*B.
DSP Report: register inst/filter_instance/r3_reg_dsp1_reg is absorbed into DSP inst/filter_instance/r3_sum.
DSP Report: register inst/filter_instance/r2_reg_reg is absorbed into DSP inst/filter_instance/r3_sum.
DSP Report: operator inst/filter_instance/r3_sum is absorbed into DSP inst/filter_instance/r3_sum.
DSP Report: operator inst/filter_instance/aa_mult is absorbed into DSP inst/filter_instance/r3_sum.
DSP Report: Generating DSP inst/filter_instance/r3_sum, operation Mode is: PCIN+A2:B2.
DSP Report: register inst/filter_instance/r3_reg_dsp1_reg is absorbed into DSP inst/filter_instance/r3_sum.
DSP Report: register inst/filter_instance/r3_sum is absorbed into DSP inst/filter_instance/r3_sum.
DSP Report: operator inst/filter_instance/r3_sum is absorbed into DSP inst/filter_instance/r3_sum.
DSP Report: Generating DSP inst/filter_instance/kk_mult_reg, operation Mode is: (A*B2)'.
DSP Report: register inst/filter_instance/r4_reg_reg is absorbed into DSP inst/filter_instance/kk_mult_reg.
DSP Report: register inst/filter_instance/kk_mult_reg is absorbed into DSP inst/filter_instance/kk_mult_reg.
DSP Report: operator inst/filter_instance/kk_mult0 is absorbed into DSP inst/filter_instance/kk_mult_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2166.406 ; gain = 78.766 ; free physical = 8165 ; free virtual = 30069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|red_pitaya_dfilt2 | A*B2        | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt2 | A*B         | 25     | 14     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt2 | C'-A2*B     | 23     | 18     | 48     | -      | 48     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt2 | PCIN+A2:B2  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt2 | (A*B2)'     | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 1    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2166.406 ; gain = 78.766 ; free physical = 7953 ; free virtual = 29867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2166.406 ; gain = 78.766 ; free physical = 7953 ; free virtual = 29867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2168.430 ; gain = 80.789 ; free physical = 7943 ; free virtual = 29857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.336 ; gain = 89.695 ; free physical = 7950 ; free virtual = 29864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.336 ; gain = 89.695 ; free physical = 7950 ; free virtual = 29864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.336 ; gain = 89.695 ; free physical = 7950 ; free virtual = 29864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.336 ; gain = 89.695 ; free physical = 7950 ; free virtual = 29864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.336 ; gain = 89.695 ; free physical = 7950 ; free virtual = 29864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.336 ; gain = 89.695 ; free physical = 7950 ; free virtual = 29864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    25|
|2     |DSP48E1 |     5|
|7     |LUT1    |    44|
|8     |LUT2    |    51|
|9     |LUT3    |    14|
|10    |FDRE    |    95|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.336 ; gain = 89.695 ; free physical = 7950 ; free virtual = 29864
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2177.336 ; gain = 10.930 ; free physical = 8014 ; free virtual = 29928
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2177.344 ; gain = 89.695 ; free physical = 8014 ; free virtual = 29928
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2177.344 ; gain = 0.000 ; free physical = 8087 ; free virtual = 30002
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.344 ; gain = 0.000 ; free physical = 8034 ; free virtual = 29948
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2193.344 ; gain = 105.773 ; free physical = 8188 ; free virtual = 30102
INFO: [Common 17-1381] The checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_red_pitaya_dfilt1_0_0_synth_1/system_red_pitaya_dfilt1_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_red_pitaya_dfilt1_0_0_synth_1/system_red_pitaya_dfilt1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_red_pitaya_dfilt1_0_0_utilization_synth.rpt -pb system_red_pitaya_dfilt1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 21:01:54 2024...
