-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_simple_counter_0_1/sim/design_1_simple_counter_0_1.vhd" \
  "../../../bd/design_1/hdl/design_1.vhd" \
-endlib

