Warning (10268): Verilog HDL information at dds.v(215): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 215
Warning (10268): Verilog HDL information at dds.v(311): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 311
