
LoyerIAP2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3a4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  0800b590  0800b590  0001b590  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bdc0  0800bdc0  0001bdc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bdc8  0800bdc8  0001bdc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bdcc  0800bdcc  0001bdcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006cc  20000000  0800bdd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001c64  200006cc  0800c49c  000206cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20002330  0800c49c  00022330  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000206cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000eec4  00000000  00000000  000206f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002733  00000000  00000000  0002f5b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bb8  00000000  00000000  00031cf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a70  00000000  00000000  000328a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005481  00000000  00000000  00033318  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000340d  00000000  00000000  00038799  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003bba6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004374  00000000  00000000  0003bc24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200006cc 	.word	0x200006cc
 8000204:	00000000 	.word	0x00000000
 8000208:	0800b574 	.word	0x0800b574

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200006d0 	.word	0x200006d0
 8000224:	0800b574 	.word	0x0800b574

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b97a 	b.w	8000e64 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	468c      	mov	ip, r1
 8000b8e:	460e      	mov	r6, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	9d08      	ldr	r5, [sp, #32]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d150      	bne.n	8000c3a <__udivmoddi4+0xb2>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d96c      	bls.n	8000c78 <__udivmoddi4+0xf0>
 8000b9e:	fab2 fe82 	clz	lr, r2
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d00b      	beq.n	8000bc0 <__udivmoddi4+0x38>
 8000ba8:	f1ce 0c20 	rsb	ip, lr, #32
 8000bac:	fa01 f60e 	lsl.w	r6, r1, lr
 8000bb0:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bb4:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bb8:	ea4c 0c06 	orr.w	ip, ip, r6
 8000bbc:	fa00 f40e 	lsl.w	r4, r0, lr
 8000bc0:	0c3a      	lsrs	r2, r7, #16
 8000bc2:	fbbc f9f2 	udiv	r9, ip, r2
 8000bc6:	b2bb      	uxth	r3, r7
 8000bc8:	fb02 cc19 	mls	ip, r2, r9, ip
 8000bcc:	fb09 fa03 	mul.w	sl, r9, r3
 8000bd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000bd4:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000bd8:	45b2      	cmp	sl, r6
 8000bda:	d90a      	bls.n	8000bf2 <__udivmoddi4+0x6a>
 8000bdc:	19f6      	adds	r6, r6, r7
 8000bde:	f109 31ff 	add.w	r1, r9, #4294967295
 8000be2:	f080 8125 	bcs.w	8000e30 <__udivmoddi4+0x2a8>
 8000be6:	45b2      	cmp	sl, r6
 8000be8:	f240 8122 	bls.w	8000e30 <__udivmoddi4+0x2a8>
 8000bec:	f1a9 0902 	sub.w	r9, r9, #2
 8000bf0:	443e      	add	r6, r7
 8000bf2:	eba6 060a 	sub.w	r6, r6, sl
 8000bf6:	fbb6 f0f2 	udiv	r0, r6, r2
 8000bfa:	fb02 6610 	mls	r6, r2, r0, r6
 8000bfe:	fb00 f303 	mul.w	r3, r0, r3
 8000c02:	b2a4      	uxth	r4, r4
 8000c04:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000c08:	42a3      	cmp	r3, r4
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x98>
 8000c0c:	19e4      	adds	r4, r4, r7
 8000c0e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c12:	f080 810b 	bcs.w	8000e2c <__udivmoddi4+0x2a4>
 8000c16:	42a3      	cmp	r3, r4
 8000c18:	f240 8108 	bls.w	8000e2c <__udivmoddi4+0x2a4>
 8000c1c:	3802      	subs	r0, #2
 8000c1e:	443c      	add	r4, r7
 8000c20:	2100      	movs	r1, #0
 8000c22:	1ae4      	subs	r4, r4, r3
 8000c24:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c28:	2d00      	cmp	r5, #0
 8000c2a:	d062      	beq.n	8000cf2 <__udivmoddi4+0x16a>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c32:	602c      	str	r4, [r5, #0]
 8000c34:	606b      	str	r3, [r5, #4]
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d907      	bls.n	8000c4e <__udivmoddi4+0xc6>
 8000c3e:	2d00      	cmp	r5, #0
 8000c40:	d055      	beq.n	8000cee <__udivmoddi4+0x166>
 8000c42:	2100      	movs	r1, #0
 8000c44:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c48:	4608      	mov	r0, r1
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	fab3 f183 	clz	r1, r3
 8000c52:	2900      	cmp	r1, #0
 8000c54:	f040 808f 	bne.w	8000d76 <__udivmoddi4+0x1ee>
 8000c58:	42b3      	cmp	r3, r6
 8000c5a:	d302      	bcc.n	8000c62 <__udivmoddi4+0xda>
 8000c5c:	4282      	cmp	r2, r0
 8000c5e:	f200 80fc 	bhi.w	8000e5a <__udivmoddi4+0x2d2>
 8000c62:	1a84      	subs	r4, r0, r2
 8000c64:	eb66 0603 	sbc.w	r6, r6, r3
 8000c68:	2001      	movs	r0, #1
 8000c6a:	46b4      	mov	ip, r6
 8000c6c:	2d00      	cmp	r5, #0
 8000c6e:	d040      	beq.n	8000cf2 <__udivmoddi4+0x16a>
 8000c70:	e885 1010 	stmia.w	r5, {r4, ip}
 8000c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c78:	b912      	cbnz	r2, 8000c80 <__udivmoddi4+0xf8>
 8000c7a:	2701      	movs	r7, #1
 8000c7c:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c80:	fab7 fe87 	clz	lr, r7
 8000c84:	f1be 0f00 	cmp.w	lr, #0
 8000c88:	d135      	bne.n	8000cf6 <__udivmoddi4+0x16e>
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	1bf6      	subs	r6, r6, r7
 8000c8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c92:	fa1f f887 	uxth.w	r8, r7
 8000c96:	fbb6 f2fc 	udiv	r2, r6, ip
 8000c9a:	fb0c 6612 	mls	r6, ip, r2, r6
 8000c9e:	fb08 f002 	mul.w	r0, r8, r2
 8000ca2:	0c23      	lsrs	r3, r4, #16
 8000ca4:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000ca8:	42b0      	cmp	r0, r6
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0x134>
 8000cac:	19f6      	adds	r6, r6, r7
 8000cae:	f102 33ff 	add.w	r3, r2, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0x132>
 8000cb4:	42b0      	cmp	r0, r6
 8000cb6:	f200 80d2 	bhi.w	8000e5e <__udivmoddi4+0x2d6>
 8000cba:	461a      	mov	r2, r3
 8000cbc:	1a36      	subs	r6, r6, r0
 8000cbe:	fbb6 f0fc 	udiv	r0, r6, ip
 8000cc2:	fb0c 6610 	mls	r6, ip, r0, r6
 8000cc6:	fb08 f800 	mul.w	r8, r8, r0
 8000cca:	b2a3      	uxth	r3, r4
 8000ccc:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x15c>
 8000cd4:	19e4      	adds	r4, r4, r7
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x15a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80b9 	bhi.w	8000e54 <__udivmoddi4+0x2cc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000cec:	e79c      	b.n	8000c28 <__udivmoddi4+0xa0>
 8000cee:	4629      	mov	r1, r5
 8000cf0:	4628      	mov	r0, r5
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cfa:	f1ce 0320 	rsb	r3, lr, #32
 8000cfe:	fa26 f203 	lsr.w	r2, r6, r3
 8000d02:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000d06:	fbb2 f1fc 	udiv	r1, r2, ip
 8000d0a:	fa1f f887 	uxth.w	r8, r7
 8000d0e:	fb0c 2211 	mls	r2, ip, r1, r2
 8000d12:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d16:	fa20 f303 	lsr.w	r3, r0, r3
 8000d1a:	fb01 f908 	mul.w	r9, r1, r8
 8000d1e:	4333      	orrs	r3, r6
 8000d20:	0c1e      	lsrs	r6, r3, #16
 8000d22:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d26:	45b1      	cmp	r9, r6
 8000d28:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d2c:	d909      	bls.n	8000d42 <__udivmoddi4+0x1ba>
 8000d2e:	19f6      	adds	r6, r6, r7
 8000d30:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d34:	f080 808c 	bcs.w	8000e50 <__udivmoddi4+0x2c8>
 8000d38:	45b1      	cmp	r9, r6
 8000d3a:	f240 8089 	bls.w	8000e50 <__udivmoddi4+0x2c8>
 8000d3e:	3902      	subs	r1, #2
 8000d40:	443e      	add	r6, r7
 8000d42:	eba6 0609 	sub.w	r6, r6, r9
 8000d46:	fbb6 f0fc 	udiv	r0, r6, ip
 8000d4a:	fb0c 6210 	mls	r2, ip, r0, r6
 8000d4e:	fb00 f908 	mul.w	r9, r0, r8
 8000d52:	b29e      	uxth	r6, r3
 8000d54:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d58:	45b1      	cmp	r9, r6
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x1e4>
 8000d5c:	19f6      	adds	r6, r6, r7
 8000d5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d62:	d271      	bcs.n	8000e48 <__udivmoddi4+0x2c0>
 8000d64:	45b1      	cmp	r9, r6
 8000d66:	d96f      	bls.n	8000e48 <__udivmoddi4+0x2c0>
 8000d68:	3802      	subs	r0, #2
 8000d6a:	443e      	add	r6, r7
 8000d6c:	eba6 0609 	sub.w	r6, r6, r9
 8000d70:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d74:	e78f      	b.n	8000c96 <__udivmoddi4+0x10e>
 8000d76:	f1c1 0720 	rsb	r7, r1, #32
 8000d7a:	fa22 f807 	lsr.w	r8, r2, r7
 8000d7e:	408b      	lsls	r3, r1
 8000d80:	ea48 0303 	orr.w	r3, r8, r3
 8000d84:	fa26 f407 	lsr.w	r4, r6, r7
 8000d88:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000d8c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d90:	fa1f fc83 	uxth.w	ip, r3
 8000d94:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d98:	408e      	lsls	r6, r1
 8000d9a:	fa20 f807 	lsr.w	r8, r0, r7
 8000d9e:	fb09 fa0c 	mul.w	sl, r9, ip
 8000da2:	ea48 0806 	orr.w	r8, r8, r6
 8000da6:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000daa:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000dae:	45a2      	cmp	sl, r4
 8000db0:	fa02 f201 	lsl.w	r2, r2, r1
 8000db4:	fa00 f601 	lsl.w	r6, r0, r1
 8000db8:	d908      	bls.n	8000dcc <__udivmoddi4+0x244>
 8000dba:	18e4      	adds	r4, r4, r3
 8000dbc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dc0:	d244      	bcs.n	8000e4c <__udivmoddi4+0x2c4>
 8000dc2:	45a2      	cmp	sl, r4
 8000dc4:	d942      	bls.n	8000e4c <__udivmoddi4+0x2c4>
 8000dc6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dca:	441c      	add	r4, r3
 8000dcc:	eba4 040a 	sub.w	r4, r4, sl
 8000dd0:	fbb4 f0fe 	udiv	r0, r4, lr
 8000dd4:	fb0e 4410 	mls	r4, lr, r0, r4
 8000dd8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ddc:	fa1f f888 	uxth.w	r8, r8
 8000de0:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000de4:	45a4      	cmp	ip, r4
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x270>
 8000de8:	18e4      	adds	r4, r4, r3
 8000dea:	f100 3eff 	add.w	lr, r0, #4294967295
 8000dee:	d229      	bcs.n	8000e44 <__udivmoddi4+0x2bc>
 8000df0:	45a4      	cmp	ip, r4
 8000df2:	d927      	bls.n	8000e44 <__udivmoddi4+0x2bc>
 8000df4:	3802      	subs	r0, #2
 8000df6:	441c      	add	r4, r3
 8000df8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dfc:	fba0 8902 	umull	r8, r9, r0, r2
 8000e00:	eba4 0c0c 	sub.w	ip, r4, ip
 8000e04:	45cc      	cmp	ip, r9
 8000e06:	46c2      	mov	sl, r8
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	d315      	bcc.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0c:	d012      	beq.n	8000e34 <__udivmoddi4+0x2ac>
 8000e0e:	b155      	cbz	r5, 8000e26 <__udivmoddi4+0x29e>
 8000e10:	ebb6 030a 	subs.w	r3, r6, sl
 8000e14:	eb6c 060e 	sbc.w	r6, ip, lr
 8000e18:	fa06 f707 	lsl.w	r7, r6, r7
 8000e1c:	40cb      	lsrs	r3, r1
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	40ce      	lsrs	r6, r1
 8000e22:	602f      	str	r7, [r5, #0]
 8000e24:	606e      	str	r6, [r5, #4]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	e6f7      	b.n	8000c20 <__udivmoddi4+0x98>
 8000e30:	4689      	mov	r9, r1
 8000e32:	e6de      	b.n	8000bf2 <__udivmoddi4+0x6a>
 8000e34:	4546      	cmp	r6, r8
 8000e36:	d2ea      	bcs.n	8000e0e <__udivmoddi4+0x286>
 8000e38:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e3c:	eb69 0e03 	sbc.w	lr, r9, r3
 8000e40:	3801      	subs	r0, #1
 8000e42:	e7e4      	b.n	8000e0e <__udivmoddi4+0x286>
 8000e44:	4670      	mov	r0, lr
 8000e46:	e7d7      	b.n	8000df8 <__udivmoddi4+0x270>
 8000e48:	4618      	mov	r0, r3
 8000e4a:	e78f      	b.n	8000d6c <__udivmoddi4+0x1e4>
 8000e4c:	4681      	mov	r9, r0
 8000e4e:	e7bd      	b.n	8000dcc <__udivmoddi4+0x244>
 8000e50:	4611      	mov	r1, r2
 8000e52:	e776      	b.n	8000d42 <__udivmoddi4+0x1ba>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	e744      	b.n	8000ce4 <__udivmoddi4+0x15c>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0xe4>
 8000e5e:	3a02      	subs	r2, #2
 8000e60:	443e      	add	r6, r7
 8000e62:	e72b      	b.n	8000cbc <__udivmoddi4+0x134>

08000e64 <__aeabi_idiv0>:
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop

08000e68 <Init_led>:
volatile u8 updateCnt = 0;
volatile u8 initCnt = 0;


void Init_led(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure; //定义结构体变量

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000e6e:	2101      	movs	r1, #1
 8000e70:	2004      	movs	r0, #4
 8000e72:	f004 facd 	bl	8005410 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;  //选择你要设置的IO口
 8000e76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e7a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;	 //设置推挽输出模式
 8000e7c:	2310      	movs	r3, #16
 8000e7e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	  //设置传输速率
 8000e80:	2303      	movs	r3, #3
 8000e82:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure); /* 初始化GPIO */
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	4619      	mov	r1, r3
 8000e88:	4809      	ldr	r0, [pc, #36]	; (8000eb0 <Init_led+0x48>)
 8000e8a:	f003 ffdf 	bl	8004e4c <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8000e8e:	2101      	movs	r1, #1
 8000e90:	2001      	movs	r0, #1
 8000e92:	f004 fabd 	bl	8005410 <RCC_APB2PeriphClockCmd>
	//关闭JTAG，保留SWD，释放PB3 PB4 PA15
	GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 8000e96:	2101      	movs	r1, #1
 8000e98:	4806      	ldr	r0, [pc, #24]	; (8000eb4 <Init_led+0x4c>)
 8000e9a:	f004 f8af 	bl	8004ffc <GPIO_PinRemapConfig>

	GPIO_ResetBits(GPIOA, GPIO_Pin_15);
 8000e9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ea2:	4803      	ldr	r0, [pc, #12]	; (8000eb0 <Init_led+0x48>)
 8000ea4:	f004 f89c 	bl	8004fe0 <GPIO_ResetBits>
}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40010800 	.word	0x40010800
 8000eb4:	00300200 	.word	0x00300200

08000eb8 <TIM4_Init>:
 * 输    入         : per:重装载值
 psc:分频系数
 * 输    出         : 无
 *******************************************************************************/
void TIM4_Init(u16 per, u16 psc)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	460a      	mov	r2, r1
 8000ec2:	80fb      	strh	r3, [r7, #6]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	Init_led();
 8000ec8:	f7ff ffce 	bl	8000e68 <Init_led>
	TIM_DeInit(TIM4);
 8000ecc:	4819      	ldr	r0, [pc, #100]	; (8000f34 <TIM4_Init+0x7c>)
 8000ece:	f004 fb51 	bl	8005574 <TIM_DeInit>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE); //使能TIM4时钟
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	2004      	movs	r0, #4
 8000ed6:	f004 fab9 	bl	800544c <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitStructure.TIM_Period = per;   //自动装载值
 8000eda:	88fb      	ldrh	r3, [r7, #6]
 8000edc:	823b      	strh	r3, [r7, #16]
	TIM_TimeBaseInitStructure.TIM_Prescaler = psc; //分频系数
 8000ede:	88bb      	ldrh	r3, [r7, #4]
 8000ee0:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	827b      	strh	r3, [r7, #18]
	TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up; //设置向上计数模式
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseInitStructure);
 8000eea:	f107 030c 	add.w	r3, r7, #12
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4810      	ldr	r0, [pc, #64]	; (8000f34 <TIM4_Init+0x7c>)
 8000ef2:	f004 fc55 	bl	80057a0 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE); //开启定时器中断
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	2101      	movs	r1, #1
 8000efa:	480e      	ldr	r0, [pc, #56]	; (8000f34 <TIM4_Init+0x7c>)
 8000efc:	f004 fceb 	bl	80058d6 <TIM_ITConfig>
	TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8000f00:	2101      	movs	r1, #1
 8000f02:	480c      	ldr	r0, [pc, #48]	; (8000f34 <TIM4_Init+0x7c>)
 8000f04:	f004 fd33 	bl	800596e <TIM_ClearITPendingBit>

	NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn; //定时器中断通道
 8000f08:	231e      	movs	r3, #30
 8000f0a:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 4; //抢占优先级
 8000f0c:	2304      	movs	r3, #4
 8000f0e:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 4;		//子优先级
 8000f10:	2304      	movs	r3, #4
 8000f12:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
 8000f14:	2301      	movs	r3, #1
 8000f16:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8000f18:	f107 0308 	add.w	r3, r7, #8
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f003 fc5f 	bl	80047e0 <NVIC_Init>

	TIM_Cmd(TIM4, ENABLE); //使能定时器
 8000f22:	2101      	movs	r1, #1
 8000f24:	4803      	ldr	r0, [pc, #12]	; (8000f34 <TIM4_Init+0x7c>)
 8000f26:	f004 fcb7 	bl	8005898 <TIM_Cmd>
}
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40000800 	.word	0x40000800

08000f38 <TIM4_IRQHandler>:
 * 函数功能		   : TIM4中断函数
 * 输    入         : 无
 * 输    出         : 无
 *******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM4, TIM_IT_Update))
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	4820      	ldr	r0, [pc, #128]	; (8000fc0 <TIM4_IRQHandler+0x88>)
 8000f40:	f004 fcec 	bl	800591c <TIM_GetITStatus>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d033      	beq.n	8000fb2 <TIM4_IRQHandler+0x7a>
	{
		if (updating)
 8000f4a:	4b1e      	ldr	r3, [pc, #120]	; (8000fc4 <TIM4_IRQHandler+0x8c>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d014      	beq.n	8000f7e <TIM4_IRQHandler+0x46>
		{
			updateCnt++;
 8000f54:	4b1c      	ldr	r3, [pc, #112]	; (8000fc8 <TIM4_IRQHandler+0x90>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	4b1a      	ldr	r3, [pc, #104]	; (8000fc8 <TIM4_IRQHandler+0x90>)
 8000f60:	701a      	strb	r2, [r3, #0]
			if (updateCnt == 20)
 8000f62:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <TIM4_IRQHandler+0x90>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	2b14      	cmp	r3, #20
 8000f6a:	d108      	bne.n	8000f7e <TIM4_IRQHandler+0x46>
			{
				updateCnt = 0;
 8000f6c:	4b16      	ldr	r3, [pc, #88]	; (8000fc8 <TIM4_IRQHandler+0x90>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
				LED_Status ^= 1;
 8000f72:	4a16      	ldr	r2, [pc, #88]	; (8000fcc <TIM4_IRQHandler+0x94>)
 8000f74:	4b15      	ldr	r3, [pc, #84]	; (8000fcc <TIM4_IRQHandler+0x94>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f083 0301 	eor.w	r3, r3, #1
 8000f7c:	6013      	str	r3, [r2, #0]
			}
		}
		if (initing)
 8000f7e:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <TIM4_IRQHandler+0x98>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d014      	beq.n	8000fb2 <TIM4_IRQHandler+0x7a>
		{
			initCnt++;
 8000f88:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <TIM4_IRQHandler+0x9c>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	3301      	adds	r3, #1
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	4b10      	ldr	r3, [pc, #64]	; (8000fd4 <TIM4_IRQHandler+0x9c>)
 8000f94:	701a      	strb	r2, [r3, #0]
			if (initCnt == 50)
 8000f96:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <TIM4_IRQHandler+0x9c>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	2b32      	cmp	r3, #50	; 0x32
 8000f9e:	d108      	bne.n	8000fb2 <TIM4_IRQHandler+0x7a>
			{
				initCnt = 0;
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <TIM4_IRQHandler+0x9c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	701a      	strb	r2, [r3, #0]
				LED_Status ^= 1;
 8000fa6:	4a09      	ldr	r2, [pc, #36]	; (8000fcc <TIM4_IRQHandler+0x94>)
 8000fa8:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <TIM4_IRQHandler+0x94>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f083 0301 	eor.w	r3, r3, #1
 8000fb0:	6013      	str	r3, [r2, #0]
			}
		}
	}
	TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	4802      	ldr	r0, [pc, #8]	; (8000fc0 <TIM4_IRQHandler+0x88>)
 8000fb6:	f004 fcda 	bl	800596e <TIM_ClearITPendingBit>
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40000800 	.word	0x40000800
 8000fc4:	2000113c 	.word	0x2000113c
 8000fc8:	200006e8 	.word	0x200006e8
 8000fcc:	422101bc 	.word	0x422101bc
 8000fd0:	2000113d 	.word	0x2000113d
 8000fd4:	200006e9 	.word	0x200006e9

08000fd8 <STMFLASH_ReadHalfWord>:

//读取指定地址的半字(16位数据)
//faddr:读地址(此地址必须为2的倍数!!)
//返回值:对应数据.
u16 STMFLASH_ReadHalfWord(u32 faddr)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	return *(vu16*) faddr;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	881b      	ldrh	r3, [r3, #0]
 8000fe4:	b29b      	uxth	r3, r3
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr

08000ff0 <STMFLASH_Write_NoCheck>:
//不检查的写入
//WriteAddr:起始地址
//pBuffer:数据指针
//NumToWrite:半字(16位)数
void STMFLASH_Write_NoCheck(u32 WriteAddr, u16 *pBuffer, u16 NumToWrite)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for (i = 0; i < NumToWrite; i++)
 8000ffe:	2300      	movs	r3, #0
 8001000:	82fb      	strh	r3, [r7, #22]
 8001002:	e00e      	b.n	8001022 <STMFLASH_Write_NoCheck+0x32>
	{
		FLASH_ProgramHalfWord(WriteAddr, pBuffer[i]);
 8001004:	8afb      	ldrh	r3, [r7, #22]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	4413      	add	r3, r2
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	4619      	mov	r1, r3
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f003 fd9d 	bl	8004b50 <FLASH_ProgramHalfWord>
		WriteAddr += 2; //地址增加2.
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	3302      	adds	r3, #2
 800101a:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < NumToWrite; i++)
 800101c:	8afb      	ldrh	r3, [r7, #22]
 800101e:	3301      	adds	r3, #1
 8001020:	82fb      	strh	r3, [r7, #22]
 8001022:	8afa      	ldrh	r2, [r7, #22]
 8001024:	88fb      	ldrh	r3, [r7, #6]
 8001026:	429a      	cmp	r2, r3
 8001028:	d3ec      	bcc.n	8001004 <STMFLASH_Write_NoCheck+0x14>
	}
}
 800102a:	bf00      	nop
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <STMFLASH_Write>:
#endif

u16 STMFLASH_BUF[STM_SECTOR_SIZE / 2]; //最多是2K字节

void STMFLASH_Write(u32 WriteAddr, u16 *pBuffer, u16 NumToWrite)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	4613      	mov	r3, r2
 8001040:	80fb      	strh	r3, [r7, #6]
	u16 secoff;	   //扇区内偏移地址(16位字计算)
	u16 secremain; //扇区内剩余地址(16位字计算)
	u16 i;
	u32 offaddr;   //去掉0X08000000后的地址

	if (WriteAddr < STM32_FLASH_BASE
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001048:	f0c0 8093 	bcc.w	8001172 <STMFLASH_Write+0x13e>
			|| (WriteAddr >= (STM32_FLASH_BASE + 1024 * STM32_FLASH_SIZE)))
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4a4b      	ldr	r2, [pc, #300]	; (800117c <STMFLASH_Write+0x148>)
 8001050:	4293      	cmp	r3, r2
 8001052:	f200 808e 	bhi.w	8001172 <STMFLASH_Write+0x13e>
		return;   //非法地址
	FLASH_Unlock();						//解锁
 8001056:	f003 fc75 	bl	8004944 <FLASH_Unlock>
	offaddr = WriteAddr - STM32_FLASH_BASE;		//实际偏移地址.
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001060:	613b      	str	r3, [r7, #16]
	secpos = offaddr / STM_SECTOR_SIZE;			//扇区地址  0~127 for STM32F103RBT6
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	0adb      	lsrs	r3, r3, #11
 8001066:	61fb      	str	r3, [r7, #28]
	secoff = (offaddr % STM_SECTOR_SIZE) / 2;		//在扇区内的偏移(2个字节为基本单位.)
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800106e:	085b      	lsrs	r3, r3, #1
 8001070:	837b      	strh	r3, [r7, #26]
	secremain = STM_SECTOR_SIZE / 2 - secoff;		//扇区剩余空间大小
 8001072:	8b7b      	ldrh	r3, [r7, #26]
 8001074:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8001078:	833b      	strh	r3, [r7, #24]
	if (NumToWrite <= secremain)
 800107a:	88fa      	ldrh	r2, [r7, #6]
 800107c:	8b3b      	ldrh	r3, [r7, #24]
 800107e:	429a      	cmp	r2, r3
 8001080:	d801      	bhi.n	8001086 <STMFLASH_Write+0x52>
		secremain = NumToWrite;		//不大于该扇区范围
 8001082:	88fb      	ldrh	r3, [r7, #6]
 8001084:	833b      	strh	r3, [r7, #24]
	while (1)
	{
		STMFLASH_Read(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE, STMFLASH_BUF,
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800108c:	02db      	lsls	r3, r3, #11
 800108e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001092:	493b      	ldr	r1, [pc, #236]	; (8001180 <STMFLASH_Write+0x14c>)
 8001094:	4618      	mov	r0, r3
 8001096:	f000 f875 	bl	8001184 <STMFLASH_Read>
		STM_SECTOR_SIZE / 2);		//读出整个扇区的内容
		for (i = 0; i < secremain; i++)		//校验数据
 800109a:	2300      	movs	r3, #0
 800109c:	82fb      	strh	r3, [r7, #22]
 800109e:	e00c      	b.n	80010ba <STMFLASH_Write+0x86>
		{
			if (STMFLASH_BUF[secoff + i] != 0XFFFF)
 80010a0:	8b7a      	ldrh	r2, [r7, #26]
 80010a2:	8afb      	ldrh	r3, [r7, #22]
 80010a4:	4413      	add	r3, r2
 80010a6:	4a36      	ldr	r2, [pc, #216]	; (8001180 <STMFLASH_Write+0x14c>)
 80010a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d107      	bne.n	80010c4 <STMFLASH_Write+0x90>
		for (i = 0; i < secremain; i++)		//校验数据
 80010b4:	8afb      	ldrh	r3, [r7, #22]
 80010b6:	3301      	adds	r3, #1
 80010b8:	82fb      	strh	r3, [r7, #22]
 80010ba:	8afa      	ldrh	r2, [r7, #22]
 80010bc:	8b3b      	ldrh	r3, [r7, #24]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d3ee      	bcc.n	80010a0 <STMFLASH_Write+0x6c>
 80010c2:	e000      	b.n	80010c6 <STMFLASH_Write+0x92>
				break;		//需要擦除
 80010c4:	bf00      	nop
		}
		if (i < secremain)		//需要擦除
 80010c6:	8afa      	ldrh	r2, [r7, #22]
 80010c8:	8b3b      	ldrh	r3, [r7, #24]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d226      	bcs.n	800111c <STMFLASH_Write+0xe8>
		{
			FLASH_ErasePage(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE);//擦除这个扇区
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80010d4:	02db      	lsls	r3, r3, #11
 80010d6:	4618      	mov	r0, r3
 80010d8:	f003 fc54 	bl	8004984 <FLASH_ErasePage>
			for (i = 0; i < secremain; i++)		//复制
 80010dc:	2300      	movs	r3, #0
 80010de:	82fb      	strh	r3, [r7, #22]
 80010e0:	e00d      	b.n	80010fe <STMFLASH_Write+0xca>
			{
				STMFLASH_BUF[i + secoff] = pBuffer[i];
 80010e2:	8afa      	ldrh	r2, [r7, #22]
 80010e4:	8b7b      	ldrh	r3, [r7, #26]
 80010e6:	4413      	add	r3, r2
 80010e8:	8afa      	ldrh	r2, [r7, #22]
 80010ea:	0052      	lsls	r2, r2, #1
 80010ec:	68b9      	ldr	r1, [r7, #8]
 80010ee:	440a      	add	r2, r1
 80010f0:	8811      	ldrh	r1, [r2, #0]
 80010f2:	4a23      	ldr	r2, [pc, #140]	; (8001180 <STMFLASH_Write+0x14c>)
 80010f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (i = 0; i < secremain; i++)		//复制
 80010f8:	8afb      	ldrh	r3, [r7, #22]
 80010fa:	3301      	adds	r3, #1
 80010fc:	82fb      	strh	r3, [r7, #22]
 80010fe:	8afa      	ldrh	r2, [r7, #22]
 8001100:	8b3b      	ldrh	r3, [r7, #24]
 8001102:	429a      	cmp	r2, r3
 8001104:	d3ed      	bcc.n	80010e2 <STMFLASH_Write+0xae>
			}
			STMFLASH_Write_NoCheck(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE,
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800110c:	02db      	lsls	r3, r3, #11
 800110e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001112:	491b      	ldr	r1, [pc, #108]	; (8001180 <STMFLASH_Write+0x14c>)
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ff6b 	bl	8000ff0 <STMFLASH_Write_NoCheck>
 800111a:	e005      	b.n	8001128 <STMFLASH_Write+0xf4>
					STMFLASH_BUF, STM_SECTOR_SIZE / 2);		//写入整个扇区
		}
		else
			STMFLASH_Write_NoCheck(WriteAddr, pBuffer, secremain);//写已经擦除了的,直接写入扇区剩余区间.
 800111c:	8b3b      	ldrh	r3, [r7, #24]
 800111e:	461a      	mov	r2, r3
 8001120:	68b9      	ldr	r1, [r7, #8]
 8001122:	68f8      	ldr	r0, [r7, #12]
 8001124:	f7ff ff64 	bl	8000ff0 <STMFLASH_Write_NoCheck>
		if (NumToWrite == secremain)
 8001128:	88fa      	ldrh	r2, [r7, #6]
 800112a:	8b3b      	ldrh	r3, [r7, #24]
 800112c:	429a      	cmp	r2, r3
 800112e:	d01c      	beq.n	800116a <STMFLASH_Write+0x136>
			break;		//写入结束了
		else		//写入未结束
		{
			secpos++;				//扇区地址增1
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	3301      	adds	r3, #1
 8001134:	61fb      	str	r3, [r7, #28]
			secoff = 0;				//偏移位置为0
 8001136:	2300      	movs	r3, #0
 8001138:	837b      	strh	r3, [r7, #26]
			pBuffer += secremain;  	//指针偏移
 800113a:	8b3b      	ldrh	r3, [r7, #24]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	4413      	add	r3, r2
 8001142:	60bb      	str	r3, [r7, #8]
			WriteAddr += secremain;	//写地址偏移
 8001144:	8b3b      	ldrh	r3, [r7, #24]
 8001146:	68fa      	ldr	r2, [r7, #12]
 8001148:	4413      	add	r3, r2
 800114a:	60fb      	str	r3, [r7, #12]
			NumToWrite -= secremain;	//字节(16位)数递减
 800114c:	88fa      	ldrh	r2, [r7, #6]
 800114e:	8b3b      	ldrh	r3, [r7, #24]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	80fb      	strh	r3, [r7, #6]
			if (NumToWrite > (STM_SECTOR_SIZE / 2))
 8001154:	88fb      	ldrh	r3, [r7, #6]
 8001156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800115a:	d903      	bls.n	8001164 <STMFLASH_Write+0x130>
				secremain = STM_SECTOR_SIZE / 2;	//下一个扇区还是写不完
 800115c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001160:	833b      	strh	r3, [r7, #24]
 8001162:	e790      	b.n	8001086 <STMFLASH_Write+0x52>
			else
				secremain = NumToWrite;	//下一个扇区可以写完了
 8001164:	88fb      	ldrh	r3, [r7, #6]
 8001166:	833b      	strh	r3, [r7, #24]
		STMFLASH_Read(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE, STMFLASH_BUF,
 8001168:	e78d      	b.n	8001086 <STMFLASH_Write+0x52>
			break;		//写入结束了
 800116a:	bf00      	nop
		}
	};
	FLASH_Lock();	//上锁
 800116c:	f003 fbfc 	bl	8004968 <FLASH_Lock>
 8001170:	e000      	b.n	8001174 <STMFLASH_Write+0x140>
		return;   //非法地址
 8001172:	bf00      	nop
}
 8001174:	3720      	adds	r7, #32
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	0803ffff 	.word	0x0803ffff
 8001180:	20001a94 	.word	0x20001a94

08001184 <STMFLASH_Read>:
//从指定地址开始读出指定长度的数据
//ReadAddr:起始地址
//pBuffer:数据指针
//NumToWrite:半字(16位)数
void STMFLASH_Read(u32 ReadAddr, u16 *pBuffer, u16 NumToRead)
{
 8001184:	b590      	push	{r4, r7, lr}
 8001186:	b087      	sub	sp, #28
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	4613      	mov	r3, r2
 8001190:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for (i = 0; i < NumToRead; i++)
 8001192:	2300      	movs	r3, #0
 8001194:	82fb      	strh	r3, [r7, #22]
 8001196:	e00e      	b.n	80011b6 <STMFLASH_Read+0x32>
	{
		pBuffer[i] = STMFLASH_ReadHalfWord(ReadAddr);	//读取2个字节.
 8001198:	8afb      	ldrh	r3, [r7, #22]
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	68ba      	ldr	r2, [r7, #8]
 800119e:	18d4      	adds	r4, r2, r3
 80011a0:	68f8      	ldr	r0, [r7, #12]
 80011a2:	f7ff ff19 	bl	8000fd8 <STMFLASH_ReadHalfWord>
 80011a6:	4603      	mov	r3, r0
 80011a8:	8023      	strh	r3, [r4, #0]
		ReadAddr += 2;	//偏移2个字节.
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	3302      	adds	r3, #2
 80011ae:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < NumToRead; i++)
 80011b0:	8afb      	ldrh	r3, [r7, #22]
 80011b2:	3301      	adds	r3, #1
 80011b4:	82fb      	strh	r3, [r7, #22]
 80011b6:	8afa      	ldrh	r2, [r7, #22]
 80011b8:	88fb      	ldrh	r3, [r7, #6]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d3ec      	bcc.n	8001198 <STMFLASH_Read+0x14>
	}
}
 80011be:	bf00      	nop
 80011c0:	371c      	adds	r7, #28
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd90      	pop	{r4, r7, pc}
	...

080011c8 <WriteDeviceID>:
{
	STMFLASH_Write(WriteAddr, &WriteData, 1);	//写入一个字
}

void WriteDeviceID(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	STMFLASH_Write(EEPROM_ADDR, (u16 *) WDeviceID, 8);
 80011cc:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <WriteDeviceID+0x18>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2208      	movs	r2, #8
 80011d2:	4619      	mov	r1, r3
 80011d4:	4803      	ldr	r0, [pc, #12]	; (80011e4 <WriteDeviceID+0x1c>)
 80011d6:	f7ff ff2d 	bl	8001034 <STMFLASH_Write>
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200006ec 	.word	0x200006ec
 80011e4:	0803f804 	.word	0x0803f804

080011e8 <ReadDeviceID>:
void ReadDeviceID(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	STMFLASH_Read(EEPROM_ADDR, (u16 *) RDeviceID, 8);
 80011ec:	2208      	movs	r2, #8
 80011ee:	4903      	ldr	r1, [pc, #12]	; (80011fc <ReadDeviceID+0x14>)
 80011f0:	4803      	ldr	r0, [pc, #12]	; (8001200 <ReadDeviceID+0x18>)
 80011f2:	f7ff ffc7 	bl	8001184 <STMFLASH_Read>
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200022a8 	.word	0x200022a8
 8001200:	0803f804 	.word	0x0803f804

08001204 <writeVersion>:

void writeVersion(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	STMFLASH_Write(VERSION_ADDR, (u16 *) WVersion, 20);
 8001208:	4b04      	ldr	r3, [pc, #16]	; (800121c <writeVersion+0x18>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2214      	movs	r2, #20
 800120e:	4619      	mov	r1, r3
 8001210:	4803      	ldr	r0, [pc, #12]	; (8001220 <writeVersion+0x1c>)
 8001212:	f7ff ff0f 	bl	8001034 <STMFLASH_Write>
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20001a90 	.word	0x20001a90
 8001220:	0803f820 	.word	0x0803f820

08001224 <ReadVersion>:

void ReadVersion(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
	STMFLASH_Read(VERSION_ADDR, (u16 *) RVersion, 20);
 8001228:	2214      	movs	r2, #20
 800122a:	4903      	ldr	r1, [pc, #12]	; (8001238 <ReadVersion+0x14>)
 800122c:	4803      	ldr	r0, [pc, #12]	; (800123c <ReadVersion+0x18>)
 800122e:	f7ff ffa9 	bl	8001184 <STMFLASH_Read>
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20002294 	.word	0x20002294
 800123c:	0803f820 	.word	0x0803f820

08001240 <WriteAPPServer>:

void WriteAPPServer(char *server)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	STMFLASH_Write(APP_SERVER_ADDR, (u16 *) server, 100);
 8001248:	2264      	movs	r2, #100	; 0x64
 800124a:	6879      	ldr	r1, [r7, #4]
 800124c:	4803      	ldr	r0, [pc, #12]	; (800125c <WriteAPPServer+0x1c>)
 800124e:	f7ff fef1 	bl	8001034 <STMFLASH_Write>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	0803f840 	.word	0x0803f840

08001260 <USART2_Init>:

struct STRUCT_USART_Fr F4G_Fram_Record_Struct =
{ 0 };

void USART2_Init(uint32_t bound)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	USART_DeInit(USART2);
 8001268:	4827      	ldr	r0, [pc, #156]	; (8001308 <USART2_Init+0xa8>)
 800126a:	f004 fb91 	bl	8005990 <USART_DeInit>

	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 800126e:	2101      	movs	r1, #1
 8001270:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001274:	f004 f8ea 	bl	800544c <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8001278:	2101      	movs	r1, #1
 800127a:	2004      	movs	r0, #4
 800127c:	f004 f8c8 	bl	8005410 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2; //PA2  TXD
 8001280:	2304      	movs	r3, #4
 8001282:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001284:	2303      	movs	r3, #3
 8001286:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	//复用推挽输出
 8001288:	2318      	movs	r3, #24
 800128a:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800128c:	f107 031c 	add.w	r3, r7, #28
 8001290:	4619      	mov	r1, r3
 8001292:	481e      	ldr	r0, [pc, #120]	; (800130c <USART2_Init+0xac>)
 8001294:	f003 fdda 	bl	8004e4c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;	//PA3  RXD
 8001298:	2308      	movs	r3, #8
 800129a:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;	//浮空输入
 800129c:	2304      	movs	r3, #4
 800129e:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);	//初始化GPIOA3
 80012a0:	f107 031c 	add.w	r3, r7, #28
 80012a4:	4619      	mov	r1, r3
 80012a6:	4819      	ldr	r0, [pc, #100]	; (800130c <USART2_Init+0xac>)
 80012a8:	f003 fdd0 	bl	8004e4c <GPIO_Init>

	//Usart2 NVIC 配置
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 80012ac:	2326      	movs	r3, #38	; 0x26
 80012ae:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;	//抢占优先级0
 80012b0:	2300      	movs	r3, #0
 80012b2:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;		//子优先级0
 80012b4:	2300      	movs	r3, #0
 80012b6:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
 80012b8:	2301      	movs	r3, #1
 80012ba:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);	//根据指定的参数初始化VIC寄存器
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	4618      	mov	r0, r3
 80012c2:	f003 fa8d 	bl	80047e0 <NVIC_Init>

	//USART2 初始化设置
	USART_InitStructure.USART_BaudRate = bound;	//串口波特率
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;	//字长为8位数据格式
 80012ca:	2300      	movs	r3, #0
 80012cc:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;	//一个停止位
 80012ce:	2300      	movs	r3, #0
 80012d0:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;	//无奇偶校验位
 80012d2:	2300      	movs	r3, #0
 80012d4:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl =
 80012d6:	2300      	movs	r3, #0
 80012d8:	833b      	strh	r3, [r7, #24]
	USART_HardwareFlowControl_None;	//无硬件数据流控制
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//收发模式
 80012da:	230c      	movs	r3, #12
 80012dc:	82fb      	strh	r3, [r7, #22]
	USART_Init(USART2, &USART_InitStructure); //初始化串口2
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	4619      	mov	r1, r3
 80012e4:	4808      	ldr	r0, [pc, #32]	; (8001308 <USART2_Init+0xa8>)
 80012e6:	f004 fbaf 	bl	8005a48 <USART_Init>

	USART_ITConfig(USART2, USART_IT_RXNE | USART_IT_IDLE, ENABLE); //开启串口接受和总线空闲中断
 80012ea:	2201      	movs	r2, #1
 80012ec:	f240 5125 	movw	r1, #1317	; 0x525
 80012f0:	4805      	ldr	r0, [pc, #20]	; (8001308 <USART2_Init+0xa8>)
 80012f2:	f004 fc82 	bl	8005bfa <USART_ITConfig>

	USART_Cmd(USART2, ENABLE);
 80012f6:	2101      	movs	r1, #1
 80012f8:	4803      	ldr	r0, [pc, #12]	; (8001308 <USART2_Init+0xa8>)
 80012fa:	f004 fc5f 	bl	8005bbc <USART_Cmd>
}
 80012fe:	bf00      	nop
 8001300:	3720      	adds	r7, #32
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40004400 	.word	0x40004400
 800130c:	40010800 	.word	0x40010800

08001310 <F4G_Init>:

void F4G_Init(u32 bound)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;

	initing = 1;
 8001318:	4b32      	ldr	r3, [pc, #200]	; (80013e4 <F4G_Init+0xd4>)
 800131a:	2201      	movs	r2, #1
 800131c:	701a      	strb	r2, [r3, #0]

	USART2_Init(bound);
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ff9e 	bl	8001260 <USART2_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8001324:	2101      	movs	r1, #1
 8001326:	2010      	movs	r0, #16
 8001328:	f004 f872 	bl	8005410 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = PKEY_4G | RST_4G;
 800132c:	2303      	movs	r3, #3
 800132e:	81bb      	strh	r3, [r7, #12]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; 	 //推挽输出
 8001330:	2310      	movs	r3, #16
 8001332:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	 //IO口速度为50MHz
 8001334:	2303      	movs	r3, #3
 8001336:	73bb      	strb	r3, [r7, #14]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001338:	f107 030c 	add.w	r3, r7, #12
 800133c:	4619      	mov	r1, r3
 800133e:	482a      	ldr	r0, [pc, #168]	; (80013e8 <F4G_Init+0xd8>)
 8001340:	f003 fd84 	bl	8004e4c <GPIO_Init>
	if (!localUpdate)
 8001344:	4b29      	ldr	r3, [pc, #164]	; (80013ec <F4G_Init+0xdc>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d145      	bne.n	80013da <F4G_Init+0xca>
	{
		//开机
		do
		{
			PKEY_4G_Pin_SetH;
 800134e:	2102      	movs	r1, #2
 8001350:	4825      	ldr	r0, [pc, #148]	; (80013e8 <F4G_Init+0xd8>)
 8001352:	f003 fe37 	bl	8004fc4 <GPIO_SetBits>
			delay_ms(1000);
 8001356:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800135a:	f004 fd5d 	bl	8005e18 <delay_ms>
			delay_ms(1000);
 800135e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001362:	f004 fd59 	bl	8005e18 <delay_ms>
			delay_ms(1000);
 8001366:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800136a:	f004 fd55 	bl	8005e18 <delay_ms>
			//delay_ms(1000);
			PKEY_4G_Pin_SetL;
 800136e:	2102      	movs	r1, #2
 8001370:	481d      	ldr	r0, [pc, #116]	; (80013e8 <F4G_Init+0xd8>)
 8001372:	f003 fe35 	bl	8004fe0 <GPIO_ResetBits>
			//复位4G模块
			RST_4G_Pin_SetH;
 8001376:	2101      	movs	r1, #1
 8001378:	481b      	ldr	r0, [pc, #108]	; (80013e8 <F4G_Init+0xd8>)
 800137a:	f003 fe23 	bl	8004fc4 <GPIO_SetBits>
			delay_ms(1100);
 800137e:	f240 404c 	movw	r0, #1100	; 0x44c
 8001382:	f004 fd49 	bl	8005e18 <delay_ms>
			RST_4G_Pin_SetL;
 8001386:	2101      	movs	r1, #1
 8001388:	4817      	ldr	r0, [pc, #92]	; (80013e8 <F4G_Init+0xd8>)
 800138a:	f003 fe29 	bl	8004fe0 <GPIO_ResetBits>
			delay_ms(500);
 800138e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001392:	f004 fd41 	bl	8005e18 <delay_ms>

			F4G_ExitUnvarnishSend();
 8001396:	f000 fa37 	bl	8001808 <F4G_ExitUnvarnishSend>
			Send_AT_Cmd("AT+CIPCLOSE", "OK", NULL, 500);
 800139a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800139e:	2200      	movs	r2, #0
 80013a0:	4913      	ldr	r1, [pc, #76]	; (80013f0 <F4G_Init+0xe0>)
 80013a2:	4814      	ldr	r0, [pc, #80]	; (80013f4 <F4G_Init+0xe4>)
 80013a4:	f000 f8fc 	bl	80015a0 <Send_AT_Cmd>
			Send_AT_Cmd("AT+RSTSET", "OK", NULL, 500);
 80013a8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80013ac:	2200      	movs	r2, #0
 80013ae:	4910      	ldr	r1, [pc, #64]	; (80013f0 <F4G_Init+0xe0>)
 80013b0:	4811      	ldr	r0, [pc, #68]	; (80013f8 <F4G_Init+0xe8>)
 80013b2:	f000 f8f5 	bl	80015a0 <Send_AT_Cmd>
		} while (!F4G_AT_Test());
 80013b6:	f000 f961 	bl	800167c <F4G_AT_Test>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0c6      	beq.n	800134e <F4G_Init+0x3e>

		//填充好相关信息
		getModuleMes();
 80013c0:	f000 fa36 	bl	8001830 <getModuleMes>
		while (!connectToTCPServer(TCPServer_IP, TCPServer_PORT))
 80013c4:	bf00      	nop
 80013c6:	490d      	ldr	r1, [pc, #52]	; (80013fc <F4G_Init+0xec>)
 80013c8:	480d      	ldr	r0, [pc, #52]	; (8001400 <F4G_Init+0xf0>)
 80013ca:	f000 f989 	bl	80016e0 <connectToTCPServer>
 80013ce:	4603      	mov	r3, r0
 80013d0:	f083 0301 	eor.w	r3, r3, #1
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d1f5      	bne.n	80013c6 <F4G_Init+0xb6>
			;
		//initing = 0;
	}
}
 80013da:	bf00      	nop
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	2000113d 	.word	0x2000113d
 80013e8:	40011000 	.word	0x40011000
 80013ec:	20001a54 	.word	0x20001a54
 80013f0:	0800b590 	.word	0x0800b590
 80013f4:	0800b594 	.word	0x0800b594
 80013f8:	0800b5a0 	.word	0x0800b5a0
 80013fc:	0800b5ac 	.word	0x0800b5ac
 8001400:	0800b5b4 	.word	0x0800b5b4

08001404 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
	u8 ucCh;
	if (USART_GetITStatus( USART2, USART_IT_RXNE) != RESET)
 800140a:	f240 5125 	movw	r1, #1317	; 0x525
 800140e:	4840      	ldr	r0, [pc, #256]	; (8001510 <USART2_IRQHandler+0x10c>)
 8001410:	f004 fc85 	bl	8005d1e <USART_GetITStatus>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d071      	beq.n	80014fe <USART2_IRQHandler+0xfa>
	{
		ucCh = USART_ReceiveData( USART2);
 800141a:	483d      	ldr	r0, [pc, #244]	; (8001510 <USART2_IRQHandler+0x10c>)
 800141c:	f004 fc45 	bl	8005caa <USART_ReceiveData>
 8001420:	4603      	mov	r3, r0
 8001422:	70fb      	strb	r3, [r7, #3]

		if (F4G_Fram_Record_Struct.InfBit.FramLength >= RX4G_BUF_MAX_LEN)
 8001424:	4b3b      	ldr	r3, [pc, #236]	; (8001514 <USART2_IRQHandler+0x110>)
 8001426:	f8b3 3a3e 	ldrh.w	r3, [r3, #2622]	; 0xa3e
 800142a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800142e:	b29b      	uxth	r3, r3
 8001430:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001434:	db0f      	blt.n	8001456 <USART2_IRQHandler+0x52>
		{
			printf("4G Cmd size over.\r\n");
 8001436:	4838      	ldr	r0, [pc, #224]	; (8001518 <USART2_IRQHandler+0x114>)
 8001438:	f005 f9b6 	bl	80067a8 <puts>
			memset(F4G_Fram_Record_Struct.Data_RX_BUF, 0, RX4G_BUF_MAX_LEN);
 800143c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001440:	2100      	movs	r1, #0
 8001442:	4834      	ldr	r0, [pc, #208]	; (8001514 <USART2_IRQHandler+0x110>)
 8001444:	f005 f930 	bl	80066a8 <memset>
			F4G_Fram_Record_Struct.InfBit.FramLength = 0;
 8001448:	4a32      	ldr	r2, [pc, #200]	; (8001514 <USART2_IRQHandler+0x110>)
 800144a:	f8b2 3a3e 	ldrh.w	r3, [r2, #2622]	; 0xa3e
 800144e:	f36f 030e 	bfc	r3, #0, #15
 8001452:	f8a2 3a3e 	strh.w	r3, [r2, #2622]	; 0xa3e
		}
		if (F4G_Fram_Record_Struct.InfBit.FramFinishFlag == 0)
 8001456:	4b2f      	ldr	r3, [pc, #188]	; (8001514 <USART2_IRQHandler+0x110>)
 8001458:	f8b3 3a3e 	ldrh.w	r3, [r3, #2622]	; 0xa3e
 800145c:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d113      	bne.n	800148e <USART2_IRQHandler+0x8a>
		{
			F4G_Fram_Record_Struct.Data_RX_BUF[F4G_Fram_Record_Struct.InfBit.FramLength++] =
 8001466:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <USART2_IRQHandler+0x110>)
 8001468:	f8b3 3a3e 	ldrh.w	r3, [r3, #2622]	; 0xa3e
 800146c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001470:	b299      	uxth	r1, r3
 8001472:	1c4b      	adds	r3, r1, #1
 8001474:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001478:	b298      	uxth	r0, r3
 800147a:	4a26      	ldr	r2, [pc, #152]	; (8001514 <USART2_IRQHandler+0x110>)
 800147c:	f8b2 3a3e 	ldrh.w	r3, [r2, #2622]	; 0xa3e
 8001480:	f360 030e 	bfi	r3, r0, #0, #15
 8001484:	f8a2 3a3e 	strh.w	r3, [r2, #2622]	; 0xa3e
 8001488:	4a22      	ldr	r2, [pc, #136]	; (8001514 <USART2_IRQHandler+0x110>)
 800148a:	78fb      	ldrb	r3, [r7, #3]
 800148c:	5453      	strb	r3, [r2, r1]
					ucCh;
		}
		//收到服务器端发回的数据
		if (ucCh == ']'
 800148e:	78fb      	ldrb	r3, [r7, #3]
 8001490:	2b5d      	cmp	r3, #93	; 0x5d
 8001492:	d134      	bne.n	80014fe <USART2_IRQHandler+0xfa>
				&& (bool) strchr(F4G_Fram_Record_Struct.Data_RX_BUF, '['))
 8001494:	215b      	movs	r1, #91	; 0x5b
 8001496:	481f      	ldr	r0, [pc, #124]	; (8001514 <USART2_IRQHandler+0x110>)
 8001498:	f005 f9c1 	bl	800681e <strchr>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d02d      	beq.n	80014fe <USART2_IRQHandler+0xfa>
		{
			char *res = F4G_Fram_Record_Struct.Data_RX_BUF;
 80014a2:	4b1c      	ldr	r3, [pc, #112]	; (8001514 <USART2_IRQHandler+0x110>)
 80014a4:	607b      	str	r3, [r7, #4]
			while (*res != '[')
 80014a6:	e002      	b.n	80014ae <USART2_IRQHandler+0xaa>
			{
				res++;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3301      	adds	r3, #1
 80014ac:	607b      	str	r3, [r7, #4]
			while (*res != '[')
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b5b      	cmp	r3, #91	; 0x5b
 80014b4:	d1f8      	bne.n	80014a8 <USART2_IRQHandler+0xa4>
			}
			res++;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3301      	adds	r3, #1
 80014ba:	607b      	str	r3, [r7, #4]

			F4G_Fram_Record_Struct.base64Str = strtok(res, "]");
 80014bc:	4917      	ldr	r1, [pc, #92]	; (800151c <USART2_IRQHandler+0x118>)
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f005 f9f2 	bl	80068a8 <strtok>
 80014c4:	4602      	mov	r2, r0
 80014c6:	4b13      	ldr	r3, [pc, #76]	; (8001514 <USART2_IRQHandler+0x110>)
 80014c8:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
//			printf("before Decryption=%s\r\n",
//					F4G_Fram_Record_Struct.base64Str);
			base64_decode((const char *) F4G_Fram_Record_Struct.base64Str,
 80014cc:	4b11      	ldr	r3, [pc, #68]	; (8001514 <USART2_IRQHandler+0x110>)
 80014ce:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 80014d2:	4913      	ldr	r1, [pc, #76]	; (8001520 <USART2_IRQHandler+0x11c>)
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 fbc9 	bl	8001c6c <base64_decode>
					(unsigned char *) F4G_Fram_Record_Struct.DeData);
			printf("after Decryption=%s\r\n", F4G_Fram_Record_Struct.DeData);
 80014da:	4911      	ldr	r1, [pc, #68]	; (8001520 <USART2_IRQHandler+0x11c>)
 80014dc:	4811      	ldr	r0, [pc, #68]	; (8001524 <USART2_IRQHandler+0x120>)
 80014de:	f005 f8eb 	bl	80066b8 <printf>
			//split(F4G_Fram_Record_Struct.DeData, ",");
			F4G_Fram_Record_Struct.InfBit.FramLength = 0;
 80014e2:	4a0c      	ldr	r2, [pc, #48]	; (8001514 <USART2_IRQHandler+0x110>)
 80014e4:	f8b2 3a3e 	ldrh.w	r3, [r2, #2622]	; 0xa3e
 80014e8:	f36f 030e 	bfc	r3, #0, #15
 80014ec:	f8a2 3a3e 	strh.w	r3, [r2, #2622]	; 0xa3e
			F4G_Fram_Record_Struct.InfBit.FramFinishFlag = 1;
 80014f0:	4a08      	ldr	r2, [pc, #32]	; (8001514 <USART2_IRQHandler+0x110>)
 80014f2:	f8b2 3a3e 	ldrh.w	r3, [r2, #2622]	; 0xa3e
 80014f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014fa:	f8a2 3a3e 	strh.w	r3, [r2, #2622]	; 0xa3e
		}
	}
	USART_ClearFlag(USART2, USART_FLAG_TC);
 80014fe:	2140      	movs	r1, #64	; 0x40
 8001500:	4803      	ldr	r0, [pc, #12]	; (8001510 <USART2_IRQHandler+0x10c>)
 8001502:	f004 fbfc 	bl	8005cfe <USART_ClearFlag>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40004400 	.word	0x40004400
 8001514:	200006f0 	.word	0x200006f0
 8001518:	0800b5c8 	.word	0x0800b5c8
 800151c:	0800b5dc 	.word	0x0800b5dc
 8001520:	20000af0 	.word	0x20000af0
 8001524:	0800b5e0 	.word	0x0800b5e0

08001528 <split>:
 * 将str通过delims进行分割,所得的字符串填充在res中
 * @str 待转换的数据字符串
 * @delims 分隔符
 */
void split(char str[], char *delims)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
	char *result = str;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	60fb      	str	r3, [r7, #12]
	u8 inx = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	72fb      	strb	r3, [r7, #11]
	while (inx < 2)
 800153a:	e009      	b.n	8001550 <split+0x28>
	{
		result++;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	3301      	adds	r3, #1
 8001540:	60fb      	str	r3, [r7, #12]
		if (*result == ',')
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	2b2c      	cmp	r3, #44	; 0x2c
 8001548:	d102      	bne.n	8001550 <split+0x28>
		{
			++inx;
 800154a:	7afb      	ldrb	r3, [r7, #11]
 800154c:	3301      	adds	r3, #1
 800154e:	72fb      	strb	r3, [r7, #11]
	while (inx < 2)
 8001550:	7afb      	ldrb	r3, [r7, #11]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d9f2      	bls.n	800153c <split+0x14>
		}
	}
	result++;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	3301      	adds	r3, #1
 800155a:	60fb      	str	r3, [r7, #12]
	memcpy(F4G_Fram_Record_Struct.ServerData, result, BASE64_BUF_LEN);
 800155c:	4b0f      	ldr	r3, [pc, #60]	; (800159c <split+0x74>)
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	f603 0304 	addw	r3, r3, #2052	; 0x804
 8001564:	4611      	mov	r1, r2
 8001566:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156a:	4618      	mov	r0, r3
 800156c:	f005 f891 	bl	8006692 <memcpy>
	//printf("comd2=%s\r\n", F4G_Fram_Record_Struct.ServerData);
	result = strtok(str, delims);
 8001570:	6839      	ldr	r1, [r7, #0]
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f005 f998 	bl	80068a8 <strtok>
 8001578:	60f8      	str	r0, [r7, #12]
	F4G_Fram_Record_Struct.Server_Command[0] = result;
 800157a:	4a08      	ldr	r2, [pc, #32]	; (800159c <split+0x74>)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f8c2 3a04 	str.w	r3, [r2, #2564]	; 0xa04
	result = strtok( NULL, delims);
 8001582:	6839      	ldr	r1, [r7, #0]
 8001584:	2000      	movs	r0, #0
 8001586:	f005 f98f 	bl	80068a8 <strtok>
 800158a:	60f8      	str	r0, [r7, #12]
	F4G_Fram_Record_Struct.Server_Command[1] = result;
 800158c:	4a03      	ldr	r2, [pc, #12]	; (800159c <split+0x74>)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f8c2 3a08 	str.w	r3, [r2, #2568]	; 0xa08
}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	200006f0 	.word	0x200006f0

080015a0 <Send_AT_Cmd>:
 * @ack1 @ack2：期待的响应，为NULL表不需响应，两者为或逻辑关系
 * @time：等待响应的时间
 * @return 1：发送成功 0：失败
 */
bool Send_AT_Cmd(char *cmd, char *ack1, char *ack2, u32 time)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
 80015ac:	603b      	str	r3, [r7, #0]
	F4G_Fram_Record_Struct.InfBit.FramLength = 0; //重新开始接收数据包
 80015ae:	4a2f      	ldr	r2, [pc, #188]	; (800166c <Send_AT_Cmd+0xcc>)
 80015b0:	f8b2 3a3e 	ldrh.w	r3, [r2, #2622]	; 0xa3e
 80015b4:	f36f 030e 	bfc	r3, #0, #15
 80015b8:	f8a2 3a3e 	strh.w	r3, [r2, #2622]	; 0xa3e
	F4G_USART("%s\r\n", cmd);
 80015bc:	68fa      	ldr	r2, [r7, #12]
 80015be:	492c      	ldr	r1, [pc, #176]	; (8001670 <Send_AT_Cmd+0xd0>)
 80015c0:	482c      	ldr	r0, [pc, #176]	; (8001674 <Send_AT_Cmd+0xd4>)
 80015c2:	f001 ff61 	bl	8003488 <Wifi_USART_printf>
	if (ack1 == 0 && ack2 == 0)	 //不需要接收数据
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d104      	bne.n	80015d6 <Send_AT_Cmd+0x36>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <Send_AT_Cmd+0x36>
	{
		return true;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e045      	b.n	8001662 <Send_AT_Cmd+0xc2>
	}
	delay_ms(time);	  //延时time时间
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	b29b      	uxth	r3, r3
 80015da:	4618      	mov	r0, r3
 80015dc:	f004 fc1c 	bl	8005e18 <delay_ms>

	F4G_Fram_Record_Struct.Data_RX_BUF[F4G_Fram_Record_Struct.InfBit.FramLength] =
 80015e0:	4b22      	ldr	r3, [pc, #136]	; (800166c <Send_AT_Cmd+0xcc>)
 80015e2:	f8b3 3a3e 	ldrh.w	r3, [r3, #2622]	; 0xa3e
 80015e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b1f      	ldr	r3, [pc, #124]	; (800166c <Send_AT_Cmd+0xcc>)
 80015f0:	2100      	movs	r1, #0
 80015f2:	5499      	strb	r1, [r3, r2]
			'\0';

	PC_USART("%s", F4G_Fram_Record_Struct.Data_RX_BUF);
 80015f4:	491d      	ldr	r1, [pc, #116]	; (800166c <Send_AT_Cmd+0xcc>)
 80015f6:	4820      	ldr	r0, [pc, #128]	; (8001678 <Send_AT_Cmd+0xd8>)
 80015f8:	f005 f85e 	bl	80066b8 <printf>

	if (ack1 != 0 && ack2 != 0)
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d017      	beq.n	8001632 <Send_AT_Cmd+0x92>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d014      	beq.n	8001632 <Send_AT_Cmd+0x92>
	{
		return ((bool) strstr(F4G_Fram_Record_Struct.Data_RX_BUF, ack1)
 8001608:	68b9      	ldr	r1, [r7, #8]
 800160a:	4818      	ldr	r0, [pc, #96]	; (800166c <Send_AT_Cmd+0xcc>)
 800160c:	f005 f931 	bl	8006872 <strstr>
 8001610:	4603      	mov	r3, r0
				|| (bool) strstr(F4G_Fram_Record_Struct.Data_RX_BUF, ack2));
 8001612:	2b00      	cmp	r3, #0
 8001614:	d106      	bne.n	8001624 <Send_AT_Cmd+0x84>
 8001616:	6879      	ldr	r1, [r7, #4]
 8001618:	4814      	ldr	r0, [pc, #80]	; (800166c <Send_AT_Cmd+0xcc>)
 800161a:	f005 f92a 	bl	8006872 <strstr>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <Send_AT_Cmd+0x88>
 8001624:	2301      	movs	r3, #1
 8001626:	e000      	b.n	800162a <Send_AT_Cmd+0x8a>
 8001628:	2300      	movs	r3, #0
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	b2db      	uxtb	r3, r3
 8001630:	e017      	b.n	8001662 <Send_AT_Cmd+0xc2>
	}
	else if (ack1 != 0)
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d00a      	beq.n	800164e <Send_AT_Cmd+0xae>
		return ((bool) strstr(F4G_Fram_Record_Struct.Data_RX_BUF, ack1));
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	480c      	ldr	r0, [pc, #48]	; (800166c <Send_AT_Cmd+0xcc>)
 800163c:	f005 f919 	bl	8006872 <strstr>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	bf14      	ite	ne
 8001646:	2301      	movne	r3, #1
 8001648:	2300      	moveq	r3, #0
 800164a:	b2db      	uxtb	r3, r3
 800164c:	e009      	b.n	8001662 <Send_AT_Cmd+0xc2>

	else
		return ((bool) strstr(F4G_Fram_Record_Struct.Data_RX_BUF, ack2));
 800164e:	6879      	ldr	r1, [r7, #4]
 8001650:	4806      	ldr	r0, [pc, #24]	; (800166c <Send_AT_Cmd+0xcc>)
 8001652:	f005 f90e 	bl	8006872 <strstr>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	bf14      	ite	ne
 800165c:	2301      	movne	r3, #1
 800165e:	2300      	moveq	r3, #0
 8001660:	b2db      	uxtb	r3, r3

}
 8001662:	4618      	mov	r0, r3
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	200006f0 	.word	0x200006f0
 8001670:	0800b5f8 	.word	0x0800b5f8
 8001674:	40004400 	.word	0x40004400
 8001678:	0800b600 	.word	0x0800b600

0800167c <F4G_AT_Test>:
/**
 * 测试4G模块是否正常(支持AT指令)
 */
u8 F4G_AT_Test(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
	char count = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	71fb      	strb	r3, [r7, #7]
	while (count < 10)
 8001686:	e009      	b.n	800169c <F4G_AT_Test+0x20>
	{
		Send_AT_Cmd("AT", "OK", NULL, 500);
 8001688:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800168c:	2200      	movs	r2, #0
 800168e:	4910      	ldr	r1, [pc, #64]	; (80016d0 <F4G_AT_Test+0x54>)
 8001690:	4810      	ldr	r0, [pc, #64]	; (80016d4 <F4G_AT_Test+0x58>)
 8001692:	f7ff ff85 	bl	80015a0 <Send_AT_Cmd>
		++count;
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	3301      	adds	r3, #1
 800169a:	71fb      	strb	r3, [r7, #7]
	while (count < 10)
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	2b09      	cmp	r3, #9
 80016a0:	d9f2      	bls.n	8001688 <F4G_AT_Test+0xc>
	}
	if (Send_AT_Cmd("AT", "OK", NULL, 500))
 80016a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016a6:	2200      	movs	r2, #0
 80016a8:	4909      	ldr	r1, [pc, #36]	; (80016d0 <F4G_AT_Test+0x54>)
 80016aa:	480a      	ldr	r0, [pc, #40]	; (80016d4 <F4G_AT_Test+0x58>)
 80016ac:	f7ff ff78 	bl	80015a0 <Send_AT_Cmd>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d004      	beq.n	80016c0 <F4G_AT_Test+0x44>
	{
		printf("test 4G module success!\r\n");
 80016b6:	4808      	ldr	r0, [pc, #32]	; (80016d8 <F4G_AT_Test+0x5c>)
 80016b8:	f005 f876 	bl	80067a8 <puts>
		return 1;
 80016bc:	2301      	movs	r3, #1
 80016be:	e003      	b.n	80016c8 <F4G_AT_Test+0x4c>
	}
	printf("test 4G module fail!\r\n");
 80016c0:	4806      	ldr	r0, [pc, #24]	; (80016dc <F4G_AT_Test+0x60>)
 80016c2:	f005 f871 	bl	80067a8 <puts>
	return 0;
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	0800b590 	.word	0x0800b590
 80016d4:	0800b604 	.word	0x0800b604
 80016d8:	0800b608 	.word	0x0800b608
 80016dc:	0800b624 	.word	0x0800b624

080016e0 <connectToTCPServer>:
 * @IP 服务器ip地址
 * @PORT 服务器开放的端口
 * @return 1--连接成功  0--连接失败
 */
bool connectToTCPServer(char *IP, char * PORT)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b09c      	sub	sp, #112	; 0x70
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
	char gCmd[100] =
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	2264      	movs	r2, #100	; 0x64
 80016f0:	2100      	movs	r1, #0
 80016f2:	4618      	mov	r0, r3
 80016f4:	f004 ffd8 	bl	80066a8 <memset>
	{ 0 };
	//1.设置模式为TCP透传模式
	Send_AT_Cmd("AT+CIPMODE=1", "OK", NULL, 500);
 80016f8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016fc:	2200      	movs	r2, #0
 80016fe:	490c      	ldr	r1, [pc, #48]	; (8001730 <connectToTCPServer+0x50>)
 8001700:	480c      	ldr	r0, [pc, #48]	; (8001734 <connectToTCPServer+0x54>)
 8001702:	f7ff ff4d 	bl	80015a0 <Send_AT_Cmd>
	sprintf(gCmd, "AT+CIPSTART=\"TCP\",\"%s\",%s", IP, PORT);
 8001706:	f107 000c 	add.w	r0, r7, #12
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	490a      	ldr	r1, [pc, #40]	; (8001738 <connectToTCPServer+0x58>)
 8001710:	f005 f852 	bl	80067b8 <sprintf>
	return Send_AT_Cmd(gCmd, "OK", NULL, 1800);
 8001714:	f107 000c 	add.w	r0, r7, #12
 8001718:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 800171c:	2200      	movs	r2, #0
 800171e:	4904      	ldr	r1, [pc, #16]	; (8001730 <connectToTCPServer+0x50>)
 8001720:	f7ff ff3e 	bl	80015a0 <Send_AT_Cmd>
 8001724:	4603      	mov	r3, r0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3770      	adds	r7, #112	; 0x70
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	0800b590 	.word	0x0800b590
 8001734:	0800b63c 	.word	0x0800b63c
 8001738:	0800b64c 	.word	0x0800b64c

0800173c <F4G_sendStr>:
/**
 * 透传模式下4G模块发送字符串
 */
void F4G_sendStr(char *str)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b0a4      	sub	sp, #144	; 0x90
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	u8 i = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	char cmd[128] = "{(";
 800174a:	f642 037b 	movw	r3, #10363	; 0x287b
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	f107 0310 	add.w	r3, r7, #16
 8001754:	227c      	movs	r2, #124	; 0x7c
 8001756:	2100      	movs	r1, #0
 8001758:	4618      	mov	r0, r3
 800175a:	f004 ffa5 	bl	80066a8 <memset>
	strcat(cmd, str);
 800175e:	f107 030c 	add.w	r3, r7, #12
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	4618      	mov	r0, r3
 8001766:	f005 f84b 	bl	8006800 <strcat>
	strcat(cmd, "}");
 800176a:	f107 030c 	add.w	r3, r7, #12
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fd5a 	bl	8000228 <strlen>
 8001774:	4603      	mov	r3, r0
 8001776:	461a      	mov	r2, r3
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	4413      	add	r3, r2
 800177e:	4920      	ldr	r1, [pc, #128]	; (8001800 <F4G_sendStr+0xc4>)
 8001780:	461a      	mov	r2, r3
 8001782:	460b      	mov	r3, r1
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	8013      	strh	r3, [r2, #0]
//	sprintf(cmd, "{(%s}", str);
	while (cmd[i] != '}')
 8001788:	e018      	b.n	80017bc <F4G_sendStr+0x80>
	{
		USART_SendData(USART2, cmd[i]);
 800178a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800178e:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001792:	4413      	add	r3, r2
 8001794:	f813 3c84 	ldrb.w	r3, [r3, #-132]
 8001798:	b29b      	uxth	r3, r3
 800179a:	4619      	mov	r1, r3
 800179c:	4819      	ldr	r0, [pc, #100]	; (8001804 <F4G_sendStr+0xc8>)
 800179e:	f004 fa73 	bl	8005c88 <USART_SendData>
		while (USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET)
 80017a2:	bf00      	nop
 80017a4:	2180      	movs	r1, #128	; 0x80
 80017a6:	4817      	ldr	r0, [pc, #92]	; (8001804 <F4G_sendStr+0xc8>)
 80017a8:	f004 fa8e 	bl	8005cc8 <USART_GetFlagStatus>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d0f8      	beq.n	80017a4 <F4G_sendStr+0x68>
			;
		i++;
 80017b2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80017b6:	3301      	adds	r3, #1
 80017b8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	while (cmd[i] != '}')
 80017bc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80017c0:	f107 0290 	add.w	r2, r7, #144	; 0x90
 80017c4:	4413      	add	r3, r2
 80017c6:	f813 3c84 	ldrb.w	r3, [r3, #-132]
 80017ca:	2b7d      	cmp	r3, #125	; 0x7d
 80017cc:	d1dd      	bne.n	800178a <F4G_sendStr+0x4e>
	}
	USART_SendData(USART2, cmd[i]);
 80017ce:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80017d2:	f107 0290 	add.w	r2, r7, #144	; 0x90
 80017d6:	4413      	add	r3, r2
 80017d8:	f813 3c84 	ldrb.w	r3, [r3, #-132]
 80017dc:	b29b      	uxth	r3, r3
 80017de:	4619      	mov	r1, r3
 80017e0:	4808      	ldr	r0, [pc, #32]	; (8001804 <F4G_sendStr+0xc8>)
 80017e2:	f004 fa51 	bl	8005c88 <USART_SendData>
	while (USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET)
 80017e6:	bf00      	nop
 80017e8:	2180      	movs	r1, #128	; 0x80
 80017ea:	4806      	ldr	r0, [pc, #24]	; (8001804 <F4G_sendStr+0xc8>)
 80017ec:	f004 fa6c 	bl	8005cc8 <USART_GetFlagStatus>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d0f8      	beq.n	80017e8 <F4G_sendStr+0xac>
		;
//	F4G_USART("%s", cmd);
}
 80017f6:	bf00      	nop
 80017f8:	3790      	adds	r7, #144	; 0x90
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	0800b668 	.word	0x0800b668
 8001804:	40004400 	.word	0x40004400

08001808 <F4G_ExitUnvarnishSend>:

/**
 * 4G模块退出透传模式
 */
void F4G_ExitUnvarnishSend(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
	delay_ms(1000);
 800180c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001810:	f004 fb02 	bl	8005e18 <delay_ms>
	F4G_USART("+++");
 8001814:	4904      	ldr	r1, [pc, #16]	; (8001828 <F4G_ExitUnvarnishSend+0x20>)
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <F4G_ExitUnvarnishSend+0x24>)
 8001818:	f001 fe36 	bl	8003488 <Wifi_USART_printf>
	delay_ms(500);
 800181c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001820:	f004 fafa 	bl	8005e18 <delay_ms>
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}
 8001828:	0800b66c 	.word	0x0800b66c
 800182c:	40004400 	.word	0x40004400

08001830 <getModuleMes>:
/***********************以下开始为与服务器通信业务代码部分*************************************/
/**
 * 获取模块的相关信息
 */
void getModuleMes(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
	char *result = NULL;
 8001836:	2300      	movs	r3, #0
 8001838:	607b      	str	r3, [r7, #4]
	u8 inx = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	70fb      	strb	r3, [r7, #3]
	while (!Send_AT_Cmd("AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"", "OK", NULL, 500))
 800183e:	bf00      	nop
 8001840:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001844:	2200      	movs	r2, #0
 8001846:	4978      	ldr	r1, [pc, #480]	; (8001a28 <getModuleMes+0x1f8>)
 8001848:	4878      	ldr	r0, [pc, #480]	; (8001a2c <getModuleMes+0x1fc>)
 800184a:	f7ff fea9 	bl	80015a0 <Send_AT_Cmd>
 800184e:	4603      	mov	r3, r0
 8001850:	f083 0301 	eor.w	r3, r3, #1
 8001854:	b2db      	uxtb	r3, r3
 8001856:	2b00      	cmp	r3, #0
 8001858:	d1f2      	bne.n	8001840 <getModuleMes+0x10>
		;
	while (!Send_AT_Cmd("AT+SAPBR=3,1,\"APN\",\"\"", "OK", NULL, 500))
 800185a:	bf00      	nop
 800185c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001860:	2200      	movs	r2, #0
 8001862:	4971      	ldr	r1, [pc, #452]	; (8001a28 <getModuleMes+0x1f8>)
 8001864:	4872      	ldr	r0, [pc, #456]	; (8001a30 <getModuleMes+0x200>)
 8001866:	f7ff fe9b 	bl	80015a0 <Send_AT_Cmd>
 800186a:	4603      	mov	r3, r0
 800186c:	f083 0301 	eor.w	r3, r3, #1
 8001870:	b2db      	uxtb	r3, r3
 8001872:	2b00      	cmp	r3, #0
 8001874:	d1f2      	bne.n	800185c <getModuleMes+0x2c>
		;
	while (!Send_AT_Cmd("AT+SAPBR=1,1", "OK", NULL, 500))
 8001876:	bf00      	nop
 8001878:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800187c:	2200      	movs	r2, #0
 800187e:	496a      	ldr	r1, [pc, #424]	; (8001a28 <getModuleMes+0x1f8>)
 8001880:	486c      	ldr	r0, [pc, #432]	; (8001a34 <getModuleMes+0x204>)
 8001882:	f7ff fe8d 	bl	80015a0 <Send_AT_Cmd>
 8001886:	4603      	mov	r3, r0
 8001888:	f083 0301 	eor.w	r3, r3, #1
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f2      	bne.n	8001878 <getModuleMes+0x48>
		;
	while (!Send_AT_Cmd("AT+SAPBR=2,1", "OK", NULL, 500))
 8001892:	bf00      	nop
 8001894:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001898:	2200      	movs	r2, #0
 800189a:	4963      	ldr	r1, [pc, #396]	; (8001a28 <getModuleMes+0x1f8>)
 800189c:	4866      	ldr	r0, [pc, #408]	; (8001a38 <getModuleMes+0x208>)
 800189e:	f7ff fe7f 	bl	80015a0 <Send_AT_Cmd>
 80018a2:	4603      	mov	r3, r0
 80018a4:	f083 0301 	eor.w	r3, r3, #1
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f2      	bne.n	8001894 <getModuleMes+0x64>
		;
	//AT+CIPGSMLOC=1,1  获取经纬度和时间
	while (!Send_AT_Cmd("AT+CIPGSMLOC=1,1", "OK", NULL, 500))
 80018ae:	bf00      	nop
 80018b0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018b4:	2200      	movs	r2, #0
 80018b6:	495c      	ldr	r1, [pc, #368]	; (8001a28 <getModuleMes+0x1f8>)
 80018b8:	4860      	ldr	r0, [pc, #384]	; (8001a3c <getModuleMes+0x20c>)
 80018ba:	f7ff fe71 	bl	80015a0 <Send_AT_Cmd>
 80018be:	4603      	mov	r3, r0
 80018c0:	f083 0301 	eor.w	r3, r3, #1
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1f2      	bne.n	80018b0 <getModuleMes+0x80>
		;
	result = strtok(F4G_Fram_Record_Struct.Data_RX_BUF, ",");
 80018ca:	495d      	ldr	r1, [pc, #372]	; (8001a40 <getModuleMes+0x210>)
 80018cc:	485d      	ldr	r0, [pc, #372]	; (8001a44 <getModuleMes+0x214>)
 80018ce:	f004 ffeb 	bl	80068a8 <strtok>
 80018d2:	6078      	str	r0, [r7, #4]
	result = strtok( NULL, ",");
 80018d4:	495a      	ldr	r1, [pc, #360]	; (8001a40 <getModuleMes+0x210>)
 80018d6:	2000      	movs	r0, #0
 80018d8:	f004 ffe6 	bl	80068a8 <strtok>
 80018dc:	6078      	str	r0, [r7, #4]
	result = strtok( NULL, ",");
 80018de:	4958      	ldr	r1, [pc, #352]	; (8001a40 <getModuleMes+0x210>)
 80018e0:	2000      	movs	r0, #0
 80018e2:	f004 ffe1 	bl	80068a8 <strtok>
 80018e6:	6078      	str	r0, [r7, #4]
	strcpy(F4G_Fram_Record_Struct.locations[0], result);
 80018e8:	6879      	ldr	r1, [r7, #4]
 80018ea:	4857      	ldr	r0, [pc, #348]	; (8001a48 <getModuleMes+0x218>)
 80018ec:	f004 ffa5 	bl	800683a <strcpy>
	printf("longitude is \"%s\"\n", F4G_Fram_Record_Struct.locations[0]);
 80018f0:	4955      	ldr	r1, [pc, #340]	; (8001a48 <getModuleMes+0x218>)
 80018f2:	4856      	ldr	r0, [pc, #344]	; (8001a4c <getModuleMes+0x21c>)
 80018f4:	f004 fee0 	bl	80066b8 <printf>
	result = strtok( NULL, ",");
 80018f8:	4951      	ldr	r1, [pc, #324]	; (8001a40 <getModuleMes+0x210>)
 80018fa:	2000      	movs	r0, #0
 80018fc:	f004 ffd4 	bl	80068a8 <strtok>
 8001900:	6078      	str	r0, [r7, #4]
	strcpy(F4G_Fram_Record_Struct.locations[1], result);
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	4852      	ldr	r0, [pc, #328]	; (8001a50 <getModuleMes+0x220>)
 8001906:	f004 ff98 	bl	800683a <strcpy>
	printf("latitude is \"%s\"\n", F4G_Fram_Record_Struct.locations[1]);
 800190a:	4951      	ldr	r1, [pc, #324]	; (8001a50 <getModuleMes+0x220>)
 800190c:	4851      	ldr	r0, [pc, #324]	; (8001a54 <getModuleMes+0x224>)
 800190e:	f004 fed3 	bl	80066b8 <printf>

	//获取物联网卡号
	while (!Send_AT_Cmd("AT+CCID", "OK", NULL, 500))
 8001912:	bf00      	nop
 8001914:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001918:	2200      	movs	r2, #0
 800191a:	4943      	ldr	r1, [pc, #268]	; (8001a28 <getModuleMes+0x1f8>)
 800191c:	484e      	ldr	r0, [pc, #312]	; (8001a58 <getModuleMes+0x228>)
 800191e:	f7ff fe3f 	bl	80015a0 <Send_AT_Cmd>
 8001922:	4603      	mov	r3, r0
 8001924:	f083 0301 	eor.w	r3, r3, #1
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b00      	cmp	r3, #0
 800192c:	d1f2      	bne.n	8001914 <getModuleMes+0xe4>
		;
	result = F4G_Fram_Record_Struct.Data_RX_BUF;
 800192e:	4b45      	ldr	r3, [pc, #276]	; (8001a44 <getModuleMes+0x214>)
 8001930:	607b      	str	r3, [r7, #4]
	inx = 0;
 8001932:	2300      	movs	r3, #0
 8001934:	70fb      	strb	r3, [r7, #3]
	while (!(*result <= '9' && *result >= '0'))
 8001936:	e002      	b.n	800193e <getModuleMes+0x10e>
	{
		result++;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3301      	adds	r3, #1
 800193c:	607b      	str	r3, [r7, #4]
	while (!(*result <= '9' && *result >= '0'))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b39      	cmp	r3, #57	; 0x39
 8001944:	d8f8      	bhi.n	8001938 <getModuleMes+0x108>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b2f      	cmp	r3, #47	; 0x2f
 800194c:	d9f4      	bls.n	8001938 <getModuleMes+0x108>
	}
	//当值为字母和数字时
	while ((*result <= '9' && *result >= '0')
 800194e:	e00c      	b.n	800196a <getModuleMes+0x13a>
			|| (*result <= 'Z' && *result >= 'A')
			|| (*result <= 'z' && *result >= 'a'))
	{
		F4G_Fram_Record_Struct.ccid[inx++] = *result;
 8001950:	78fb      	ldrb	r3, [r7, #3]
 8001952:	1c5a      	adds	r2, r3, #1
 8001954:	70fa      	strb	r2, [r7, #3]
 8001956:	4619      	mov	r1, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	781a      	ldrb	r2, [r3, #0]
 800195c:	4b39      	ldr	r3, [pc, #228]	; (8001a44 <getModuleMes+0x214>)
 800195e:	440b      	add	r3, r1
 8001960:	f883 2a24 	strb.w	r2, [r3, #2596]	; 0xa24
		result++;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3301      	adds	r3, #1
 8001968:	607b      	str	r3, [r7, #4]
	while ((*result <= '9' && *result >= '0')
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	2b39      	cmp	r3, #57	; 0x39
 8001970:	d803      	bhi.n	800197a <getModuleMes+0x14a>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b2f      	cmp	r3, #47	; 0x2f
 8001978:	d8ea      	bhi.n	8001950 <getModuleMes+0x120>
			|| (*result <= 'Z' && *result >= 'A')
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b5a      	cmp	r3, #90	; 0x5a
 8001980:	d803      	bhi.n	800198a <getModuleMes+0x15a>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b40      	cmp	r3, #64	; 0x40
 8001988:	d8e2      	bhi.n	8001950 <getModuleMes+0x120>
			|| (*result <= 'z' && *result >= 'a'))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b7a      	cmp	r3, #122	; 0x7a
 8001990:	d803      	bhi.n	800199a <getModuleMes+0x16a>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b60      	cmp	r3, #96	; 0x60
 8001998:	d8da      	bhi.n	8001950 <getModuleMes+0x120>
	}
	printf("CCID=%s\r\n", F4G_Fram_Record_Struct.ccid);
 800199a:	4930      	ldr	r1, [pc, #192]	; (8001a5c <getModuleMes+0x22c>)
 800199c:	4830      	ldr	r0, [pc, #192]	; (8001a60 <getModuleMes+0x230>)
 800199e:	f004 fe8b 	bl	80066b8 <printf>
	//获取模块网络信息
	while (!Send_AT_Cmd("AT+COPS=3,1", "OK", NULL, 500))
 80019a2:	bf00      	nop
 80019a4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80019a8:	2200      	movs	r2, #0
 80019aa:	491f      	ldr	r1, [pc, #124]	; (8001a28 <getModuleMes+0x1f8>)
 80019ac:	482d      	ldr	r0, [pc, #180]	; (8001a64 <getModuleMes+0x234>)
 80019ae:	f7ff fdf7 	bl	80015a0 <Send_AT_Cmd>
 80019b2:	4603      	mov	r3, r0
 80019b4:	f083 0301 	eor.w	r3, r3, #1
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1f2      	bne.n	80019a4 <getModuleMes+0x174>
		;
	while (!Send_AT_Cmd("AT+COPS?", "OK", NULL, 500))
 80019be:	bf00      	nop
 80019c0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80019c4:	2200      	movs	r2, #0
 80019c6:	4918      	ldr	r1, [pc, #96]	; (8001a28 <getModuleMes+0x1f8>)
 80019c8:	4827      	ldr	r0, [pc, #156]	; (8001a68 <getModuleMes+0x238>)
 80019ca:	f7ff fde9 	bl	80015a0 <Send_AT_Cmd>
 80019ce:	4603      	mov	r3, r0
 80019d0:	f083 0301 	eor.w	r3, r3, #1
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1f2      	bne.n	80019c0 <getModuleMes+0x190>
		;
	if ((bool) strstr(F4G_Fram_Record_Struct.Data_RX_BUF, "CMCC"))
 80019da:	4924      	ldr	r1, [pc, #144]	; (8001a6c <getModuleMes+0x23c>)
 80019dc:	4819      	ldr	r0, [pc, #100]	; (8001a44 <getModuleMes+0x214>)
 80019de:	f004 ff48 	bl	8006872 <strstr>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d004      	beq.n	80019f2 <getModuleMes+0x1c2>
	{
		F4G_Fram_Record_Struct.cops = '3';
 80019e8:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <getModuleMes+0x214>)
 80019ea:	2233      	movs	r2, #51	; 0x33
 80019ec:	f883 2a3c 	strb.w	r2, [r3, #2620]	; 0xa3c
 80019f0:	e00f      	b.n	8001a12 <getModuleMes+0x1e2>
	}
	else if ((bool) strstr(F4G_Fram_Record_Struct.Data_RX_BUF, "UNICOM"))
 80019f2:	491f      	ldr	r1, [pc, #124]	; (8001a70 <getModuleMes+0x240>)
 80019f4:	4813      	ldr	r0, [pc, #76]	; (8001a44 <getModuleMes+0x214>)
 80019f6:	f004 ff3c 	bl	8006872 <strstr>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d004      	beq.n	8001a0a <getModuleMes+0x1da>
	{
		F4G_Fram_Record_Struct.cops = '6';
 8001a00:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <getModuleMes+0x214>)
 8001a02:	2236      	movs	r2, #54	; 0x36
 8001a04:	f883 2a3c 	strb.w	r2, [r3, #2620]	; 0xa3c
 8001a08:	e003      	b.n	8001a12 <getModuleMes+0x1e2>
	}
	else
	{
		F4G_Fram_Record_Struct.cops = '9';
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <getModuleMes+0x214>)
 8001a0c:	2239      	movs	r2, #57	; 0x39
 8001a0e:	f883 2a3c 	strb.w	r2, [r3, #2620]	; 0xa3c
	}
	printf("COPS is \"%c\"\n", F4G_Fram_Record_Struct.cops);
 8001a12:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <getModuleMes+0x214>)
 8001a14:	f893 3a3c 	ldrb.w	r3, [r3, #2620]	; 0xa3c
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4816      	ldr	r0, [pc, #88]	; (8001a74 <getModuleMes+0x244>)
 8001a1c:	f004 fe4c 	bl	80066b8 <printf>
}
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	0800b590 	.word	0x0800b590
 8001a2c:	0800b670 	.word	0x0800b670
 8001a30:	0800b690 	.word	0x0800b690
 8001a34:	0800b6a8 	.word	0x0800b6a8
 8001a38:	0800b6b8 	.word	0x0800b6b8
 8001a3c:	0800b6c8 	.word	0x0800b6c8
 8001a40:	0800b6dc 	.word	0x0800b6dc
 8001a44:	200006f0 	.word	0x200006f0
 8001a48:	200010fc 	.word	0x200010fc
 8001a4c:	0800b6e0 	.word	0x0800b6e0
 8001a50:	20001108 	.word	0x20001108
 8001a54:	0800b6f4 	.word	0x0800b6f4
 8001a58:	0800b708 	.word	0x0800b708
 8001a5c:	20001114 	.word	0x20001114
 8001a60:	0800b710 	.word	0x0800b710
 8001a64:	0800b71c 	.word	0x0800b71c
 8001a68:	0800b728 	.word	0x0800b728
 8001a6c:	0800b734 	.word	0x0800b734
 8001a70:	0800b73c 	.word	0x0800b73c
 8001a74:	0800b744 	.word	0x0800b744

08001a78 <request2Server>:
/**
 * 向服务器发起请求
 */
void request2Server(char str[])
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
	//	const unsigned char *enc = RegBuf;
//	const unsigned char f4g[128] =
//			"PM610001,00,89860416141871905416-3-2-sixBT20200713-_-06";
//	char buf[128];
//	base64_encode(f4g, buf);
	base64_encode((const unsigned char *) str, F4G_Fram_Record_Struct.EnData);
 8001a80:	4905      	ldr	r1, [pc, #20]	; (8001a98 <request2Server+0x20>)
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f000 f80a 	bl	8001a9c <base64_encode>
//	base64_encode("PM000204,00,89860403101873285015-1-2-imid20190909-103.25883484_30.56869316-12-11111", F4G_Fram_Record_Struct.EnData);
	//printf("encode=>%s\r\n", F4G_Fram_Record_Struct.EnData);
	F4G_sendStr(F4G_Fram_Record_Struct.EnData);
 8001a88:	4803      	ldr	r0, [pc, #12]	; (8001a98 <request2Server+0x20>)
 8001a8a:	f7ff fe57 	bl	800173c <F4G_sendStr>
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000cf0 	.word	0x20000cf0

08001a9c <base64_encode>:
 * 编码代码
 * const unsigned char * sourcedata， 源数组
 * char * base64 ，码字保存
 */
int base64_encode(const unsigned char *sourcedata, char *base64)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
	int i = 0, j = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	613b      	str	r3, [r7, #16]
	unsigned char trans_index = 0;  // 索引是8位，但是高两位都为0
 8001aae:	2300      	movs	r3, #0
 8001ab0:	73fb      	strb	r3, [r7, #15]
	const int datalength = strlen((const char *) sourcedata);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7fe fbb8 	bl	8000228 <strlen>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	60bb      	str	r3, [r7, #8]
	for (; i < datalength; i += 3)
 8001abc:	e0ab      	b.n	8001c16 <base64_encode+0x17a>
	{
		// 每三个一组，进行编码
		// 要编码的数字的第一个
		trans_index = ((sourcedata[i] >> 2) & 0x3f);
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	089b      	lsrs	r3, r3, #2
 8001ac8:	73fb      	strb	r3, [r7, #15]
		base64[j++] = base64char[(int) trans_index];
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1c5a      	adds	r2, r3, #1
 8001ace:	613a      	str	r2, [r7, #16]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4a57      	ldr	r2, [pc, #348]	; (8001c34 <base64_encode+0x198>)
 8001ad8:	6811      	ldr	r1, [r2, #0]
 8001ada:	7bfa      	ldrb	r2, [r7, #15]
 8001adc:	440a      	add	r2, r1
 8001ade:	7812      	ldrb	r2, [r2, #0]
 8001ae0:	701a      	strb	r2, [r3, #0]
		// 第二个
		trans_index = ((sourcedata[i] << 4) & 0x30);
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	011b      	lsls	r3, r3, #4
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001af2:	73fb      	strb	r3, [r7, #15]
		if (i + 1 < datalength)
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	1c5a      	adds	r2, r3, #1
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	da28      	bge.n	8001b50 <base64_encode+0xb4>
		{
			trans_index |= ((sourcedata[i + 1] >> 4) & 0x0f);
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	3301      	adds	r3, #1
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	4413      	add	r3, r2
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	091b      	lsrs	r3, r3, #4
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	b25a      	sxtb	r2, r3
 8001b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	b25b      	sxtb	r3, r3
 8001b16:	73fb      	strb	r3, [r7, #15]
			base64[j++] = base64char[(int) trans_index];
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	613a      	str	r2, [r7, #16]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	4413      	add	r3, r2
 8001b24:	4a43      	ldr	r2, [pc, #268]	; (8001c34 <base64_encode+0x198>)
 8001b26:	6811      	ldr	r1, [r2, #0]
 8001b28:	7bfa      	ldrb	r2, [r7, #15]
 8001b2a:	440a      	add	r2, r1
 8001b2c:	7812      	ldrb	r2, [r2, #0]
 8001b2e:	701a      	strb	r2, [r3, #0]
			base64[j++] = padding_char;

			break;   // 超出总长度，可以直接break
		}
		// 第三个
		trans_index = ((sourcedata[i + 1] << 2) & 0x3c);
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	3301      	adds	r3, #1
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	4413      	add	r3, r2
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001b42:	73fb      	strb	r3, [r7, #15]
		if (i + 2 < datalength)  // 有的话需要编码2个
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	1c9a      	adds	r2, r3, #2
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	da4b      	bge.n	8001be6 <base64_encode+0x14a>
 8001b4e:	e01c      	b.n	8001b8a <base64_encode+0xee>
			base64[j++] = base64char[(int) trans_index];
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	1c5a      	adds	r2, r3, #1
 8001b54:	613a      	str	r2, [r7, #16]
 8001b56:	461a      	mov	r2, r3
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	4a35      	ldr	r2, [pc, #212]	; (8001c34 <base64_encode+0x198>)
 8001b5e:	6811      	ldr	r1, [r2, #0]
 8001b60:	7bfa      	ldrb	r2, [r7, #15]
 8001b62:	440a      	add	r2, r1
 8001b64:	7812      	ldrb	r2, [r2, #0]
 8001b66:	701a      	strb	r2, [r3, #0]
			base64[j++] = padding_char;
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1c5a      	adds	r2, r3, #1
 8001b6c:	613a      	str	r2, [r7, #16]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	4413      	add	r3, r2
 8001b74:	223d      	movs	r2, #61	; 0x3d
 8001b76:	701a      	strb	r2, [r3, #0]
			base64[j++] = padding_char;
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1c5a      	adds	r2, r3, #1
 8001b7c:	613a      	str	r2, [r7, #16]
 8001b7e:	461a      	mov	r2, r3
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	4413      	add	r3, r2
 8001b84:	223d      	movs	r2, #61	; 0x3d
 8001b86:	701a      	strb	r2, [r3, #0]
			break;   // 超出总长度，可以直接break
 8001b88:	e04a      	b.n	8001c20 <base64_encode+0x184>
		{
			trans_index |= ((sourcedata[i + 2] >> 6) & 0x03);
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	3302      	adds	r3, #2
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	099b      	lsrs	r3, r3, #6
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	b25a      	sxtb	r2, r3
 8001b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	b25b      	sxtb	r3, r3
 8001ba2:	73fb      	strb	r3, [r7, #15]
			base64[j++] = base64char[(int) trans_index];
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	1c5a      	adds	r2, r3, #1
 8001ba8:	613a      	str	r2, [r7, #16]
 8001baa:	461a      	mov	r2, r3
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	4413      	add	r3, r2
 8001bb0:	4a20      	ldr	r2, [pc, #128]	; (8001c34 <base64_encode+0x198>)
 8001bb2:	6811      	ldr	r1, [r2, #0]
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	440a      	add	r2, r1
 8001bb8:	7812      	ldrb	r2, [r2, #0]
 8001bba:	701a      	strb	r2, [r3, #0]

			trans_index = sourcedata[i + 2] & 0x3f;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	3302      	adds	r3, #2
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bca:	73fb      	strb	r3, [r7, #15]
			base64[j++] = base64char[(int) trans_index];
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	613a      	str	r2, [r7, #16]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	4a16      	ldr	r2, [pc, #88]	; (8001c34 <base64_encode+0x198>)
 8001bda:	6811      	ldr	r1, [r2, #0]
 8001bdc:	7bfa      	ldrb	r2, [r7, #15]
 8001bde:	440a      	add	r2, r1
 8001be0:	7812      	ldrb	r2, [r2, #0]
 8001be2:	701a      	strb	r2, [r3, #0]
 8001be4:	e014      	b.n	8001c10 <base64_encode+0x174>
		}
		else
		{
			base64[j++] = base64char[(int) trans_index];
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1c5a      	adds	r2, r3, #1
 8001bea:	613a      	str	r2, [r7, #16]
 8001bec:	461a      	mov	r2, r3
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	4a10      	ldr	r2, [pc, #64]	; (8001c34 <base64_encode+0x198>)
 8001bf4:	6811      	ldr	r1, [r2, #0]
 8001bf6:	7bfa      	ldrb	r2, [r7, #15]
 8001bf8:	440a      	add	r2, r1
 8001bfa:	7812      	ldrb	r2, [r2, #0]
 8001bfc:	701a      	strb	r2, [r3, #0]

			base64[j++] = padding_char;
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1c5a      	adds	r2, r3, #1
 8001c02:	613a      	str	r2, [r7, #16]
 8001c04:	461a      	mov	r2, r3
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	4413      	add	r3, r2
 8001c0a:	223d      	movs	r2, #61	; 0x3d
 8001c0c:	701a      	strb	r2, [r3, #0]

			break;
 8001c0e:	e007      	b.n	8001c20 <base64_encode+0x184>
	for (; i < datalength; i += 3)
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	3303      	adds	r3, #3
 8001c14:	617b      	str	r3, [r7, #20]
 8001c16:	697a      	ldr	r2, [r7, #20]
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	f6ff af4f 	blt.w	8001abe <base64_encode+0x22>
		}
	}

	base64[j] = '\0';
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	4413      	add	r3, r2
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]

	return 0;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000000 	.word	0x20000000

08001c38 <num_strchr>:
 * 在字符串中查询特定字符位置索引
 * const char *str ，字符串
 * char c，要查找的字符
 */
int num_strchr(const char *str, char c)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	460b      	mov	r3, r1
 8001c42:	70fb      	strb	r3, [r7, #3]
	const char *pindex = strchr(str, c);
 8001c44:	78fb      	ldrb	r3, [r7, #3]
 8001c46:	4619      	mov	r1, r3
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f004 fde8 	bl	800681e <strchr>
 8001c4e:	60f8      	str	r0, [r7, #12]
	if (NULL == pindex)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d102      	bne.n	8001c5c <num_strchr+0x24>
	{
		return -1;
 8001c56:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5a:	e002      	b.n	8001c62 <num_strchr+0x2a>
	}
	return pindex - str;
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	1ad3      	subs	r3, r2, r3
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
	...

08001c6c <base64_decode>:
 * 解码
 * const char * base64 码字
 * unsigned char * dedata， 解码恢复的数据
 */
int base64_decode(const char *base64, unsigned char *dedata)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b088      	sub	sp, #32
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
	int i = 0, j = 0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61bb      	str	r3, [r7, #24]
	int trans[4] =
 8001c7e:	f107 0308 	add.w	r3, r7, #8
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
	{ 0, 0, 0, 0 };
	for (; base64[i] != '\0'; i += 4)
 8001c8c:	e07b      	b.n	8001d86 <base64_decode+0x11a>
	{
		// 每四个一组，译码成三个字符
		trans[0] = num_strchr(base64char, base64[i]);
 8001c8e:	4b46      	ldr	r3, [pc, #280]	; (8001da8 <base64_decode+0x13c>)
 8001c90:	6818      	ldr	r0, [r3, #0]
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	687a      	ldr	r2, [r7, #4]
 8001c96:	4413      	add	r3, r2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	f7ff ffcc 	bl	8001c38 <num_strchr>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	60bb      	str	r3, [r7, #8]
		trans[1] = num_strchr(base64char, base64[i + 1]);
 8001ca4:	4b40      	ldr	r3, [pc, #256]	; (8001da8 <base64_decode+0x13c>)
 8001ca6:	6818      	ldr	r0, [r3, #0]
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	3301      	adds	r3, #1
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	4413      	add	r3, r2
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	f7ff ffc0 	bl	8001c38 <num_strchr>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	60fb      	str	r3, [r7, #12]
		// 1/3
		dedata[j++] = ((trans[0] << 2) & 0xfc) | ((trans[1] >> 4) & 0x03);
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	1c5a      	adds	r2, r3, #1
 8001cc0:	61ba      	str	r2, [r7, #24]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	0092      	lsls	r2, r2, #2
 8001ccc:	b251      	sxtb	r1, r2
 8001cce:	68fa      	ldr	r2, [r7, #12]
 8001cd0:	1112      	asrs	r2, r2, #4
 8001cd2:	b252      	sxtb	r2, r2
 8001cd4:	f002 0203 	and.w	r2, r2, #3
 8001cd8:	b252      	sxtb	r2, r2
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	b252      	sxtb	r2, r2
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	701a      	strb	r2, [r3, #0]

		if (base64[i + 2] == '=')
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	3302      	adds	r3, #2
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	4413      	add	r3, r2
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b3d      	cmp	r3, #61	; 0x3d
 8001cee:	d044      	beq.n	8001d7a <base64_decode+0x10e>
		{
			continue;
		}
		else
		{
			trans[2] = num_strchr(base64char, base64[i + 2]);
 8001cf0:	4b2d      	ldr	r3, [pc, #180]	; (8001da8 <base64_decode+0x13c>)
 8001cf2:	6818      	ldr	r0, [r3, #0]
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	3302      	adds	r3, #2
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	4619      	mov	r1, r3
 8001d00:	f7ff ff9a 	bl	8001c38 <num_strchr>
 8001d04:	4603      	mov	r3, r0
 8001d06:	613b      	str	r3, [r7, #16]
		}
		// 2/3
		dedata[j++] = ((trans[1] << 4) & 0xf0) | ((trans[2] >> 2) & 0x0f);
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	1c5a      	adds	r2, r3, #1
 8001d0c:	61ba      	str	r2, [r7, #24]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	4413      	add	r3, r2
 8001d14:	68fa      	ldr	r2, [r7, #12]
 8001d16:	0112      	lsls	r2, r2, #4
 8001d18:	b251      	sxtb	r1, r2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	1092      	asrs	r2, r2, #2
 8001d1e:	b252      	sxtb	r2, r2
 8001d20:	f002 020f 	and.w	r2, r2, #15
 8001d24:	b252      	sxtb	r2, r2
 8001d26:	430a      	orrs	r2, r1
 8001d28:	b252      	sxtb	r2, r2
 8001d2a:	b2d2      	uxtb	r2, r2
 8001d2c:	701a      	strb	r2, [r3, #0]

		if (base64[i + 3] == '=')
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	3303      	adds	r3, #3
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	4413      	add	r3, r2
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b3d      	cmp	r3, #61	; 0x3d
 8001d3a:	d020      	beq.n	8001d7e <base64_decode+0x112>
		{
			continue;
		}
		else
		{
			trans[3] = num_strchr(base64char, base64[i + 3]);
 8001d3c:	4b1a      	ldr	r3, [pc, #104]	; (8001da8 <base64_decode+0x13c>)
 8001d3e:	6818      	ldr	r0, [r3, #0]
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	3303      	adds	r3, #3
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	4413      	add	r3, r2
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f7ff ff74 	bl	8001c38 <num_strchr>
 8001d50:	4603      	mov	r3, r0
 8001d52:	617b      	str	r3, [r7, #20]
		}

		// 3/3
		dedata[j++] = ((trans[2] << 6) & 0xc0) | (trans[3] & 0x3f);
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	1c5a      	adds	r2, r3, #1
 8001d58:	61ba      	str	r2, [r7, #24]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	4413      	add	r3, r2
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	0192      	lsls	r2, r2, #6
 8001d64:	b251      	sxtb	r1, r2
 8001d66:	697a      	ldr	r2, [r7, #20]
 8001d68:	b252      	sxtb	r2, r2
 8001d6a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001d6e:	b252      	sxtb	r2, r2
 8001d70:	430a      	orrs	r2, r1
 8001d72:	b252      	sxtb	r2, r2
 8001d74:	b2d2      	uxtb	r2, r2
 8001d76:	701a      	strb	r2, [r3, #0]
 8001d78:	e002      	b.n	8001d80 <base64_decode+0x114>
			continue;
 8001d7a:	bf00      	nop
 8001d7c:	e000      	b.n	8001d80 <base64_decode+0x114>
			continue;
 8001d7e:	bf00      	nop
	for (; base64[i] != '\0'; i += 4)
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	3304      	adds	r3, #4
 8001d84:	61fb      	str	r3, [r7, #28]
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f47f af7d 	bne.w	8001c8e <base64_decode+0x22>
	}

	dedata[j] = '\0';
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	4413      	add	r3, r2
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]

	return 0;
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3720      	adds	r7, #32
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000000 	.word	0x20000000

08001dac <MD5Init>:
{ 0x80, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
		0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
		0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };

void MD5Init(MD5_CTX *context)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	context->count[0] = 0;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
	context->count[1] = 0;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	605a      	str	r2, [r3, #4]
	context->state[0] = 0x67452301;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a08      	ldr	r2, [pc, #32]	; (8001de4 <MD5Init+0x38>)
 8001dc4:	609a      	str	r2, [r3, #8]
	context->state[1] = 0xEFCDAB89;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a07      	ldr	r2, [pc, #28]	; (8001de8 <MD5Init+0x3c>)
 8001dca:	60da      	str	r2, [r3, #12]
	context->state[2] = 0x98BADCFE;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4a07      	ldr	r2, [pc, #28]	; (8001dec <MD5Init+0x40>)
 8001dd0:	611a      	str	r2, [r3, #16]
	context->state[3] = 0x10325476;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a06      	ldr	r2, [pc, #24]	; (8001df0 <MD5Init+0x44>)
 8001dd6:	615a      	str	r2, [r3, #20]
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	67452301 	.word	0x67452301
 8001de8:	efcdab89 	.word	0xefcdab89
 8001dec:	98badcfe 	.word	0x98badcfe
 8001df0:	10325476 	.word	0x10325476

08001df4 <MD5Update>:
void MD5Update(MD5_CTX *context, unsigned char *input, unsigned int inputlen)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b088      	sub	sp, #32
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
	unsigned int i = 0, index = 0, partlen = 0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	61fb      	str	r3, [r7, #28]
 8001e04:	2300      	movs	r3, #0
 8001e06:	61bb      	str	r3, [r7, #24]
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
	index = (context->count[0] >> 3) & 0x3F;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	08db      	lsrs	r3, r3, #3
 8001e12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e16:	61bb      	str	r3, [r7, #24]
	partlen = 64 - index;
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001e1e:	617b      	str	r3, [r7, #20]
	context->count[0] += inputlen << 3;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	441a      	add	r2, r3
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	601a      	str	r2, [r3, #0]
	if (context->count[0] < (inputlen << 3))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d204      	bcs.n	8001e44 <MD5Update+0x50>
		context->count[1]++;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	1c5a      	adds	r2, r3, #1
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	605a      	str	r2, [r3, #4]
	context->count[1] += inputlen >> 29;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	0f5b      	lsrs	r3, r3, #29
 8001e4c:	441a      	add	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	605a      	str	r2, [r3, #4]

	if (inputlen >= partlen)
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d329      	bcc.n	8001eae <MD5Update+0xba>
	{
		memcpy(&context->buffer[index], input, partlen);
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	3318      	adds	r3, #24
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	4413      	add	r3, r2
 8001e62:	697a      	ldr	r2, [r7, #20]
 8001e64:	68b9      	ldr	r1, [r7, #8]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f004 fc13 	bl	8006692 <memcpy>
		MD5Transform(context->state, context->buffer);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f103 0208 	add.w	r2, r3, #8
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	3318      	adds	r3, #24
 8001e76:	4619      	mov	r1, r3
 8001e78:	4610      	mov	r0, r2
 8001e7a:	f000 f8e7 	bl	800204c <MD5Transform>
		for (i = partlen; i + 64 <= inputlen; i += 64)
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	61fb      	str	r3, [r7, #28]
 8001e82:	e00b      	b.n	8001e9c <MD5Update+0xa8>
			MD5Transform(context->state, &input[i]);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f103 0008 	add.w	r0, r3, #8
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	4413      	add	r3, r2
 8001e90:	4619      	mov	r1, r3
 8001e92:	f000 f8db 	bl	800204c <MD5Transform>
		for (i = partlen; i + 64 <= inputlen; i += 64)
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	3340      	adds	r3, #64	; 0x40
 8001e9a:	61fb      	str	r3, [r7, #28]
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d9ed      	bls.n	8001e84 <MD5Update+0x90>
		index = 0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	61bb      	str	r3, [r7, #24]
 8001eac:	e001      	b.n	8001eb2 <MD5Update+0xbe>
	}
	else
	{
		i = 0;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61fb      	str	r3, [r7, #28]
	}
	memcpy(&context->buffer[index], &input[i], inputlen - i);
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	3318      	adds	r3, #24
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	18d0      	adds	r0, r2, r3
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	18d1      	adds	r1, r2, r3
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	f004 fbe3 	bl	8006692 <memcpy>
}
 8001ecc:	bf00      	nop
 8001ece:	3720      	adds	r7, #32
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <MD5Final>:
void MD5Final(MD5_CTX *context, unsigned char digest[16])
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
	unsigned int index = 0, padlen = 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]
	unsigned char bits[8];
	index = (context->count[0] >> 3) & 0x3F;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	08db      	lsrs	r3, r3, #3
 8001eec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ef0:	617b      	str	r3, [r7, #20]
	padlen = (index < 56) ? (56 - index) : (120 - index);
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	2b37      	cmp	r3, #55	; 0x37
 8001ef6:	d803      	bhi.n	8001f00 <MD5Final+0x2c>
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8001efe:	e002      	b.n	8001f06 <MD5Final+0x32>
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8001f06:	613b      	str	r3, [r7, #16]
	MD5Encode(bits, context->count, 8);
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	f107 0308 	add.w	r3, r7, #8
 8001f0e:	2208      	movs	r2, #8
 8001f10:	4618      	mov	r0, r3
 8001f12:	f000 f819 	bl	8001f48 <MD5Encode>
	MD5Update(context, PADDING, padlen);
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	490a      	ldr	r1, [pc, #40]	; (8001f44 <MD5Final+0x70>)
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff ff6a 	bl	8001df4 <MD5Update>
	MD5Update(context, bits, 8);
 8001f20:	f107 0308 	add.w	r3, r7, #8
 8001f24:	2208      	movs	r2, #8
 8001f26:	4619      	mov	r1, r3
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f7ff ff63 	bl	8001df4 <MD5Update>
	MD5Encode(digest, context->state, 16);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	3308      	adds	r3, #8
 8001f32:	2210      	movs	r2, #16
 8001f34:	4619      	mov	r1, r3
 8001f36:	6838      	ldr	r0, [r7, #0]
 8001f38:	f000 f806 	bl	8001f48 <MD5Encode>
}
 8001f3c:	bf00      	nop
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000004 	.word	0x20000004

08001f48 <MD5Encode>:
void MD5Encode(unsigned char *output, unsigned int *input, unsigned int len)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b087      	sub	sp, #28
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
	unsigned int i = 0, j = 0;
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	613b      	str	r3, [r7, #16]
	while (j < len)
 8001f5c:	e033      	b.n	8001fc6 <MD5Encode+0x7e>
	{
		output[j] = input[i] & 0xFF;
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	4413      	add	r3, r2
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	0092      	lsls	r2, r2, #2
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	440a      	add	r2, r1
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	b2d2      	uxtb	r2, r2
 8001f70:	701a      	strb	r2, [r3, #0]
		output[j + 1] = (input[i] >> 8) & 0xFF;
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	3301      	adds	r3, #1
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	4413      	add	r3, r2
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	0092      	lsls	r2, r2, #2
 8001f7e:	68b9      	ldr	r1, [r7, #8]
 8001f80:	440a      	add	r2, r1
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	0a12      	lsrs	r2, r2, #8
 8001f86:	b2d2      	uxtb	r2, r2
 8001f88:	701a      	strb	r2, [r3, #0]
		output[j + 2] = (input[i] >> 16) & 0xFF;
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	4413      	add	r3, r2
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	0092      	lsls	r2, r2, #2
 8001f96:	68b9      	ldr	r1, [r7, #8]
 8001f98:	440a      	add	r2, r1
 8001f9a:	6812      	ldr	r2, [r2, #0]
 8001f9c:	0c12      	lsrs	r2, r2, #16
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	701a      	strb	r2, [r3, #0]
		output[j + 3] = (input[i] >> 24) & 0xFF;
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	3303      	adds	r3, #3
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	4413      	add	r3, r2
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	0092      	lsls	r2, r2, #2
 8001fae:	68b9      	ldr	r1, [r7, #8]
 8001fb0:	440a      	add	r2, r1
 8001fb2:	6812      	ldr	r2, [r2, #0]
 8001fb4:	0e12      	lsrs	r2, r2, #24
 8001fb6:	b2d2      	uxtb	r2, r2
 8001fb8:	701a      	strb	r2, [r3, #0]
		i++;
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	617b      	str	r3, [r7, #20]
		j += 4;
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	3304      	adds	r3, #4
 8001fc4:	613b      	str	r3, [r7, #16]
	while (j < len)
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d3c7      	bcc.n	8001f5e <MD5Encode+0x16>
	}
}
 8001fce:	bf00      	nop
 8001fd0:	371c      	adds	r7, #28
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <MD5Decode>:
void MD5Decode(unsigned int *output, unsigned char *input, unsigned int len)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b087      	sub	sp, #28
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
	unsigned int i = 0, j = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	2300      	movs	r3, #0
 8001fea:	613b      	str	r3, [r7, #16]
	while (j < len)
 8001fec:	e025      	b.n	800203a <MD5Decode+0x62>
	{
		output[i] = (input[j]) | (input[j + 1] << 8) | (input[j + 2] << 16)
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	68b9      	ldr	r1, [r7, #8]
 8001ff8:	693a      	ldr	r2, [r7, #16]
 8001ffa:	440a      	add	r2, r1
 8001ffc:	7812      	ldrb	r2, [r2, #0]
 8001ffe:	4610      	mov	r0, r2
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	3201      	adds	r2, #1
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	440a      	add	r2, r1
 8002008:	7812      	ldrb	r2, [r2, #0]
 800200a:	0212      	lsls	r2, r2, #8
 800200c:	ea40 0102 	orr.w	r1, r0, r2
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	3202      	adds	r2, #2
 8002014:	68b8      	ldr	r0, [r7, #8]
 8002016:	4402      	add	r2, r0
 8002018:	7812      	ldrb	r2, [r2, #0]
 800201a:	0412      	lsls	r2, r2, #16
 800201c:	4311      	orrs	r1, r2
				| (input[j + 3] << 24);
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	3203      	adds	r2, #3
 8002022:	68b8      	ldr	r0, [r7, #8]
 8002024:	4402      	add	r2, r0
 8002026:	7812      	ldrb	r2, [r2, #0]
 8002028:	0612      	lsls	r2, r2, #24
 800202a:	430a      	orrs	r2, r1
		output[i] = (input[j]) | (input[j + 1] << 8) | (input[j + 2] << 16)
 800202c:	601a      	str	r2, [r3, #0]
		i++;
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	3301      	adds	r3, #1
 8002032:	617b      	str	r3, [r7, #20]
		j += 4;
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	3304      	adds	r3, #4
 8002038:	613b      	str	r3, [r7, #16]
	while (j < len)
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	429a      	cmp	r2, r3
 8002040:	d3d5      	bcc.n	8001fee <MD5Decode+0x16>
	}
}
 8002042:	bf00      	nop
 8002044:	371c      	adds	r7, #28
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <MD5Transform>:
void MD5Transform(unsigned int state[4], unsigned char block[64])
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b0c6      	sub	sp, #280	; 0x118
 8002050:	af00      	add	r7, sp, #0
 8002052:	1d3b      	adds	r3, r7, #4
 8002054:	6018      	str	r0, [r3, #0]
 8002056:	463b      	mov	r3, r7
 8002058:	6019      	str	r1, [r3, #0]
	unsigned int a = state[0];
 800205a:	1d3b      	adds	r3, r7, #4
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	unsigned int b = state[1];
 8002064:	1d3b      	adds	r3, r7, #4
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	unsigned int c = state[2];
 800206e:	1d3b      	adds	r3, r7, #4
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	unsigned int d = state[3];
 8002078:	1d3b      	adds	r3, r7, #4
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	unsigned int x[64];
	MD5Decode(x, block, 64);
 8002082:	463b      	mov	r3, r7
 8002084:	f107 0008 	add.w	r0, r7, #8
 8002088:	2240      	movs	r2, #64	; 0x40
 800208a:	6819      	ldr	r1, [r3, #0]
 800208c:	f7ff ffa4 	bl	8001fd8 <MD5Decode>
	FF(a, b, c, d, x[0], 7, 0xd76aa478); /* 1 */
 8002090:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002094:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002098:	401a      	ands	r2, r3
 800209a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800209e:	43d9      	mvns	r1, r3
 80020a0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80020a4:	400b      	ands	r3, r1
 80020a6:	431a      	orrs	r2, r3
 80020a8:	f107 0308 	add.w	r3, r7, #8
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	441a      	add	r2, r3
 80020b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80020b4:	441a      	add	r2, r3
 80020b6:	4bf1      	ldr	r3, [pc, #964]	; (800247c <MD5Transform+0x430>)
 80020b8:	4413      	add	r3, r2
 80020ba:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80020be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80020c2:	ea4f 6373 	mov.w	r3, r3, ror #25
 80020c6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80020ca:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80020ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80020d2:	4413      	add	r3, r2
 80020d4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	FF(d, a, b, c, x[1], 12, 0xe8c7b756); /* 2 */
 80020d8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80020dc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80020e0:	401a      	ands	r2, r3
 80020e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80020e6:	43d9      	mvns	r1, r3
 80020e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80020ec:	400b      	ands	r3, r1
 80020ee:	431a      	orrs	r2, r3
 80020f0:	f107 0308 	add.w	r3, r7, #8
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	441a      	add	r2, r3
 80020f8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80020fc:	441a      	add	r2, r3
 80020fe:	4be0      	ldr	r3, [pc, #896]	; (8002480 <MD5Transform+0x434>)
 8002100:	4413      	add	r3, r2
 8002102:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002106:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800210a:	ea4f 5333 	mov.w	r3, r3, ror #20
 800210e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002112:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002116:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800211a:	4413      	add	r3, r2
 800211c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	FF(c, d, a, b, x[2], 17, 0x242070db); /* 3 */
 8002120:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002124:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002128:	401a      	ands	r2, r3
 800212a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800212e:	43d9      	mvns	r1, r3
 8002130:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002134:	400b      	ands	r3, r1
 8002136:	431a      	orrs	r2, r3
 8002138:	f107 0308 	add.w	r3, r7, #8
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	441a      	add	r2, r3
 8002140:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002144:	441a      	add	r2, r3
 8002146:	4bcf      	ldr	r3, [pc, #828]	; (8002484 <MD5Transform+0x438>)
 8002148:	4413      	add	r3, r2
 800214a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800214e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002152:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8002156:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800215a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800215e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002162:	4413      	add	r3, r2
 8002164:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	FF(b, c, d, a, x[3], 22, 0xc1bdceee); /* 4 */
 8002168:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800216c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002170:	401a      	ands	r2, r3
 8002172:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002176:	43d9      	mvns	r1, r3
 8002178:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800217c:	400b      	ands	r3, r1
 800217e:	431a      	orrs	r2, r3
 8002180:	f107 0308 	add.w	r3, r7, #8
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	441a      	add	r2, r3
 8002188:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800218c:	441a      	add	r2, r3
 800218e:	4bbe      	ldr	r3, [pc, #760]	; (8002488 <MD5Transform+0x43c>)
 8002190:	4413      	add	r3, r2
 8002192:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002196:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800219a:	ea4f 23b3 	mov.w	r3, r3, ror #10
 800219e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80021a2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80021a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80021aa:	4413      	add	r3, r2
 80021ac:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	FF(a, b, c, d, x[4], 7, 0xf57c0faf); /* 5 */
 80021b0:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80021b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80021b8:	401a      	ands	r2, r3
 80021ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80021be:	43d9      	mvns	r1, r3
 80021c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80021c4:	400b      	ands	r3, r1
 80021c6:	431a      	orrs	r2, r3
 80021c8:	f107 0308 	add.w	r3, r7, #8
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	441a      	add	r2, r3
 80021d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80021d4:	441a      	add	r2, r3
 80021d6:	4bad      	ldr	r3, [pc, #692]	; (800248c <MD5Transform+0x440>)
 80021d8:	4413      	add	r3, r2
 80021da:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80021de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80021e2:	ea4f 6373 	mov.w	r3, r3, ror #25
 80021e6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80021ea:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80021ee:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80021f2:	4413      	add	r3, r2
 80021f4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	FF(d, a, b, c, x[5], 12, 0x4787c62a); /* 6 */
 80021f8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80021fc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002200:	401a      	ands	r2, r3
 8002202:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002206:	43d9      	mvns	r1, r3
 8002208:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800220c:	400b      	ands	r3, r1
 800220e:	431a      	orrs	r2, r3
 8002210:	f107 0308 	add.w	r3, r7, #8
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	441a      	add	r2, r3
 8002218:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800221c:	441a      	add	r2, r3
 800221e:	4b9c      	ldr	r3, [pc, #624]	; (8002490 <MD5Transform+0x444>)
 8002220:	4413      	add	r3, r2
 8002222:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002226:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800222a:	ea4f 5333 	mov.w	r3, r3, ror #20
 800222e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002232:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002236:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800223a:	4413      	add	r3, r2
 800223c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	FF(c, d, a, b, x[6], 17, 0xa8304613); /* 7 */
 8002240:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002244:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002248:	401a      	ands	r2, r3
 800224a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800224e:	43d9      	mvns	r1, r3
 8002250:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002254:	400b      	ands	r3, r1
 8002256:	431a      	orrs	r2, r3
 8002258:	f107 0308 	add.w	r3, r7, #8
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	441a      	add	r2, r3
 8002260:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002264:	441a      	add	r2, r3
 8002266:	4b8b      	ldr	r3, [pc, #556]	; (8002494 <MD5Transform+0x448>)
 8002268:	4413      	add	r3, r2
 800226a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800226e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002272:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8002276:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800227a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800227e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002282:	4413      	add	r3, r2
 8002284:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	FF(b, c, d, a, x[7], 22, 0xfd469501); /* 8 */
 8002288:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800228c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002290:	401a      	ands	r2, r3
 8002292:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002296:	43d9      	mvns	r1, r3
 8002298:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800229c:	400b      	ands	r3, r1
 800229e:	431a      	orrs	r2, r3
 80022a0:	f107 0308 	add.w	r3, r7, #8
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	441a      	add	r2, r3
 80022a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80022ac:	441a      	add	r2, r3
 80022ae:	4b7a      	ldr	r3, [pc, #488]	; (8002498 <MD5Transform+0x44c>)
 80022b0:	4413      	add	r3, r2
 80022b2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80022b6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80022ba:	ea4f 23b3 	mov.w	r3, r3, ror #10
 80022be:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80022c2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80022c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80022ca:	4413      	add	r3, r2
 80022cc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	FF(a, b, c, d, x[8], 7, 0x698098d8); /* 9 */
 80022d0:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80022d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80022d8:	401a      	ands	r2, r3
 80022da:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80022de:	43d9      	mvns	r1, r3
 80022e0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80022e4:	400b      	ands	r3, r1
 80022e6:	431a      	orrs	r2, r3
 80022e8:	f107 0308 	add.w	r3, r7, #8
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	441a      	add	r2, r3
 80022f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80022f4:	441a      	add	r2, r3
 80022f6:	4b69      	ldr	r3, [pc, #420]	; (800249c <MD5Transform+0x450>)
 80022f8:	4413      	add	r3, r2
 80022fa:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80022fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002302:	ea4f 6373 	mov.w	r3, r3, ror #25
 8002306:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800230a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800230e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002312:	4413      	add	r3, r2
 8002314:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	FF(d, a, b, c, x[9], 12, 0x8b44f7af); /* 10 */
 8002318:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800231c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002320:	401a      	ands	r2, r3
 8002322:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002326:	43d9      	mvns	r1, r3
 8002328:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800232c:	400b      	ands	r3, r1
 800232e:	431a      	orrs	r2, r3
 8002330:	f107 0308 	add.w	r3, r7, #8
 8002334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002336:	441a      	add	r2, r3
 8002338:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800233c:	441a      	add	r2, r3
 800233e:	4b58      	ldr	r3, [pc, #352]	; (80024a0 <MD5Transform+0x454>)
 8002340:	4413      	add	r3, r2
 8002342:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002346:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800234a:	ea4f 5333 	mov.w	r3, r3, ror #20
 800234e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002352:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002356:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800235a:	4413      	add	r3, r2
 800235c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	FF(c, d, a, b, x[10], 17, 0xffff5bb1); /* 11 */
 8002360:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002364:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002368:	401a      	ands	r2, r3
 800236a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800236e:	43d9      	mvns	r1, r3
 8002370:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002374:	400b      	ands	r3, r1
 8002376:	431a      	orrs	r2, r3
 8002378:	f107 0308 	add.w	r3, r7, #8
 800237c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800237e:	441a      	add	r2, r3
 8002380:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002384:	4413      	add	r3, r2
 8002386:	f5a3 4324 	sub.w	r3, r3, #41984	; 0xa400
 800238a:	3b4f      	subs	r3, #79	; 0x4f
 800238c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002390:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002394:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8002398:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800239c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80023a0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80023a4:	4413      	add	r3, r2
 80023a6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	FF(b, c, d, a, x[11], 22, 0x895cd7be); /* 12 */
 80023aa:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80023ae:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80023b2:	401a      	ands	r2, r3
 80023b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80023b8:	43d9      	mvns	r1, r3
 80023ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80023be:	400b      	ands	r3, r1
 80023c0:	431a      	orrs	r2, r3
 80023c2:	f107 0308 	add.w	r3, r7, #8
 80023c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c8:	441a      	add	r2, r3
 80023ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80023ce:	441a      	add	r2, r3
 80023d0:	4b34      	ldr	r3, [pc, #208]	; (80024a4 <MD5Transform+0x458>)
 80023d2:	4413      	add	r3, r2
 80023d4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80023d8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80023dc:	ea4f 23b3 	mov.w	r3, r3, ror #10
 80023e0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80023e4:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80023e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80023ec:	4413      	add	r3, r2
 80023ee:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	FF(a, b, c, d, x[12], 7, 0x6b901122); /* 13 */
 80023f2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80023f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80023fa:	401a      	ands	r2, r3
 80023fc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002400:	43d9      	mvns	r1, r3
 8002402:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002406:	400b      	ands	r3, r1
 8002408:	431a      	orrs	r2, r3
 800240a:	f107 0308 	add.w	r3, r7, #8
 800240e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002410:	441a      	add	r2, r3
 8002412:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002416:	441a      	add	r2, r3
 8002418:	4b23      	ldr	r3, [pc, #140]	; (80024a8 <MD5Transform+0x45c>)
 800241a:	4413      	add	r3, r2
 800241c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002420:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002424:	ea4f 6373 	mov.w	r3, r3, ror #25
 8002428:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800242c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002430:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002434:	4413      	add	r3, r2
 8002436:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	FF(d, a, b, c, x[13], 12, 0xfd987193); /* 14 */
 800243a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800243e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002442:	401a      	ands	r2, r3
 8002444:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002448:	43d9      	mvns	r1, r3
 800244a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800244e:	400b      	ands	r3, r1
 8002450:	431a      	orrs	r2, r3
 8002452:	f107 0308 	add.w	r3, r7, #8
 8002456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002458:	441a      	add	r2, r3
 800245a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800245e:	441a      	add	r2, r3
 8002460:	4b12      	ldr	r3, [pc, #72]	; (80024ac <MD5Transform+0x460>)
 8002462:	4413      	add	r3, r2
 8002464:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002468:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800246c:	ea4f 5333 	mov.w	r3, r3, ror #20
 8002470:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002474:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002478:	e01a      	b.n	80024b0 <MD5Transform+0x464>
 800247a:	bf00      	nop
 800247c:	d76aa478 	.word	0xd76aa478
 8002480:	e8c7b756 	.word	0xe8c7b756
 8002484:	242070db 	.word	0x242070db
 8002488:	c1bdceee 	.word	0xc1bdceee
 800248c:	f57c0faf 	.word	0xf57c0faf
 8002490:	4787c62a 	.word	0x4787c62a
 8002494:	a8304613 	.word	0xa8304613
 8002498:	fd469501 	.word	0xfd469501
 800249c:	698098d8 	.word	0x698098d8
 80024a0:	8b44f7af 	.word	0x8b44f7af
 80024a4:	895cd7be 	.word	0x895cd7be
 80024a8:	6b901122 	.word	0x6b901122
 80024ac:	fd987193 	.word	0xfd987193
 80024b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80024b4:	4413      	add	r3, r2
 80024b6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	FF(c, d, a, b, x[14], 17, 0xa679438e); /* 15 */
 80024ba:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80024be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80024c2:	401a      	ands	r2, r3
 80024c4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80024c8:	43d9      	mvns	r1, r3
 80024ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80024ce:	400b      	ands	r3, r1
 80024d0:	431a      	orrs	r2, r3
 80024d2:	f107 0308 	add.w	r3, r7, #8
 80024d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024d8:	441a      	add	r2, r3
 80024da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024de:	441a      	add	r2, r3
 80024e0:	4bf0      	ldr	r3, [pc, #960]	; (80028a4 <MD5Transform+0x858>)
 80024e2:	4413      	add	r3, r2
 80024e4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80024e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024ec:	ea4f 33f3 	mov.w	r3, r3, ror #15
 80024f0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80024f4:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80024f8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80024fc:	4413      	add	r3, r2
 80024fe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	FF(b, c, d, a, x[15], 22, 0x49b40821); /* 16 */
 8002502:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002506:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800250a:	401a      	ands	r2, r3
 800250c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002510:	43d9      	mvns	r1, r3
 8002512:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002516:	400b      	ands	r3, r1
 8002518:	431a      	orrs	r2, r3
 800251a:	f107 0308 	add.w	r3, r7, #8
 800251e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002520:	441a      	add	r2, r3
 8002522:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002526:	441a      	add	r2, r3
 8002528:	4bdf      	ldr	r3, [pc, #892]	; (80028a8 <MD5Transform+0x85c>)
 800252a:	4413      	add	r3, r2
 800252c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002530:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002534:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8002538:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800253c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002540:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002544:	4413      	add	r3, r2
 8002546:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	/* Round 2 */
	GG(a, b, c, d, x[1], 5, 0xf61e2562); /* 17 */
 800254a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800254e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002552:	401a      	ands	r2, r3
 8002554:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002558:	43d9      	mvns	r1, r3
 800255a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800255e:	400b      	ands	r3, r1
 8002560:	431a      	orrs	r2, r3
 8002562:	f107 0308 	add.w	r3, r7, #8
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	441a      	add	r2, r3
 800256a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800256e:	441a      	add	r2, r3
 8002570:	4bce      	ldr	r3, [pc, #824]	; (80028ac <MD5Transform+0x860>)
 8002572:	4413      	add	r3, r2
 8002574:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002578:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800257c:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8002580:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002584:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002588:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800258c:	4413      	add	r3, r2
 800258e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	GG(d, a, b, c, x[6], 9, 0xc040b340); /* 18 */
 8002592:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002596:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800259a:	401a      	ands	r2, r3
 800259c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025a0:	43d9      	mvns	r1, r3
 80025a2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80025a6:	400b      	ands	r3, r1
 80025a8:	431a      	orrs	r2, r3
 80025aa:	f107 0308 	add.w	r3, r7, #8
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	441a      	add	r2, r3
 80025b2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80025b6:	441a      	add	r2, r3
 80025b8:	4bbd      	ldr	r3, [pc, #756]	; (80028b0 <MD5Transform+0x864>)
 80025ba:	4413      	add	r3, r2
 80025bc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80025c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80025c4:	ea4f 53f3 	mov.w	r3, r3, ror #23
 80025c8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80025cc:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80025d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025d4:	4413      	add	r3, r2
 80025d6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	GG(c, d, a, b, x[11], 14, 0x265e5a51); /* 19 */
 80025da:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80025de:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80025e2:	401a      	ands	r2, r3
 80025e4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80025e8:	43d9      	mvns	r1, r3
 80025ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025ee:	400b      	ands	r3, r1
 80025f0:	431a      	orrs	r2, r3
 80025f2:	f107 0308 	add.w	r3, r7, #8
 80025f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f8:	441a      	add	r2, r3
 80025fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025fe:	441a      	add	r2, r3
 8002600:	4bac      	ldr	r3, [pc, #688]	; (80028b4 <MD5Transform+0x868>)
 8002602:	4413      	add	r3, r2
 8002604:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002608:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800260c:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8002610:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002614:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002618:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800261c:	4413      	add	r3, r2
 800261e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	GG(b, c, d, a, x[0], 20, 0xe9b6c7aa); /* 20 */
 8002622:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002626:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800262a:	401a      	ands	r2, r3
 800262c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002630:	43d9      	mvns	r1, r3
 8002632:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002636:	400b      	ands	r3, r1
 8002638:	431a      	orrs	r2, r3
 800263a:	f107 0308 	add.w	r3, r7, #8
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	441a      	add	r2, r3
 8002642:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002646:	441a      	add	r2, r3
 8002648:	4b9b      	ldr	r3, [pc, #620]	; (80028b8 <MD5Transform+0x86c>)
 800264a:	4413      	add	r3, r2
 800264c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002650:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002654:	ea4f 3333 	mov.w	r3, r3, ror #12
 8002658:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800265c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002660:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002664:	4413      	add	r3, r2
 8002666:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	GG(a, b, c, d, x[5], 5, 0xd62f105d); /* 21 */
 800266a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800266e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002672:	401a      	ands	r2, r3
 8002674:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002678:	43d9      	mvns	r1, r3
 800267a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800267e:	400b      	ands	r3, r1
 8002680:	431a      	orrs	r2, r3
 8002682:	f107 0308 	add.w	r3, r7, #8
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	441a      	add	r2, r3
 800268a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800268e:	441a      	add	r2, r3
 8002690:	4b8a      	ldr	r3, [pc, #552]	; (80028bc <MD5Transform+0x870>)
 8002692:	4413      	add	r3, r2
 8002694:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002698:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800269c:	ea4f 63f3 	mov.w	r3, r3, ror #27
 80026a0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80026a4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80026a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80026ac:	4413      	add	r3, r2
 80026ae:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	GG(d, a, b, c, x[10], 9, 0x2441453); /* 22 */
 80026b2:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80026b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80026ba:	401a      	ands	r2, r3
 80026bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80026c0:	43d9      	mvns	r1, r3
 80026c2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80026c6:	400b      	ands	r3, r1
 80026c8:	431a      	orrs	r2, r3
 80026ca:	f107 0308 	add.w	r3, r7, #8
 80026ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d0:	441a      	add	r2, r3
 80026d2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80026d6:	441a      	add	r2, r3
 80026d8:	4b79      	ldr	r3, [pc, #484]	; (80028c0 <MD5Transform+0x874>)
 80026da:	4413      	add	r3, r2
 80026dc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80026e0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80026e4:	ea4f 53f3 	mov.w	r3, r3, ror #23
 80026e8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80026ec:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80026f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80026f4:	4413      	add	r3, r2
 80026f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	GG(c, d, a, b, x[15], 14, 0xd8a1e681); /* 23 */
 80026fa:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80026fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002702:	401a      	ands	r2, r3
 8002704:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002708:	43d9      	mvns	r1, r3
 800270a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800270e:	400b      	ands	r3, r1
 8002710:	431a      	orrs	r2, r3
 8002712:	f107 0308 	add.w	r3, r7, #8
 8002716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002718:	441a      	add	r2, r3
 800271a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800271e:	441a      	add	r2, r3
 8002720:	4b68      	ldr	r3, [pc, #416]	; (80028c4 <MD5Transform+0x878>)
 8002722:	4413      	add	r3, r2
 8002724:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002728:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800272c:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8002730:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002734:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002738:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800273c:	4413      	add	r3, r2
 800273e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	GG(b, c, d, a, x[4], 20, 0xe7d3fbc8); /* 24 */
 8002742:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002746:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800274a:	401a      	ands	r2, r3
 800274c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002750:	43d9      	mvns	r1, r3
 8002752:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002756:	400b      	ands	r3, r1
 8002758:	431a      	orrs	r2, r3
 800275a:	f107 0308 	add.w	r3, r7, #8
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	441a      	add	r2, r3
 8002762:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002766:	441a      	add	r2, r3
 8002768:	4b57      	ldr	r3, [pc, #348]	; (80028c8 <MD5Transform+0x87c>)
 800276a:	4413      	add	r3, r2
 800276c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002770:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002774:	ea4f 3333 	mov.w	r3, r3, ror #12
 8002778:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800277c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002780:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002784:	4413      	add	r3, r2
 8002786:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	GG(a, b, c, d, x[9], 5, 0x21e1cde6); /* 25 */
 800278a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800278e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002792:	401a      	ands	r2, r3
 8002794:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002798:	43d9      	mvns	r1, r3
 800279a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800279e:	400b      	ands	r3, r1
 80027a0:	431a      	orrs	r2, r3
 80027a2:	f107 0308 	add.w	r3, r7, #8
 80027a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a8:	441a      	add	r2, r3
 80027aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027ae:	441a      	add	r2, r3
 80027b0:	4b46      	ldr	r3, [pc, #280]	; (80028cc <MD5Transform+0x880>)
 80027b2:	4413      	add	r3, r2
 80027b4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80027b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027bc:	ea4f 63f3 	mov.w	r3, r3, ror #27
 80027c0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80027c4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80027c8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80027cc:	4413      	add	r3, r2
 80027ce:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	GG(d, a, b, c, x[14], 9, 0xc33707d6); /* 26 */
 80027d2:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80027d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027da:	401a      	ands	r2, r3
 80027dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027e0:	43d9      	mvns	r1, r3
 80027e2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80027e6:	400b      	ands	r3, r1
 80027e8:	431a      	orrs	r2, r3
 80027ea:	f107 0308 	add.w	r3, r7, #8
 80027ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f0:	441a      	add	r2, r3
 80027f2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80027f6:	441a      	add	r2, r3
 80027f8:	4b35      	ldr	r3, [pc, #212]	; (80028d0 <MD5Transform+0x884>)
 80027fa:	4413      	add	r3, r2
 80027fc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002800:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002804:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8002808:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800280c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002810:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002814:	4413      	add	r3, r2
 8002816:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	GG(c, d, a, b, x[3], 14, 0xf4d50d87); /* 27 */
 800281a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800281e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002822:	401a      	ands	r2, r3
 8002824:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002828:	43d9      	mvns	r1, r3
 800282a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800282e:	400b      	ands	r3, r1
 8002830:	431a      	orrs	r2, r3
 8002832:	f107 0308 	add.w	r3, r7, #8
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	441a      	add	r2, r3
 800283a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800283e:	441a      	add	r2, r3
 8002840:	4b24      	ldr	r3, [pc, #144]	; (80028d4 <MD5Transform+0x888>)
 8002842:	4413      	add	r3, r2
 8002844:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002848:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800284c:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8002850:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002854:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002858:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800285c:	4413      	add	r3, r2
 800285e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	GG(b, c, d, a, x[8], 20, 0x455a14ed); /* 28 */
 8002862:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002866:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800286a:	401a      	ands	r2, r3
 800286c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002870:	43d9      	mvns	r1, r3
 8002872:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002876:	400b      	ands	r3, r1
 8002878:	431a      	orrs	r2, r3
 800287a:	f107 0308 	add.w	r3, r7, #8
 800287e:	6a1b      	ldr	r3, [r3, #32]
 8002880:	441a      	add	r2, r3
 8002882:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002886:	441a      	add	r2, r3
 8002888:	4b13      	ldr	r3, [pc, #76]	; (80028d8 <MD5Transform+0x88c>)
 800288a:	4413      	add	r3, r2
 800288c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002890:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002894:	ea4f 3333 	mov.w	r3, r3, ror #12
 8002898:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800289c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80028a0:	e01c      	b.n	80028dc <MD5Transform+0x890>
 80028a2:	bf00      	nop
 80028a4:	a679438e 	.word	0xa679438e
 80028a8:	49b40821 	.word	0x49b40821
 80028ac:	f61e2562 	.word	0xf61e2562
 80028b0:	c040b340 	.word	0xc040b340
 80028b4:	265e5a51 	.word	0x265e5a51
 80028b8:	e9b6c7aa 	.word	0xe9b6c7aa
 80028bc:	d62f105d 	.word	0xd62f105d
 80028c0:	02441453 	.word	0x02441453
 80028c4:	d8a1e681 	.word	0xd8a1e681
 80028c8:	e7d3fbc8 	.word	0xe7d3fbc8
 80028cc:	21e1cde6 	.word	0x21e1cde6
 80028d0:	c33707d6 	.word	0xc33707d6
 80028d4:	f4d50d87 	.word	0xf4d50d87
 80028d8:	455a14ed 	.word	0x455a14ed
 80028dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028e0:	4413      	add	r3, r2
 80028e2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	GG(a, b, c, d, x[13], 5, 0xa9e3e905); /* 29 */
 80028e6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80028ea:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80028ee:	401a      	ands	r2, r3
 80028f0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80028f4:	43d9      	mvns	r1, r3
 80028f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028fa:	400b      	ands	r3, r1
 80028fc:	431a      	orrs	r2, r3
 80028fe:	f107 0308 	add.w	r3, r7, #8
 8002902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002904:	441a      	add	r2, r3
 8002906:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800290a:	441a      	add	r2, r3
 800290c:	4bef      	ldr	r3, [pc, #956]	; (8002ccc <MD5Transform+0xc80>)
 800290e:	4413      	add	r3, r2
 8002910:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002914:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002918:	ea4f 63f3 	mov.w	r3, r3, ror #27
 800291c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002920:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002924:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002928:	4413      	add	r3, r2
 800292a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	GG(d, a, b, c, x[2], 9, 0xfcefa3f8); /* 30 */
 800292e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002932:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002936:	401a      	ands	r2, r3
 8002938:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800293c:	43d9      	mvns	r1, r3
 800293e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002942:	400b      	ands	r3, r1
 8002944:	431a      	orrs	r2, r3
 8002946:	f107 0308 	add.w	r3, r7, #8
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	441a      	add	r2, r3
 800294e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002952:	441a      	add	r2, r3
 8002954:	4bde      	ldr	r3, [pc, #888]	; (8002cd0 <MD5Transform+0xc84>)
 8002956:	4413      	add	r3, r2
 8002958:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800295c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002960:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8002964:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002968:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800296c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002970:	4413      	add	r3, r2
 8002972:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	GG(c, d, a, b, x[7], 14, 0x676f02d9); /* 31 */
 8002976:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800297a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800297e:	401a      	ands	r2, r3
 8002980:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002984:	43d9      	mvns	r1, r3
 8002986:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800298a:	400b      	ands	r3, r1
 800298c:	431a      	orrs	r2, r3
 800298e:	f107 0308 	add.w	r3, r7, #8
 8002992:	69db      	ldr	r3, [r3, #28]
 8002994:	441a      	add	r2, r3
 8002996:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800299a:	441a      	add	r2, r3
 800299c:	4bcd      	ldr	r3, [pc, #820]	; (8002cd4 <MD5Transform+0xc88>)
 800299e:	4413      	add	r3, r2
 80029a0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80029a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029a8:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80029ac:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80029b0:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80029b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80029b8:	4413      	add	r3, r2
 80029ba:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	GG(b, c, d, a, x[12], 20, 0x8d2a4c8a); /* 32 */
 80029be:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80029c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80029c6:	401a      	ands	r2, r3
 80029c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80029cc:	43d9      	mvns	r1, r3
 80029ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80029d2:	400b      	ands	r3, r1
 80029d4:	431a      	orrs	r2, r3
 80029d6:	f107 0308 	add.w	r3, r7, #8
 80029da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029dc:	441a      	add	r2, r3
 80029de:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80029e2:	441a      	add	r2, r3
 80029e4:	4bbc      	ldr	r3, [pc, #752]	; (8002cd8 <MD5Transform+0xc8c>)
 80029e6:	4413      	add	r3, r2
 80029e8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80029ec:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80029f0:	ea4f 3333 	mov.w	r3, r3, ror #12
 80029f4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80029f8:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80029fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a00:	4413      	add	r3, r2
 8002a02:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	/* Round 3 */
	HH(a, b, c, d, x[5], 4, 0xfffa3942); /* 33 */
 8002a06:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002a0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a0e:	405a      	eors	r2, r3
 8002a10:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a14:	405a      	eors	r2, r3
 8002a16:	f107 0308 	add.w	r3, r7, #8
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	441a      	add	r2, r3
 8002a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a22:	4413      	add	r3, r2
 8002a24:	f5a3 23b8 	sub.w	r3, r3, #376832	; 0x5c000
 8002a28:	f2a3 63be 	subw	r3, r3, #1726	; 0x6be
 8002a2c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a34:	ea4f 7333 	mov.w	r3, r3, ror #28
 8002a38:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002a3c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002a40:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002a44:	4413      	add	r3, r2
 8002a46:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	HH(d, a, b, c, x[8], 11, 0x8771f681); /* 34 */
 8002a4a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002a4e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002a52:	405a      	eors	r2, r3
 8002a54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a58:	405a      	eors	r2, r3
 8002a5a:	f107 0308 	add.w	r3, r7, #8
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	441a      	add	r2, r3
 8002a62:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a66:	441a      	add	r2, r3
 8002a68:	4b9c      	ldr	r3, [pc, #624]	; (8002cdc <MD5Transform+0xc90>)
 8002a6a:	4413      	add	r3, r2
 8002a6c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002a70:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a74:	ea4f 5373 	mov.w	r3, r3, ror #21
 8002a78:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002a7c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a84:	4413      	add	r3, r2
 8002a86:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	HH(c, d, a, b, x[11], 16, 0x6d9d6122); /* 35 */
 8002a8a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a92:	405a      	eors	r2, r3
 8002a94:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002a98:	405a      	eors	r2, r3
 8002a9a:	f107 0308 	add.w	r3, r7, #8
 8002a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa0:	441a      	add	r2, r3
 8002aa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002aa6:	441a      	add	r2, r3
 8002aa8:	4b8d      	ldr	r3, [pc, #564]	; (8002ce0 <MD5Transform+0xc94>)
 8002aaa:	4413      	add	r3, r2
 8002aac:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002ab0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ab4:	ea4f 4333 	mov.w	r3, r3, ror #16
 8002ab8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002abc:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002ac0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002ac4:	4413      	add	r3, r2
 8002ac6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	HH(b, c, d, a, x[14], 23, 0xfde5380c); /* 36 */
 8002aca:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002ace:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002ad2:	405a      	eors	r2, r3
 8002ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ad8:	405a      	eors	r2, r3
 8002ada:	f107 0308 	add.w	r3, r7, #8
 8002ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae0:	441a      	add	r2, r3
 8002ae2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002ae6:	441a      	add	r2, r3
 8002ae8:	4b7e      	ldr	r3, [pc, #504]	; (8002ce4 <MD5Transform+0xc98>)
 8002aea:	4413      	add	r3, r2
 8002aec:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002af0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002af4:	ea4f 2373 	mov.w	r3, r3, ror #9
 8002af8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002afc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002b00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b04:	4413      	add	r3, r2
 8002b06:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	HH(a, b, c, d, x[1], 4, 0xa4beea44); /* 37 */
 8002b0a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002b0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b12:	405a      	eors	r2, r3
 8002b14:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b18:	405a      	eors	r2, r3
 8002b1a:	f107 0308 	add.w	r3, r7, #8
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	441a      	add	r2, r3
 8002b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b26:	441a      	add	r2, r3
 8002b28:	4b6f      	ldr	r3, [pc, #444]	; (8002ce8 <MD5Transform+0xc9c>)
 8002b2a:	4413      	add	r3, r2
 8002b2c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b34:	ea4f 7333 	mov.w	r3, r3, ror #28
 8002b38:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002b3c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002b40:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b44:	4413      	add	r3, r2
 8002b46:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	HH(d, a, b, c, x[4], 11, 0x4bdecfa9); /* 38 */
 8002b4a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002b4e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b52:	405a      	eors	r2, r3
 8002b54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b58:	405a      	eors	r2, r3
 8002b5a:	f107 0308 	add.w	r3, r7, #8
 8002b5e:	691b      	ldr	r3, [r3, #16]
 8002b60:	441a      	add	r2, r3
 8002b62:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b66:	441a      	add	r2, r3
 8002b68:	4b60      	ldr	r3, [pc, #384]	; (8002cec <MD5Transform+0xca0>)
 8002b6a:	4413      	add	r3, r2
 8002b6c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002b70:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b74:	ea4f 5373 	mov.w	r3, r3, ror #21
 8002b78:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002b7c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b84:	4413      	add	r3, r2
 8002b86:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	HH(c, d, a, b, x[7], 16, 0xf6bb4b60); /* 39 */
 8002b8a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b92:	405a      	eors	r2, r3
 8002b94:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b98:	405a      	eors	r2, r3
 8002b9a:	f107 0308 	add.w	r3, r7, #8
 8002b9e:	69db      	ldr	r3, [r3, #28]
 8002ba0:	441a      	add	r2, r3
 8002ba2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ba6:	441a      	add	r2, r3
 8002ba8:	4b51      	ldr	r3, [pc, #324]	; (8002cf0 <MD5Transform+0xca4>)
 8002baa:	4413      	add	r3, r2
 8002bac:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002bb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bb4:	ea4f 4333 	mov.w	r3, r3, ror #16
 8002bb8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002bbc:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002bc0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002bc4:	4413      	add	r3, r2
 8002bc6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	HH(b, c, d, a, x[10], 23, 0xbebfbc70); /* 40 */
 8002bca:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002bce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002bd2:	405a      	eors	r2, r3
 8002bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002bd8:	405a      	eors	r2, r3
 8002bda:	f107 0308 	add.w	r3, r7, #8
 8002bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be0:	441a      	add	r2, r3
 8002be2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002be6:	441a      	add	r2, r3
 8002be8:	4b42      	ldr	r3, [pc, #264]	; (8002cf4 <MD5Transform+0xca8>)
 8002bea:	4413      	add	r3, r2
 8002bec:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002bf0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002bf4:	ea4f 2373 	mov.w	r3, r3, ror #9
 8002bf8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002bfc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002c00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c04:	4413      	add	r3, r2
 8002c06:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	HH(a, b, c, d, x[13], 4, 0x289b7ec6); /* 41 */
 8002c0a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002c0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c12:	405a      	eors	r2, r3
 8002c14:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002c18:	405a      	eors	r2, r3
 8002c1a:	f107 0308 	add.w	r3, r7, #8
 8002c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c20:	441a      	add	r2, r3
 8002c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c26:	441a      	add	r2, r3
 8002c28:	4b33      	ldr	r3, [pc, #204]	; (8002cf8 <MD5Transform+0xcac>)
 8002c2a:	4413      	add	r3, r2
 8002c2c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c34:	ea4f 7333 	mov.w	r3, r3, ror #28
 8002c38:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002c3c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002c40:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002c44:	4413      	add	r3, r2
 8002c46:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	HH(d, a, b, c, x[0], 11, 0xeaa127fa); /* 42 */
 8002c4a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002c4e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002c52:	405a      	eors	r2, r3
 8002c54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c58:	405a      	eors	r2, r3
 8002c5a:	f107 0308 	add.w	r3, r7, #8
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	441a      	add	r2, r3
 8002c62:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002c66:	441a      	add	r2, r3
 8002c68:	4b24      	ldr	r3, [pc, #144]	; (8002cfc <MD5Transform+0xcb0>)
 8002c6a:	4413      	add	r3, r2
 8002c6c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002c70:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002c74:	ea4f 5373 	mov.w	r3, r3, ror #21
 8002c78:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002c7c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c84:	4413      	add	r3, r2
 8002c86:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	HH(c, d, a, b, x[3], 16, 0xd4ef3085); /* 43 */
 8002c8a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c92:	405a      	eors	r2, r3
 8002c94:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002c98:	405a      	eors	r2, r3
 8002c9a:	f107 0308 	add.w	r3, r7, #8
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	441a      	add	r2, r3
 8002ca2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ca6:	441a      	add	r2, r3
 8002ca8:	4b15      	ldr	r3, [pc, #84]	; (8002d00 <MD5Transform+0xcb4>)
 8002caa:	4413      	add	r3, r2
 8002cac:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002cb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002cb4:	ea4f 4333 	mov.w	r3, r3, ror #16
 8002cb8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002cbc:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002cc0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002cc4:	4413      	add	r3, r2
 8002cc6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002cca:	e01b      	b.n	8002d04 <MD5Transform+0xcb8>
 8002ccc:	a9e3e905 	.word	0xa9e3e905
 8002cd0:	fcefa3f8 	.word	0xfcefa3f8
 8002cd4:	676f02d9 	.word	0x676f02d9
 8002cd8:	8d2a4c8a 	.word	0x8d2a4c8a
 8002cdc:	8771f681 	.word	0x8771f681
 8002ce0:	6d9d6122 	.word	0x6d9d6122
 8002ce4:	fde5380c 	.word	0xfde5380c
 8002ce8:	a4beea44 	.word	0xa4beea44
 8002cec:	4bdecfa9 	.word	0x4bdecfa9
 8002cf0:	f6bb4b60 	.word	0xf6bb4b60
 8002cf4:	bebfbc70 	.word	0xbebfbc70
 8002cf8:	289b7ec6 	.word	0x289b7ec6
 8002cfc:	eaa127fa 	.word	0xeaa127fa
 8002d00:	d4ef3085 	.word	0xd4ef3085
	HH(b, c, d, a, x[6], 23, 0x4881d05); /* 44 */
 8002d04:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002d08:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002d0c:	405a      	eors	r2, r3
 8002d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d12:	405a      	eors	r2, r3
 8002d14:	f107 0308 	add.w	r3, r7, #8
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	441a      	add	r2, r3
 8002d1c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002d20:	441a      	add	r2, r3
 8002d22:	4bf0      	ldr	r3, [pc, #960]	; (80030e4 <MD5Transform+0x1098>)
 8002d24:	4413      	add	r3, r2
 8002d26:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002d2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002d2e:	ea4f 2373 	mov.w	r3, r3, ror #9
 8002d32:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002d36:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002d3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d3e:	4413      	add	r3, r2
 8002d40:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	HH(a, b, c, d, x[9], 4, 0xd9d4d039); /* 45 */
 8002d44:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002d48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d4c:	405a      	eors	r2, r3
 8002d4e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002d52:	405a      	eors	r2, r3
 8002d54:	f107 0308 	add.w	r3, r7, #8
 8002d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5a:	441a      	add	r2, r3
 8002d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d60:	441a      	add	r2, r3
 8002d62:	4be1      	ldr	r3, [pc, #900]	; (80030e8 <MD5Transform+0x109c>)
 8002d64:	4413      	add	r3, r2
 8002d66:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d6e:	ea4f 7333 	mov.w	r3, r3, ror #28
 8002d72:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002d76:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002d7a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002d7e:	4413      	add	r3, r2
 8002d80:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	HH(d, a, b, c, x[12], 11, 0xe6db99e5); /* 46 */
 8002d84:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002d88:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002d8c:	405a      	eors	r2, r3
 8002d8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d92:	405a      	eors	r2, r3
 8002d94:	f107 0308 	add.w	r3, r7, #8
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	441a      	add	r2, r3
 8002d9c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002da0:	441a      	add	r2, r3
 8002da2:	4bd2      	ldr	r3, [pc, #840]	; (80030ec <MD5Transform+0x10a0>)
 8002da4:	4413      	add	r3, r2
 8002da6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002daa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002dae:	ea4f 5373 	mov.w	r3, r3, ror #21
 8002db2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002db6:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dbe:	4413      	add	r3, r2
 8002dc0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	HH(c, d, a, b, x[15], 16, 0x1fa27cf8); /* 47 */
 8002dc4:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dcc:	405a      	eors	r2, r3
 8002dce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002dd2:	405a      	eors	r2, r3
 8002dd4:	f107 0308 	add.w	r3, r7, #8
 8002dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dda:	441a      	add	r2, r3
 8002ddc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002de0:	441a      	add	r2, r3
 8002de2:	4bc3      	ldr	r3, [pc, #780]	; (80030f0 <MD5Transform+0x10a4>)
 8002de4:	4413      	add	r3, r2
 8002de6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002dea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002dee:	ea4f 4333 	mov.w	r3, r3, ror #16
 8002df2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002df6:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002dfa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002dfe:	4413      	add	r3, r2
 8002e00:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	HH(b, c, d, a, x[2], 23, 0xc4ac5665); /* 48 */
 8002e04:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002e08:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002e0c:	405a      	eors	r2, r3
 8002e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e12:	405a      	eors	r2, r3
 8002e14:	f107 0308 	add.w	r3, r7, #8
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	441a      	add	r2, r3
 8002e1c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e20:	441a      	add	r2, r3
 8002e22:	4bb4      	ldr	r3, [pc, #720]	; (80030f4 <MD5Transform+0x10a8>)
 8002e24:	4413      	add	r3, r2
 8002e26:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002e2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e2e:	ea4f 2373 	mov.w	r3, r3, ror #9
 8002e32:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002e36:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002e3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e3e:	4413      	add	r3, r2
 8002e40:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	/* Round 4 */
	II(a, b, c, d, x[0], 6, 0xf4292244); /* 49 */
 8002e44:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002e48:	43da      	mvns	r2, r3
 8002e4a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e54:	405a      	eors	r2, r3
 8002e56:	f107 0308 	add.w	r3, r7, #8
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	441a      	add	r2, r3
 8002e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e62:	441a      	add	r2, r3
 8002e64:	4ba4      	ldr	r3, [pc, #656]	; (80030f8 <MD5Transform+0x10ac>)
 8002e66:	4413      	add	r3, r2
 8002e68:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e70:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8002e74:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002e78:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002e7c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e80:	4413      	add	r3, r2
 8002e82:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	II(d, a, b, c, x[7], 10, 0x432aff97); /* 50 */
 8002e86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e8a:	43da      	mvns	r2, r3
 8002e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e90:	431a      	orrs	r2, r3
 8002e92:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e96:	405a      	eors	r2, r3
 8002e98:	f107 0308 	add.w	r3, r7, #8
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	441a      	add	r2, r3
 8002ea0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002ea4:	441a      	add	r2, r3
 8002ea6:	4b95      	ldr	r3, [pc, #596]	; (80030fc <MD5Transform+0x10b0>)
 8002ea8:	4413      	add	r3, r2
 8002eaa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002eae:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002eb2:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8002eb6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002eba:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ec2:	4413      	add	r3, r2
 8002ec4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	II(c, d, a, b, x[14], 15, 0xab9423a7); /* 51 */
 8002ec8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002ecc:	43da      	mvns	r2, r3
 8002ece:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ed8:	405a      	eors	r2, r3
 8002eda:	f107 0308 	add.w	r3, r7, #8
 8002ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee0:	441a      	add	r2, r3
 8002ee2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ee6:	441a      	add	r2, r3
 8002ee8:	4b85      	ldr	r3, [pc, #532]	; (8003100 <MD5Transform+0x10b4>)
 8002eea:	4413      	add	r3, r2
 8002eec:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002ef0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ef4:	ea4f 4373 	mov.w	r3, r3, ror #17
 8002ef8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002efc:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002f00:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002f04:	4413      	add	r3, r2
 8002f06:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	II(b, c, d, a, x[5], 21, 0xfc93a039); /* 52 */
 8002f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f0e:	43da      	mvns	r2, r3
 8002f10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f14:	431a      	orrs	r2, r3
 8002f16:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002f1a:	405a      	eors	r2, r3
 8002f1c:	f107 0308 	add.w	r3, r7, #8
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	441a      	add	r2, r3
 8002f24:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f28:	441a      	add	r2, r3
 8002f2a:	4b76      	ldr	r3, [pc, #472]	; (8003104 <MD5Transform+0x10b8>)
 8002f2c:	4413      	add	r3, r2
 8002f2e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002f32:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f36:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8002f3a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002f3e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002f42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f46:	4413      	add	r3, r2
 8002f48:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	II(a, b, c, d, x[12], 6, 0x655b59c3); /* 53 */
 8002f4c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002f50:	43da      	mvns	r2, r3
 8002f52:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f56:	431a      	orrs	r2, r3
 8002f58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f5c:	405a      	eors	r2, r3
 8002f5e:	f107 0308 	add.w	r3, r7, #8
 8002f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f64:	441a      	add	r2, r3
 8002f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f6a:	441a      	add	r2, r3
 8002f6c:	4b66      	ldr	r3, [pc, #408]	; (8003108 <MD5Transform+0x10bc>)
 8002f6e:	4413      	add	r3, r2
 8002f70:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f78:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8002f7c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002f80:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002f84:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f88:	4413      	add	r3, r2
 8002f8a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	II(d, a, b, c, x[3], 10, 0x8f0ccc92); /* 54 */
 8002f8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f92:	43da      	mvns	r2, r3
 8002f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f98:	431a      	orrs	r2, r3
 8002f9a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f9e:	405a      	eors	r2, r3
 8002fa0:	f107 0308 	add.w	r3, r7, #8
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	441a      	add	r2, r3
 8002fa8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002fac:	441a      	add	r2, r3
 8002fae:	4b57      	ldr	r3, [pc, #348]	; (800310c <MD5Transform+0x10c0>)
 8002fb0:	4413      	add	r3, r2
 8002fb2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002fb6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002fba:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8002fbe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002fc2:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fca:	4413      	add	r3, r2
 8002fcc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	II(c, d, a, b, x[10], 15, 0xffeff47d); /* 55 */
 8002fd0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002fd4:	43da      	mvns	r2, r3
 8002fd6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fe0:	405a      	eors	r2, r3
 8002fe2:	f107 0308 	add.w	r3, r7, #8
 8002fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe8:	441a      	add	r2, r3
 8002fea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002fee:	4413      	add	r3, r2
 8002ff0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8002ff4:	f6a3 3383 	subw	r3, r3, #2947	; 0xb83
 8002ff8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002ffc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003000:	ea4f 4373 	mov.w	r3, r3, ror #17
 8003004:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003008:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800300c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003010:	4413      	add	r3, r2
 8003012:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	II(b, c, d, a, x[1], 21, 0x85845dd1); /* 56 */
 8003016:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800301a:	43da      	mvns	r2, r3
 800301c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003020:	431a      	orrs	r2, r3
 8003022:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003026:	405a      	eors	r2, r3
 8003028:	f107 0308 	add.w	r3, r7, #8
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	441a      	add	r2, r3
 8003030:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003034:	441a      	add	r2, r3
 8003036:	4b36      	ldr	r3, [pc, #216]	; (8003110 <MD5Transform+0x10c4>)
 8003038:	4413      	add	r3, r2
 800303a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800303e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003042:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8003046:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800304a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800304e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003052:	4413      	add	r3, r2
 8003054:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	II(a, b, c, d, x[8], 6, 0x6fa87e4f); /* 57 */
 8003058:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800305c:	43da      	mvns	r2, r3
 800305e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003062:	431a      	orrs	r2, r3
 8003064:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003068:	405a      	eors	r2, r3
 800306a:	f107 0308 	add.w	r3, r7, #8
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	441a      	add	r2, r3
 8003072:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003076:	441a      	add	r2, r3
 8003078:	4b26      	ldr	r3, [pc, #152]	; (8003114 <MD5Transform+0x10c8>)
 800307a:	4413      	add	r3, r2
 800307c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8003080:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003084:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8003088:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800308c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003090:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003094:	4413      	add	r3, r2
 8003096:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	II(d, a, b, c, x[15], 10, 0xfe2ce6e0); /* 58 */
 800309a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800309e:	43da      	mvns	r2, r3
 80030a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80030a4:	431a      	orrs	r2, r3
 80030a6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80030aa:	405a      	eors	r2, r3
 80030ac:	f107 0308 	add.w	r3, r7, #8
 80030b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b2:	441a      	add	r2, r3
 80030b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80030b8:	441a      	add	r2, r3
 80030ba:	4b17      	ldr	r3, [pc, #92]	; (8003118 <MD5Transform+0x10cc>)
 80030bc:	4413      	add	r3, r2
 80030be:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80030c2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80030c6:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80030ca:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80030ce:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80030d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80030d6:	4413      	add	r3, r2
 80030d8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	II(c, d, a, b, x[6], 15, 0xa3014314); /* 59 */
 80030dc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80030e0:	43da      	mvns	r2, r3
 80030e2:	e01b      	b.n	800311c <MD5Transform+0x10d0>
 80030e4:	04881d05 	.word	0x04881d05
 80030e8:	d9d4d039 	.word	0xd9d4d039
 80030ec:	e6db99e5 	.word	0xe6db99e5
 80030f0:	1fa27cf8 	.word	0x1fa27cf8
 80030f4:	c4ac5665 	.word	0xc4ac5665
 80030f8:	f4292244 	.word	0xf4292244
 80030fc:	432aff97 	.word	0x432aff97
 8003100:	ab9423a7 	.word	0xab9423a7
 8003104:	fc93a039 	.word	0xfc93a039
 8003108:	655b59c3 	.word	0x655b59c3
 800310c:	8f0ccc92 	.word	0x8f0ccc92
 8003110:	85845dd1 	.word	0x85845dd1
 8003114:	6fa87e4f 	.word	0x6fa87e4f
 8003118:	fe2ce6e0 	.word	0xfe2ce6e0
 800311c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003120:	431a      	orrs	r2, r3
 8003122:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003126:	405a      	eors	r2, r3
 8003128:	f107 0308 	add.w	r3, r7, #8
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	441a      	add	r2, r3
 8003130:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003134:	441a      	add	r2, r3
 8003136:	4b72      	ldr	r3, [pc, #456]	; (8003300 <MD5Transform+0x12b4>)
 8003138:	4413      	add	r3, r2
 800313a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800313e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003142:	ea4f 4373 	mov.w	r3, r3, ror #17
 8003146:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800314a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800314e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003152:	4413      	add	r3, r2
 8003154:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	II(b, c, d, a, x[13], 21, 0x4e0811a1); /* 60 */
 8003158:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800315c:	43da      	mvns	r2, r3
 800315e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003162:	431a      	orrs	r2, r3
 8003164:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003168:	405a      	eors	r2, r3
 800316a:	f107 0308 	add.w	r3, r7, #8
 800316e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003170:	441a      	add	r2, r3
 8003172:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003176:	441a      	add	r2, r3
 8003178:	4b62      	ldr	r3, [pc, #392]	; (8003304 <MD5Transform+0x12b8>)
 800317a:	4413      	add	r3, r2
 800317c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8003180:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003184:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8003188:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800318c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8003190:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003194:	4413      	add	r3, r2
 8003196:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	II(a, b, c, d, x[4], 6, 0xf7537e82); /* 61 */
 800319a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800319e:	43da      	mvns	r2, r3
 80031a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031a4:	431a      	orrs	r2, r3
 80031a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031aa:	405a      	eors	r2, r3
 80031ac:	f107 0308 	add.w	r3, r7, #8
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	441a      	add	r2, r3
 80031b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031b8:	441a      	add	r2, r3
 80031ba:	4b53      	ldr	r3, [pc, #332]	; (8003308 <MD5Transform+0x12bc>)
 80031bc:	4413      	add	r3, r2
 80031be:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80031c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031c6:	ea4f 63b3 	mov.w	r3, r3, ror #26
 80031ca:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80031ce:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80031d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031d6:	4413      	add	r3, r2
 80031d8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	II(d, a, b, c, x[11], 10, 0xbd3af235); /* 62 */
 80031dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031e0:	43da      	mvns	r2, r3
 80031e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031e6:	431a      	orrs	r2, r3
 80031e8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031ec:	405a      	eors	r2, r3
 80031ee:	f107 0308 	add.w	r3, r7, #8
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	441a      	add	r2, r3
 80031f6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80031fa:	441a      	add	r2, r3
 80031fc:	4b43      	ldr	r3, [pc, #268]	; (800330c <MD5Transform+0x12c0>)
 80031fe:	4413      	add	r3, r2
 8003200:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003204:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003208:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800320c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003210:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003214:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003218:	4413      	add	r3, r2
 800321a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	II(c, d, a, b, x[2], 15, 0x2ad7d2bb); /* 63 */
 800321e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003222:	43da      	mvns	r2, r3
 8003224:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003228:	431a      	orrs	r2, r3
 800322a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800322e:	405a      	eors	r2, r3
 8003230:	f107 0308 	add.w	r3, r7, #8
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	441a      	add	r2, r3
 8003238:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800323c:	441a      	add	r2, r3
 800323e:	4b34      	ldr	r3, [pc, #208]	; (8003310 <MD5Transform+0x12c4>)
 8003240:	4413      	add	r3, r2
 8003242:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003246:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800324a:	ea4f 4373 	mov.w	r3, r3, ror #17
 800324e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003252:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8003256:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800325a:	4413      	add	r3, r2
 800325c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	II(b, c, d, a, x[9], 21, 0xeb86d391); /* 64 */
 8003260:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003264:	43da      	mvns	r2, r3
 8003266:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800326a:	431a      	orrs	r2, r3
 800326c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003270:	405a      	eors	r2, r3
 8003272:	f107 0308 	add.w	r3, r7, #8
 8003276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003278:	441a      	add	r2, r3
 800327a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800327e:	441a      	add	r2, r3
 8003280:	4b24      	ldr	r3, [pc, #144]	; (8003314 <MD5Transform+0x12c8>)
 8003282:	4413      	add	r3, r2
 8003284:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8003288:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800328c:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8003290:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8003294:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8003298:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800329c:	4413      	add	r3, r2
 800329e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	state[0] += a;
 80032a2:	1d3b      	adds	r3, r7, #4
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032ac:	441a      	add	r2, r3
 80032ae:	1d3b      	adds	r3, r7, #4
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	601a      	str	r2, [r3, #0]
	state[1] += b;
 80032b4:	1d3b      	adds	r3, r7, #4
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	3304      	adds	r3, #4
 80032ba:	1d3a      	adds	r2, r7, #4
 80032bc:	6812      	ldr	r2, [r2, #0]
 80032be:	3204      	adds	r2, #4
 80032c0:	6811      	ldr	r1, [r2, #0]
 80032c2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80032c6:	440a      	add	r2, r1
 80032c8:	601a      	str	r2, [r3, #0]
	state[2] += c;
 80032ca:	1d3b      	adds	r3, r7, #4
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	3308      	adds	r3, #8
 80032d0:	1d3a      	adds	r2, r7, #4
 80032d2:	6812      	ldr	r2, [r2, #0]
 80032d4:	3208      	adds	r2, #8
 80032d6:	6811      	ldr	r1, [r2, #0]
 80032d8:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80032dc:	440a      	add	r2, r1
 80032de:	601a      	str	r2, [r3, #0]
	state[3] += d;
 80032e0:	1d3b      	adds	r3, r7, #4
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	330c      	adds	r3, #12
 80032e6:	1d3a      	adds	r2, r7, #4
 80032e8:	6812      	ldr	r2, [r2, #0]
 80032ea:	320c      	adds	r2, #12
 80032ec:	6811      	ldr	r1, [r2, #0]
 80032ee:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80032f2:	440a      	add	r2, r1
 80032f4:	601a      	str	r2, [r3, #0]
}
 80032f6:	bf00      	nop
 80032f8:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	a3014314 	.word	0xa3014314
 8003304:	4e0811a1 	.word	0x4e0811a1
 8003308:	f7537e82 	.word	0xf7537e82
 800330c:	bd3af235 	.word	0xbd3af235
 8003310:	2ad7d2bb 	.word	0x2ad7d2bb
 8003314:	eb86d391 	.word	0xeb86d391

08003318 <getMD5Str>:

void getMD5Str(char md5Buf[], unsigned char buf[], long size)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b0a0      	sub	sp, #128	; 0x80
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
	unsigned char i;
	unsigned char decrypt[16];
	char temp[2];
	MD5_CTX md5CTX;
	MD5Init(&md5CTX);
 8003324:	f107 0310 	add.w	r3, r7, #16
 8003328:	4618      	mov	r0, r3
 800332a:	f7fe fd3f 	bl	8001dac <MD5Init>
	MD5Update(&md5CTX, buf, size);
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	f107 0310 	add.w	r3, r7, #16
 8003334:	68b9      	ldr	r1, [r7, #8]
 8003336:	4618      	mov	r0, r3
 8003338:	f7fe fd5c 	bl	8001df4 <MD5Update>
	MD5Final(&md5CTX, decrypt);
 800333c:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8003340:	f107 0310 	add.w	r3, r7, #16
 8003344:	4611      	mov	r1, r2
 8003346:	4618      	mov	r0, r3
 8003348:	f7fe fdc4 	bl	8001ed4 <MD5Final>

	printf("origin md5=");
 800334c:	481b      	ldr	r0, [pc, #108]	; (80033bc <getMD5Str+0xa4>)
 800334e:	f003 f9b3 	bl	80066b8 <printf>
	for (i = 0; i < 16; i++)
 8003352:	2300      	movs	r3, #0
 8003354:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003358:	e024      	b.n	80033a4 <getMD5Str+0x8c>
	{
		printf("%02x", decrypt[i]);
 800335a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800335e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003362:	4413      	add	r3, r2
 8003364:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8003368:	4619      	mov	r1, r3
 800336a:	4815      	ldr	r0, [pc, #84]	; (80033c0 <getMD5Str+0xa8>)
 800336c:	f003 f9a4 	bl	80066b8 <printf>
		sprintf(temp, "%02x", decrypt[i]);
 8003370:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003374:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003378:	4413      	add	r3, r2
 800337a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800337e:	461a      	mov	r2, r3
 8003380:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003384:	490e      	ldr	r1, [pc, #56]	; (80033c0 <getMD5Str+0xa8>)
 8003386:	4618      	mov	r0, r3
 8003388:	f003 fa16 	bl	80067b8 <sprintf>
		strncat((char *) md5Buf, temp, 2);
 800338c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003390:	2202      	movs	r2, #2
 8003392:	4619      	mov	r1, r3
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f003 fa58 	bl	800684a <strncat>
	for (i = 0; i < 16; i++)
 800339a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800339e:	3301      	adds	r3, #1
 80033a0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80033a4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80033a8:	2b0f      	cmp	r3, #15
 80033aa:	d9d6      	bls.n	800335a <getMD5Str+0x42>
	}
	printf("\r\n");
 80033ac:	4805      	ldr	r0, [pc, #20]	; (80033c4 <getMD5Str+0xac>)
 80033ae:	f003 f9fb 	bl	80067a8 <puts>
}
 80033b2:	bf00      	nop
 80033b4:	3780      	adds	r7, #128	; 0x80
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	0800b798 	.word	0x0800b798
 80033c0:	0800b7a4 	.word	0x0800b7a4
 80033c4:	0800b7ac 	.word	0x0800b7ac

080033c8 <itoa>:
#include "wifi_public.h"
#include <stdarg.h>

static char *itoa(int value, char *string, int radix)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b089      	sub	sp, #36	; 0x24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
	int i, d;
	int flag = 0;
 80033d4:	2300      	movs	r3, #0
 80033d6:	61bb      	str	r3, [r7, #24]
	char *ptr = string;
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	617b      	str	r3, [r7, #20]

	/* This implementation only works for decimal numbers. */
	if (radix != 10)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b0a      	cmp	r3, #10
 80033e0:	d004      	beq.n	80033ec <itoa+0x24>
	{
		*ptr = 0;
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	2200      	movs	r2, #0
 80033e6:	701a      	strb	r2, [r3, #0]
		return string;
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	e046      	b.n	800347a <itoa+0xb2>
	}

	if (!value)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d109      	bne.n	8003406 <itoa+0x3e>
	{
		*ptr++ = 0x30;
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	1c5a      	adds	r2, r3, #1
 80033f6:	617a      	str	r2, [r7, #20]
 80033f8:	2230      	movs	r2, #48	; 0x30
 80033fa:	701a      	strb	r2, [r3, #0]
		*ptr = 0;
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
		return string;
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	e039      	b.n	800347a <itoa+0xb2>
	}

	/* if this is a negative value insert the minus sign. */
	if (value < 0)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2b00      	cmp	r3, #0
 800340a:	da07      	bge.n	800341c <itoa+0x54>
	{
		*ptr++ = '-';
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	1c5a      	adds	r2, r3, #1
 8003410:	617a      	str	r2, [r7, #20]
 8003412:	222d      	movs	r2, #45	; 0x2d
 8003414:	701a      	strb	r2, [r3, #0]

		/* Make the value positive. */
		value *= -1;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	425b      	negs	r3, r3
 800341a:	60fb      	str	r3, [r7, #12]

	}

	for (i = 10000; i > 0; i /= 10)
 800341c:	f242 7310 	movw	r3, #10000	; 0x2710
 8003420:	61fb      	str	r3, [r7, #28]
 8003422:	e023      	b.n	800346c <itoa+0xa4>
	{
		d = value / i;
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	fb92 f3f3 	sdiv	r3, r2, r3
 800342c:	613b      	str	r3, [r7, #16]

		if (d || flag)
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d102      	bne.n	800343a <itoa+0x72>
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d010      	beq.n	800345c <itoa+0x94>
		{
			*ptr++ = (char) (d + 0x30);
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	1c5a      	adds	r2, r3, #1
 800343e:	617a      	str	r2, [r7, #20]
 8003440:	693a      	ldr	r2, [r7, #16]
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	3230      	adds	r2, #48	; 0x30
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	701a      	strb	r2, [r3, #0]
			value -= (d * i);
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	69fa      	ldr	r2, [r7, #28]
 800344e:	fb02 f303 	mul.w	r3, r2, r3
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	60fb      	str	r3, [r7, #12]
			flag = 1;
 8003458:	2301      	movs	r3, #1
 800345a:	61bb      	str	r3, [r7, #24]
	for (i = 10000; i > 0; i /= 10)
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	4a09      	ldr	r2, [pc, #36]	; (8003484 <itoa+0xbc>)
 8003460:	fb82 1203 	smull	r1, r2, r2, r3
 8003464:	1092      	asrs	r2, r2, #2
 8003466:	17db      	asrs	r3, r3, #31
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	61fb      	str	r3, [r7, #28]
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	2b00      	cmp	r3, #0
 8003470:	dcd8      	bgt.n	8003424 <itoa+0x5c>
		}
	}

	/* Null terminate the string. */
	*ptr = 0;
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	2200      	movs	r2, #0
 8003476:	701a      	strb	r2, [r3, #0]

	return string;
 8003478:	68bb      	ldr	r3, [r7, #8]

} /* NCL_Itoa */
 800347a:	4618      	mov	r0, r3
 800347c:	3724      	adds	r7, #36	; 0x24
 800347e:	46bd      	mov	sp, r7
 8003480:	bc80      	pop	{r7}
 8003482:	4770      	bx	lr
 8003484:	66666667 	.word	0x66666667

08003488 <Wifi_USART_printf>:

void Wifi_USART_printf(USART_TypeDef * USARTx, char * Data, ...)
{
 8003488:	b40e      	push	{r1, r2, r3}
 800348a:	b580      	push	{r7, lr}
 800348c:	b08b      	sub	sp, #44	; 0x2c
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
	const char *s;
	int d;
	char buf[16];

	va_list ap;
	va_start(ap, Data);
 8003492:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003496:	60fb      	str	r3, [r7, #12]

	while (*Data != 0)     // 判断是否到达字符串结束符
 8003498:	e08e      	b.n	80035b8 <Wifi_USART_printf+0x130>
	{
		if (*Data == 0x5c)  //'\'
 800349a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	2b5c      	cmp	r3, #92	; 0x5c
 80034a0:	d11d      	bne.n	80034de <Wifi_USART_printf+0x56>
		{
			switch (*++Data)
 80034a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034a4:	3301      	adds	r3, #1
 80034a6:	637b      	str	r3, [r7, #52]	; 0x34
 80034a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	2b6e      	cmp	r3, #110	; 0x6e
 80034ae:	d009      	beq.n	80034c4 <Wifi_USART_printf+0x3c>
 80034b0:	2b72      	cmp	r3, #114	; 0x72
 80034b2:	d10f      	bne.n	80034d4 <Wifi_USART_printf+0x4c>
			{
			case 'r':							          //回车符
				USART_SendData(USARTx, 0x0d);
 80034b4:	210d      	movs	r1, #13
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f002 fbe6 	bl	8005c88 <USART_SendData>
				Data++;
 80034bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034be:	3301      	adds	r3, #1
 80034c0:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 80034c2:	e071      	b.n	80035a8 <Wifi_USART_printf+0x120>

			case 'n':							          //换行符
				USART_SendData(USARTx, 0x0a);
 80034c4:	210a      	movs	r1, #10
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f002 fbde 	bl	8005c88 <USART_SendData>
				Data++;
 80034cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034ce:	3301      	adds	r3, #1
 80034d0:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 80034d2:	e069      	b.n	80035a8 <Wifi_USART_printf+0x120>

			default:
				Data++;
 80034d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034d6:	3301      	adds	r3, #1
 80034d8:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 80034da:	bf00      	nop
 80034dc:	e064      	b.n	80035a8 <Wifi_USART_printf+0x120>
			}
		}

		else if (*Data == '%')
 80034de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	2b25      	cmp	r3, #37	; 0x25
 80034e4:	d157      	bne.n	8003596 <Wifi_USART_printf+0x10e>
		{									  //
			switch (*++Data)
 80034e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e8:	3301      	adds	r3, #1
 80034ea:	637b      	str	r3, [r7, #52]	; 0x34
 80034ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b64      	cmp	r3, #100	; 0x64
 80034f2:	d021      	beq.n	8003538 <Wifi_USART_printf+0xb0>
 80034f4:	2b73      	cmp	r3, #115	; 0x73
 80034f6:	d149      	bne.n	800358c <Wifi_USART_printf+0x104>
			{
			case 's':										  //字符串
				s = va_arg(ap, const char *);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	1d1a      	adds	r2, r3, #4
 80034fc:	60fa      	str	r2, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	627b      	str	r3, [r7, #36]	; 0x24

				for (; *s; s++)
 8003502:	e011      	b.n	8003528 <Wifi_USART_printf+0xa0>
				{
					USART_SendData(USARTx, *s);
 8003504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	b29b      	uxth	r3, r3
 800350a:	4619      	mov	r1, r3
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f002 fbbb 	bl	8005c88 <USART_SendData>
					while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET)
 8003512:	bf00      	nop
 8003514:	2180      	movs	r1, #128	; 0x80
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f002 fbd6 	bl	8005cc8 <USART_GetFlagStatus>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f8      	beq.n	8003514 <Wifi_USART_printf+0x8c>
				for (; *s; s++)
 8003522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003524:	3301      	adds	r3, #1
 8003526:	627b      	str	r3, [r7, #36]	; 0x24
 8003528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1e9      	bne.n	8003504 <Wifi_USART_printf+0x7c>
						;
				}

				Data++;
 8003530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003532:	3301      	adds	r3, #1
 8003534:	637b      	str	r3, [r7, #52]	; 0x34

				break;
 8003536:	e037      	b.n	80035a8 <Wifi_USART_printf+0x120>

			case 'd':
				//十进制
				d = va_arg(ap, int);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	1d1a      	adds	r2, r3, #4
 800353c:	60fa      	str	r2, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	623b      	str	r3, [r7, #32]

				itoa(d, buf, 10);
 8003542:	f107 0310 	add.w	r3, r7, #16
 8003546:	220a      	movs	r2, #10
 8003548:	4619      	mov	r1, r3
 800354a:	6a38      	ldr	r0, [r7, #32]
 800354c:	f7ff ff3c 	bl	80033c8 <itoa>

				for (s = buf; *s; s++)
 8003550:	f107 0310 	add.w	r3, r7, #16
 8003554:	627b      	str	r3, [r7, #36]	; 0x24
 8003556:	e011      	b.n	800357c <Wifi_USART_printf+0xf4>
				{
					USART_SendData(USARTx, *s);
 8003558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	b29b      	uxth	r3, r3
 800355e:	4619      	mov	r1, r3
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f002 fb91 	bl	8005c88 <USART_SendData>
					while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET)
 8003566:	bf00      	nop
 8003568:	2180      	movs	r1, #128	; 0x80
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f002 fbac 	bl	8005cc8 <USART_GetFlagStatus>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d0f8      	beq.n	8003568 <Wifi_USART_printf+0xe0>
				for (s = buf; *s; s++)
 8003576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003578:	3301      	adds	r3, #1
 800357a:	627b      	str	r3, [r7, #36]	; 0x24
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1e9      	bne.n	8003558 <Wifi_USART_printf+0xd0>
						;
				}

				Data++;
 8003584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003586:	3301      	adds	r3, #1
 8003588:	637b      	str	r3, [r7, #52]	; 0x34

				break;
 800358a:	e00d      	b.n	80035a8 <Wifi_USART_printf+0x120>

			default:
				Data++;
 800358c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800358e:	3301      	adds	r3, #1
 8003590:	637b      	str	r3, [r7, #52]	; 0x34

				break;
 8003592:	bf00      	nop
 8003594:	e008      	b.n	80035a8 <Wifi_USART_printf+0x120>

			}
		}

		else
			USART_SendData(USARTx, *Data++);
 8003596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003598:	1c5a      	adds	r2, r3, #1
 800359a:	637a      	str	r2, [r7, #52]	; 0x34
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	b29b      	uxth	r3, r3
 80035a0:	4619      	mov	r1, r3
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f002 fb70 	bl	8005c88 <USART_SendData>

		while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET)
 80035a8:	bf00      	nop
 80035aa:	2180      	movs	r1, #128	; 0x80
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f002 fb8b 	bl	8005cc8 <USART_GetFlagStatus>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0f8      	beq.n	80035aa <Wifi_USART_printf+0x122>
	while (*Data != 0)     // 判断是否到达字符串结束符
 80035b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f47f af6c 	bne.w	800349a <Wifi_USART_printf+0x12>
			;

	}
}
 80035c2:	bf00      	nop
 80035c4:	372c      	adds	r7, #44	; 0x2c
 80035c6:	46bd      	mov	sp, r7
 80035c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80035cc:	b003      	add	sp, #12
 80035ce:	4770      	bx	lr

080035d0 <Int2Str>:
 * @param  str: The string
 * @param  intnum: The intger to be converted
 * @retval None
 */
void Int2Str(uint8_t* str, int32_t intnum)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b087      	sub	sp, #28
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
	uint32_t i, Div = 1000000000, j = 0, Status = 0;
 80035da:	4b25      	ldr	r3, [pc, #148]	; (8003670 <Int2Str+0xa0>)
 80035dc:	613b      	str	r3, [r7, #16]
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	2300      	movs	r3, #0
 80035e4:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < 10; i++)
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
 80035ea:	e038      	b.n	800365e <Int2Str+0x8e>
	{
		str[j++] = (intnum / Div) + 48;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	1c5a      	adds	r2, r3, #1
 80035f0:	60fa      	str	r2, [r7, #12]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	4413      	add	r3, r2
 80035f6:	6839      	ldr	r1, [r7, #0]
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	fbb1 f2f2 	udiv	r2, r1, r2
 80035fe:	b2d2      	uxtb	r2, r2
 8003600:	3230      	adds	r2, #48	; 0x30
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	701a      	strb	r2, [r3, #0]

		intnum = intnum % Div;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	fbb3 f2f2 	udiv	r2, r3, r2
 800360e:	6939      	ldr	r1, [r7, #16]
 8003610:	fb01 f202 	mul.w	r2, r1, r2
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	603b      	str	r3, [r7, #0]
		Div /= 10;
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4a16      	ldr	r2, [pc, #88]	; (8003674 <Int2Str+0xa4>)
 800361c:	fba2 2303 	umull	r2, r3, r2, r3
 8003620:	08db      	lsrs	r3, r3, #3
 8003622:	613b      	str	r3, [r7, #16]
		if ((str[j - 1] == '0') & (Status == 0))
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	3b01      	subs	r3, #1
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	4413      	add	r3, r2
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	2b30      	cmp	r3, #48	; 0x30
 8003630:	bf0c      	ite	eq
 8003632:	2301      	moveq	r3, #1
 8003634:	2300      	movne	r3, #0
 8003636:	b2da      	uxtb	r2, r3
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2b00      	cmp	r3, #0
 800363c:	bf0c      	ite	eq
 800363e:	2301      	moveq	r3, #1
 8003640:	2300      	movne	r3, #0
 8003642:	b2db      	uxtb	r3, r3
 8003644:	4013      	ands	r3, r2
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	d002      	beq.n	8003652 <Int2Str+0x82>
		{
			j = 0;
 800364c:	2300      	movs	r3, #0
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	e002      	b.n	8003658 <Int2Str+0x88>
		}
		else
		{
			Status++;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	3301      	adds	r3, #1
 8003656:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 10; i++)
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	3301      	adds	r3, #1
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	2b09      	cmp	r3, #9
 8003662:	d9c3      	bls.n	80035ec <Int2Str+0x1c>
		}
	}
}
 8003664:	bf00      	nop
 8003666:	371c      	adds	r7, #28
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	3b9aca00 	.word	0x3b9aca00
 8003674:	cccccccd 	.word	0xcccccccd

08003678 <FLASH_PagesMask>:
 * @brief  Calculate the number of pages
 * @param  Size: The image size
 * @retval The number of pages
 */
uint32_t FLASH_PagesMask(__IO uint32_t Size)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
	uint32_t pagenumber = 0x0;
 8003680:	2300      	movs	r3, #0
 8003682:	60fb      	str	r3, [r7, #12]
	uint32_t size = Size;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	60bb      	str	r3, [r7, #8]

	if ((size % PAGE_SIZE) != 0)
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800368e:	2b00      	cmp	r3, #0
 8003690:	d004      	beq.n	800369c <FLASH_PagesMask+0x24>
	{
		pagenumber = (size / PAGE_SIZE) + 1;
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	0adb      	lsrs	r3, r3, #11
 8003696:	3301      	adds	r3, #1
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	e002      	b.n	80036a2 <FLASH_PagesMask+0x2a>
	}
	else
	{
		pagenumber = size / PAGE_SIZE;
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	0adb      	lsrs	r3, r3, #11
 80036a0:	60fb      	str	r3, [r7, #12]
	}
	return pagenumber;
 80036a2:	68fb      	ldr	r3, [r7, #12]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3714      	adds	r7, #20
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr
	...

080036b0 <EraseSomePages>:

uint8_t EraseSomePages(__IO uint32_t size, uint8_t outPutCont)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	460b      	mov	r3, r1
 80036ba:	70fb      	strb	r3, [r7, #3]
	uint32_t EraseCounter = 0x0;
 80036bc:	2300      	movs	r3, #0
 80036be:	617b      	str	r3, [r7, #20]
	uint32_t NbrOfPage = 0;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60fb      	str	r3, [r7, #12]
	uint8_t erase_cont[3] =
 80036c4:	f107 0308 	add.w	r3, r7, #8
 80036c8:	2100      	movs	r1, #0
 80036ca:	460a      	mov	r2, r1
 80036cc:	801a      	strh	r2, [r3, #0]
 80036ce:	460a      	mov	r2, r1
 80036d0:	709a      	strb	r2, [r3, #2]
	{ 0 };
	FLASH_Status FLASHStatus = FLASH_COMPLETE;
 80036d2:	2304      	movs	r3, #4
 80036d4:	74fb      	strb	r3, [r7, #19]

	NbrOfPage = FLASH_PagesMask(size) - 1;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4618      	mov	r0, r3
 80036da:	f7ff ffcd 	bl	8003678 <FLASH_PagesMask>
 80036de:	4603      	mov	r3, r0
 80036e0:	3b01      	subs	r3, #1
 80036e2:	60fb      	str	r3, [r7, #12]

	/* Erase the FLASH pages */
	FLASH_Unlock();
 80036e4:	f001 f92e 	bl	8004944 <FLASH_Unlock>
	for (EraseCounter = 0;
 80036e8:	2300      	movs	r3, #0
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	e01e      	b.n	800372c <EraseSomePages+0x7c>
			(EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE);
			EraseCounter++)
	{
		FLASHStatus = FLASH_ErasePage(
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80036f4:	3320      	adds	r3, #32
 80036f6:	02db      	lsls	r3, r3, #11
 80036f8:	4618      	mov	r0, r3
 80036fa:	f001 f943 	bl	8004984 <FLASH_ErasePage>
 80036fe:	4603      	mov	r3, r0
 8003700:	74fb      	strb	r3, [r7, #19]
				ApplicationAddress + (PAGE_SIZE * EraseCounter));
		if (outPutCont == 1)
 8003702:	78fb      	ldrb	r3, [r7, #3]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d10e      	bne.n	8003726 <EraseSomePages+0x76>
		{
			Int2Str(erase_cont, EraseCounter + 1);
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	3301      	adds	r3, #1
 800370c:	461a      	mov	r2, r3
 800370e:	f107 0308 	add.w	r3, r7, #8
 8003712:	4611      	mov	r1, r2
 8003714:	4618      	mov	r0, r3
 8003716:	f7ff ff5b 	bl	80035d0 <Int2Str>
			printf("erase_cont=%s.\r\n", erase_cont);
 800371a:	f107 0308 	add.w	r3, r7, #8
 800371e:	4619      	mov	r1, r3
 8003720:	480e      	ldr	r0, [pc, #56]	; (800375c <EraseSomePages+0xac>)
 8003722:	f002 ffc9 	bl	80066b8 <printf>
			EraseCounter++)
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	3301      	adds	r3, #1
 800372a:	617b      	str	r3, [r7, #20]
	for (EraseCounter = 0;
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	429a      	cmp	r2, r3
 8003732:	d202      	bcs.n	800373a <EraseSomePages+0x8a>
			(EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE);
 8003734:	7cfb      	ldrb	r3, [r7, #19]
 8003736:	2b04      	cmp	r3, #4
 8003738:	d0d9      	beq.n	80036ee <EraseSomePages+0x3e>
		}
	}
	FLASH_Lock();
 800373a:	f001 f915 	bl	8004968 <FLASH_Lock>
	if ((EraseCounter != NbrOfPage) || (FLASHStatus != FLASH_COMPLETE))
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	429a      	cmp	r2, r3
 8003744:	d102      	bne.n	800374c <EraseSomePages+0x9c>
 8003746:	7cfb      	ldrb	r3, [r7, #19]
 8003748:	2b04      	cmp	r3, #4
 800374a:	d001      	beq.n	8003750 <EraseSomePages+0xa0>
	{
		return 0;
 800374c:	2300      	movs	r3, #0
 800374e:	e000      	b.n	8003752 <EraseSomePages+0xa2>
	}
	return 1;
 8003750:	2301      	movs	r3, #1
}
 8003752:	4618      	mov	r0, r3
 8003754:	3718      	adds	r7, #24
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	0800b7b0 	.word	0x0800b7b0

08003760 <NVIC_SystemReset>:
/** \brief  System Reset

    This function initiate a system reset request to reset the MCU.
 */
static __INLINE void NVIC_SystemReset(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier. 
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
 8003764:	f3bf 8f4f 	dsb	sy
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 8003768:	4905      	ldr	r1, [pc, #20]	; (8003780 <NVIC_SystemReset+0x20>)
                 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800376a:	4b05      	ldr	r3, [pc, #20]	; (8003780 <NVIC_SystemReset+0x20>)
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003772:	4b04      	ldr	r3, [pc, #16]	; (8003784 <NVIC_SystemReset+0x24>)
 8003774:	4313      	orrs	r3, r2
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 8003776:	60cb      	str	r3, [r1, #12]
 8003778:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
  __DSB();                                                     /* Ensure completion of memory access */
  while(1);                                                    /* wait until reset */
 800377c:	e7fe      	b.n	800377c <NVIC_SystemReset+0x1c>
 800377e:	bf00      	nop
 8003780:	e000ed00 	.word	0xe000ed00
 8003784:	05fa0004 	.word	0x05fa0004

08003788 <communicateWithHost>:
 * @num  几口机型
 * @return 无
 */
void communicateWithHost(char buf[], char *cmd, char *ccid, char net,
		char *module, char *ver, char *longitude, char *latitude, char *num)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b08e      	sub	sp, #56	; 0x38
 800378c:	af08      	add	r7, sp, #32
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	607a      	str	r2, [r7, #4]
 8003794:	70fb      	strb	r3, [r7, #3]
	const char* template = "%s,%s,%s-%c-%s-%s-%s_%s-%s";
 8003796:	4b0e      	ldr	r3, [pc, #56]	; (80037d0 <communicateWithHost+0x48>)
 8003798:	617b      	str	r3, [r7, #20]
	ReadDeviceID();
 800379a:	f7fd fd25 	bl	80011e8 <ReadDeviceID>
	sprintf(buf, template, RDeviceID, cmd, ccid, net, module, ver, longitude,
 800379e:	78fb      	ldrb	r3, [r7, #3]
 80037a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037a2:	9206      	str	r2, [sp, #24]
 80037a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037a6:	9205      	str	r2, [sp, #20]
 80037a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037aa:	9204      	str	r2, [sp, #16]
 80037ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ae:	9203      	str	r2, [sp, #12]
 80037b0:	6a3a      	ldr	r2, [r7, #32]
 80037b2:	9202      	str	r2, [sp, #8]
 80037b4:	9301      	str	r3, [sp, #4]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	9300      	str	r3, [sp, #0]
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	4a05      	ldr	r2, [pc, #20]	; (80037d4 <communicateWithHost+0x4c>)
 80037be:	6979      	ldr	r1, [r7, #20]
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f002 fff9 	bl	80067b8 <sprintf>
			latitude, num);
}
 80037c6:	bf00      	nop
 80037c8:	3718      	adds	r7, #24
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	0800b7c4 	.word	0x0800b7c4
 80037d4:	200022a8 	.word	0x200022a8

080037d8 <catRequestStr>:

void catRequestStr(char buf[], char *cmd)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af06      	add	r7, sp, #24
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
	ReadVersion();
 80037e2:	f7fd fd1f 	bl	8001224 <ReadVersion>
	communicateWithHost(buf, cmd, F4G_Fram_Record_Struct.ccid,
 80037e6:	4b0b      	ldr	r3, [pc, #44]	; (8003814 <catRequestStr+0x3c>)
 80037e8:	f893 2a3c 	ldrb.w	r2, [r3, #2620]	; 0xa3c
 80037ec:	4b0a      	ldr	r3, [pc, #40]	; (8003818 <catRequestStr+0x40>)
 80037ee:	9304      	str	r3, [sp, #16]
 80037f0:	4b0a      	ldr	r3, [pc, #40]	; (800381c <catRequestStr+0x44>)
 80037f2:	9303      	str	r3, [sp, #12]
 80037f4:	4b0a      	ldr	r3, [pc, #40]	; (8003820 <catRequestStr+0x48>)
 80037f6:	9302      	str	r3, [sp, #8]
 80037f8:	4b0a      	ldr	r3, [pc, #40]	; (8003824 <catRequestStr+0x4c>)
 80037fa:	9301      	str	r3, [sp, #4]
 80037fc:	4b0a      	ldr	r3, [pc, #40]	; (8003828 <catRequestStr+0x50>)
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	4613      	mov	r3, r2
 8003802:	4a0a      	ldr	r2, [pc, #40]	; (800382c <catRequestStr+0x54>)
 8003804:	6839      	ldr	r1, [r7, #0]
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7ff ffbe 	bl	8003788 <communicateWithHost>
			F4G_Fram_Record_Struct.cops, "2", RVersion,
			F4G_Fram_Record_Struct.locations[0],
			F4G_Fram_Record_Struct.locations[1], "06");
}
 800380c:	bf00      	nop
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	200006f0 	.word	0x200006f0
 8003818:	0800b7e0 	.word	0x0800b7e0
 800381c:	20001108 	.word	0x20001108
 8003820:	200010fc 	.word	0x200010fc
 8003824:	20002294 	.word	0x20002294
 8003828:	0800b7e4 	.word	0x0800b7e4
 800382c:	20001114 	.word	0x20001114

08003830 <catReqStr4UPdate>:

void catReqStr4UPdate(char buf[], char *cmd, u16 num)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b088      	sub	sp, #32
 8003834:	af02      	add	r7, sp, #8
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	4613      	mov	r3, r2
 800383c:	80fb      	strh	r3, [r7, #6]
	const char* template = "%s,%s,%d";
 800383e:	4b08      	ldr	r3, [pc, #32]	; (8003860 <catReqStr4UPdate+0x30>)
 8003840:	617b      	str	r3, [r7, #20]
	ReadDeviceID();
 8003842:	f7fd fcd1 	bl	80011e8 <ReadDeviceID>
	sprintf(buf, template, RDeviceID, cmd, num);
 8003846:	88fb      	ldrh	r3, [r7, #6]
 8003848:	9300      	str	r3, [sp, #0]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	4a05      	ldr	r2, [pc, #20]	; (8003864 <catReqStr4UPdate+0x34>)
 800384e:	6979      	ldr	r1, [r7, #20]
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f002 ffb1 	bl	80067b8 <sprintf>
}
 8003856:	bf00      	nop
 8003858:	3718      	adds	r7, #24
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	0800b7e8 	.word	0x0800b7e8
 8003864:	200022a8 	.word	0x200022a8

08003868 <request>:
 * 向上位机及服务器发起请求
 * @cmd 请求的控制字
 * @choose 选择开关 高4位控制上位机  低4位控制服务器
 */
void request(char *cmd, u8 choose)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b0a2      	sub	sp, #136	; 0x88
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	460b      	mov	r3, r1
 8003872:	70fb      	strb	r3, [r7, #3]
	char rBuf[128];
	catRequestStr(rBuf, cmd);
 8003874:	f107 0308 	add.w	r3, r7, #8
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	4618      	mov	r0, r3
 800387c:	f7ff ffac 	bl	80037d8 <catRequestStr>
	if (choose & 0x0F)
 8003880:	78fb      	ldrb	r3, [r7, #3]
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	2b00      	cmp	r3, #0
 8003888:	d004      	beq.n	8003894 <request+0x2c>
	{
		request2Server(rBuf);
 800388a:	f107 0308 	add.w	r3, r7, #8
 800388e:	4618      	mov	r0, r3
 8003890:	f7fe f8f2 	bl	8001a78 <request2Server>
	}
	if (choose & 0xF0)
 8003894:	78fb      	ldrb	r3, [r7, #3]
 8003896:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <request+0x4c>
	{
		sprintf(spfBuf, "{%s}", rBuf);
 800389e:	f107 0308 	add.w	r3, r7, #8
 80038a2:	461a      	mov	r2, r3
 80038a4:	4905      	ldr	r1, [pc, #20]	; (80038bc <request+0x54>)
 80038a6:	4806      	ldr	r0, [pc, #24]	; (80038c0 <request+0x58>)
 80038a8:	f002 ff86 	bl	80067b8 <sprintf>
		printf("%s\r\n", spfBuf);
 80038ac:	4904      	ldr	r1, [pc, #16]	; (80038c0 <request+0x58>)
 80038ae:	4805      	ldr	r0, [pc, #20]	; (80038c4 <request+0x5c>)
 80038b0:	f002 ff02 	bl	80066b8 <printf>
	}
}
 80038b4:	bf00      	nop
 80038b6:	3788      	adds	r7, #136	; 0x88
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	0800b7f4 	.word	0x0800b7f4
 80038c0:	20001140 	.word	0x20001140
 80038c4:	0800b7fc 	.word	0x0800b7fc

080038c8 <request4UPdate>:
void request4UPdate(char *cmd, u16 num, u8 choose)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b0a2      	sub	sp, #136	; 0x88
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	460b      	mov	r3, r1
 80038d2:	807b      	strh	r3, [r7, #2]
 80038d4:	4613      	mov	r3, r2
 80038d6:	707b      	strb	r3, [r7, #1]
	char rBuf[128];
	catReqStr4UPdate(rBuf, cmd, num);
 80038d8:	887a      	ldrh	r2, [r7, #2]
 80038da:	f107 0308 	add.w	r3, r7, #8
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff ffa5 	bl	8003830 <catReqStr4UPdate>
	if (choose & 0x0F)
 80038e6:	787b      	ldrb	r3, [r7, #1]
 80038e8:	f003 030f 	and.w	r3, r3, #15
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d004      	beq.n	80038fa <request4UPdate+0x32>
	{
		request2Server(rBuf);
 80038f0:	f107 0308 	add.w	r3, r7, #8
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7fe f8bf 	bl	8001a78 <request2Server>
	}
	if (choose & 0xF0)
 80038fa:	787b      	ldrb	r3, [r7, #1]
 80038fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00a      	beq.n	800391a <request4UPdate+0x52>
	{
		sprintf(spfBuf, "{%s}", rBuf);
 8003904:	f107 0308 	add.w	r3, r7, #8
 8003908:	461a      	mov	r2, r3
 800390a:	4906      	ldr	r1, [pc, #24]	; (8003924 <request4UPdate+0x5c>)
 800390c:	4806      	ldr	r0, [pc, #24]	; (8003928 <request4UPdate+0x60>)
 800390e:	f002 ff53 	bl	80067b8 <sprintf>
		printf("%s\r\n", spfBuf);
 8003912:	4905      	ldr	r1, [pc, #20]	; (8003928 <request4UPdate+0x60>)
 8003914:	4805      	ldr	r0, [pc, #20]	; (800392c <request4UPdate+0x64>)
 8003916:	f002 fecf 	bl	80066b8 <printf>
	}
}
 800391a:	bf00      	nop
 800391c:	3788      	adds	r7, #136	; 0x88
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	0800b7f4 	.word	0x0800b7f4
 8003928:	20001140 	.word	0x20001140
 800392c:	0800b7fc 	.word	0x0800b7fc

08003930 <request4UPdataComplete>:

void request4UPdataComplete(u8 choose)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b0a4      	sub	sp, #144	; 0x90
 8003934:	af02      	add	r7, sp, #8
 8003936:	4603      	mov	r3, r0
 8003938:	71fb      	strb	r3, [r7, #7]
	char rBuf[128];
	ReadVersion();
 800393a:	f7fd fc73 	bl	8001224 <ReadVersion>
	ReadDeviceID();
 800393e:	f7fd fc53 	bl	80011e8 <ReadDeviceID>
	sprintf(rBuf, "%s,%s,%s", (const char *) RDeviceID, REQ_UPDATE_FINSHED,
 8003942:	f107 0008 	add.w	r0, r7, #8
 8003946:	4b12      	ldr	r3, [pc, #72]	; (8003990 <request4UPdataComplete+0x60>)
 8003948:	9300      	str	r3, [sp, #0]
 800394a:	4b12      	ldr	r3, [pc, #72]	; (8003994 <request4UPdataComplete+0x64>)
 800394c:	4a12      	ldr	r2, [pc, #72]	; (8003998 <request4UPdataComplete+0x68>)
 800394e:	4913      	ldr	r1, [pc, #76]	; (800399c <request4UPdataComplete+0x6c>)
 8003950:	f002 ff32 	bl	80067b8 <sprintf>
			RVersion);
	if (choose & 0x0F)
 8003954:	79fb      	ldrb	r3, [r7, #7]
 8003956:	f003 030f 	and.w	r3, r3, #15
 800395a:	2b00      	cmp	r3, #0
 800395c:	d004      	beq.n	8003968 <request4UPdataComplete+0x38>
	{
		request2Server(rBuf);
 800395e:	f107 0308 	add.w	r3, r7, #8
 8003962:	4618      	mov	r0, r3
 8003964:	f7fe f888 	bl	8001a78 <request2Server>
	}
	if (choose & 0xF0)
 8003968:	79fb      	ldrb	r3, [r7, #7]
 800396a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <request4UPdataComplete+0x58>
	{
		sprintf(spfBuf, "{%s}", rBuf);
 8003972:	f107 0308 	add.w	r3, r7, #8
 8003976:	461a      	mov	r2, r3
 8003978:	4909      	ldr	r1, [pc, #36]	; (80039a0 <request4UPdataComplete+0x70>)
 800397a:	480a      	ldr	r0, [pc, #40]	; (80039a4 <request4UPdataComplete+0x74>)
 800397c:	f002 ff1c 	bl	80067b8 <sprintf>
		printf("%s\r\n", spfBuf);
 8003980:	4908      	ldr	r1, [pc, #32]	; (80039a4 <request4UPdataComplete+0x74>)
 8003982:	4809      	ldr	r0, [pc, #36]	; (80039a8 <request4UPdataComplete+0x78>)
 8003984:	f002 fe98 	bl	80066b8 <printf>
	}
}
 8003988:	bf00      	nop
 800398a:	3788      	adds	r7, #136	; 0x88
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20002294 	.word	0x20002294
 8003994:	0800b804 	.word	0x0800b804
 8003998:	200022a8 	.word	0x200022a8
 800399c:	0800b808 	.word	0x0800b808
 80039a0:	0800b7f4 	.word	0x0800b7f4
 80039a4:	20001140 	.word	0x20001140
 80039a8:	0800b7fc 	.word	0x0800b7fc

080039ac <FLASH_DisableWriteProtectionPages>:
/************************************************************************/
static void FLASH_DisableWriteProtectionPages(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
	uint32_t useroptionbyte = 0, WRPR = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	607b      	str	r3, [r7, #4]
 80039b6:	2300      	movs	r3, #0
 80039b8:	603b      	str	r3, [r7, #0]
	uint16_t var1 = OB_IWDG_SW, var2 = OB_STOP_NoRST, var3 = OB_STDBY_NoRST;
 80039ba:	2301      	movs	r3, #1
 80039bc:	81fb      	strh	r3, [r7, #14]
 80039be:	2302      	movs	r3, #2
 80039c0:	81bb      	strh	r3, [r7, #12]
 80039c2:	2304      	movs	r3, #4
 80039c4:	817b      	strh	r3, [r7, #10]
	FLASH_Status status = FLASH_BUSY;
 80039c6:	2301      	movs	r3, #1
 80039c8:	727b      	strb	r3, [r7, #9]

	WRPR = FLASH_GetWriteProtectionOptionByte();
 80039ca:	f001 f9d1 	bl	8004d70 <FLASH_GetWriteProtectionOptionByte>
 80039ce:	6038      	str	r0, [r7, #0]

	if ((WRPR & UserMemoryMask) != UserMemoryMask)
 80039d0:	4b2a      	ldr	r3, [pc, #168]	; (8003a7c <FLASH_DisableWriteProtectionPages+0xd0>)
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	401a      	ands	r2, r3
 80039d8:	4b28      	ldr	r3, [pc, #160]	; (8003a7c <FLASH_DisableWriteProtectionPages+0xd0>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d046      	beq.n	8003a6e <FLASH_DisableWriteProtectionPages+0xc2>
	{
		useroptionbyte = FLASH_GetUserOptionByte();
 80039e0:	f001 f9ba 	bl	8004d58 <FLASH_GetUserOptionByte>
 80039e4:	6078      	str	r0, [r7, #4]

		UserMemoryMask |= WRPR;
 80039e6:	4b25      	ldr	r3, [pc, #148]	; (8003a7c <FLASH_DisableWriteProtectionPages+0xd0>)
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	4a23      	ldr	r2, [pc, #140]	; (8003a7c <FLASH_DisableWriteProtectionPages+0xd0>)
 80039f0:	6013      	str	r3, [r2, #0]

		status = FLASH_EraseOptionBytes();
 80039f2:	f000 fff9 	bl	80049e8 <FLASH_EraseOptionBytes>
 80039f6:	4603      	mov	r3, r0
 80039f8:	727b      	strb	r3, [r7, #9]

		if (UserMemoryMask != 0xFFFFFFFF)
 80039fa:	4b20      	ldr	r3, [pc, #128]	; (8003a7c <FLASH_DisableWriteProtectionPages+0xd0>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a02:	d007      	beq.n	8003a14 <FLASH_DisableWriteProtectionPages+0x68>
		{
			status = FLASH_EnableWriteProtection((uint32_t) ~UserMemoryMask);
 8003a04:	4b1d      	ldr	r3, [pc, #116]	; (8003a7c <FLASH_DisableWriteProtectionPages+0xd0>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	43db      	mvns	r3, r3
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f001 f8ce 	bl	8004bac <FLASH_EnableWriteProtection>
 8003a10:	4603      	mov	r3, r0
 8003a12:	727b      	strb	r3, [r7, #9]
		}
		if ((useroptionbyte & 0x07) != 0x07)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f003 0307 	and.w	r3, r3, #7
 8003a1a:	2b07      	cmp	r3, #7
 8003a1c:	d01a      	beq.n	8003a54 <FLASH_DisableWriteProtectionPages+0xa8>
		{
			if ((useroptionbyte & 0x01) == 0x0)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d101      	bne.n	8003a2c <FLASH_DisableWriteProtectionPages+0x80>
			{
				var1 = OB_IWDG_HW;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	81fb      	strh	r3, [r7, #14]
			}
			if ((useroptionbyte & 0x02) == 0x0)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <FLASH_DisableWriteProtectionPages+0x8e>
			{
				var2 = OB_STOP_RST;
 8003a36:	2300      	movs	r3, #0
 8003a38:	81bb      	strh	r3, [r7, #12]
			}
			if ((useroptionbyte & 0x04) == 0x0)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <FLASH_DisableWriteProtectionPages+0x9c>
			{
				var3 = OB_STDBY_RST;
 8003a44:	2300      	movs	r3, #0
 8003a46:	817b      	strh	r3, [r7, #10]
			}
			FLASH_UserOptionByteConfig(var1, var2, var3);
 8003a48:	897a      	ldrh	r2, [r7, #10]
 8003a4a:	89b9      	ldrh	r1, [r7, #12]
 8003a4c:	89fb      	ldrh	r3, [r7, #14]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f001 f938 	bl	8004cc4 <FLASH_UserOptionByteConfig>
		}

		if (status == FLASH_COMPLETE)
 8003a54:	7a7b      	ldrb	r3, [r7, #9]
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d105      	bne.n	8003a66 <FLASH_DisableWriteProtectionPages+0xba>
		{
			printf("Write Protection Close.\r\n");
 8003a5a:	4809      	ldr	r0, [pc, #36]	; (8003a80 <FLASH_DisableWriteProtectionPages+0xd4>)
 8003a5c:	f002 fea4 	bl	80067a8 <puts>
			NVIC_SystemReset();
 8003a60:	f7ff fe7e 	bl	8003760 <NVIC_SystemReset>
	}
	else
	{
		printf("Flash not write protected.\r\n");
	}
}
 8003a64:	e006      	b.n	8003a74 <FLASH_DisableWriteProtectionPages+0xc8>
			printf("Error: unprotection failed.\r\n");
 8003a66:	4807      	ldr	r0, [pc, #28]	; (8003a84 <FLASH_DisableWriteProtectionPages+0xd8>)
 8003a68:	f002 fe9e 	bl	80067a8 <puts>
}
 8003a6c:	e002      	b.n	8003a74 <FLASH_DisableWriteProtectionPages+0xc8>
		printf("Flash not write protected.\r\n");
 8003a6e:	4806      	ldr	r0, [pc, #24]	; (8003a88 <FLASH_DisableWriteProtectionPages+0xdc>)
 8003a70:	f002 fe9a 	bl	80067a8 <puts>
}
 8003a74:	bf00      	nop
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	20001134 	.word	0x20001134
 8003a80:	0800b814 	.word	0x0800b814
 8003a84:	0800b830 	.word	0x0800b830
 8003a88:	0800b850 	.word	0x0800b850

08003a8c <IAP_WriteFlag>:

/************************************************************************/
void IAP_WriteFlag(uint16_t flag)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	80fb      	strh	r3, [r7, #6]
	FLASH_Unlock();
 8003a96:	f000 ff55 	bl	8004944 <FLASH_Unlock>
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
 8003a9a:	1dbb      	adds	r3, r7, #6
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	4804      	ldr	r0, [pc, #16]	; (8003ab4 <IAP_WriteFlag+0x28>)
 8003aa2:	f7fd fac7 	bl	8001034 <STMFLASH_Write>
	FLASH_Lock();
 8003aa6:	f000 ff5f 	bl	8004968 <FLASH_Lock>
}
 8003aaa:	bf00      	nop
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	0803f800 	.word	0x0803f800

08003ab8 <IAP_ReadFlag>:
/************************************************************************/
uint16_t IAP_ReadFlag(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);
 8003abc:	4802      	ldr	r0, [pc, #8]	; (8003ac8 <IAP_ReadFlag+0x10>)
 8003abe:	f7fd fa8b 	bl	8000fd8 <STMFLASH_ReadHalfWord>
 8003ac2:	4603      	mov	r3, r0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	0803f800 	.word	0x0803f800

08003acc <IAP_USART_Init>:

/************************************************************************/
void IAP_USART_Init(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
	USART_DeInit(USART1);
 8003ad0:	4804      	ldr	r0, [pc, #16]	; (8003ae4 <IAP_USART_Init+0x18>)
 8003ad2:	f001 ff5d 	bl	8005990 <USART_DeInit>
	USART1_Init(115200);
 8003ad6:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8003ada:	f002 f9d1 	bl	8005e80 <USART1_Init>
}
 8003ade:	bf00      	nop
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40013800 	.word	0x40013800

08003ae8 <IAP_Init>:
void IAP_Init(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
	IAP_USART_Init();
 8003aec:	f7ff ffee 	bl	8003acc <IAP_USART_Init>
	ReadDeviceID();
 8003af0:	f7fd fb7a 	bl	80011e8 <ReadDeviceID>
	//判定是否已经录入了设备编号
	if (*RDeviceID != 'P')
 8003af4:	4b07      	ldr	r3, [pc, #28]	; (8003b14 <IAP_Init+0x2c>)
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	2b50      	cmp	r3, #80	; 0x50
 8003afa:	d009      	beq.n	8003b10 <IAP_Init+0x28>
	{
		flagCPY = IAP_ReadFlag();
 8003afc:	f7ff ffdc 	bl	8003ab8 <IAP_ReadFlag>
 8003b00:	4603      	mov	r3, r0
 8003b02:	461a      	mov	r2, r3
 8003b04:	4b04      	ldr	r3, [pc, #16]	; (8003b18 <IAP_Init+0x30>)
 8003b06:	801a      	strh	r2, [r3, #0]
		IAP_WriteFlag(SET_DeviceID_FLAG_DATA);
 8003b08:	f64e 50ed 	movw	r0, #60909	; 0xeded
 8003b0c:	f7ff ffbe 	bl	8003a8c <IAP_WriteFlag>
	}
}
 8003b10:	bf00      	nop
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	200022a8 	.word	0x200022a8
 8003b18:	2000113e 	.word	0x2000113e

08003b1c <IAP_RunApp>:
/************************************************************************/
u8 IAP_RunApp(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
	if (((*(__IO uint32_t*) ApplicationAddress) & 0x2FFE0000) == 0x20000000)
 8003b22:	4b1a      	ldr	r3, [pc, #104]	; (8003b8c <IAP_RunApp+0x70>)
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	4b1a      	ldr	r3, [pc, #104]	; (8003b90 <IAP_RunApp+0x74>)
 8003b28:	4013      	ands	r3, r2
 8003b2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b2e:	d125      	bne.n	8003b7c <IAP_RunApp+0x60>
	{
		printf("\r\nRun to app.\r\n");
 8003b30:	4818      	ldr	r0, [pc, #96]	; (8003b94 <IAP_RunApp+0x78>)
 8003b32:	f002 fe39 	bl	80067a8 <puts>
		RCC_DeInit(); //关闭外设
 8003b36:	f001 fad1 	bl	80050dc <RCC_DeInit>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 8003b3a:	b672      	cpsid	i
		__disable_irq();
		TIM_Cmd(TIM4, DISABLE); //关闭定时器4
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	4816      	ldr	r0, [pc, #88]	; (8003b98 <IAP_RunApp+0x7c>)
 8003b40:	f001 feaa 	bl	8005898 <TIM_Cmd>
		USART_Cmd(USART1, DISABLE);
 8003b44:	2100      	movs	r1, #0
 8003b46:	4815      	ldr	r0, [pc, #84]	; (8003b9c <IAP_RunApp+0x80>)
 8003b48:	f002 f838 	bl	8005bbc <USART_Cmd>
		USART_Cmd(USART2, DISABLE);
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	4814      	ldr	r0, [pc, #80]	; (8003ba0 <IAP_RunApp+0x84>)
 8003b50:	f002 f834 	bl	8005bbc <USART_Cmd>
		JumpAddress = *(__IO uint32_t*) (ApplicationAddress + 4);
 8003b54:	4b13      	ldr	r3, [pc, #76]	; (8003ba4 <IAP_RunApp+0x88>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a13      	ldr	r2, [pc, #76]	; (8003ba8 <IAP_RunApp+0x8c>)
 8003b5a:	6013      	str	r3, [r2, #0]
		Jump_To_Application = (pFunction) JumpAddress;
 8003b5c:	4b12      	ldr	r3, [pc, #72]	; (8003ba8 <IAP_RunApp+0x8c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	461a      	mov	r2, r3
 8003b62:	4b12      	ldr	r3, [pc, #72]	; (8003bac <IAP_RunApp+0x90>)
 8003b64:	601a      	str	r2, [r3, #0]
		__set_MSP(*(__IO uint32_t*) ApplicationAddress);
 8003b66:	4b09      	ldr	r3, [pc, #36]	; (8003b8c <IAP_RunApp+0x70>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	607b      	str	r3, [r7, #4]

    \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) static __INLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f383 8808 	msr	MSP, r3
		Jump_To_Application();
 8003b72:	4b0e      	ldr	r3, [pc, #56]	; (8003bac <IAP_RunApp+0x90>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4798      	blx	r3
		return 0;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	e003      	b.n	8003b84 <IAP_RunApp+0x68>
	}
	else
	{
		printf("\r\nRun to app error.\r\n");
 8003b7c:	480c      	ldr	r0, [pc, #48]	; (8003bb0 <IAP_RunApp+0x94>)
 8003b7e:	f002 fe13 	bl	80067a8 <puts>
		return -1;
 8003b82:	23ff      	movs	r3, #255	; 0xff
	}
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3708      	adds	r7, #8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	08010000 	.word	0x08010000
 8003b90:	2ffe0000 	.word	0x2ffe0000
 8003b94:	0800b86c 	.word	0x0800b86c
 8003b98:	40000800 	.word	0x40000800
 8003b9c:	40013800 	.word	0x40013800
 8003ba0:	40004400 	.word	0x40004400
 8003ba4:	08010004 	.word	0x08010004
 8003ba8:	20002318 	.word	0x20002318
 8003bac:	2000231c 	.word	0x2000231c
 8003bb0:	0800b87c 	.word	0x0800b87c

08003bb4 <IAP_Main_Menu>:
/************************************************************************/
void IAP_Main_Menu(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
	BlockNbr = (ApplicationAddress - 0x08000000) >> 12;
 8003bb8:	4b3c      	ldr	r3, [pc, #240]	; (8003cac <IAP_Main_Menu+0xf8>)
 8003bba:	2210      	movs	r2, #16
 8003bbc:	601a      	str	r2, [r3, #0]

#if defined (STM32F10X_MD) || defined (STM32F10X_MD_VL)
	UserMemoryMask = ((uint32_t)~((1 << BlockNbr) - 1));
#else /* USE_STM3210E_EVAL */
	if (BlockNbr < 62)
 8003bbe:	4b3b      	ldr	r3, [pc, #236]	; (8003cac <IAP_Main_Menu+0xf8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b3d      	cmp	r3, #61	; 0x3d
 8003bc4:	d809      	bhi.n	8003bda <IAP_Main_Menu+0x26>
	{
		UserMemoryMask = ((uint32_t) ~((1 << BlockNbr) - 1));
 8003bc6:	4b39      	ldr	r3, [pc, #228]	; (8003cac <IAP_Main_Menu+0xf8>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	425b      	negs	r3, r3
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	4b36      	ldr	r3, [pc, #216]	; (8003cb0 <IAP_Main_Menu+0xfc>)
 8003bd6:	601a      	str	r2, [r3, #0]
 8003bd8:	e003      	b.n	8003be2 <IAP_Main_Menu+0x2e>
	}
	else
	{
		UserMemoryMask = ((uint32_t) 0x80000000);
 8003bda:	4b35      	ldr	r3, [pc, #212]	; (8003cb0 <IAP_Main_Menu+0xfc>)
 8003bdc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003be0:	601a      	str	r2, [r3, #0]
	}
#endif 

	if ((FLASH_GetWriteProtectionOptionByte() & UserMemoryMask)
 8003be2:	f001 f8c5 	bl	8004d70 <FLASH_GetWriteProtectionOptionByte>
 8003be6:	4602      	mov	r2, r0
 8003be8:	4b31      	ldr	r3, [pc, #196]	; (8003cb0 <IAP_Main_Menu+0xfc>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	401a      	ands	r2, r3
			!= UserMemoryMask)
 8003bee:	4b30      	ldr	r3, [pc, #192]	; (8003cb0 <IAP_Main_Menu+0xfc>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
	if ((FLASH_GetWriteProtectionOptionByte() & UserMemoryMask)
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d003      	beq.n	8003bfe <IAP_Main_Menu+0x4a>
	{
		FlashProtection = 1;
 8003bf6:	4b2f      	ldr	r3, [pc, #188]	; (8003cb4 <IAP_Main_Menu+0x100>)
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	e002      	b.n	8003c04 <IAP_Main_Menu+0x50>
	}
	else
	{
		FlashProtection = 0;
 8003bfe:	4b2d      	ldr	r3, [pc, #180]	; (8003cb4 <IAP_Main_Menu+0x100>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]
	}
	printf("Now enter the main menu!\r\n");
 8003c04:	482c      	ldr	r0, [pc, #176]	; (8003cb8 <IAP_Main_Menu+0x104>)
 8003c06:	f002 fdcf 	bl	80067a8 <puts>
	while (1)
	{
		if (FlashProtection != 0) //There is write protected
 8003c0a:	4b2a      	ldr	r3, [pc, #168]	; (8003cb4 <IAP_Main_Menu+0x100>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <IAP_Main_Menu+0x64>
		{
			printf("diswp\r\n");
 8003c12:	482a      	ldr	r0, [pc, #168]	; (8003cbc <IAP_Main_Menu+0x108>)
 8003c14:	f002 fdc8 	bl	80067a8 <puts>
		}
		request(REQ_REGISTER, 0xFF);
 8003c18:	21ff      	movs	r1, #255	; 0xff
 8003c1a:	4829      	ldr	r0, [pc, #164]	; (8003cc0 <IAP_Main_Menu+0x10c>)
 8003c1c:	f7ff fe24 	bl	8003868 <request>
		delay_ms(500);
 8003c20:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003c24:	f002 f8f8 	bl	8005e18 <delay_ms>
		if (F4G_Fram_Record_Struct.InfBit.FramFinishFlag)
 8003c28:	4b26      	ldr	r3, [pc, #152]	; (8003cc4 <IAP_Main_Menu+0x110>)
 8003c2a:	f8b3 3a3e 	ldrh.w	r3, [r3, #2622]	; 0xa3e
 8003c2e:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d017      	beq.n	8003c68 <IAP_Main_Menu+0xb4>
		{
			F4G_Fram_Record_Struct.InfBit.FramFinishFlag = 0;
 8003c38:	4a22      	ldr	r2, [pc, #136]	; (8003cc4 <IAP_Main_Menu+0x110>)
 8003c3a:	f8b2 3a3e 	ldrh.w	r3, [r2, #2622]	; 0xa3e
 8003c3e:	f36f 33cf 	bfc	r3, #15, #1
 8003c42:	f8a2 3a3e 	strh.w	r3, [r2, #2622]	; 0xa3e
			LOCAL_SERVER_SWITCH = 0x0F;
 8003c46:	4b20      	ldr	r3, [pc, #128]	; (8003cc8 <IAP_Main_Menu+0x114>)
 8003c48:	220f      	movs	r2, #15
 8003c4a:	701a      	strb	r2, [r3, #0]
			split(F4G_Fram_Record_Struct.DeData, ",");
 8003c4c:	491f      	ldr	r1, [pc, #124]	; (8003ccc <IAP_Main_Menu+0x118>)
 8003c4e:	4820      	ldr	r0, [pc, #128]	; (8003cd0 <IAP_Main_Menu+0x11c>)
 8003c50:	f7fd fc6a 	bl	8001528 <split>
			if (check_response(F4G_Fram_Record_Struct.Server_Command[1]))
 8003c54:	4b1b      	ldr	r3, [pc, #108]	; (8003cc4 <IAP_Main_Menu+0x110>)
 8003c56:	f8d3 3a08 	ldr.w	r3, [r3, #2568]	; 0xa08
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f000 f83e 	bl	8003cdc <check_response>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d0d1      	beq.n	8003c0a <IAP_Main_Menu+0x56>
				return;
 8003c66:	e020      	b.n	8003caa <IAP_Main_Menu+0xf6>
		}
		else if (USART1_Record_Struct.InfBit.FramFinishFlag)
 8003c68:	4b1a      	ldr	r3, [pc, #104]	; (8003cd4 <IAP_Main_Menu+0x120>)
 8003c6a:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8003c6e:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0c8      	beq.n	8003c0a <IAP_Main_Menu+0x56>
		{
			USART1_Record_Struct.InfBit.FramFinishFlag = 0; //清除标志位
 8003c78:	4a16      	ldr	r2, [pc, #88]	; (8003cd4 <IAP_Main_Menu+0x120>)
 8003c7a:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8003c7e:	f36f 33cf 	bfc	r3, #15, #1
 8003c82:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			LOCAL_SERVER_SWITCH = 0xF0;
 8003c86:	4b10      	ldr	r3, [pc, #64]	; (8003cc8 <IAP_Main_Menu+0x114>)
 8003c88:	22f0      	movs	r2, #240	; 0xf0
 8003c8a:	701a      	strb	r2, [r3, #0]
			UT_split(USART1_Record_Struct.DATA, ",");
 8003c8c:	490f      	ldr	r1, [pc, #60]	; (8003ccc <IAP_Main_Menu+0x118>)
 8003c8e:	4812      	ldr	r0, [pc, #72]	; (8003cd8 <IAP_Main_Menu+0x124>)
 8003c90:	f002 f9e8 	bl	8006064 <UT_split>
			if (check_response(USART1_Record_Struct.Server_Command[1]))
 8003c94:	4b0f      	ldr	r3, [pc, #60]	; (8003cd4 <IAP_Main_Menu+0x120>)
 8003c96:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f000 f81e 	bl	8003cdc <check_response>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d100      	bne.n	8003ca8 <IAP_Main_Menu+0xf4>
		if (FlashProtection != 0) //There is write protected
 8003ca6:	e7b0      	b.n	8003c0a <IAP_Main_Menu+0x56>
				return;
 8003ca8:	bf00      	nop
		}
	}
}
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	20001130 	.word	0x20001130
 8003cb0:	20001134 	.word	0x20001134
 8003cb4:	20001138 	.word	0x20001138
 8003cb8:	0800b894 	.word	0x0800b894
 8003cbc:	0800b8b0 	.word	0x0800b8b0
 8003cc0:	0800b8b8 	.word	0x0800b8b8
 8003cc4:	200006f0 	.word	0x200006f0
 8003cc8:	20001242 	.word	0x20001242
 8003ccc:	0800b8bc 	.word	0x0800b8bc
 8003cd0:	20000af0 	.word	0x20000af0
 8003cd4:	20001248 	.word	0x20001248
 8003cd8:	20001650 	.word	0x20001650

08003cdc <check_response>:
/************************************************************************/
/**
 * 校验响应的字符串
 */
u8 check_response(char *str)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
	if (memcmp(str, RES_REGISTER_AND_UPDATE, 2) == 0)
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	4955      	ldr	r1, [pc, #340]	; (8003e3c <check_response+0x160>)
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f002 fcc3 	bl	8006674 <memcmp>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d105      	bne.n	8003d00 <check_response+0x24>
	{
		IAP_WriteFlag(UPDATE_FLAG_DATA);
 8003cf4:	f64e 60ee 	movw	r0, #61166	; 0xeeee
 8003cf8:	f7ff fec8 	bl	8003a8c <IAP_WriteFlag>
		return 1;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e098      	b.n	8003e32 <check_response+0x156>
	}
	else if (memcmp(str, RES_UPLOAD, 2) == 0)
 8003d00:	2202      	movs	r2, #2
 8003d02:	494f      	ldr	r1, [pc, #316]	; (8003e40 <check_response+0x164>)
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f002 fcb5 	bl	8006674 <memcmp>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d105      	bne.n	8003d1c <check_response+0x40>
	{
		IAP_WriteFlag(UPLOAD_FLAG_DATA);
 8003d10:	f64d 50dd 	movw	r0, #56797	; 0xdddd
 8003d14:	f7ff feba 	bl	8003a8c <IAP_WriteFlag>
		return 1;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e08a      	b.n	8003e32 <check_response+0x156>
	}
	else if (memcmp(str, RES_ERASE, 2) == 0)
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	4949      	ldr	r1, [pc, #292]	; (8003e44 <check_response+0x168>)
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f002 fca7 	bl	8006674 <memcmp>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d105      	bne.n	8003d38 <check_response+0x5c>
	{
		IAP_WriteFlag(ERASE_FLAG_DATA);
 8003d2c:	f64c 40cc 	movw	r0, #52428	; 0xcccc
 8003d30:	f7ff feac 	bl	8003a8c <IAP_WriteFlag>
		return 1;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e07c      	b.n	8003e32 <check_response+0x156>
	}
	else if (memcmp(str, RES_REBOOT, 2) == 0)
 8003d38:	2202      	movs	r2, #2
 8003d3a:	4943      	ldr	r1, [pc, #268]	; (8003e48 <check_response+0x16c>)
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f002 fc99 	bl	8006674 <memcmp>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d106      	bne.n	8003d56 <check_response+0x7a>
	{
		IAP_WriteFlag(INIT_FLAG_DATA);
 8003d48:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003d4c:	f7ff fe9e 	bl	8003a8c <IAP_WriteFlag>
		NVIC_SystemReset();
 8003d50:	f7ff fd06 	bl	8003760 <NVIC_SystemReset>
 8003d54:	e06c      	b.n	8003e30 <check_response+0x154>
	}
	else if (memcmp(str, RES_REGISTER_SUCCESS, 2) == 0)
 8003d56:	2202      	movs	r2, #2
 8003d58:	493c      	ldr	r1, [pc, #240]	; (8003e4c <check_response+0x170>)
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f002 fc8a 	bl	8006674 <memcmp>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d128      	bne.n	8003db8 <check_response+0xdc>
	{
		if (LOCAL_SERVER_SWITCH == 0x0F)
 8003d66:	4b3a      	ldr	r3, [pc, #232]	; (8003e50 <check_response+0x174>)
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b0f      	cmp	r3, #15
 8003d6c:	d117      	bne.n	8003d9e <check_response+0xc2>
		{
			printf("server params=%s\r\n", F4G_Fram_Record_Struct.ServerData);
 8003d6e:	4939      	ldr	r1, [pc, #228]	; (8003e54 <check_response+0x178>)
 8003d70:	4839      	ldr	r0, [pc, #228]	; (8003e58 <check_response+0x17c>)
 8003d72:	f002 fca1 	bl	80066b8 <printf>
			WriteAPPServer(F4G_Fram_Record_Struct.ServerData);
 8003d76:	4837      	ldr	r0, [pc, #220]	; (8003e54 <check_response+0x178>)
 8003d78:	f7fd fa62 	bl	8001240 <WriteAPPServer>
			F4G_ExitUnvarnishSend();
 8003d7c:	f7fd fd44 	bl	8001808 <F4G_ExitUnvarnishSend>
			Send_AT_Cmd("AT+CIPCLOSE", "OK", NULL, 500);
 8003d80:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003d84:	2200      	movs	r2, #0
 8003d86:	4935      	ldr	r1, [pc, #212]	; (8003e5c <check_response+0x180>)
 8003d88:	4835      	ldr	r0, [pc, #212]	; (8003e60 <check_response+0x184>)
 8003d8a:	f7fd fc09 	bl	80015a0 <Send_AT_Cmd>
			Send_AT_Cmd("AT+RSTSET", "OK", NULL, 500);
 8003d8e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003d92:	2200      	movs	r2, #0
 8003d94:	4931      	ldr	r1, [pc, #196]	; (8003e5c <check_response+0x180>)
 8003d96:	4833      	ldr	r0, [pc, #204]	; (8003e64 <check_response+0x188>)
 8003d98:	f7fd fc02 	bl	80015a0 <Send_AT_Cmd>
 8003d9c:	e006      	b.n	8003dac <check_response+0xd0>
		}
		else
		{
			printf("local params=%s\r\n", USART1_Record_Struct.ServerData);
 8003d9e:	4932      	ldr	r1, [pc, #200]	; (8003e68 <check_response+0x18c>)
 8003da0:	4832      	ldr	r0, [pc, #200]	; (8003e6c <check_response+0x190>)
 8003da2:	f002 fc89 	bl	80066b8 <printf>
			WriteAPPServer(USART1_Record_Struct.ServerData);
 8003da6:	4830      	ldr	r0, [pc, #192]	; (8003e68 <check_response+0x18c>)
 8003da8:	f7fd fa4a 	bl	8001240 <WriteAPPServer>
		}
		IAP_WriteFlag(APPRUN_FLAG_DATA);
 8003dac:	f645 205a 	movw	r0, #23130	; 0x5a5a
 8003db0:	f7ff fe6c 	bl	8003a8c <IAP_WriteFlag>
		return 1;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e03c      	b.n	8003e32 <check_response+0x156>
	}
	else if (memcmp(str, RES_REGISTER_ERROR, 2) == 0)
 8003db8:	2202      	movs	r2, #2
 8003dba:	492d      	ldr	r1, [pc, #180]	; (8003e70 <check_response+0x194>)
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f002 fc59 	bl	8006674 <memcmp>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d105      	bne.n	8003dd4 <check_response+0xf8>
	{
		IAP_WriteFlag(INIT_FLAG_DATA);
 8003dc8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003dcc:	f7ff fe5e 	bl	8003a8c <IAP_WriteFlag>
		return 1;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e02e      	b.n	8003e32 <check_response+0x156>
	}
	else if (memcmp(str, RES_DIS_WP, 2) == 0)
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	4927      	ldr	r1, [pc, #156]	; (8003e74 <check_response+0x198>)
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f002 fc4b 	bl	8006674 <memcmp>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d102      	bne.n	8003dea <check_response+0x10e>
	{
		FLASH_DisableWriteProtectionPages();
 8003de4:	f7ff fde2 	bl	80039ac <FLASH_DisableWriteProtectionPages>
 8003de8:	e022      	b.n	8003e30 <check_response+0x154>
	}
	else if (memcmp(str, RES_SET_ID, 2) == 0)
 8003dea:	2202      	movs	r2, #2
 8003dec:	4922      	ldr	r1, [pc, #136]	; (8003e78 <check_response+0x19c>)
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f002 fc40 	bl	8006674 <memcmp>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d109      	bne.n	8003e0e <check_response+0x132>
	{
		IAP_WriteFlag(SET_DeviceID_FLAG_DATA);
 8003dfa:	f64e 50ed 	movw	r0, #60909	; 0xeded
 8003dfe:	f7ff fe45 	bl	8003a8c <IAP_WriteFlag>
		request(REQ_SET_ID, 0xF0);
 8003e02:	21f0      	movs	r1, #240	; 0xf0
 8003e04:	481d      	ldr	r0, [pc, #116]	; (8003e7c <check_response+0x1a0>)
 8003e06:	f7ff fd2f 	bl	8003868 <request>
		return 1;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e011      	b.n	8003e32 <check_response+0x156>
	}
	else if (memcmp(str, RES_GET_ID, 2) == 0)
 8003e0e:	2202      	movs	r2, #2
 8003e10:	491b      	ldr	r1, [pc, #108]	; (8003e80 <check_response+0x1a4>)
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f002 fc2e 	bl	8006674 <memcmp>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d105      	bne.n	8003e2a <check_response+0x14e>
	{
		IAP_WriteFlag(GET_DeviceID_FLAG_DATA);
 8003e1e:	f64d 60de 	movw	r0, #57054	; 0xdede
 8003e22:	f7ff fe33 	bl	8003a8c <IAP_WriteFlag>
		return 1;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e003      	b.n	8003e32 <check_response+0x156>
	}
	else
	{
		printf(" Invalid CMD !\r\n");
 8003e2a:	4816      	ldr	r0, [pc, #88]	; (8003e84 <check_response+0x1a8>)
 8003e2c:	f002 fcbc 	bl	80067a8 <puts>
	}
	return 0;
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3708      	adds	r7, #8
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	0800b8c0 	.word	0x0800b8c0
 8003e40:	0800b8c4 	.word	0x0800b8c4
 8003e44:	0800b8c8 	.word	0x0800b8c8
 8003e48:	0800b8cc 	.word	0x0800b8cc
 8003e4c:	0800b8d0 	.word	0x0800b8d0
 8003e50:	20001242 	.word	0x20001242
 8003e54:	20000ef4 	.word	0x20000ef4
 8003e58:	0800b8d4 	.word	0x0800b8d4
 8003e5c:	0800b8e8 	.word	0x0800b8e8
 8003e60:	0800b8ec 	.word	0x0800b8ec
 8003e64:	0800b8f8 	.word	0x0800b8f8
 8003e68:	20001850 	.word	0x20001850
 8003e6c:	0800b904 	.word	0x0800b904
 8003e70:	0800b918 	.word	0x0800b918
 8003e74:	0800b91c 	.word	0x0800b91c
 8003e78:	0800b920 	.word	0x0800b920
 8003e7c:	0800b924 	.word	0x0800b924
 8003e80:	0800b928 	.word	0x0800b928
 8003e84:	0800b92c 	.word	0x0800b92c

08003e88 <IAP_Update>:

int8_t IAP_Update(void)
{
 8003e88:	b5b0      	push	{r4, r5, r7, lr}
 8003e8a:	b09c      	sub	sp, #112	; 0x70
 8003e8c:	af02      	add	r7, sp, #8
	char *result;
	char md5[32];
	long appBytesSize = 0L;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	667b      	str	r3, [r7, #100]	; 0x64
	u16 frameSize = 0;
 8003e92:	2300      	movs	r3, #0
 8003e94:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	u16 len = 0;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	u16 size = 0;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	uint32_t j;
	char m[32] =
 8003ea4:	1d3b      	adds	r3, r7, #4
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f002 fbfc 	bl	80066a8 <memset>
	{ 0 };
	u8 reqCnt = 0;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	char *temData = NULL;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	65bb      	str	r3, [r7, #88]	; 0x58
	char *BinStr = NULL;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	64fb      	str	r3, [r7, #76]	; 0x4c
	u16 step = 0;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

	printf("Update begin.\r\n");
 8003ec4:	489f      	ldr	r0, [pc, #636]	; (8004144 <IAP_Update+0x2bc>)
 8003ec6:	f002 fc6f 	bl	80067a8 <puts>
	updating = 1;
 8003eca:	4b9f      	ldr	r3, [pc, #636]	; (8004148 <IAP_Update+0x2c0>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		request(REQ_VERSION, LOCAL_SERVER_SWITCH); //请求固件版本信息
 8003ed0:	4b9e      	ldr	r3, [pc, #632]	; (800414c <IAP_Update+0x2c4>)
 8003ed2:	781b      	ldrb	r3, [r3, #0]
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	489e      	ldr	r0, [pc, #632]	; (8004150 <IAP_Update+0x2c8>)
 8003ed8:	f7ff fcc6 	bl	8003868 <request>
		delay_ms(500);
 8003edc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ee0:	f001 ff9a 	bl	8005e18 <delay_ms>
		if (F4G_Fram_Record_Struct.InfBit.FramFinishFlag)
 8003ee4:	4b9b      	ldr	r3, [pc, #620]	; (8004154 <IAP_Update+0x2cc>)
 8003ee6:	f8b3 3a3e 	ldrh.w	r3, [r3, #2622]	; 0xa3e
 8003eea:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d07d      	beq.n	8003ff0 <IAP_Update+0x168>
		{
			F4G_Fram_Record_Struct.InfBit.FramFinishFlag = 0;
 8003ef4:	4a97      	ldr	r2, [pc, #604]	; (8004154 <IAP_Update+0x2cc>)
 8003ef6:	f8b2 3a3e 	ldrh.w	r3, [r2, #2622]	; 0xa3e
 8003efa:	f36f 33cf 	bfc	r3, #15, #1
 8003efe:	f8a2 3a3e 	strh.w	r3, [r2, #2622]	; 0xa3e
			split(F4G_Fram_Record_Struct.DeData, ",");
 8003f02:	4995      	ldr	r1, [pc, #596]	; (8004158 <IAP_Update+0x2d0>)
 8003f04:	4895      	ldr	r0, [pc, #596]	; (800415c <IAP_Update+0x2d4>)
 8003f06:	f7fd fb0f 	bl	8001528 <split>
			//获取版本信息
			if (memcmp(F4G_Fram_Record_Struct.Server_Command[1],
 8003f0a:	4b92      	ldr	r3, [pc, #584]	; (8004154 <IAP_Update+0x2cc>)
 8003f0c:	f8d3 3a08 	ldr.w	r3, [r3, #2568]	; 0xa08
 8003f10:	2202      	movs	r2, #2
 8003f12:	4993      	ldr	r1, [pc, #588]	; (8004160 <IAP_Update+0x2d8>)
 8003f14:	4618      	mov	r0, r3
 8003f16:	f002 fbad 	bl	8006674 <memcmp>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1d7      	bne.n	8003ed0 <IAP_Update+0x48>
			REQ_CURRENT_VERSION, 2) == 0)
			{
				result = strtok(F4G_Fram_Record_Struct.ServerData, "-");
 8003f20:	4990      	ldr	r1, [pc, #576]	; (8004164 <IAP_Update+0x2dc>)
 8003f22:	4891      	ldr	r0, [pc, #580]	; (8004168 <IAP_Update+0x2e0>)
 8003f24:	f002 fcc0 	bl	80068a8 <strtok>
 8003f28:	6478      	str	r0, [r7, #68]	; 0x44
				if (result != NULL)
 8003f2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d006      	beq.n	8003f3e <IAP_Update+0xb6>
				{
					WVersion = result;
 8003f30:	4a8e      	ldr	r2, [pc, #568]	; (800416c <IAP_Update+0x2e4>)
 8003f32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f34:	6013      	str	r3, [r2, #0]
					writeVersion();
 8003f36:	f7fd f965 	bl	8001204 <writeVersion>
					ReadVersion();
 8003f3a:	f7fd f973 	bl	8001224 <ReadVersion>
				}
				result = strtok(NULL, "-");
 8003f3e:	4989      	ldr	r1, [pc, #548]	; (8004164 <IAP_Update+0x2dc>)
 8003f40:	2000      	movs	r0, #0
 8003f42:	f002 fcb1 	bl	80068a8 <strtok>
 8003f46:	6478      	str	r0, [r7, #68]	; 0x44
				appBytesSize = result == NULL ? 0 : atol(result);
 8003f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d004      	beq.n	8003f58 <IAP_Update+0xd0>
 8003f4e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003f50:	f002 fb68 	bl	8006624 <atol>
 8003f54:	4603      	mov	r3, r0
 8003f56:	e000      	b.n	8003f5a <IAP_Update+0xd2>
 8003f58:	2300      	movs	r3, #0
 8003f5a:	667b      	str	r3, [r7, #100]	; 0x64
				result = strtok(NULL, "-");
 8003f5c:	4981      	ldr	r1, [pc, #516]	; (8004164 <IAP_Update+0x2dc>)
 8003f5e:	2000      	movs	r0, #0
 8003f60:	f002 fca2 	bl	80068a8 <strtok>
 8003f64:	6478      	str	r0, [r7, #68]	; 0x44
				frameSize = result == NULL ? 0 : atoi(result);
 8003f66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d005      	beq.n	8003f78 <IAP_Update+0xf0>
 8003f6c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003f6e:	f002 fb55 	bl	800661c <atoi>
 8003f72:	4603      	mov	r3, r0
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	e000      	b.n	8003f7a <IAP_Update+0xf2>
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
				result = strtok(NULL, "-");
 8003f7e:	4979      	ldr	r1, [pc, #484]	; (8004164 <IAP_Update+0x2dc>)
 8003f80:	2000      	movs	r0, #0
 8003f82:	f002 fc91 	bl	80068a8 <strtok>
 8003f86:	6478      	str	r0, [r7, #68]	; 0x44
				if (result != NULL)
 8003f88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d00d      	beq.n	8003faa <IAP_Update+0x122>
				{
					memcpy(md5, result, 32);
 8003f8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f90:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8003f94:	461d      	mov	r5, r3
 8003f96:	6828      	ldr	r0, [r5, #0]
 8003f98:	6869      	ldr	r1, [r5, #4]
 8003f9a:	68aa      	ldr	r2, [r5, #8]
 8003f9c:	68eb      	ldr	r3, [r5, #12]
 8003f9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003fa0:	6928      	ldr	r0, [r5, #16]
 8003fa2:	6969      	ldr	r1, [r5, #20]
 8003fa4:	69aa      	ldr	r2, [r5, #24]
 8003fa6:	69eb      	ldr	r3, [r5, #28]
 8003fa8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
				}
				//判定数据是否接收正确
				if (WVersion != NULL
 8003faa:	4b70      	ldr	r3, [pc, #448]	; (800416c <IAP_Update+0x2e4>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d013      	beq.n	8003fda <IAP_Update+0x152>
						&& appBytesSize != 0&& frameSize != 0 && md5 != NULL)
 8003fb2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d010      	beq.n	8003fda <IAP_Update+0x152>
 8003fb8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00c      	beq.n	8003fda <IAP_Update+0x152>
				{
					printf("ver=%s,appSize=%ld,frameSize=%d,md5=%s\r\n",
 8003fc0:	4b6a      	ldr	r3, [pc, #424]	; (800416c <IAP_Update+0x2e4>)
 8003fc2:	6819      	ldr	r1, [r3, #0]
 8003fc4:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 8003fc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003fd2:	4867      	ldr	r0, [pc, #412]	; (8004170 <IAP_Update+0x2e8>)
 8003fd4:	f002 fb70 	bl	80066b8 <printf>
							WVersion, appBytesSize, frameSize, md5);
					break;
 8003fd8:	e092      	b.n	8004100 <IAP_Update+0x278>
				}
				else
				{
					request(REQ_ERROR_REPORT, LOCAL_SERVER_SWITCH);
 8003fda:	4b5c      	ldr	r3, [pc, #368]	; (800414c <IAP_Update+0x2c4>)
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	4619      	mov	r1, r3
 8003fe0:	4864      	ldr	r0, [pc, #400]	; (8004174 <IAP_Update+0x2ec>)
 8003fe2:	f7ff fc41 	bl	8003868 <request>
					updating = 0;
 8003fe6:	4b58      	ldr	r3, [pc, #352]	; (8004148 <IAP_Update+0x2c0>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
					return 0;
 8003fec:	2300      	movs	r3, #0
 8003fee:	e325      	b.n	800463c <IAP_Update+0x7b4>
				}
			}
		}
		else if (USART1_Record_Struct.InfBit.FramFinishFlag)
 8003ff0:	4b61      	ldr	r3, [pc, #388]	; (8004178 <IAP_Update+0x2f0>)
 8003ff2:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8003ff6:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f43f af67 	beq.w	8003ed0 <IAP_Update+0x48>
		{
			USART1_Record_Struct.InfBit.FramFinishFlag = 0;
 8004002:	4a5d      	ldr	r2, [pc, #372]	; (8004178 <IAP_Update+0x2f0>)
 8004004:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8004008:	f36f 33cf 	bfc	r3, #15, #1
 800400c:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			UT_split(USART1_Record_Struct.DATA, ",");
 8004010:	4951      	ldr	r1, [pc, #324]	; (8004158 <IAP_Update+0x2d0>)
 8004012:	485a      	ldr	r0, [pc, #360]	; (800417c <IAP_Update+0x2f4>)
 8004014:	f002 f826 	bl	8006064 <UT_split>
			//获取版本信息
			if (memcmp(USART1_Record_Struct.Server_Command[1],
 8004018:	4b57      	ldr	r3, [pc, #348]	; (8004178 <IAP_Update+0x2f0>)
 800401a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800401e:	2202      	movs	r2, #2
 8004020:	494f      	ldr	r1, [pc, #316]	; (8004160 <IAP_Update+0x2d8>)
 8004022:	4618      	mov	r0, r3
 8004024:	f002 fb26 	bl	8006674 <memcmp>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	f47f af50 	bne.w	8003ed0 <IAP_Update+0x48>
			REQ_CURRENT_VERSION, 2) == 0)
			{
				result = strtok(USART1_Record_Struct.ServerData, "-");
 8004030:	494c      	ldr	r1, [pc, #304]	; (8004164 <IAP_Update+0x2dc>)
 8004032:	4853      	ldr	r0, [pc, #332]	; (8004180 <IAP_Update+0x2f8>)
 8004034:	f002 fc38 	bl	80068a8 <strtok>
 8004038:	6478      	str	r0, [r7, #68]	; 0x44
				if (result != NULL)
 800403a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800403c:	2b00      	cmp	r3, #0
 800403e:	d006      	beq.n	800404e <IAP_Update+0x1c6>
				{
					WVersion = result;
 8004040:	4a4a      	ldr	r2, [pc, #296]	; (800416c <IAP_Update+0x2e4>)
 8004042:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004044:	6013      	str	r3, [r2, #0]
					writeVersion();
 8004046:	f7fd f8dd 	bl	8001204 <writeVersion>
					ReadVersion();
 800404a:	f7fd f8eb 	bl	8001224 <ReadVersion>
				}
				result = strtok(NULL, "-");
 800404e:	4945      	ldr	r1, [pc, #276]	; (8004164 <IAP_Update+0x2dc>)
 8004050:	2000      	movs	r0, #0
 8004052:	f002 fc29 	bl	80068a8 <strtok>
 8004056:	6478      	str	r0, [r7, #68]	; 0x44
				appBytesSize = result == NULL ? 0 : atol(result);
 8004058:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800405a:	2b00      	cmp	r3, #0
 800405c:	d004      	beq.n	8004068 <IAP_Update+0x1e0>
 800405e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8004060:	f002 fae0 	bl	8006624 <atol>
 8004064:	4603      	mov	r3, r0
 8004066:	e000      	b.n	800406a <IAP_Update+0x1e2>
 8004068:	2300      	movs	r3, #0
 800406a:	667b      	str	r3, [r7, #100]	; 0x64
				result = strtok(NULL, "-");
 800406c:	493d      	ldr	r1, [pc, #244]	; (8004164 <IAP_Update+0x2dc>)
 800406e:	2000      	movs	r0, #0
 8004070:	f002 fc1a 	bl	80068a8 <strtok>
 8004074:	6478      	str	r0, [r7, #68]	; 0x44
				frameSize = result == NULL ? 0 : atoi(result);
 8004076:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004078:	2b00      	cmp	r3, #0
 800407a:	d005      	beq.n	8004088 <IAP_Update+0x200>
 800407c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800407e:	f002 facd 	bl	800661c <atoi>
 8004082:	4603      	mov	r3, r0
 8004084:	b29b      	uxth	r3, r3
 8004086:	e000      	b.n	800408a <IAP_Update+0x202>
 8004088:	2300      	movs	r3, #0
 800408a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
				result = strtok(NULL, "-");
 800408e:	4935      	ldr	r1, [pc, #212]	; (8004164 <IAP_Update+0x2dc>)
 8004090:	2000      	movs	r0, #0
 8004092:	f002 fc09 	bl	80068a8 <strtok>
 8004096:	6478      	str	r0, [r7, #68]	; 0x44
				if (result != NULL)
 8004098:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00d      	beq.n	80040ba <IAP_Update+0x232>
				{
					memcpy(md5, result, 32);
 800409e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040a0:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80040a4:	461d      	mov	r5, r3
 80040a6:	6828      	ldr	r0, [r5, #0]
 80040a8:	6869      	ldr	r1, [r5, #4]
 80040aa:	68aa      	ldr	r2, [r5, #8]
 80040ac:	68eb      	ldr	r3, [r5, #12]
 80040ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040b0:	6928      	ldr	r0, [r5, #16]
 80040b2:	6969      	ldr	r1, [r5, #20]
 80040b4:	69aa      	ldr	r2, [r5, #24]
 80040b6:	69eb      	ldr	r3, [r5, #28]
 80040b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
				}
				//判定数据是否接收正确
				if (WVersion != NULL
 80040ba:	4b2c      	ldr	r3, [pc, #176]	; (800416c <IAP_Update+0x2e4>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d013      	beq.n	80040ea <IAP_Update+0x262>
						&& appBytesSize != 0&& frameSize != 0 && md5 != NULL)
 80040c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d010      	beq.n	80040ea <IAP_Update+0x262>
 80040c8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00c      	beq.n	80040ea <IAP_Update+0x262>
				{
					printf("ver=%s,appSize=%ld,frameSize=%d,md5=%s\r\n",
 80040d0:	4b26      	ldr	r3, [pc, #152]	; (800416c <IAP_Update+0x2e4>)
 80040d2:	6819      	ldr	r1, [r3, #0]
 80040d4:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 80040d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	4613      	mov	r3, r2
 80040e0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80040e2:	4823      	ldr	r0, [pc, #140]	; (8004170 <IAP_Update+0x2e8>)
 80040e4:	f002 fae8 	bl	80066b8 <printf>
							WVersion, appBytesSize, frameSize, md5);
					break;
 80040e8:	e00a      	b.n	8004100 <IAP_Update+0x278>
				}
				else
				{
					request(REQ_ERROR_REPORT, LOCAL_SERVER_SWITCH);
 80040ea:	4b18      	ldr	r3, [pc, #96]	; (800414c <IAP_Update+0x2c4>)
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	4619      	mov	r1, r3
 80040f0:	4820      	ldr	r0, [pc, #128]	; (8004174 <IAP_Update+0x2ec>)
 80040f2:	f7ff fbb9 	bl	8003868 <request>
					updating = 0;
 80040f6:	4b14      	ldr	r3, [pc, #80]	; (8004148 <IAP_Update+0x2c0>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	701a      	strb	r2, [r3, #0]
					return 0;
 80040fc:	2300      	movs	r3, #0
 80040fe:	e29d      	b.n	800463c <IAP_Update+0x7b4>
				}
			}
		}
	}

	len = (appBytesSize % frameSize == 0) ?
 8004100:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 8004104:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004106:	fb93 f1f2 	sdiv	r1, r3, r2
 800410a:	fb02 f201 	mul.w	r2, r2, r1
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d106      	bne.n	8004122 <IAP_Update+0x29a>
			appBytesSize / frameSize : (appBytesSize / frameSize + 1);
 8004114:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004118:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800411a:	fb92 f3f3 	sdiv	r3, r2, r3
	len = (appBytesSize % frameSize == 0) ?
 800411e:	b29b      	uxth	r3, r3
 8004120:	e007      	b.n	8004132 <IAP_Update+0x2aa>
			appBytesSize / frameSize : (appBytesSize / frameSize + 1);
 8004122:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004126:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004128:	fb92 f3f3 	sdiv	r3, r2, r3
 800412c:	b29b      	uxth	r3, r3
	len = (appBytesSize % frameSize == 0) ?
 800412e:	3301      	adds	r3, #1
 8004130:	b29b      	uxth	r3, r3
 8004132:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54

	IAP_Erase();
 8004136:	f000 fab1 	bl	800469c <IAP_Erase>

	for (size = 0; size < len; size++)
 800413a:	2300      	movs	r3, #0
 800413c:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 8004140:	e20c      	b.n	800455c <IAP_Update+0x6d4>
 8004142:	bf00      	nop
 8004144:	0800b93c 	.word	0x0800b93c
 8004148:	2000113c 	.word	0x2000113c
 800414c:	20001242 	.word	0x20001242
 8004150:	0800b94c 	.word	0x0800b94c
 8004154:	200006f0 	.word	0x200006f0
 8004158:	0800b8bc 	.word	0x0800b8bc
 800415c:	20000af0 	.word	0x20000af0
 8004160:	0800b950 	.word	0x0800b950
 8004164:	0800b954 	.word	0x0800b954
 8004168:	20000ef4 	.word	0x20000ef4
 800416c:	20001a90 	.word	0x20001a90
 8004170:	0800b958 	.word	0x0800b958
 8004174:	0800b984 	.word	0x0800b984
 8004178:	20001248 	.word	0x20001248
 800417c:	20001650 	.word	0x20001650
 8004180:	20001850 	.word	0x20001850
//			}
//			request4UPdate(REQ_REQUEST_FRAME, size, LOCAL_SERVER_SWITCH);
//			delay_ms(200);
//			reqCnt++;
//		}
		request4UPdate(REQ_REQUEST_FRAME, size, LOCAL_SERVER_SWITCH);
 8004184:	4ba4      	ldr	r3, [pc, #656]	; (8004418 <IAP_Update+0x590>)
 8004186:	781a      	ldrb	r2, [r3, #0]
 8004188:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800418c:	4619      	mov	r1, r3
 800418e:	48a3      	ldr	r0, [pc, #652]	; (800441c <IAP_Update+0x594>)
 8004190:	f7ff fb9a 	bl	80038c8 <request4UPdate>
		//等待服务端数据返回
		while (F4G_Fram_Record_Struct.InfBit.FramFinishFlag == 0
 8004194:	bf00      	nop
 8004196:	4ba2      	ldr	r3, [pc, #648]	; (8004420 <IAP_Update+0x598>)
 8004198:	f8b3 3a3e 	ldrh.w	r3, [r3, #2622]	; 0xa3e
 800419c:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d107      	bne.n	80041b6 <IAP_Update+0x32e>
				&& USART1_Record_Struct.InfBit.FramFinishFlag == 0);
 80041a6:	4b9f      	ldr	r3, [pc, #636]	; (8004424 <IAP_Update+0x59c>)
 80041a8:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 80041ac:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d0ef      	beq.n	8004196 <IAP_Update+0x30e>
		reqCnt = 0;
 80041b6:	2300      	movs	r3, #0
 80041b8:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
		if (F4G_Fram_Record_Struct.InfBit.FramFinishFlag)
 80041bc:	4b98      	ldr	r3, [pc, #608]	; (8004420 <IAP_Update+0x598>)
 80041be:	f8b3 3a3e 	ldrh.w	r3, [r3, #2622]	; 0xa3e
 80041c2:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f000 80cd 	beq.w	8004368 <IAP_Update+0x4e0>
		{
			F4G_Fram_Record_Struct.InfBit.FramFinishFlag = 0;
 80041ce:	4a94      	ldr	r2, [pc, #592]	; (8004420 <IAP_Update+0x598>)
 80041d0:	f8b2 3a3e 	ldrh.w	r3, [r2, #2622]	; 0xa3e
 80041d4:	f36f 33cf 	bfc	r3, #15, #1
 80041d8:	f8a2 3a3e 	strh.w	r3, [r2, #2622]	; 0xa3e
			split(F4G_Fram_Record_Struct.DeData, ",");
 80041dc:	4992      	ldr	r1, [pc, #584]	; (8004428 <IAP_Update+0x5a0>)
 80041de:	4893      	ldr	r0, [pc, #588]	; (800442c <IAP_Update+0x5a4>)
 80041e0:	f7fd f9a2 	bl	8001528 <split>
			//获取版本信息
			if (memcmp(F4G_Fram_Record_Struct.Server_Command[1],
 80041e4:	4b8e      	ldr	r3, [pc, #568]	; (8004420 <IAP_Update+0x598>)
 80041e6:	f8d3 3a08 	ldr.w	r3, [r3, #2568]	; 0xa08
 80041ea:	2202      	movs	r2, #2
 80041ec:	4990      	ldr	r1, [pc, #576]	; (8004430 <IAP_Update+0x5a8>)
 80041ee:	4618      	mov	r0, r3
 80041f0:	f002 fa40 	bl	8006674 <memcmp>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f040 81ab 	bne.w	8004552 <IAP_Update+0x6ca>
			RES_RESPONSE_FRAME, 2) == 0)
			{
				step = atoi(strtok(F4G_Fram_Record_Struct.ServerData, "-"));
 80041fc:	498d      	ldr	r1, [pc, #564]	; (8004434 <IAP_Update+0x5ac>)
 80041fe:	488e      	ldr	r0, [pc, #568]	; (8004438 <IAP_Update+0x5b0>)
 8004200:	f002 fb52 	bl	80068a8 <strtok>
 8004204:	4603      	mov	r3, r0
 8004206:	4618      	mov	r0, r3
 8004208:	f002 fa08 	bl	800661c <atoi>
 800420c:	4603      	mov	r3, r0
 800420e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				if (step == size)
 8004212:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8004216:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800421a:	429a      	cmp	r2, r3
 800421c:	f040 8199 	bne.w	8004552 <IAP_Update+0x6ca>
				{
					temData = F4G_Fram_Record_Struct.ServerData;
 8004220:	4b85      	ldr	r3, [pc, #532]	; (8004438 <IAP_Update+0x5b0>)
 8004222:	65bb      	str	r3, [r7, #88]	; 0x58
					while (*temData != '(')
 8004224:	e002      	b.n	800422c <IAP_Update+0x3a4>
					{
						temData++;
 8004226:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004228:	3301      	adds	r3, #1
 800422a:	65bb      	str	r3, [r7, #88]	; 0x58
					while (*temData != '(')
 800422c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	2b28      	cmp	r3, #40	; 0x28
 8004232:	d1f8      	bne.n	8004226 <IAP_Update+0x39e>
					}
					temData++;
 8004234:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004236:	3301      	adds	r3, #1
 8004238:	65bb      	str	r3, [r7, #88]	; 0x58
//					printf("datas=%s\r\n", temData);
					//取出二进制文件
					BinStr = strtok(temData, ",");
 800423a:	497b      	ldr	r1, [pc, #492]	; (8004428 <IAP_Update+0x5a0>)
 800423c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800423e:	f002 fb33 	bl	80068a8 <strtok>
 8004242:	64f8      	str	r0, [r7, #76]	; 0x4c
					flashBuf[0] = atoi((const char *) BinStr);
 8004244:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004246:	f002 f9e9 	bl	800661c <atoi>
 800424a:	4603      	mov	r3, r0
 800424c:	b2da      	uxtb	r2, r3
 800424e:	4b7b      	ldr	r3, [pc, #492]	; (800443c <IAP_Update+0x5b4>)
 8004250:	701a      	strb	r2, [r3, #0]
					printf("\r\nframe%d=(%02X,", size, flashBuf[0]);
 8004252:	f8b7 1060 	ldrh.w	r1, [r7, #96]	; 0x60
 8004256:	4b79      	ldr	r3, [pc, #484]	; (800443c <IAP_Update+0x5b4>)
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	461a      	mov	r2, r3
 800425c:	4878      	ldr	r0, [pc, #480]	; (8004440 <IAP_Update+0x5b8>)
 800425e:	f002 fa2b 	bl	80066b8 <printf>
					for (flashCnt = 1; flashCnt < frameSize; flashCnt++)
 8004262:	4b78      	ldr	r3, [pc, #480]	; (8004444 <IAP_Update+0x5bc>)
 8004264:	2201      	movs	r2, #1
 8004266:	801a      	strh	r2, [r3, #0]
 8004268:	e01d      	b.n	80042a6 <IAP_Update+0x41e>
					{
						BinStr = strtok(NULL, ",");
 800426a:	496f      	ldr	r1, [pc, #444]	; (8004428 <IAP_Update+0x5a0>)
 800426c:	2000      	movs	r0, #0
 800426e:	f002 fb1b 	bl	80068a8 <strtok>
 8004272:	64f8      	str	r0, [r7, #76]	; 0x4c
						flashBuf[flashCnt] = atoi((const char *) BinStr);
 8004274:	4b73      	ldr	r3, [pc, #460]	; (8004444 <IAP_Update+0x5bc>)
 8004276:	881b      	ldrh	r3, [r3, #0]
 8004278:	461c      	mov	r4, r3
 800427a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800427c:	f002 f9ce 	bl	800661c <atoi>
 8004280:	4603      	mov	r3, r0
 8004282:	b2da      	uxtb	r2, r3
 8004284:	4b6d      	ldr	r3, [pc, #436]	; (800443c <IAP_Update+0x5b4>)
 8004286:	551a      	strb	r2, [r3, r4]
						printf("%02X,", flashBuf[flashCnt]);
 8004288:	4b6e      	ldr	r3, [pc, #440]	; (8004444 <IAP_Update+0x5bc>)
 800428a:	881b      	ldrh	r3, [r3, #0]
 800428c:	461a      	mov	r2, r3
 800428e:	4b6b      	ldr	r3, [pc, #428]	; (800443c <IAP_Update+0x5b4>)
 8004290:	5c9b      	ldrb	r3, [r3, r2]
 8004292:	4619      	mov	r1, r3
 8004294:	486c      	ldr	r0, [pc, #432]	; (8004448 <IAP_Update+0x5c0>)
 8004296:	f002 fa0f 	bl	80066b8 <printf>
					for (flashCnt = 1; flashCnt < frameSize; flashCnt++)
 800429a:	4b6a      	ldr	r3, [pc, #424]	; (8004444 <IAP_Update+0x5bc>)
 800429c:	881b      	ldrh	r3, [r3, #0]
 800429e:	3301      	adds	r3, #1
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	4b68      	ldr	r3, [pc, #416]	; (8004444 <IAP_Update+0x5bc>)
 80042a4:	801a      	strh	r2, [r3, #0]
 80042a6:	4b67      	ldr	r3, [pc, #412]	; (8004444 <IAP_Update+0x5bc>)
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d8db      	bhi.n	800426a <IAP_Update+0x3e2>
					}
					printf(")\r\n");
 80042b2:	4866      	ldr	r0, [pc, #408]	; (800444c <IAP_Update+0x5c4>)
 80042b4:	f002 fa78 	bl	80067a8 <puts>
					RamSource = (uint32_t) flashBuf;
 80042b8:	4a60      	ldr	r2, [pc, #384]	; (800443c <IAP_Update+0x5b4>)
 80042ba:	4b65      	ldr	r3, [pc, #404]	; (8004450 <IAP_Update+0x5c8>)
 80042bc:	601a      	str	r2, [r3, #0]
					if (size < len - 1)
 80042be:	f8b7 2060 	ldrh.w	r2, [r7, #96]	; 0x60
 80042c2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80042c6:	3b01      	subs	r3, #1
 80042c8:	429a      	cmp	r2, r3
 80042ca:	f280 8142 	bge.w	8004552 <IAP_Update+0x6ca>
					{
						for (j = 0;
 80042ce:	2300      	movs	r3, #0
 80042d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042d2:	e038      	b.n	8004346 <IAP_Update+0x4be>
										&& (flashDes
												< ApplicationAddress
														+ appBytesSize); j += 4)
						{
							/* Program the data received into STM32F10x Flash */
							FLASH_Unlock();
 80042d4:	f000 fb36 	bl	8004944 <FLASH_Unlock>
							FLASH_ProgramWord(flashDes,
 80042d8:	4b5e      	ldr	r3, [pc, #376]	; (8004454 <IAP_Update+0x5cc>)
 80042da:	681a      	ldr	r2, [r3, #0]
									*(uint32_t *) RamSource);
 80042dc:	4b5c      	ldr	r3, [pc, #368]	; (8004450 <IAP_Update+0x5c8>)
 80042de:	681b      	ldr	r3, [r3, #0]
							FLASH_ProgramWord(flashDes,
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4619      	mov	r1, r3
 80042e4:	4610      	mov	r0, r2
 80042e6:	f000 fbe9 	bl	8004abc <FLASH_ProgramWord>
							FLASH_Lock();
 80042ea:	f000 fb3d 	bl	8004968 <FLASH_Lock>
							if (*(uint32_t *) flashDes
 80042ee:	4b59      	ldr	r3, [pc, #356]	; (8004454 <IAP_Update+0x5cc>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
									!= *(uint32_t *) RamSource)
 80042f4:	4b56      	ldr	r3, [pc, #344]	; (8004450 <IAP_Update+0x5c8>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
							if (*(uint32_t *) flashDes
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d016      	beq.n	800432c <IAP_Update+0x4a4>
							{
								printf("write to flash error,addr=%08X\r\n",
 80042fe:	4b55      	ldr	r3, [pc, #340]	; (8004454 <IAP_Update+0x5cc>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4619      	mov	r1, r3
 8004304:	4854      	ldr	r0, [pc, #336]	; (8004458 <IAP_Update+0x5d0>)
 8004306:	f002 f9d7 	bl	80066b8 <printf>
										flashDes);
								delay_ms(1000);
 800430a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800430e:	f001 fd83 	bl	8005e18 <delay_ms>
								delay_ms(1000);
 8004312:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004316:	f001 fd7f 	bl	8005e18 <delay_ms>
								delay_ms(1000);
 800431a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800431e:	f001 fd7b 	bl	8005e18 <delay_ms>
								updating = 0;
 8004322:	4b4e      	ldr	r3, [pc, #312]	; (800445c <IAP_Update+0x5d4>)
 8004324:	2200      	movs	r2, #0
 8004326:	701a      	strb	r2, [r3, #0]
								return 0;
 8004328:	2300      	movs	r3, #0
 800432a:	e187      	b.n	800463c <IAP_Update+0x7b4>
							}
							flashDes += 4;
 800432c:	4b49      	ldr	r3, [pc, #292]	; (8004454 <IAP_Update+0x5cc>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	3304      	adds	r3, #4
 8004332:	4a48      	ldr	r2, [pc, #288]	; (8004454 <IAP_Update+0x5cc>)
 8004334:	6013      	str	r3, [r2, #0]
							RamSource += 4;
 8004336:	4b46      	ldr	r3, [pc, #280]	; (8004450 <IAP_Update+0x5c8>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	3304      	adds	r3, #4
 800433c:	4a44      	ldr	r2, [pc, #272]	; (8004450 <IAP_Update+0x5c8>)
 800433e:	6013      	str	r3, [r2, #0]
														+ appBytesSize); j += 4)
 8004340:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004342:	3304      	adds	r3, #4
 8004344:	65fb      	str	r3, [r7, #92]	; 0x5c
								(j < frameSize)
 8004346:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
						for (j = 0;
 800434a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800434c:	429a      	cmp	r2, r3
 800434e:	f240 8100 	bls.w	8004552 <IAP_Update+0x6ca>
														+ appBytesSize); j += 4)
 8004352:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004354:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8004358:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800435c:	461a      	mov	r2, r3
												< ApplicationAddress
 800435e:	4b3d      	ldr	r3, [pc, #244]	; (8004454 <IAP_Update+0x5cc>)
 8004360:	681b      	ldr	r3, [r3, #0]
										&& (flashDes
 8004362:	429a      	cmp	r2, r3
 8004364:	d8b6      	bhi.n	80042d4 <IAP_Update+0x44c>
 8004366:	e0f4      	b.n	8004552 <IAP_Update+0x6ca>
						}
					}
				}
			}
		}
		else if (USART1_Record_Struct.InfBit.FramFinishFlag)
 8004368:	4b2e      	ldr	r3, [pc, #184]	; (8004424 <IAP_Update+0x59c>)
 800436a:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 800436e:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 80ec 	beq.w	8004552 <IAP_Update+0x6ca>
		{
			USART1_Record_Struct.InfBit.FramFinishFlag = 0;
 800437a:	4a2a      	ldr	r2, [pc, #168]	; (8004424 <IAP_Update+0x59c>)
 800437c:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8004380:	f36f 33cf 	bfc	r3, #15, #1
 8004384:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			UT_split(USART1_Record_Struct.DATA, ",");
 8004388:	4927      	ldr	r1, [pc, #156]	; (8004428 <IAP_Update+0x5a0>)
 800438a:	4835      	ldr	r0, [pc, #212]	; (8004460 <IAP_Update+0x5d8>)
 800438c:	f001 fe6a 	bl	8006064 <UT_split>
			//获取版本信息
			if (memcmp(USART1_Record_Struct.Server_Command[1],
 8004390:	4b24      	ldr	r3, [pc, #144]	; (8004424 <IAP_Update+0x59c>)
 8004392:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004396:	2202      	movs	r2, #2
 8004398:	4925      	ldr	r1, [pc, #148]	; (8004430 <IAP_Update+0x5a8>)
 800439a:	4618      	mov	r0, r3
 800439c:	f002 f96a 	bl	8006674 <memcmp>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f040 80d5 	bne.w	8004552 <IAP_Update+0x6ca>
			RES_RESPONSE_FRAME, 2) == 0)
			{
				step = atoi(strtok(USART1_Record_Struct.ServerData, "-"));
 80043a8:	4922      	ldr	r1, [pc, #136]	; (8004434 <IAP_Update+0x5ac>)
 80043aa:	482e      	ldr	r0, [pc, #184]	; (8004464 <IAP_Update+0x5dc>)
 80043ac:	f002 fa7c 	bl	80068a8 <strtok>
 80043b0:	4603      	mov	r3, r0
 80043b2:	4618      	mov	r0, r3
 80043b4:	f002 f932 	bl	800661c <atoi>
 80043b8:	4603      	mov	r3, r0
 80043ba:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				if (step == size)
 80043be:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80043c2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80043c6:	429a      	cmp	r2, r3
 80043c8:	f040 80c3 	bne.w	8004552 <IAP_Update+0x6ca>
				{
					temData = USART1_Record_Struct.ServerData;
 80043cc:	4b25      	ldr	r3, [pc, #148]	; (8004464 <IAP_Update+0x5dc>)
 80043ce:	65bb      	str	r3, [r7, #88]	; 0x58
					while (*temData != '(')
 80043d0:	e002      	b.n	80043d8 <IAP_Update+0x550>
					{
						temData++;
 80043d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043d4:	3301      	adds	r3, #1
 80043d6:	65bb      	str	r3, [r7, #88]	; 0x58
					while (*temData != '(')
 80043d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	2b28      	cmp	r3, #40	; 0x28
 80043de:	d1f8      	bne.n	80043d2 <IAP_Update+0x54a>
					}
					temData++;
 80043e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043e2:	3301      	adds	r3, #1
 80043e4:	65bb      	str	r3, [r7, #88]	; 0x58
//					printf("datas=%s\r\n", temData);
					//取出二进制文件
					BinStr = strtok(temData, ",");
 80043e6:	4910      	ldr	r1, [pc, #64]	; (8004428 <IAP_Update+0x5a0>)
 80043e8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80043ea:	f002 fa5d 	bl	80068a8 <strtok>
 80043ee:	64f8      	str	r0, [r7, #76]	; 0x4c
					flashBuf[0] = atoi((const char *) BinStr);
 80043f0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80043f2:	f002 f913 	bl	800661c <atoi>
 80043f6:	4603      	mov	r3, r0
 80043f8:	b2da      	uxtb	r2, r3
 80043fa:	4b10      	ldr	r3, [pc, #64]	; (800443c <IAP_Update+0x5b4>)
 80043fc:	701a      	strb	r2, [r3, #0]
					printf("\r\nframe%d=(%02X,", size, flashBuf[0]);
 80043fe:	f8b7 1060 	ldrh.w	r1, [r7, #96]	; 0x60
 8004402:	4b0e      	ldr	r3, [pc, #56]	; (800443c <IAP_Update+0x5b4>)
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	461a      	mov	r2, r3
 8004408:	480d      	ldr	r0, [pc, #52]	; (8004440 <IAP_Update+0x5b8>)
 800440a:	f002 f955 	bl	80066b8 <printf>
					for (flashCnt = 1; flashCnt < frameSize; flashCnt++)
 800440e:	4b0d      	ldr	r3, [pc, #52]	; (8004444 <IAP_Update+0x5bc>)
 8004410:	2201      	movs	r2, #1
 8004412:	801a      	strh	r2, [r3, #0]
 8004414:	e046      	b.n	80044a4 <IAP_Update+0x61c>
 8004416:	bf00      	nop
 8004418:	20001242 	.word	0x20001242
 800441c:	0800b7e0 	.word	0x0800b7e0
 8004420:	200006f0 	.word	0x200006f0
 8004424:	20001248 	.word	0x20001248
 8004428:	0800b8bc 	.word	0x0800b8bc
 800442c:	20000af0 	.word	0x20000af0
 8004430:	0800b988 	.word	0x0800b988
 8004434:	0800b954 	.word	0x0800b954
 8004438:	20000ef4 	.word	0x20000ef4
 800443c:	200011c0 	.word	0x200011c0
 8004440:	0800b98c 	.word	0x0800b98c
 8004444:	20001240 	.word	0x20001240
 8004448:	0800b9a0 	.word	0x0800b9a0
 800444c:	0800b9a8 	.word	0x0800b9a8
 8004450:	20002314 	.word	0x20002314
 8004454:	20000044 	.word	0x20000044
 8004458:	0800b9ac 	.word	0x0800b9ac
 800445c:	2000113c 	.word	0x2000113c
 8004460:	20001650 	.word	0x20001650
 8004464:	20001850 	.word	0x20001850
					{
						BinStr = strtok(NULL, ",");
 8004468:	4976      	ldr	r1, [pc, #472]	; (8004644 <IAP_Update+0x7bc>)
 800446a:	2000      	movs	r0, #0
 800446c:	f002 fa1c 	bl	80068a8 <strtok>
 8004470:	64f8      	str	r0, [r7, #76]	; 0x4c
						flashBuf[flashCnt] = atoi((const char *) BinStr);
 8004472:	4b75      	ldr	r3, [pc, #468]	; (8004648 <IAP_Update+0x7c0>)
 8004474:	881b      	ldrh	r3, [r3, #0]
 8004476:	461c      	mov	r4, r3
 8004478:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800447a:	f002 f8cf 	bl	800661c <atoi>
 800447e:	4603      	mov	r3, r0
 8004480:	b2da      	uxtb	r2, r3
 8004482:	4b72      	ldr	r3, [pc, #456]	; (800464c <IAP_Update+0x7c4>)
 8004484:	551a      	strb	r2, [r3, r4]
						printf("%02X,", flashBuf[flashCnt]);
 8004486:	4b70      	ldr	r3, [pc, #448]	; (8004648 <IAP_Update+0x7c0>)
 8004488:	881b      	ldrh	r3, [r3, #0]
 800448a:	461a      	mov	r2, r3
 800448c:	4b6f      	ldr	r3, [pc, #444]	; (800464c <IAP_Update+0x7c4>)
 800448e:	5c9b      	ldrb	r3, [r3, r2]
 8004490:	4619      	mov	r1, r3
 8004492:	486f      	ldr	r0, [pc, #444]	; (8004650 <IAP_Update+0x7c8>)
 8004494:	f002 f910 	bl	80066b8 <printf>
					for (flashCnt = 1; flashCnt < frameSize; flashCnt++)
 8004498:	4b6b      	ldr	r3, [pc, #428]	; (8004648 <IAP_Update+0x7c0>)
 800449a:	881b      	ldrh	r3, [r3, #0]
 800449c:	3301      	adds	r3, #1
 800449e:	b29a      	uxth	r2, r3
 80044a0:	4b69      	ldr	r3, [pc, #420]	; (8004648 <IAP_Update+0x7c0>)
 80044a2:	801a      	strh	r2, [r3, #0]
 80044a4:	4b68      	ldr	r3, [pc, #416]	; (8004648 <IAP_Update+0x7c0>)
 80044a6:	881b      	ldrh	r3, [r3, #0]
 80044a8:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d8db      	bhi.n	8004468 <IAP_Update+0x5e0>
					}
					printf(")\r\n");
 80044b0:	4868      	ldr	r0, [pc, #416]	; (8004654 <IAP_Update+0x7cc>)
 80044b2:	f002 f979 	bl	80067a8 <puts>
					RamSource = (uint32_t) flashBuf;
 80044b6:	4a65      	ldr	r2, [pc, #404]	; (800464c <IAP_Update+0x7c4>)
 80044b8:	4b67      	ldr	r3, [pc, #412]	; (8004658 <IAP_Update+0x7d0>)
 80044ba:	601a      	str	r2, [r3, #0]
//					if (size < len - 1)
//					{
					for (j = 0;
 80044bc:	2300      	movs	r3, #0
 80044be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044c0:	e038      	b.n	8004534 <IAP_Update+0x6ac>
									&& (flashDes
											< ApplicationAddress + appBytesSize);
							j += 4)
					{
						/* Program the data received into STM32F10x Flash */
						FLASH_Unlock();
 80044c2:	f000 fa3f 	bl	8004944 <FLASH_Unlock>
						FLASH_ProgramWord(flashDes, *(uint32_t *) RamSource);
 80044c6:	4b65      	ldr	r3, [pc, #404]	; (800465c <IAP_Update+0x7d4>)
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	4b63      	ldr	r3, [pc, #396]	; (8004658 <IAP_Update+0x7d0>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4619      	mov	r1, r3
 80044d2:	4610      	mov	r0, r2
 80044d4:	f000 faf2 	bl	8004abc <FLASH_ProgramWord>
						FLASH_Lock();
 80044d8:	f000 fa46 	bl	8004968 <FLASH_Lock>
						if (*(uint32_t *) flashDes != *(uint32_t *) RamSource)
 80044dc:	4b5f      	ldr	r3, [pc, #380]	; (800465c <IAP_Update+0x7d4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	4b5d      	ldr	r3, [pc, #372]	; (8004658 <IAP_Update+0x7d0>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d016      	beq.n	800451a <IAP_Update+0x692>
						{
							printf("write to flash error,addr=%08X\r\n",
 80044ec:	4b5b      	ldr	r3, [pc, #364]	; (800465c <IAP_Update+0x7d4>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4619      	mov	r1, r3
 80044f2:	485b      	ldr	r0, [pc, #364]	; (8004660 <IAP_Update+0x7d8>)
 80044f4:	f002 f8e0 	bl	80066b8 <printf>
									flashDes);
							delay_ms(1000);
 80044f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044fc:	f001 fc8c 	bl	8005e18 <delay_ms>
							delay_ms(1000);
 8004500:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004504:	f001 fc88 	bl	8005e18 <delay_ms>
							delay_ms(1000);
 8004508:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800450c:	f001 fc84 	bl	8005e18 <delay_ms>
							updating = 0;
 8004510:	4b54      	ldr	r3, [pc, #336]	; (8004664 <IAP_Update+0x7dc>)
 8004512:	2200      	movs	r2, #0
 8004514:	701a      	strb	r2, [r3, #0]
							return 0;
 8004516:	2300      	movs	r3, #0
 8004518:	e090      	b.n	800463c <IAP_Update+0x7b4>
						}
						flashDes += 4;
 800451a:	4b50      	ldr	r3, [pc, #320]	; (800465c <IAP_Update+0x7d4>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3304      	adds	r3, #4
 8004520:	4a4e      	ldr	r2, [pc, #312]	; (800465c <IAP_Update+0x7d4>)
 8004522:	6013      	str	r3, [r2, #0]
						RamSource += 4;
 8004524:	4b4c      	ldr	r3, [pc, #304]	; (8004658 <IAP_Update+0x7d0>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	3304      	adds	r3, #4
 800452a:	4a4b      	ldr	r2, [pc, #300]	; (8004658 <IAP_Update+0x7d0>)
 800452c:	6013      	str	r3, [r2, #0]
							j += 4)
 800452e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004530:	3304      	adds	r3, #4
 8004532:	65fb      	str	r3, [r7, #92]	; 0x5c
							(j < frameSize)
 8004534:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
					for (j = 0;
 8004538:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800453a:	429a      	cmp	r2, r3
 800453c:	d909      	bls.n	8004552 <IAP_Update+0x6ca>
											< ApplicationAddress + appBytesSize);
 800453e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004540:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8004544:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8004548:	461a      	mov	r2, r3
 800454a:	4b44      	ldr	r3, [pc, #272]	; (800465c <IAP_Update+0x7d4>)
 800454c:	681b      	ldr	r3, [r3, #0]
									&& (flashDes
 800454e:	429a      	cmp	r2, r3
 8004550:	d8b7      	bhi.n	80044c2 <IAP_Update+0x63a>
	for (size = 0; size < len; size++)
 8004552:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8004556:	3301      	adds	r3, #1
 8004558:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 800455c:	f8b7 2060 	ldrh.w	r2, [r7, #96]	; 0x60
 8004560:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8004564:	429a      	cmp	r2, r3
 8004566:	f4ff ae0d 	bcc.w	8004184 <IAP_Update+0x2fc>
//		printf("%02X,", flashBuf[flashCnt]);
//	}
//	printf(")\r\n");

	//进行MD5校验
	getMD5Str(m, flashBuf, 128);
 800456a:	1d3b      	adds	r3, r7, #4
 800456c:	2280      	movs	r2, #128	; 0x80
 800456e:	4937      	ldr	r1, [pc, #220]	; (800464c <IAP_Update+0x7c4>)
 8004570:	4618      	mov	r0, r3
 8004572:	f7fe fed1 	bl	8003318 <getMD5Str>
//	if (strncmp((const char *) m, (const char *) md5, 31) == 0)
//	{
	printf("All datas has been recieved,md5=%s!\r\n", m);
 8004576:	1d3b      	adds	r3, r7, #4
 8004578:	4619      	mov	r1, r3
 800457a:	483b      	ldr	r0, [pc, #236]	; (8004668 <IAP_Update+0x7e0>)
 800457c:	f002 f89c 	bl	80066b8 <printf>
//				return 0;
//			}
//			flashDes += 4;
//			RamSource += 4;
//		}
	u8 cnt = 0;
 8004580:	2300      	movs	r3, #0
 8004582:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	while (cnt < 10)
 8004586:	e051      	b.n	800462c <IAP_Update+0x7a4>
	{
		cnt++;
 8004588:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800458c:	3301      	adds	r3, #1
 800458e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		request4UPdataComplete(LOCAL_SERVER_SWITCH);
 8004592:	4b36      	ldr	r3, [pc, #216]	; (800466c <IAP_Update+0x7e4>)
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	4618      	mov	r0, r3
 8004598:	f7ff f9ca 	bl	8003930 <request4UPdataComplete>
		delay_ms(500);
 800459c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80045a0:	f001 fc3a 	bl	8005e18 <delay_ms>
		if (F4G_Fram_Record_Struct.InfBit.FramFinishFlag)
 80045a4:	4b32      	ldr	r3, [pc, #200]	; (8004670 <IAP_Update+0x7e8>)
 80045a6:	f8b3 3a3e 	ldrh.w	r3, [r3, #2622]	; 0xa3e
 80045aa:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d019      	beq.n	80045e8 <IAP_Update+0x760>
		{
			F4G_Fram_Record_Struct.InfBit.FramFinishFlag = 0;
 80045b4:	4a2e      	ldr	r2, [pc, #184]	; (8004670 <IAP_Update+0x7e8>)
 80045b6:	f8b2 3a3e 	ldrh.w	r3, [r2, #2622]	; 0xa3e
 80045ba:	f36f 33cf 	bfc	r3, #15, #1
 80045be:	f8a2 3a3e 	strh.w	r3, [r2, #2622]	; 0xa3e
			split(F4G_Fram_Record_Struct.DeData, ",");
 80045c2:	4920      	ldr	r1, [pc, #128]	; (8004644 <IAP_Update+0x7bc>)
 80045c4:	482b      	ldr	r0, [pc, #172]	; (8004674 <IAP_Update+0x7ec>)
 80045c6:	f7fc ffaf 	bl	8001528 <split>
			//获取版本信息
			if (memcmp(F4G_Fram_Record_Struct.Server_Command[1],
 80045ca:	4b29      	ldr	r3, [pc, #164]	; (8004670 <IAP_Update+0x7e8>)
 80045cc:	f8d3 3a08 	ldr.w	r3, [r3, #2568]	; 0xa08
 80045d0:	2202      	movs	r2, #2
 80045d2:	4929      	ldr	r1, [pc, #164]	; (8004678 <IAP_Update+0x7f0>)
 80045d4:	4618      	mov	r0, r3
 80045d6:	f002 f84d 	bl	8006674 <memcmp>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d125      	bne.n	800462c <IAP_Update+0x7a4>
			RES_UPDATE_FINEHED_REPONSE, 2) == 0)
			{
				printf("update data checked success!\r\n");
 80045e0:	4826      	ldr	r0, [pc, #152]	; (800467c <IAP_Update+0x7f4>)
 80045e2:	f002 f8e1 	bl	80067a8 <puts>
				break;
 80045e6:	e025      	b.n	8004634 <IAP_Update+0x7ac>
			}
		}
		else if (USART1_Record_Struct.InfBit.FramFinishFlag)
 80045e8:	4b25      	ldr	r3, [pc, #148]	; (8004680 <IAP_Update+0x7f8>)
 80045ea:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 80045ee:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d019      	beq.n	800462c <IAP_Update+0x7a4>
		{
			USART1_Record_Struct.InfBit.FramFinishFlag = 0;
 80045f8:	4a21      	ldr	r2, [pc, #132]	; (8004680 <IAP_Update+0x7f8>)
 80045fa:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 80045fe:	f36f 33cf 	bfc	r3, #15, #1
 8004602:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			UT_split(USART1_Record_Struct.DATA, ",");
 8004606:	490f      	ldr	r1, [pc, #60]	; (8004644 <IAP_Update+0x7bc>)
 8004608:	481e      	ldr	r0, [pc, #120]	; (8004684 <IAP_Update+0x7fc>)
 800460a:	f001 fd2b 	bl	8006064 <UT_split>
			//获取版本信息
			if (memcmp(USART1_Record_Struct.Server_Command[1],
 800460e:	4b1c      	ldr	r3, [pc, #112]	; (8004680 <IAP_Update+0x7f8>)
 8004610:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004614:	2202      	movs	r2, #2
 8004616:	4918      	ldr	r1, [pc, #96]	; (8004678 <IAP_Update+0x7f0>)
 8004618:	4618      	mov	r0, r3
 800461a:	f002 f82b 	bl	8006674 <memcmp>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d103      	bne.n	800462c <IAP_Update+0x7a4>
			RES_UPDATE_FINEHED_REPONSE, 2) == 0)
			{
				printf("update data checked success!\r\n");
 8004624:	4815      	ldr	r0, [pc, #84]	; (800467c <IAP_Update+0x7f4>)
 8004626:	f002 f8bf 	bl	80067a8 <puts>
				break;
 800462a:	e003      	b.n	8004634 <IAP_Update+0x7ac>
	while (cnt < 10)
 800462c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004630:	2b09      	cmp	r3, #9
 8004632:	d9a9      	bls.n	8004588 <IAP_Update+0x700>
//	{
//		printf("md5 checked fail,md5=%s!\r\n", m);
//		//校验失败
//		return 0;
//	}
	updating = 0;
 8004634:	4b0b      	ldr	r3, [pc, #44]	; (8004664 <IAP_Update+0x7dc>)
 8004636:	2200      	movs	r2, #0
 8004638:	701a      	strb	r2, [r3, #0]
	return 1;
 800463a:	2301      	movs	r3, #1
}
 800463c:	4618      	mov	r0, r3
 800463e:	3768      	adds	r7, #104	; 0x68
 8004640:	46bd      	mov	sp, r7
 8004642:	bdb0      	pop	{r4, r5, r7, pc}
 8004644:	0800b8bc 	.word	0x0800b8bc
 8004648:	20001240 	.word	0x20001240
 800464c:	200011c0 	.word	0x200011c0
 8004650:	0800b9a0 	.word	0x0800b9a0
 8004654:	0800b9a8 	.word	0x0800b9a8
 8004658:	20002314 	.word	0x20002314
 800465c:	20000044 	.word	0x20000044
 8004660:	0800b9ac 	.word	0x0800b9ac
 8004664:	2000113c 	.word	0x2000113c
 8004668:	0800b9d0 	.word	0x0800b9d0
 800466c:	20001242 	.word	0x20001242
 8004670:	200006f0 	.word	0x200006f0
 8004674:	20000af0 	.word	0x20000af0
 8004678:	0800b9f8 	.word	0x0800b9f8
 800467c:	0800b9fc 	.word	0x0800b9fc
 8004680:	20001248 	.word	0x20001248
 8004684:	20001650 	.word	0x20001650

08004688 <IAP_Upload>:

/************************************************************************/
int8_t IAP_Upload(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	af00      	add	r7, sp, #0
	printf("Not currently supported.\r\n");
 800468c:	4802      	ldr	r0, [pc, #8]	; (8004698 <IAP_Upload+0x10>)
 800468e:	f002 f88b 	bl	80067a8 <puts>
	return 0;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	bd80      	pop	{r7, pc}
 8004698:	0800ba1c 	.word	0x0800ba1c

0800469c <IAP_Erase>:

/************************************************************************/
int8_t IAP_Erase(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
	uint8_t erase_cont[3] =
 80046a2:	1d3b      	adds	r3, r7, #4
 80046a4:	2100      	movs	r1, #0
 80046a6:	460a      	mov	r2, r1
 80046a8:	801a      	strh	r2, [r3, #0]
 80046aa:	460a      	mov	r2, r1
 80046ac:	709a      	strb	r2, [r3, #2]
	{ 0 };
	Int2Str(erase_cont, FLASH_IMAGE_SIZE / PAGE_SIZE);
 80046ae:	1d3b      	adds	r3, r7, #4
 80046b0:	2160      	movs	r1, #96	; 0x60
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7fe ff8c 	bl	80035d0 <Int2Str>
	printf("Total erase_cont=%s\r\n", erase_cont);
 80046b8:	1d3b      	adds	r3, r7, #4
 80046ba:	4619      	mov	r1, r3
 80046bc:	4809      	ldr	r0, [pc, #36]	; (80046e4 <IAP_Erase+0x48>)
 80046be:	f001 fffb 	bl	80066b8 <printf>
	if (EraseSomePages(FLASH_IMAGE_SIZE, 1))
 80046c2:	2101      	movs	r1, #1
 80046c4:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80046c8:	f7fe fff2 	bl	80036b0 <EraseSomePages>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <IAP_Erase+0x3a>
		return 0;
 80046d2:	2300      	movs	r3, #0
 80046d4:	e001      	b.n	80046da <IAP_Erase+0x3e>
	else
		return -1;
 80046d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	0800ba38 	.word	0x0800ba38

080046e8 <Set_DeviceID>:
u8 Set_DeviceID(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
	while (USART1_Record_Struct.InfBit.FramFinishFlag == 0)
 80046ee:	e006      	b.n	80046fe <Set_DeviceID+0x16>
	{
		printf("{DeviceID}\r\n");
 80046f0:	4825      	ldr	r0, [pc, #148]	; (8004788 <Set_DeviceID+0xa0>)
 80046f2:	f002 f859 	bl	80067a8 <puts>
		delay_ms(500);
 80046f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80046fa:	f001 fb8d 	bl	8005e18 <delay_ms>
	while (USART1_Record_Struct.InfBit.FramFinishFlag == 0)
 80046fe:	4b23      	ldr	r3, [pc, #140]	; (800478c <Set_DeviceID+0xa4>)
 8004700:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8004704:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d0f0      	beq.n	80046f0 <Set_DeviceID+0x8>
	}
	char *cmdCP = USART1_Record_Struct.RX_BUF;
 800470e:	4b1f      	ldr	r3, [pc, #124]	; (800478c <Set_DeviceID+0xa4>)
 8004710:	607b      	str	r3, [r7, #4]
	while (*cmdCP != '[')
 8004712:	e002      	b.n	800471a <Set_DeviceID+0x32>
		cmdCP++;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	3301      	adds	r3, #1
 8004718:	607b      	str	r3, [r7, #4]
	while (*cmdCP != '[')
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	2b5b      	cmp	r3, #91	; 0x5b
 8004720:	d1f8      	bne.n	8004714 <Set_DeviceID+0x2c>
	cmdCP++;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	3301      	adds	r3, #1
 8004726:	607b      	str	r3, [r7, #4]
	WDeviceID = strtok((char *) cmdCP, "]");
 8004728:	4919      	ldr	r1, [pc, #100]	; (8004790 <Set_DeviceID+0xa8>)
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f002 f8bc 	bl	80068a8 <strtok>
 8004730:	4602      	mov	r2, r0
 8004732:	4b18      	ldr	r3, [pc, #96]	; (8004794 <Set_DeviceID+0xac>)
 8004734:	601a      	str	r2, [r3, #0]
	printf("Now set DeviceID=%s.\r\n", WDeviceID);
 8004736:	4b17      	ldr	r3, [pc, #92]	; (8004794 <Set_DeviceID+0xac>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4619      	mov	r1, r3
 800473c:	4816      	ldr	r0, [pc, #88]	; (8004798 <Set_DeviceID+0xb0>)
 800473e:	f001 ffbb 	bl	80066b8 <printf>
	WriteDeviceID();
 8004742:	f7fc fd41 	bl	80011c8 <WriteDeviceID>
	ReadDeviceID();
 8004746:	f7fc fd4f 	bl	80011e8 <ReadDeviceID>
	USART1_Record_Struct.InfBit.FramFinishFlag = 0;
 800474a:	4a10      	ldr	r2, [pc, #64]	; (800478c <Set_DeviceID+0xa4>)
 800474c:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8004750:	f36f 33cf 	bfc	r3, #15, #1
 8004754:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
	IAP_WriteFlag(INIT_FLAG_DATA);
 8004758:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800475c:	f7ff f996 	bl	8003a8c <IAP_WriteFlag>
	if (flagCPY != 0)
 8004760:	4b0e      	ldr	r3, [pc, #56]	; (800479c <Set_DeviceID+0xb4>)
 8004762:	881b      	ldrh	r3, [r3, #0]
 8004764:	b29b      	uxth	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d008      	beq.n	800477c <Set_DeviceID+0x94>
	{
		IAP_WriteFlag(flagCPY);
 800476a:	4b0c      	ldr	r3, [pc, #48]	; (800479c <Set_DeviceID+0xb4>)
 800476c:	881b      	ldrh	r3, [r3, #0]
 800476e:	b29b      	uxth	r3, r3
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff f98b 	bl	8003a8c <IAP_WriteFlag>
		flagCPY = 0;
 8004776:	4b09      	ldr	r3, [pc, #36]	; (800479c <Set_DeviceID+0xb4>)
 8004778:	2200      	movs	r2, #0
 800477a:	801a      	strh	r2, [r3, #0]
	}
	return 0;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	0800ba50 	.word	0x0800ba50
 800478c:	20001248 	.word	0x20001248
 8004790:	0800ba5c 	.word	0x0800ba5c
 8004794:	200006ec 	.word	0x200006ec
 8004798:	0800ba60 	.word	0x0800ba60
 800479c:	2000113e 	.word	0x2000113e

080047a0 <Get_DeviceID>:
void Get_DeviceID(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
	ReadDeviceID();
 80047a4:	f7fc fd20 	bl	80011e8 <ReadDeviceID>
	printf("Current DeviceID=%s.\r\n", RDeviceID);
 80047a8:	4902      	ldr	r1, [pc, #8]	; (80047b4 <Get_DeviceID+0x14>)
 80047aa:	4803      	ldr	r0, [pc, #12]	; (80047b8 <Get_DeviceID+0x18>)
 80047ac:	f001 ff84 	bl	80066b8 <printf>
}
 80047b0:	bf00      	nop
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	200022a8 	.word	0x200022a8
 80047b8:	0800ba78 	.word	0x0800ba78

080047bc <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80047c4:	4a05      	ldr	r2, [pc, #20]	; (80047dc <NVIC_PriorityGroupConfig+0x20>)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047d0:	60d3      	str	r3, [r2, #12]
}
 80047d2:	bf00      	nop
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bc80      	pop	{r7}
 80047da:	4770      	bx	lr
 80047dc:	e000ed00 	.word	0xe000ed00

080047e0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b087      	sub	sp, #28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80047e8:	2300      	movs	r3, #0
 80047ea:	617b      	str	r3, [r7, #20]
 80047ec:	2300      	movs	r3, #0
 80047ee:	613b      	str	r3, [r7, #16]
 80047f0:	230f      	movs	r3, #15
 80047f2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	78db      	ldrb	r3, [r3, #3]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d03a      	beq.n	8004872 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80047fc:	4b27      	ldr	r3, [pc, #156]	; (800489c <NVIC_Init+0xbc>)
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	43db      	mvns	r3, r3
 8004802:	0a1b      	lsrs	r3, r3, #8
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	f1c3 0304 	rsb	r3, r3, #4
 8004810:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	fa22 f303 	lsr.w	r3, r2, r3
 800481a:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	785b      	ldrb	r3, [r3, #1]
 8004820:	461a      	mov	r2, r3
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	fa02 f303 	lsl.w	r3, r2, r3
 8004828:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	789b      	ldrb	r3, [r3, #2]
 800482e:	461a      	mov	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	4013      	ands	r3, r2
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	4313      	orrs	r3, r2
 8004838:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	011b      	lsls	r3, r3, #4
 800483e:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004840:	4a17      	ldr	r2, [pc, #92]	; (80048a0 <NVIC_Init+0xc0>)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	6979      	ldr	r1, [r7, #20]
 8004848:	b2c9      	uxtb	r1, r1
 800484a:	4413      	add	r3, r2
 800484c:	460a      	mov	r2, r1
 800484e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004852:	4a13      	ldr	r2, [pc, #76]	; (80048a0 <NVIC_Init+0xc0>)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	095b      	lsrs	r3, r3, #5
 800485a:	b2db      	uxtb	r3, r3
 800485c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	f003 031f 	and.w	r3, r3, #31
 8004866:	2101      	movs	r1, #1
 8004868:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800486c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8004870:	e00f      	b.n	8004892 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004872:	490b      	ldr	r1, [pc, #44]	; (80048a0 <NVIC_Init+0xc0>)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	095b      	lsrs	r3, r3, #5
 800487a:	b2db      	uxtb	r3, r3
 800487c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	f003 031f 	and.w	r3, r3, #31
 8004886:	2201      	movs	r2, #1
 8004888:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800488a:	f100 0320 	add.w	r3, r0, #32
 800488e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004892:	bf00      	nop
 8004894:	371c      	adds	r7, #28
 8004896:	46bd      	mov	sp, r7
 8004898:	bc80      	pop	{r7}
 800489a:	4770      	bx	lr
 800489c:	e000ed00 	.word	0xe000ed00
 80048a0:	e000e100 	.word	0xe000e100

080048a4 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2b04      	cmp	r3, #4
 80048b0:	d106      	bne.n	80048c0 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80048b2:	4a09      	ldr	r2, [pc, #36]	; (80048d8 <SysTick_CLKSourceConfig+0x34>)
 80048b4:	4b08      	ldr	r3, [pc, #32]	; (80048d8 <SysTick_CLKSourceConfig+0x34>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f043 0304 	orr.w	r3, r3, #4
 80048bc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 80048be:	e005      	b.n	80048cc <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80048c0:	4a05      	ldr	r2, [pc, #20]	; (80048d8 <SysTick_CLKSourceConfig+0x34>)
 80048c2:	4b05      	ldr	r3, [pc, #20]	; (80048d8 <SysTick_CLKSourceConfig+0x34>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f023 0304 	bic.w	r3, r3, #4
 80048ca:	6013      	str	r3, [r2, #0]
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bc80      	pop	{r7}
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop
 80048d8:	e000e010 	.word	0xe000e010

080048dc <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 80048dc:	b480      	push	{r7}
 80048de:	b085      	sub	sp, #20
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80048e4:	2300      	movs	r3, #0
 80048e6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 80048e8:	4b09      	ldr	r3, [pc, #36]	; (8004910 <FLASH_SetLatency+0x34>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80048f4:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 80048fe:	4a04      	ldr	r2, [pc, #16]	; (8004910 <FLASH_SetLatency+0x34>)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6013      	str	r3, [r2, #0]
}
 8004904:	bf00      	nop
 8004906:	3714      	adds	r7, #20
 8004908:	46bd      	mov	sp, r7
 800490a:	bc80      	pop	{r7}
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40022000 	.word	0x40022000

08004914 <FLASH_PrefetchBufferCmd>:
  *     @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable
  *     @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable
  * @retval None
  */
void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 800491c:	4a08      	ldr	r2, [pc, #32]	; (8004940 <FLASH_PrefetchBufferCmd+0x2c>)
 800491e:	4b08      	ldr	r3, [pc, #32]	; (8004940 <FLASH_PrefetchBufferCmd+0x2c>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f023 0310 	bic.w	r3, r3, #16
 8004926:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8004928:	4905      	ldr	r1, [pc, #20]	; (8004940 <FLASH_PrefetchBufferCmd+0x2c>)
 800492a:	4b05      	ldr	r3, [pc, #20]	; (8004940 <FLASH_PrefetchBufferCmd+0x2c>)
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4313      	orrs	r3, r2
 8004932:	600b      	str	r3, [r1, #0]
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	40022000 	.word	0x40022000

08004944 <FLASH_Unlock>:
  *           to FLASH_UnlockBank1 function.. 
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8004944:	b480      	push	{r7}
 8004946:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8004948:	4b04      	ldr	r3, [pc, #16]	; (800495c <FLASH_Unlock+0x18>)
 800494a:	4a05      	ldr	r2, [pc, #20]	; (8004960 <FLASH_Unlock+0x1c>)
 800494c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800494e:	4b03      	ldr	r3, [pc, #12]	; (800495c <FLASH_Unlock+0x18>)
 8004950:	4a04      	ldr	r2, [pc, #16]	; (8004964 <FLASH_Unlock+0x20>)
 8004952:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 8004954:	bf00      	nop
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr
 800495c:	40022000 	.word	0x40022000
 8004960:	45670123 	.word	0x45670123
 8004964:	cdef89ab 	.word	0xcdef89ab

08004968 <FLASH_Lock>:
  *           to FLASH_LockBank1 function.
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 800496c:	4a04      	ldr	r2, [pc, #16]	; (8004980 <FLASH_Lock+0x18>)
 800496e:	4b04      	ldr	r3, [pc, #16]	; (8004980 <FLASH_Lock+0x18>)
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004976:	6113      	str	r3, [r2, #16]

#ifdef STM32F10X_XL
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank2 */
  FLASH->CR2 |= CR_LOCK_Set;
#endif /* STM32F10X_XL */
}
 8004978:	bf00      	nop
 800497a:	46bd      	mov	sp, r7
 800497c:	bc80      	pop	{r7}
 800497e:	4770      	bx	lr
 8004980:	40022000 	.word	0x40022000

08004984 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 800498c:	2304      	movs	r3, #4
 800498e:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004990:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8004994:	f000 fa38 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004998:	4603      	mov	r3, r0
 800499a:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 800499c:	7bfb      	ldrb	r3, [r7, #15]
 800499e:	2b04      	cmp	r3, #4
 80049a0:	d11b      	bne.n	80049da <FLASH_ErasePage+0x56>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 80049a2:	4a10      	ldr	r2, [pc, #64]	; (80049e4 <FLASH_ErasePage+0x60>)
 80049a4:	4b0f      	ldr	r3, [pc, #60]	; (80049e4 <FLASH_ErasePage+0x60>)
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	f043 0302 	orr.w	r3, r3, #2
 80049ac:	6113      	str	r3, [r2, #16]
    FLASH->AR = Page_Address; 
 80049ae:	4a0d      	ldr	r2, [pc, #52]	; (80049e4 <FLASH_ErasePage+0x60>)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6153      	str	r3, [r2, #20]
    FLASH->CR|= CR_STRT_Set;
 80049b4:	4a0b      	ldr	r2, [pc, #44]	; (80049e4 <FLASH_ErasePage+0x60>)
 80049b6:	4b0b      	ldr	r3, [pc, #44]	; (80049e4 <FLASH_ErasePage+0x60>)
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049be:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80049c0:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80049c4:	f000 fa20 	bl	8004e08 <FLASH_WaitForLastOperation>
 80049c8:	4603      	mov	r3, r0
 80049ca:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 80049cc:	4905      	ldr	r1, [pc, #20]	; (80049e4 <FLASH_ErasePage+0x60>)
 80049ce:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <FLASH_ErasePage+0x60>)
 80049d0:	691a      	ldr	r2, [r3, #16]
 80049d2:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 80049d6:	4013      	ands	r3, r2
 80049d8:	610b      	str	r3, [r1, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 80049da:	7bfb      	ldrb	r3, [r7, #15]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40022000 	.word	0x40022000

080049e8 <FLASH_EraseOptionBytes>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
  uint16_t rdptmp = RDP_Key;
 80049ee:	23a5      	movs	r3, #165	; 0xa5
 80049f0:	80fb      	strh	r3, [r7, #6]

  FLASH_Status status = FLASH_COMPLETE;
 80049f2:	2304      	movs	r3, #4
 80049f4:	717b      	strb	r3, [r7, #5]

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
 80049f6:	f000 f9c5 	bl	8004d84 <FLASH_GetReadOutProtectionStatus>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d001      	beq.n	8004a04 <FLASH_EraseOptionBytes+0x1c>
  {
    rdptmp = 0x00;  
 8004a00:	2300      	movs	r3, #0
 8004a02:	80fb      	strh	r3, [r7, #6]
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004a04:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8004a08:	f000 f9fe 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	717b      	strb	r3, [r7, #5]
  if(status == FLASH_COMPLETE)
 8004a10:	797b      	ldrb	r3, [r7, #5]
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	d145      	bne.n	8004aa2 <FLASH_EraseOptionBytes+0xba>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004a16:	4b25      	ldr	r3, [pc, #148]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a18:	4a25      	ldr	r2, [pc, #148]	; (8004ab0 <FLASH_EraseOptionBytes+0xc8>)
 8004a1a:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004a1c:	4b23      	ldr	r3, [pc, #140]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a1e:	4a25      	ldr	r2, [pc, #148]	; (8004ab4 <FLASH_EraseOptionBytes+0xcc>)
 8004a20:	609a      	str	r2, [r3, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004a22:	4a22      	ldr	r2, [pc, #136]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a24:	4b21      	ldr	r3, [pc, #132]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	f043 0320 	orr.w	r3, r3, #32
 8004a2c:	6113      	str	r3, [r2, #16]
    FLASH->CR |= CR_STRT_Set;
 8004a2e:	4a1f      	ldr	r2, [pc, #124]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a30:	4b1e      	ldr	r3, [pc, #120]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a38:	6113      	str	r3, [r2, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004a3a:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8004a3e:	f000 f9e3 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004a42:	4603      	mov	r3, r0
 8004a44:	717b      	strb	r3, [r7, #5]
    
    if(status == FLASH_COMPLETE)
 8004a46:	797b      	ldrb	r3, [r7, #5]
 8004a48:	2b04      	cmp	r3, #4
 8004a4a:	d120      	bne.n	8004a8e <FLASH_EraseOptionBytes+0xa6>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004a4c:	4917      	ldr	r1, [pc, #92]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a4e:	4b17      	ldr	r3, [pc, #92]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a50:	691a      	ldr	r2, [r3, #16]
 8004a52:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004a56:	4013      	ands	r3, r2
 8004a58:	610b      	str	r3, [r1, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8004a5a:	4a14      	ldr	r2, [pc, #80]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a5c:	4b13      	ldr	r3, [pc, #76]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	f043 0310 	orr.w	r3, r3, #16
 8004a64:	6113      	str	r3, [r2, #16]
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
 8004a66:	4a14      	ldr	r2, [pc, #80]	; (8004ab8 <FLASH_EraseOptionBytes+0xd0>)
 8004a68:	88fb      	ldrh	r3, [r7, #6]
 8004a6a:	8013      	strh	r3, [r2, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004a6c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004a70:	f000 f9ca 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004a74:	4603      	mov	r3, r0
 8004a76:	717b      	strb	r3, [r7, #5]
 
      if(status != FLASH_TIMEOUT)
 8004a78:	797b      	ldrb	r3, [r7, #5]
 8004a7a:	2b05      	cmp	r3, #5
 8004a7c:	d011      	beq.n	8004aa2 <FLASH_EraseOptionBytes+0xba>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004a7e:	490b      	ldr	r1, [pc, #44]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a80:	4b0a      	ldr	r3, [pc, #40]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004a88:	4013      	ands	r3, r2
 8004a8a:	610b      	str	r3, [r1, #16]
 8004a8c:	e009      	b.n	8004aa2 <FLASH_EraseOptionBytes+0xba>
      }
    }
    else
    {
      if (status != FLASH_TIMEOUT)
 8004a8e:	797b      	ldrb	r3, [r7, #5]
 8004a90:	2b05      	cmp	r3, #5
 8004a92:	d006      	beq.n	8004aa2 <FLASH_EraseOptionBytes+0xba>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004a94:	4905      	ldr	r1, [pc, #20]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a96:	4b05      	ldr	r3, [pc, #20]	; (8004aac <FLASH_EraseOptionBytes+0xc4>)
 8004a98:	691a      	ldr	r2, [r3, #16]
 8004a9a:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	610b      	str	r3, [r1, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
 8004aa2:	797b      	ldrb	r3, [r7, #5]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3708      	adds	r7, #8
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	40022000 	.word	0x40022000
 8004ab0:	45670123 	.word	0x45670123
 8004ab4:	cdef89ab 	.word	0xcdef89ab
 8004ab8:	1ffff800 	.word	0x1ffff800

08004abc <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
 8004ac6:	2304      	movs	r3, #4
 8004ac8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t tmp = 0;
 8004aca:	2300      	movs	r3, #0
 8004acc:	60bb      	str	r3, [r7, #8]
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ace:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004ad2:	f000 f999 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8004ada:	7bfb      	ldrb	r3, [r7, #15]
 8004adc:	2b04      	cmp	r3, #4
 8004ade:	d130      	bne.n	8004b42 <FLASH_ProgramWord+0x86>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004ae0:	4a1a      	ldr	r2, [pc, #104]	; (8004b4c <FLASH_ProgramWord+0x90>)
 8004ae2:	4b1a      	ldr	r3, [pc, #104]	; (8004b4c <FLASH_ProgramWord+0x90>)
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	f043 0301 	orr.w	r3, r3, #1
 8004aea:	6113      	str	r3, [r2, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	b292      	uxth	r2, r2
 8004af2:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004af4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004af8:	f000 f986 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004afc:	4603      	mov	r3, r0
 8004afe:	73fb      	strb	r3, [r7, #15]
 
    if(status == FLASH_COMPLETE)
 8004b00:	7bfb      	ldrb	r3, [r7, #15]
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	d116      	bne.n	8004b34 <FLASH_ProgramWord+0x78>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      tmp = Address + 2;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	3302      	adds	r3, #2
 8004b0a:	60bb      	str	r3, [r7, #8]

      *(__IO uint16_t*) tmp = Data >> 16;
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	0c1b      	lsrs	r3, r3, #16
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	8013      	strh	r3, [r2, #0]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b18:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004b1c:	f000 f974 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004b20:	4603      	mov	r3, r0
 8004b22:	73fb      	strb	r3, [r7, #15]
        
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004b24:	4909      	ldr	r1, [pc, #36]	; (8004b4c <FLASH_ProgramWord+0x90>)
 8004b26:	4b09      	ldr	r3, [pc, #36]	; (8004b4c <FLASH_ProgramWord+0x90>)
 8004b28:	691a      	ldr	r2, [r3, #16]
 8004b2a:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004b2e:	4013      	ands	r3, r2
 8004b30:	610b      	str	r3, [r1, #16]
 8004b32:	e006      	b.n	8004b42 <FLASH_ProgramWord+0x86>
    }
    else
    {
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004b34:	4905      	ldr	r1, [pc, #20]	; (8004b4c <FLASH_ProgramWord+0x90>)
 8004b36:	4b05      	ldr	r3, [pc, #20]	; (8004b4c <FLASH_ProgramWord+0x90>)
 8004b38:	691a      	ldr	r2, [r3, #16]
 8004b3a:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004b3e:	4013      	ands	r3, r2
 8004b40:	610b      	str	r3, [r1, #16]
    }
  }         
#endif /* STM32F10X_XL */
   
  /* Return the Program Status */
  return status;
 8004b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	40022000 	.word	0x40022000

08004b50 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	460b      	mov	r3, r1
 8004b5a:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE;
 8004b5c:	2304      	movs	r3, #4
 8004b5e:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b60:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004b64:	f000 f950 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8004b6c:	7bfb      	ldrb	r3, [r7, #15]
 8004b6e:	2b04      	cmp	r3, #4
 8004b70:	d115      	bne.n	8004b9e <FLASH_ProgramHalfWord+0x4e>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004b72:	4a0d      	ldr	r2, [pc, #52]	; (8004ba8 <FLASH_ProgramHalfWord+0x58>)
 8004b74:	4b0c      	ldr	r3, [pc, #48]	; (8004ba8 <FLASH_ProgramHalfWord+0x58>)
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	f043 0301 	orr.w	r3, r3, #1
 8004b7c:	6113      	str	r3, [r2, #16]
  
    *(__IO uint16_t*)Address = Data;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	887a      	ldrh	r2, [r7, #2]
 8004b82:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004b84:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004b88:	f000 f93e 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 8004b90:	4905      	ldr	r1, [pc, #20]	; (8004ba8 <FLASH_ProgramHalfWord+0x58>)
 8004b92:	4b05      	ldr	r3, [pc, #20]	; (8004ba8 <FLASH_ProgramHalfWord+0x58>)
 8004b94:	691a      	ldr	r2, [r3, #16]
 8004b96:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	610b      	str	r3, [r1, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
 8004b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	40022000 	.word	0x40022000

08004bac <FLASH_EnableWriteProtection>:
  *     @arg FLASH_WRProt_AllPages
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  uint16_t WRP0_Data = 0xFFFF, WRP1_Data = 0xFFFF, WRP2_Data = 0xFFFF, WRP3_Data = 0xFFFF;
 8004bb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004bb8:	82bb      	strh	r3, [r7, #20]
 8004bba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004bbe:	827b      	strh	r3, [r7, #18]
 8004bc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004bc4:	823b      	strh	r3, [r7, #16]
 8004bc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004bca:	81fb      	strh	r3, [r7, #14]
  
  FLASH_Status status = FLASH_COMPLETE;
 8004bcc:	2304      	movs	r3, #4
 8004bce:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	43db      	mvns	r3, r3
 8004bd4:	607b      	str	r3, [r7, #4]
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	82bb      	strh	r3, [r7, #20]
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	0a1b      	lsrs	r3, r3, #8
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	827b      	strh	r3, [r7, #18]
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	0c1b      	lsrs	r3, r3, #16
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	823b      	strh	r3, [r7, #16]
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	0e1b      	lsrs	r3, r3, #24
 8004bf6:	81fb      	strh	r3, [r7, #14]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004bf8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004bfc:	f000 f904 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004c00:	4603      	mov	r3, r0
 8004c02:	75fb      	strb	r3, [r7, #23]
  
  if(status == FLASH_COMPLETE)
 8004c04:	7dfb      	ldrb	r3, [r7, #23]
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d14e      	bne.n	8004ca8 <FLASH_EnableWriteProtection+0xfc>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004c0a:	4b2a      	ldr	r3, [pc, #168]	; (8004cb4 <FLASH_EnableWriteProtection+0x108>)
 8004c0c:	4a2a      	ldr	r2, [pc, #168]	; (8004cb8 <FLASH_EnableWriteProtection+0x10c>)
 8004c0e:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004c10:	4b28      	ldr	r3, [pc, #160]	; (8004cb4 <FLASH_EnableWriteProtection+0x108>)
 8004c12:	4a2a      	ldr	r2, [pc, #168]	; (8004cbc <FLASH_EnableWriteProtection+0x110>)
 8004c14:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8004c16:	4a27      	ldr	r2, [pc, #156]	; (8004cb4 <FLASH_EnableWriteProtection+0x108>)
 8004c18:	4b26      	ldr	r3, [pc, #152]	; (8004cb4 <FLASH_EnableWriteProtection+0x108>)
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	f043 0310 	orr.w	r3, r3, #16
 8004c20:	6113      	str	r3, [r2, #16]
    if(WRP0_Data != 0xFF)
 8004c22:	8abb      	ldrh	r3, [r7, #20]
 8004c24:	2bff      	cmp	r3, #255	; 0xff
 8004c26:	d008      	beq.n	8004c3a <FLASH_EnableWriteProtection+0x8e>
    {
      OB->WRP0 = WRP0_Data;
 8004c28:	4a25      	ldr	r2, [pc, #148]	; (8004cc0 <FLASH_EnableWriteProtection+0x114>)
 8004c2a:	8abb      	ldrh	r3, [r7, #20]
 8004c2c:	8113      	strh	r3, [r2, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c2e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004c32:	f000 f8e9 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004c36:	4603      	mov	r3, r0
 8004c38:	75fb      	strb	r3, [r7, #23]
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004c3a:	7dfb      	ldrb	r3, [r7, #23]
 8004c3c:	2b04      	cmp	r3, #4
 8004c3e:	d10b      	bne.n	8004c58 <FLASH_EnableWriteProtection+0xac>
 8004c40:	8a7b      	ldrh	r3, [r7, #18]
 8004c42:	2bff      	cmp	r3, #255	; 0xff
 8004c44:	d008      	beq.n	8004c58 <FLASH_EnableWriteProtection+0xac>
    {
      OB->WRP1 = WRP1_Data;
 8004c46:	4a1e      	ldr	r2, [pc, #120]	; (8004cc0 <FLASH_EnableWriteProtection+0x114>)
 8004c48:	8a7b      	ldrh	r3, [r7, #18]
 8004c4a:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c4c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004c50:	f000 f8da 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004c54:	4603      	mov	r3, r0
 8004c56:	75fb      	strb	r3, [r7, #23]
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004c58:	7dfb      	ldrb	r3, [r7, #23]
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	d10b      	bne.n	8004c76 <FLASH_EnableWriteProtection+0xca>
 8004c5e:	8a3b      	ldrh	r3, [r7, #16]
 8004c60:	2bff      	cmp	r3, #255	; 0xff
 8004c62:	d008      	beq.n	8004c76 <FLASH_EnableWriteProtection+0xca>
    {
      OB->WRP2 = WRP2_Data;
 8004c64:	4a16      	ldr	r2, [pc, #88]	; (8004cc0 <FLASH_EnableWriteProtection+0x114>)
 8004c66:	8a3b      	ldrh	r3, [r7, #16]
 8004c68:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c6a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004c6e:	f000 f8cb 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004c72:	4603      	mov	r3, r0
 8004c74:	75fb      	strb	r3, [r7, #23]
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004c76:	7dfb      	ldrb	r3, [r7, #23]
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d10b      	bne.n	8004c94 <FLASH_EnableWriteProtection+0xe8>
 8004c7c:	89fb      	ldrh	r3, [r7, #14]
 8004c7e:	2bff      	cmp	r3, #255	; 0xff
 8004c80:	d008      	beq.n	8004c94 <FLASH_EnableWriteProtection+0xe8>
    {
      OB->WRP3 = WRP3_Data;
 8004c82:	4a0f      	ldr	r2, [pc, #60]	; (8004cc0 <FLASH_EnableWriteProtection+0x114>)
 8004c84:	89fb      	ldrh	r3, [r7, #14]
 8004c86:	81d3      	strh	r3, [r2, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c88:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004c8c:	f000 f8bc 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004c90:	4603      	mov	r3, r0
 8004c92:	75fb      	strb	r3, [r7, #23]
    }
          
    if(status != FLASH_TIMEOUT)
 8004c94:	7dfb      	ldrb	r3, [r7, #23]
 8004c96:	2b05      	cmp	r3, #5
 8004c98:	d006      	beq.n	8004ca8 <FLASH_EnableWriteProtection+0xfc>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004c9a:	4906      	ldr	r1, [pc, #24]	; (8004cb4 <FLASH_EnableWriteProtection+0x108>)
 8004c9c:	4b05      	ldr	r3, [pc, #20]	; (8004cb4 <FLASH_EnableWriteProtection+0x108>)
 8004c9e:	691a      	ldr	r2, [r3, #16]
 8004ca0:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	610b      	str	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
 8004ca8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3718      	adds	r7, #24
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	40022000 	.word	0x40022000
 8004cb8:	45670123 	.word	0x45670123
 8004cbc:	cdef89ab 	.word	0xcdef89ab
 8004cc0:	1ffff800 	.word	0x1ffff800

08004cc4 <FLASH_UserOptionByteConfig>:
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	4603      	mov	r3, r0
 8004ccc:	80fb      	strh	r3, [r7, #6]
 8004cce:	460b      	mov	r3, r1
 8004cd0:	80bb      	strh	r3, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE; 
 8004cd6:	2304      	movs	r3, #4
 8004cd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004cda:	4b1b      	ldr	r3, [pc, #108]	; (8004d48 <FLASH_UserOptionByteConfig+0x84>)
 8004cdc:	4a1b      	ldr	r2, [pc, #108]	; (8004d4c <FLASH_UserOptionByteConfig+0x88>)
 8004cde:	609a      	str	r2, [r3, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8004ce0:	4b19      	ldr	r3, [pc, #100]	; (8004d48 <FLASH_UserOptionByteConfig+0x84>)
 8004ce2:	4a1b      	ldr	r2, [pc, #108]	; (8004d50 <FLASH_UserOptionByteConfig+0x8c>)
 8004ce4:	609a      	str	r2, [r3, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ce6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004cea:	f000 f88d 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8004cf2:	7bfb      	ldrb	r3, [r7, #15]
 8004cf4:	2b04      	cmp	r3, #4
 8004cf6:	d121      	bne.n	8004d3c <FLASH_UserOptionByteConfig+0x78>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004cf8:	4a13      	ldr	r2, [pc, #76]	; (8004d48 <FLASH_UserOptionByteConfig+0x84>)
 8004cfa:	4b13      	ldr	r3, [pc, #76]	; (8004d48 <FLASH_UserOptionByteConfig+0x84>)
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	f043 0310 	orr.w	r3, r3, #16
 8004d02:	6113      	str	r3, [r2, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 8004d04:	4913      	ldr	r1, [pc, #76]	; (8004d54 <FLASH_UserOptionByteConfig+0x90>)
 8004d06:	887a      	ldrh	r2, [r7, #2]
 8004d08:	88bb      	ldrh	r3, [r7, #4]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	88fb      	ldrh	r3, [r7, #6]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	f043 03f8 	orr.w	r3, r3, #248	; 0xf8
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	804b      	strh	r3, [r1, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d1c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004d20:	f000 f872 	bl	8004e08 <FLASH_WaitForLastOperation>
 8004d24:	4603      	mov	r3, r0
 8004d26:	73fb      	strb	r3, [r7, #15]
    if(status != FLASH_TIMEOUT)
 8004d28:	7bfb      	ldrb	r3, [r7, #15]
 8004d2a:	2b05      	cmp	r3, #5
 8004d2c:	d006      	beq.n	8004d3c <FLASH_UserOptionByteConfig+0x78>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004d2e:	4906      	ldr	r1, [pc, #24]	; (8004d48 <FLASH_UserOptionByteConfig+0x84>)
 8004d30:	4b05      	ldr	r3, [pc, #20]	; (8004d48 <FLASH_UserOptionByteConfig+0x84>)
 8004d32:	691a      	ldr	r2, [r3, #16]
 8004d34:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004d38:	4013      	ands	r3, r2
 8004d3a:	610b      	str	r3, [r1, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	40022000 	.word	0x40022000
 8004d4c:	45670123 	.word	0x45670123
 8004d50:	cdef89ab 	.word	0xcdef89ab
 8004d54:	1ffff800 	.word	0x1ffff800

08004d58 <FLASH_GetUserOptionByte>:
  * @param  None
  * @retval The FLASH User Option Bytes values:IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 8004d5c:	4b03      	ldr	r3, [pc, #12]	; (8004d6c <FLASH_GetUserOptionByte+0x14>)
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	089b      	lsrs	r3, r3, #2
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bc80      	pop	{r7}
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40022000 	.word	0x40022000

08004d70 <FLASH_GetWriteProtectionOptionByte>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0
  /* Return the Flash write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8004d74:	4b02      	ldr	r3, [pc, #8]	; (8004d80 <FLASH_GetWriteProtectionOptionByte+0x10>)
 8004d76:	6a1b      	ldr	r3, [r3, #32]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bc80      	pop	{r7}
 8004d7e:	4770      	bx	lr
 8004d80:	40022000 	.word	0x40022000

08004d84 <FLASH_GetReadOutProtectionStatus>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
  FlagStatus readoutstatus = RESET;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	71fb      	strb	r3, [r7, #7]
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8004d8e:	4b08      	ldr	r3, [pc, #32]	; (8004db0 <FLASH_GetReadOutProtectionStatus+0x2c>)
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d002      	beq.n	8004da0 <FLASH_GetReadOutProtectionStatus+0x1c>
  {
    readoutstatus = SET;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	71fb      	strb	r3, [r7, #7]
 8004d9e:	e001      	b.n	8004da4 <FLASH_GetReadOutProtectionStatus+0x20>
  }
  else
  {
    readoutstatus = RESET;
 8004da0:	2300      	movs	r3, #0
 8004da2:	71fb      	strb	r3, [r7, #7]
  }
  return readoutstatus;
 8004da4:	79fb      	ldrb	r3, [r7, #7]
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bc80      	pop	{r7}
 8004dae:	4770      	bx	lr
 8004db0:	40022000 	.word	0x40022000

08004db4 <FLASH_GetBank1Status>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetBank1Status(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8004dba:	2304      	movs	r3, #4
 8004dbc:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 8004dbe:	4b11      	ldr	r3, [pc, #68]	; (8004e04 <FLASH_GetBank1Status+0x50>)
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d102      	bne.n	8004dd0 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	71fb      	strb	r3, [r7, #7]
 8004dce:	e013      	b.n	8004df8 <FLASH_GetBank1Status+0x44>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 8004dd0:	4b0c      	ldr	r3, [pc, #48]	; (8004e04 <FLASH_GetBank1Status+0x50>)
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	f003 0304 	and.w	r3, r3, #4
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d002      	beq.n	8004de2 <FLASH_GetBank1Status+0x2e>
    { 
      flashstatus = FLASH_ERROR_PG;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	71fb      	strb	r3, [r7, #7]
 8004de0:	e00a      	b.n	8004df8 <FLASH_GetBank1Status+0x44>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 8004de2:	4b08      	ldr	r3, [pc, #32]	; (8004e04 <FLASH_GetBank1Status+0x50>)
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	f003 0310 	and.w	r3, r3, #16
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d002      	beq.n	8004df4 <FLASH_GetBank1Status+0x40>
      {
        flashstatus = FLASH_ERROR_WRP;
 8004dee:	2303      	movs	r3, #3
 8004df0:	71fb      	strb	r3, [r7, #7]
 8004df2:	e001      	b.n	8004df8 <FLASH_GetBank1Status+0x44>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8004df4:	2304      	movs	r3, #4
 8004df6:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 8004df8:	79fb      	ldrb	r3, [r7, #7]
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bc80      	pop	{r7}
 8004e02:	4770      	bx	lr
 8004e04:	40022000 	.word	0x40022000

08004e08 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8004e10:	2304      	movs	r3, #4
 8004e12:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 8004e14:	f7ff ffce 	bl	8004db4 <FLASH_GetBank1Status>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8004e1c:	e006      	b.n	8004e2c <FLASH_WaitForLastOperation+0x24>
  {
    status = FLASH_GetBank1Status();
 8004e1e:	f7ff ffc9 	bl	8004db4 <FLASH_GetBank1Status>
 8004e22:	4603      	mov	r3, r0
 8004e24:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	607b      	str	r3, [r7, #4]
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8004e2c:	7bfb      	ldrb	r3, [r7, #15]
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d102      	bne.n	8004e38 <FLASH_WaitForLastOperation+0x30>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1f2      	bne.n	8004e1e <FLASH_WaitForLastOperation+0x16>
  }
  if(Timeout == 0x00 )
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <FLASH_WaitForLastOperation+0x3a>
  {
    status = FLASH_TIMEOUT;
 8004e3e:	2305      	movs	r3, #5
 8004e40:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 8004e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b089      	sub	sp, #36	; 0x24
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8004e56:	2300      	movs	r3, #0
 8004e58:	61fb      	str	r3, [r7, #28]
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	2300      	movs	r3, #0
 8004e60:	61bb      	str	r3, [r7, #24]
 8004e62:	2300      	movs	r3, #0
 8004e64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	78db      	ldrb	r3, [r3, #3]
 8004e72:	f003 030f 	and.w	r3, r3, #15
 8004e76:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	78db      	ldrb	r3, [r3, #3]
 8004e7c:	f003 0310 	and.w	r3, r3, #16
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d005      	beq.n	8004e90 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	789b      	ldrb	r3, [r3, #2]
 8004e88:	461a      	mov	r2, r3
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	881b      	ldrh	r3, [r3, #0]
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d044      	beq.n	8004f24 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	61bb      	str	r3, [r7, #24]
 8004ea4:	e038      	b.n	8004f18 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004eae:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	881b      	ldrh	r3, [r3, #0]
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	4013      	ands	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8004ebc:	693a      	ldr	r2, [r7, #16]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d126      	bne.n	8004f12 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8004eca:	220f      	movs	r2, #15
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	43db      	mvns	r3, r3
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	4013      	ands	r3, r2
 8004edc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004ede:	69fa      	ldr	r2, [r7, #28]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	78db      	ldrb	r3, [r3, #3]
 8004ef0:	2b28      	cmp	r3, #40	; 0x28
 8004ef2:	d105      	bne.n	8004f00 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	409a      	lsls	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	615a      	str	r2, [r3, #20]
 8004efe:	e008      	b.n	8004f12 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	78db      	ldrb	r3, [r3, #3]
 8004f04:	2b48      	cmp	r3, #72	; 0x48
 8004f06:	d104      	bne.n	8004f12 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8004f08:	2201      	movs	r2, #1
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	409a      	lsls	r2, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	3301      	adds	r3, #1
 8004f16:	61bb      	str	r3, [r7, #24]
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	2b07      	cmp	r3, #7
 8004f1c:	d9c3      	bls.n	8004ea6 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	881b      	ldrh	r3, [r3, #0]
 8004f28:	2bff      	cmp	r3, #255	; 0xff
 8004f2a:	d946      	bls.n	8004fba <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004f32:	2300      	movs	r3, #0
 8004f34:	61bb      	str	r3, [r7, #24]
 8004f36:	e03a      	b.n	8004fae <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	3308      	adds	r3, #8
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f42:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	881b      	ldrh	r3, [r3, #0]
 8004f48:	461a      	mov	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d127      	bne.n	8004fa8 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8004f5e:	220f      	movs	r2, #15
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	fa02 f303 	lsl.w	r3, r2, r3
 8004f66:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	43db      	mvns	r3, r3
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	4013      	ands	r3, r2
 8004f70:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8004f72:	69fa      	ldr	r2, [r7, #28]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	78db      	ldrb	r3, [r3, #3]
 8004f84:	2b28      	cmp	r3, #40	; 0x28
 8004f86:	d105      	bne.n	8004f94 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	3308      	adds	r3, #8
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	409a      	lsls	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	78db      	ldrb	r3, [r3, #3]
 8004f98:	2b48      	cmp	r3, #72	; 0x48
 8004f9a:	d105      	bne.n	8004fa8 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	3308      	adds	r3, #8
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	409a      	lsls	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	3301      	adds	r3, #1
 8004fac:	61bb      	str	r3, [r7, #24]
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	2b07      	cmp	r3, #7
 8004fb2:	d9c1      	bls.n	8004f38 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	605a      	str	r2, [r3, #4]
  }
}
 8004fba:	bf00      	nop
 8004fbc:	3724      	adds	r7, #36	; 0x24
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr

08004fc4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	460b      	mov	r3, r1
 8004fce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8004fd0:	887a      	ldrh	r2, [r7, #2]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	611a      	str	r2, [r3, #16]
}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bc80      	pop	{r7}
 8004fde:	4770      	bx	lr

08004fe0 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	460b      	mov	r3, r1
 8004fea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8004fec:	887a      	ldrh	r2, [r7, #2]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	615a      	str	r2, [r3, #20]
}
 8004ff2:	bf00      	nop
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bc80      	pop	{r7}
 8004ffa:	4770      	bx	lr

08004ffc <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	460b      	mov	r3, r1
 8005006:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 8005008:	2300      	movs	r3, #0
 800500a:	613b      	str	r3, [r7, #16]
 800500c:	2300      	movs	r3, #0
 800500e:	60fb      	str	r3, [r7, #12]
 8005010:	2300      	movs	r3, #0
 8005012:	617b      	str	r3, [r7, #20]
 8005014:	2300      	movs	r3, #0
 8005016:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	da03      	bge.n	8005026 <GPIO_PinRemapConfig+0x2a>
  {
    tmpreg = AFIO->MAPR2;
 800501e:	4b2e      	ldr	r3, [pc, #184]	; (80050d8 <GPIO_PinRemapConfig+0xdc>)
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	617b      	str	r3, [r7, #20]
 8005024:	e002      	b.n	800502c <GPIO_PinRemapConfig+0x30>
  }
  else
  {
    tmpreg = AFIO->MAPR;
 8005026:	4b2c      	ldr	r3, [pc, #176]	; (80050d8 <GPIO_PinRemapConfig+0xdc>)
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	0c1b      	lsrs	r3, r3, #16
 8005030:	f003 030f 	and.w	r3, r3, #15
 8005034:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	b29b      	uxth	r3, r3
 800503a:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005042:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005046:	d10a      	bne.n	800505e <GPIO_PinRemapConfig+0x62>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800504e:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8005050:	4a21      	ldr	r2, [pc, #132]	; (80050d8 <GPIO_PinRemapConfig+0xdc>)
 8005052:	4b21      	ldr	r3, [pc, #132]	; (80050d8 <GPIO_PinRemapConfig+0xdc>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800505a:	6053      	str	r3, [r2, #4]
 800505c:	e021      	b.n	80050a2 <GPIO_PinRemapConfig+0xa6>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00e      	beq.n	8005086 <GPIO_PinRemapConfig+0x8a>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8005068:	2203      	movs	r2, #3
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	fa02 f303 	lsl.w	r3, r2, r3
 8005070:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	43db      	mvns	r3, r3
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	4013      	ands	r3, r2
 800507a:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8005082:	617b      	str	r3, [r7, #20]
 8005084:	e00d      	b.n	80050a2 <GPIO_PinRemapConfig+0xa6>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	0d5b      	lsrs	r3, r3, #21
 800508a:	011b      	lsls	r3, r3, #4
 800508c:	693a      	ldr	r2, [r7, #16]
 800508e:	fa02 f303 	lsl.w	r3, r2, r3
 8005092:	43db      	mvns	r3, r3
 8005094:	697a      	ldr	r2, [r7, #20]
 8005096:	4013      	ands	r3, r2
 8005098:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80050a0:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
 80050a2:	78fb      	ldrb	r3, [r7, #3]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d008      	beq.n	80050ba <GPIO_PinRemapConfig+0xbe>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	0d5b      	lsrs	r3, r3, #21
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	da03      	bge.n	80050c8 <GPIO_PinRemapConfig+0xcc>
  {
    AFIO->MAPR2 = tmpreg;
 80050c0:	4a05      	ldr	r2, [pc, #20]	; (80050d8 <GPIO_PinRemapConfig+0xdc>)
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	61d3      	str	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
  }  
}
 80050c6:	e002      	b.n	80050ce <GPIO_PinRemapConfig+0xd2>
    AFIO->MAPR = tmpreg;
 80050c8:	4a03      	ldr	r2, [pc, #12]	; (80050d8 <GPIO_PinRemapConfig+0xdc>)
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	6053      	str	r3, [r2, #4]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bc80      	pop	{r7}
 80050d6:	4770      	bx	lr
 80050d8:	40010000 	.word	0x40010000

080050dc <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80050e0:	4a13      	ldr	r2, [pc, #76]	; (8005130 <RCC_DeInit+0x54>)
 80050e2:	4b13      	ldr	r3, [pc, #76]	; (8005130 <RCC_DeInit+0x54>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f043 0301 	orr.w	r3, r3, #1
 80050ea:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80050ec:	4910      	ldr	r1, [pc, #64]	; (8005130 <RCC_DeInit+0x54>)
 80050ee:	4b10      	ldr	r3, [pc, #64]	; (8005130 <RCC_DeInit+0x54>)
 80050f0:	685a      	ldr	r2, [r3, #4]
 80050f2:	4b10      	ldr	r3, [pc, #64]	; (8005134 <RCC_DeInit+0x58>)
 80050f4:	4013      	ands	r3, r2
 80050f6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80050f8:	4a0d      	ldr	r2, [pc, #52]	; (8005130 <RCC_DeInit+0x54>)
 80050fa:	4b0d      	ldr	r3, [pc, #52]	; (8005130 <RCC_DeInit+0x54>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005106:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005108:	4a09      	ldr	r2, [pc, #36]	; (8005130 <RCC_DeInit+0x54>)
 800510a:	4b09      	ldr	r3, [pc, #36]	; (8005130 <RCC_DeInit+0x54>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005112:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8005114:	4a06      	ldr	r2, [pc, #24]	; (8005130 <RCC_DeInit+0x54>)
 8005116:	4b06      	ldr	r3, [pc, #24]	; (8005130 <RCC_DeInit+0x54>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800511e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8005120:	4b03      	ldr	r3, [pc, #12]	; (8005130 <RCC_DeInit+0x54>)
 8005122:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005126:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 8005128:	bf00      	nop
 800512a:	46bd      	mov	sp, r7
 800512c:	bc80      	pop	{r7}
 800512e:	4770      	bx	lr
 8005130:	40021000 	.word	0x40021000
 8005134:	f8ff0000 	.word	0xf8ff0000

08005138 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	4603      	mov	r3, r0
 8005140:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8005142:	4a04      	ldr	r2, [pc, #16]	; (8005154 <RCC_HSICmd+0x1c>)
 8005144:	79fb      	ldrb	r3, [r7, #7]
 8005146:	6013      	str	r3, [r2, #0]
}
 8005148:	bf00      	nop
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	bc80      	pop	{r7}
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	42420000 	.word	0x42420000

08005158 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005162:	2300      	movs	r3, #0
 8005164:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8005166:	4b0a      	ldr	r3, [pc, #40]	; (8005190 <RCC_PLLConfig+0x38>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8005172:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	4313      	orrs	r3, r2
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	4313      	orrs	r3, r2
 800517e:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005180:	4a03      	ldr	r2, [pc, #12]	; (8005190 <RCC_PLLConfig+0x38>)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6053      	str	r3, [r2, #4]
}
 8005186:	bf00      	nop
 8005188:	3714      	adds	r7, #20
 800518a:	46bd      	mov	sp, r7
 800518c:	bc80      	pop	{r7}
 800518e:	4770      	bx	lr
 8005190:	40021000 	.word	0x40021000

08005194 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	4603      	mov	r3, r0
 800519c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 800519e:	4a04      	ldr	r2, [pc, #16]	; (80051b0 <RCC_PLLCmd+0x1c>)
 80051a0:	79fb      	ldrb	r3, [r7, #7]
 80051a2:	6013      	str	r3, [r2, #0]
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bc80      	pop	{r7}
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	42420060 	.word	0x42420060

080051b4 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80051bc:	2300      	movs	r3, #0
 80051be:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80051c0:	4b09      	ldr	r3, [pc, #36]	; (80051e8 <RCC_SYSCLKConfig+0x34>)
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f023 0303 	bic.w	r3, r3, #3
 80051cc:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80051d6:	4a04      	ldr	r2, [pc, #16]	; (80051e8 <RCC_SYSCLKConfig+0x34>)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6053      	str	r3, [r2, #4]
}
 80051dc:	bf00      	nop
 80051de:	3714      	adds	r7, #20
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bc80      	pop	{r7}
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	40021000 	.word	0x40021000

080051ec <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 80051ec:	b480      	push	{r7}
 80051ee:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 80051f0:	4b04      	ldr	r3, [pc, #16]	; (8005204 <RCC_GetSYSCLKSource+0x18>)
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	f003 030c 	and.w	r3, r3, #12
 80051fa:	b2db      	uxtb	r3, r3
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	46bd      	mov	sp, r7
 8005200:	bc80      	pop	{r7}
 8005202:	4770      	bx	lr
 8005204:	40021000 	.word	0x40021000

08005208 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005210:	2300      	movs	r3, #0
 8005212:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8005214:	4b09      	ldr	r3, [pc, #36]	; (800523c <RCC_HCLKConfig+0x34>)
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005220:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4313      	orrs	r3, r2
 8005228:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800522a:	4a04      	ldr	r2, [pc, #16]	; (800523c <RCC_HCLKConfig+0x34>)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6053      	str	r3, [r2, #4]
}
 8005230:	bf00      	nop
 8005232:	3714      	adds	r7, #20
 8005234:	46bd      	mov	sp, r7
 8005236:	bc80      	pop	{r7}
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	40021000 	.word	0x40021000

08005240 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005248:	2300      	movs	r3, #0
 800524a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 800524c:	4b09      	ldr	r3, [pc, #36]	; (8005274 <RCC_PCLK1Config+0x34>)
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005258:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4313      	orrs	r3, r2
 8005260:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005262:	4a04      	ldr	r2, [pc, #16]	; (8005274 <RCC_PCLK1Config+0x34>)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6053      	str	r3, [r2, #4]
}
 8005268:	bf00      	nop
 800526a:	3714      	adds	r7, #20
 800526c:	46bd      	mov	sp, r7
 800526e:	bc80      	pop	{r7}
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	40021000 	.word	0x40021000

08005278 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005284:	4b09      	ldr	r3, [pc, #36]	; (80052ac <RCC_PCLK2Config+0x34>)
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005290:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	00db      	lsls	r3, r3, #3
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	4313      	orrs	r3, r2
 800529a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800529c:	4a03      	ldr	r2, [pc, #12]	; (80052ac <RCC_PCLK2Config+0x34>)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6053      	str	r3, [r2, #4]
}
 80052a2:	bf00      	nop
 80052a4:	3714      	adds	r7, #20
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bc80      	pop	{r7}
 80052aa:	4770      	bx	lr
 80052ac:	40021000 	.word	0x40021000

080052b0 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b087      	sub	sp, #28
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80052b8:	2300      	movs	r3, #0
 80052ba:	617b      	str	r3, [r7, #20]
 80052bc:	2300      	movs	r3, #0
 80052be:	613b      	str	r3, [r7, #16]
 80052c0:	2300      	movs	r3, #0
 80052c2:	60fb      	str	r3, [r7, #12]
 80052c4:	2300      	movs	r3, #0
 80052c6:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80052c8:	4b4c      	ldr	r3, [pc, #304]	; (80053fc <RCC_GetClocksFreq+0x14c>)
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f003 030c 	and.w	r3, r3, #12
 80052d0:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2b04      	cmp	r3, #4
 80052d6:	d007      	beq.n	80052e8 <RCC_GetClocksFreq+0x38>
 80052d8:	2b08      	cmp	r3, #8
 80052da:	d009      	beq.n	80052f0 <RCC_GetClocksFreq+0x40>
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d133      	bne.n	8005348 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a47      	ldr	r2, [pc, #284]	; (8005400 <RCC_GetClocksFreq+0x150>)
 80052e4:	601a      	str	r2, [r3, #0]
      break;
 80052e6:	e033      	b.n	8005350 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a45      	ldr	r2, [pc, #276]	; (8005400 <RCC_GetClocksFreq+0x150>)
 80052ec:	601a      	str	r2, [r3, #0]
      break;
 80052ee:	e02f      	b.n	8005350 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80052f0:	4b42      	ldr	r3, [pc, #264]	; (80053fc <RCC_GetClocksFreq+0x14c>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80052f8:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80052fa:	4b40      	ldr	r3, [pc, #256]	; (80053fc <RCC_GetClocksFreq+0x14c>)
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005302:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	0c9b      	lsrs	r3, r3, #18
 8005308:	3302      	adds	r3, #2
 800530a:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d106      	bne.n	8005320 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	4a3b      	ldr	r2, [pc, #236]	; (8005404 <RCC_GetClocksFreq+0x154>)
 8005316:	fb02 f203 	mul.w	r2, r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800531e:	e017      	b.n	8005350 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8005320:	4b36      	ldr	r3, [pc, #216]	; (80053fc <RCC_GetClocksFreq+0x14c>)
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d006      	beq.n	800533a <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	4a35      	ldr	r2, [pc, #212]	; (8005404 <RCC_GetClocksFreq+0x154>)
 8005330:	fb02 f203 	mul.w	r2, r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	601a      	str	r2, [r3, #0]
      break;
 8005338:	e00a      	b.n	8005350 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	4a30      	ldr	r2, [pc, #192]	; (8005400 <RCC_GetClocksFreq+0x150>)
 800533e:	fb02 f203 	mul.w	r2, r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	601a      	str	r2, [r3, #0]
      break;
 8005346:	e003      	b.n	8005350 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a2d      	ldr	r2, [pc, #180]	; (8005400 <RCC_GetClocksFreq+0x150>)
 800534c:	601a      	str	r2, [r3, #0]
      break;
 800534e:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005350:	4b2a      	ldr	r3, [pc, #168]	; (80053fc <RCC_GetClocksFreq+0x14c>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005358:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	091b      	lsrs	r3, r3, #4
 800535e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8005360:	4a29      	ldr	r2, [pc, #164]	; (8005408 <RCC_GetClocksFreq+0x158>)
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	4413      	add	r3, r2
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	b2db      	uxtb	r3, r3
 800536a:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	40da      	lsrs	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8005378:	4b20      	ldr	r3, [pc, #128]	; (80053fc <RCC_GetClocksFreq+0x14c>)
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005380:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	0a1b      	lsrs	r3, r3, #8
 8005386:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8005388:	4a1f      	ldr	r2, [pc, #124]	; (8005408 <RCC_GetClocksFreq+0x158>)
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	4413      	add	r3, r2
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	b2db      	uxtb	r3, r3
 8005392:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685a      	ldr	r2, [r3, #4]
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	40da      	lsrs	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80053a0:	4b16      	ldr	r3, [pc, #88]	; (80053fc <RCC_GetClocksFreq+0x14c>)
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80053a8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	0adb      	lsrs	r3, r3, #11
 80053ae:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80053b0:	4a15      	ldr	r2, [pc, #84]	; (8005408 <RCC_GetClocksFreq+0x158>)
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	4413      	add	r3, r2
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	40da      	lsrs	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80053c8:	4b0c      	ldr	r3, [pc, #48]	; (80053fc <RCC_GetClocksFreq+0x14c>)
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80053d0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	0b9b      	lsrs	r3, r3, #14
 80053d6:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80053d8:	4a0c      	ldr	r2, [pc, #48]	; (800540c <RCC_GetClocksFreq+0x15c>)
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	4413      	add	r3, r2
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68da      	ldr	r2, [r3, #12]
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	611a      	str	r2, [r3, #16]
}
 80053f2:	bf00      	nop
 80053f4:	371c      	adds	r7, #28
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bc80      	pop	{r7}
 80053fa:	4770      	bx	lr
 80053fc:	40021000 	.word	0x40021000
 8005400:	007a1200 	.word	0x007a1200
 8005404:	003d0900 	.word	0x003d0900
 8005408:	20000048 	.word	0x20000048
 800540c:	20000058 	.word	0x20000058

08005410 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	460b      	mov	r3, r1
 800541a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800541c:	78fb      	ldrb	r3, [r7, #3]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d006      	beq.n	8005430 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005422:	4909      	ldr	r1, [pc, #36]	; (8005448 <RCC_APB2PeriphClockCmd+0x38>)
 8005424:	4b08      	ldr	r3, [pc, #32]	; (8005448 <RCC_APB2PeriphClockCmd+0x38>)
 8005426:	699a      	ldr	r2, [r3, #24]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4313      	orrs	r3, r2
 800542c:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800542e:	e006      	b.n	800543e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005430:	4905      	ldr	r1, [pc, #20]	; (8005448 <RCC_APB2PeriphClockCmd+0x38>)
 8005432:	4b05      	ldr	r3, [pc, #20]	; (8005448 <RCC_APB2PeriphClockCmd+0x38>)
 8005434:	699a      	ldr	r2, [r3, #24]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	43db      	mvns	r3, r3
 800543a:	4013      	ands	r3, r2
 800543c:	618b      	str	r3, [r1, #24]
}
 800543e:	bf00      	nop
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	bc80      	pop	{r7}
 8005446:	4770      	bx	lr
 8005448:	40021000 	.word	0x40021000

0800544c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	460b      	mov	r3, r1
 8005456:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005458:	78fb      	ldrb	r3, [r7, #3]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d006      	beq.n	800546c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800545e:	4909      	ldr	r1, [pc, #36]	; (8005484 <RCC_APB1PeriphClockCmd+0x38>)
 8005460:	4b08      	ldr	r3, [pc, #32]	; (8005484 <RCC_APB1PeriphClockCmd+0x38>)
 8005462:	69da      	ldr	r2, [r3, #28]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4313      	orrs	r3, r2
 8005468:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800546a:	e006      	b.n	800547a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800546c:	4905      	ldr	r1, [pc, #20]	; (8005484 <RCC_APB1PeriphClockCmd+0x38>)
 800546e:	4b05      	ldr	r3, [pc, #20]	; (8005484 <RCC_APB1PeriphClockCmd+0x38>)
 8005470:	69da      	ldr	r2, [r3, #28]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	43db      	mvns	r3, r3
 8005476:	4013      	ands	r3, r2
 8005478:	61cb      	str	r3, [r1, #28]
}
 800547a:	bf00      	nop
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	bc80      	pop	{r7}
 8005482:	4770      	bx	lr
 8005484:	40021000 	.word	0x40021000

08005488 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	460b      	mov	r3, r1
 8005492:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005494:	78fb      	ldrb	r3, [r7, #3]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d006      	beq.n	80054a8 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800549a:	4909      	ldr	r1, [pc, #36]	; (80054c0 <RCC_APB2PeriphResetCmd+0x38>)
 800549c:	4b08      	ldr	r3, [pc, #32]	; (80054c0 <RCC_APB2PeriphResetCmd+0x38>)
 800549e:	68da      	ldr	r2, [r3, #12]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 80054a6:	e006      	b.n	80054b6 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80054a8:	4905      	ldr	r1, [pc, #20]	; (80054c0 <RCC_APB2PeriphResetCmd+0x38>)
 80054aa:	4b05      	ldr	r3, [pc, #20]	; (80054c0 <RCC_APB2PeriphResetCmd+0x38>)
 80054ac:	68da      	ldr	r2, [r3, #12]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	43db      	mvns	r3, r3
 80054b2:	4013      	ands	r3, r2
 80054b4:	60cb      	str	r3, [r1, #12]
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bc80      	pop	{r7}
 80054be:	4770      	bx	lr
 80054c0:	40021000 	.word	0x40021000

080054c4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	460b      	mov	r3, r1
 80054ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80054d0:	78fb      	ldrb	r3, [r7, #3]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d006      	beq.n	80054e4 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80054d6:	4909      	ldr	r1, [pc, #36]	; (80054fc <RCC_APB1PeriphResetCmd+0x38>)
 80054d8:	4b08      	ldr	r3, [pc, #32]	; (80054fc <RCC_APB1PeriphResetCmd+0x38>)
 80054da:	691a      	ldr	r2, [r3, #16]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4313      	orrs	r3, r2
 80054e0:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 80054e2:	e006      	b.n	80054f2 <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80054e4:	4905      	ldr	r1, [pc, #20]	; (80054fc <RCC_APB1PeriphResetCmd+0x38>)
 80054e6:	4b05      	ldr	r3, [pc, #20]	; (80054fc <RCC_APB1PeriphResetCmd+0x38>)
 80054e8:	691a      	ldr	r2, [r3, #16]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	43db      	mvns	r3, r3
 80054ee:	4013      	ands	r3, r2
 80054f0:	610b      	str	r3, [r1, #16]
}
 80054f2:	bf00      	nop
 80054f4:	370c      	adds	r7, #12
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bc80      	pop	{r7}
 80054fa:	4770      	bx	lr
 80054fc:	40021000 	.word	0x40021000

08005500 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8005500:	b480      	push	{r7}
 8005502:	b087      	sub	sp, #28
 8005504:	af00      	add	r7, sp, #0
 8005506:	4603      	mov	r3, r0
 8005508:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 800550a:	2300      	movs	r3, #0
 800550c:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800550e:	2300      	movs	r3, #0
 8005510:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8005512:	2300      	movs	r3, #0
 8005514:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8005516:	79fb      	ldrb	r3, [r7, #7]
 8005518:	095b      	lsrs	r3, r3, #5
 800551a:	b2db      	uxtb	r3, r3
 800551c:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d103      	bne.n	800552c <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8005524:	4b12      	ldr	r3, [pc, #72]	; (8005570 <RCC_GetFlagStatus+0x70>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	617b      	str	r3, [r7, #20]
 800552a:	e009      	b.n	8005540 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2b02      	cmp	r3, #2
 8005530:	d103      	bne.n	800553a <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8005532:	4b0f      	ldr	r3, [pc, #60]	; (8005570 <RCC_GetFlagStatus+0x70>)
 8005534:	6a1b      	ldr	r3, [r3, #32]
 8005536:	617b      	str	r3, [r7, #20]
 8005538:	e002      	b.n	8005540 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800553a:	4b0d      	ldr	r3, [pc, #52]	; (8005570 <RCC_GetFlagStatus+0x70>)
 800553c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553e:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8005540:	79fb      	ldrb	r3, [r7, #7]
 8005542:	f003 031f 	and.w	r3, r3, #31
 8005546:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	fa22 f303 	lsr.w	r3, r2, r3
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	2b00      	cmp	r3, #0
 8005556:	d002      	beq.n	800555e <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8005558:	2301      	movs	r3, #1
 800555a:	74fb      	strb	r3, [r7, #19]
 800555c:	e001      	b.n	8005562 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800555e:	2300      	movs	r3, #0
 8005560:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 8005562:	7cfb      	ldrb	r3, [r7, #19]
}
 8005564:	4618      	mov	r0, r3
 8005566:	371c      	adds	r7, #28
 8005568:	46bd      	mov	sp, r7
 800556a:	bc80      	pop	{r7}
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	40021000 	.word	0x40021000

08005574 <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a78      	ldr	r2, [pc, #480]	; (8005760 <TIM_DeInit+0x1ec>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d10a      	bne.n	800559a <TIM_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005584:	2101      	movs	r1, #1
 8005586:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800558a:	f7ff ff7d 	bl	8005488 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800558e:	2100      	movs	r1, #0
 8005590:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005594:	f7ff ff78 	bl	8005488 <RCC_APB2PeriphResetCmd>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    }  
  }
}
 8005598:	e0de      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM2)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055a0:	d108      	bne.n	80055b4 <TIM_DeInit+0x40>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 80055a2:	2101      	movs	r1, #1
 80055a4:	2001      	movs	r0, #1
 80055a6:	f7ff ff8d 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80055aa:	2100      	movs	r1, #0
 80055ac:	2001      	movs	r0, #1
 80055ae:	f7ff ff89 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 80055b2:	e0d1      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM3)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a6b      	ldr	r2, [pc, #428]	; (8005764 <TIM_DeInit+0x1f0>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d108      	bne.n	80055ce <TIM_DeInit+0x5a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 80055bc:	2101      	movs	r1, #1
 80055be:	2002      	movs	r0, #2
 80055c0:	f7ff ff80 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80055c4:	2100      	movs	r1, #0
 80055c6:	2002      	movs	r0, #2
 80055c8:	f7ff ff7c 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 80055cc:	e0c4      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM4)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a65      	ldr	r2, [pc, #404]	; (8005768 <TIM_DeInit+0x1f4>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d108      	bne.n	80055e8 <TIM_DeInit+0x74>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 80055d6:	2101      	movs	r1, #1
 80055d8:	2004      	movs	r0, #4
 80055da:	f7ff ff73 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 80055de:	2100      	movs	r1, #0
 80055e0:	2004      	movs	r0, #4
 80055e2:	f7ff ff6f 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 80055e6:	e0b7      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM5)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a60      	ldr	r2, [pc, #384]	; (800576c <TIM_DeInit+0x1f8>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d108      	bne.n	8005602 <TIM_DeInit+0x8e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 80055f0:	2101      	movs	r1, #1
 80055f2:	2008      	movs	r0, #8
 80055f4:	f7ff ff66 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 80055f8:	2100      	movs	r1, #0
 80055fa:	2008      	movs	r0, #8
 80055fc:	f7ff ff62 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 8005600:	e0aa      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM6)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a5a      	ldr	r2, [pc, #360]	; (8005770 <TIM_DeInit+0x1fc>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d108      	bne.n	800561c <TIM_DeInit+0xa8>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800560a:	2101      	movs	r1, #1
 800560c:	2010      	movs	r0, #16
 800560e:	f7ff ff59 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005612:	2100      	movs	r1, #0
 8005614:	2010      	movs	r0, #16
 8005616:	f7ff ff55 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 800561a:	e09d      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM7)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a55      	ldr	r2, [pc, #340]	; (8005774 <TIM_DeInit+0x200>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d108      	bne.n	8005636 <TIM_DeInit+0xc2>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005624:	2101      	movs	r1, #1
 8005626:	2020      	movs	r0, #32
 8005628:	f7ff ff4c 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 800562c:	2100      	movs	r1, #0
 800562e:	2020      	movs	r0, #32
 8005630:	f7ff ff48 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 8005634:	e090      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM8)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a4f      	ldr	r2, [pc, #316]	; (8005778 <TIM_DeInit+0x204>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d10a      	bne.n	8005654 <TIM_DeInit+0xe0>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800563e:	2101      	movs	r1, #1
 8005640:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005644:	f7ff ff20 	bl	8005488 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 8005648:	2100      	movs	r1, #0
 800564a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800564e:	f7ff ff1b 	bl	8005488 <RCC_APB2PeriphResetCmd>
}
 8005652:	e081      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM9)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a49      	ldr	r2, [pc, #292]	; (800577c <TIM_DeInit+0x208>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d10a      	bne.n	8005672 <TIM_DeInit+0xfe>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 800565c:	2101      	movs	r1, #1
 800565e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005662:	f7ff ff11 	bl	8005488 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8005666:	2100      	movs	r1, #0
 8005668:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800566c:	f7ff ff0c 	bl	8005488 <RCC_APB2PeriphResetCmd>
}
 8005670:	e072      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM10)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a42      	ldr	r2, [pc, #264]	; (8005780 <TIM_DeInit+0x20c>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d10a      	bne.n	8005690 <TIM_DeInit+0x11c>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 800567a:	2101      	movs	r1, #1
 800567c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005680:	f7ff ff02 	bl	8005488 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8005684:	2100      	movs	r1, #0
 8005686:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800568a:	f7ff fefd 	bl	8005488 <RCC_APB2PeriphResetCmd>
}
 800568e:	e063      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM11) 
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a3c      	ldr	r2, [pc, #240]	; (8005784 <TIM_DeInit+0x210>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d10a      	bne.n	80056ae <TIM_DeInit+0x13a>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8005698:	2101      	movs	r1, #1
 800569a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800569e:	f7ff fef3 	bl	8005488 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80056a2:	2100      	movs	r1, #0
 80056a4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80056a8:	f7ff feee 	bl	8005488 <RCC_APB2PeriphResetCmd>
}
 80056ac:	e054      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM12)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a35      	ldr	r2, [pc, #212]	; (8005788 <TIM_DeInit+0x214>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d108      	bne.n	80056c8 <TIM_DeInit+0x154>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80056b6:	2101      	movs	r1, #1
 80056b8:	2040      	movs	r0, #64	; 0x40
 80056ba:	f7ff ff03 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80056be:	2100      	movs	r1, #0
 80056c0:	2040      	movs	r0, #64	; 0x40
 80056c2:	f7ff feff 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 80056c6:	e047      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM13) 
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a30      	ldr	r2, [pc, #192]	; (800578c <TIM_DeInit+0x218>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d108      	bne.n	80056e2 <TIM_DeInit+0x16e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80056d0:	2101      	movs	r1, #1
 80056d2:	2080      	movs	r0, #128	; 0x80
 80056d4:	f7ff fef6 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 80056d8:	2100      	movs	r1, #0
 80056da:	2080      	movs	r0, #128	; 0x80
 80056dc:	f7ff fef2 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 80056e0:	e03a      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM14) 
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a2a      	ldr	r2, [pc, #168]	; (8005790 <TIM_DeInit+0x21c>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d10a      	bne.n	8005700 <TIM_DeInit+0x18c>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80056ea:	2101      	movs	r1, #1
 80056ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 80056f0:	f7ff fee8 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 80056f4:	2100      	movs	r1, #0
 80056f6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80056fa:	f7ff fee3 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 80056fe:	e02b      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM15)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a24      	ldr	r2, [pc, #144]	; (8005794 <TIM_DeInit+0x220>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d10a      	bne.n	800571e <TIM_DeInit+0x1aa>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 8005708:	2101      	movs	r1, #1
 800570a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800570e:	f7ff febb 	bl	8005488 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 8005712:	2100      	movs	r1, #0
 8005714:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005718:	f7ff feb6 	bl	8005488 <RCC_APB2PeriphResetCmd>
}
 800571c:	e01c      	b.n	8005758 <TIM_DeInit+0x1e4>
  else if (TIMx == TIM16)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a1d      	ldr	r2, [pc, #116]	; (8005798 <TIM_DeInit+0x224>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d10a      	bne.n	800573c <TIM_DeInit+0x1c8>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 8005726:	2101      	movs	r1, #1
 8005728:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800572c:	f7ff feac 	bl	8005488 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 8005730:	2100      	movs	r1, #0
 8005732:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005736:	f7ff fea7 	bl	8005488 <RCC_APB2PeriphResetCmd>
}
 800573a:	e00d      	b.n	8005758 <TIM_DeInit+0x1e4>
    if (TIMx == TIM17)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a17      	ldr	r2, [pc, #92]	; (800579c <TIM_DeInit+0x228>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d109      	bne.n	8005758 <TIM_DeInit+0x1e4>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 8005744:	2101      	movs	r1, #1
 8005746:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800574a:	f7ff fe9d 	bl	8005488 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 800574e:	2100      	movs	r1, #0
 8005750:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005754:	f7ff fe98 	bl	8005488 <RCC_APB2PeriphResetCmd>
}
 8005758:	bf00      	nop
 800575a:	3708      	adds	r7, #8
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	40012c00 	.word	0x40012c00
 8005764:	40000400 	.word	0x40000400
 8005768:	40000800 	.word	0x40000800
 800576c:	40000c00 	.word	0x40000c00
 8005770:	40001000 	.word	0x40001000
 8005774:	40001400 	.word	0x40001400
 8005778:	40013400 	.word	0x40013400
 800577c:	40014c00 	.word	0x40014c00
 8005780:	40015000 	.word	0x40015000
 8005784:	40015400 	.word	0x40015400
 8005788:	40001800 	.word	0x40001800
 800578c:	40001c00 	.word	0x40001c00
 8005790:	40002000 	.word	0x40002000
 8005794:	40014000 	.word	0x40014000
 8005798:	40014400 	.word	0x40014400
 800579c:	40014800 	.word	0x40014800

080057a0 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80057aa:	2300      	movs	r3, #0
 80057ac:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	881b      	ldrh	r3, [r3, #0]
 80057b2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a2e      	ldr	r2, [pc, #184]	; (8005870 <TIM_TimeBaseInit+0xd0>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d013      	beq.n	80057e4 <TIM_TimeBaseInit+0x44>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a2d      	ldr	r2, [pc, #180]	; (8005874 <TIM_TimeBaseInit+0xd4>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d00f      	beq.n	80057e4 <TIM_TimeBaseInit+0x44>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ca:	d00b      	beq.n	80057e4 <TIM_TimeBaseInit+0x44>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a2a      	ldr	r2, [pc, #168]	; (8005878 <TIM_TimeBaseInit+0xd8>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d007      	beq.n	80057e4 <TIM_TimeBaseInit+0x44>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a29      	ldr	r2, [pc, #164]	; (800587c <TIM_TimeBaseInit+0xdc>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d003      	beq.n	80057e4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a28      	ldr	r2, [pc, #160]	; (8005880 <TIM_TimeBaseInit+0xe0>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d108      	bne.n	80057f6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80057e4:	89fb      	ldrh	r3, [r7, #14]
 80057e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ea:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	885a      	ldrh	r2, [r3, #2]
 80057f0:	89fb      	ldrh	r3, [r7, #14]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a22      	ldr	r2, [pc, #136]	; (8005884 <TIM_TimeBaseInit+0xe4>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d00c      	beq.n	8005818 <TIM_TimeBaseInit+0x78>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a21      	ldr	r2, [pc, #132]	; (8005888 <TIM_TimeBaseInit+0xe8>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d008      	beq.n	8005818 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8005806:	89fb      	ldrh	r3, [r7, #14]
 8005808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800580c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	88da      	ldrh	r2, [r3, #6]
 8005812:	89fb      	ldrh	r3, [r7, #14]
 8005814:	4313      	orrs	r3, r2
 8005816:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	89fa      	ldrh	r2, [r7, #14]
 800581c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	889a      	ldrh	r2, [r3, #4]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	881a      	ldrh	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a0f      	ldr	r2, [pc, #60]	; (8005870 <TIM_TimeBaseInit+0xd0>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d00f      	beq.n	8005856 <TIM_TimeBaseInit+0xb6>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a0e      	ldr	r2, [pc, #56]	; (8005874 <TIM_TimeBaseInit+0xd4>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00b      	beq.n	8005856 <TIM_TimeBaseInit+0xb6>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a12      	ldr	r2, [pc, #72]	; (800588c <TIM_TimeBaseInit+0xec>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d007      	beq.n	8005856 <TIM_TimeBaseInit+0xb6>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a11      	ldr	r2, [pc, #68]	; (8005890 <TIM_TimeBaseInit+0xf0>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d003      	beq.n	8005856 <TIM_TimeBaseInit+0xb6>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a10      	ldr	r2, [pc, #64]	; (8005894 <TIM_TimeBaseInit+0xf4>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d104      	bne.n	8005860 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	7a1b      	ldrb	r3, [r3, #8]
 800585a:	b29a      	uxth	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	829a      	strh	r2, [r3, #20]
}
 8005866:	bf00      	nop
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	bc80      	pop	{r7}
 800586e:	4770      	bx	lr
 8005870:	40012c00 	.word	0x40012c00
 8005874:	40013400 	.word	0x40013400
 8005878:	40000400 	.word	0x40000400
 800587c:	40000800 	.word	0x40000800
 8005880:	40000c00 	.word	0x40000c00
 8005884:	40001000 	.word	0x40001000
 8005888:	40001400 	.word	0x40001400
 800588c:	40014000 	.word	0x40014000
 8005890:	40014400 	.word	0x40014400
 8005894:	40014800 	.word	0x40014800

08005898 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	460b      	mov	r3, r1
 80058a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80058a4:	78fb      	ldrb	r3, [r7, #3]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d008      	beq.n	80058bc <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	881b      	ldrh	r3, [r3, #0]
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	f043 0301 	orr.w	r3, r3, #1
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 80058ba:	e007      	b.n	80058cc <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	881b      	ldrh	r3, [r3, #0]
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	f023 0301 	bic.w	r3, r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	801a      	strh	r2, [r3, #0]
}
 80058cc:	bf00      	nop
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bc80      	pop	{r7}
 80058d4:	4770      	bx	lr

080058d6 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80058d6:	b480      	push	{r7}
 80058d8:	b083      	sub	sp, #12
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
 80058de:	460b      	mov	r3, r1
 80058e0:	807b      	strh	r3, [r7, #2]
 80058e2:	4613      	mov	r3, r2
 80058e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80058e6:	787b      	ldrb	r3, [r7, #1]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d008      	beq.n	80058fe <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	899b      	ldrh	r3, [r3, #12]
 80058f0:	b29a      	uxth	r2, r3
 80058f2:	887b      	ldrh	r3, [r7, #2]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	b29a      	uxth	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80058fc:	e009      	b.n	8005912 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	899b      	ldrh	r3, [r3, #12]
 8005902:	b29a      	uxth	r2, r3
 8005904:	887b      	ldrh	r3, [r7, #2]
 8005906:	43db      	mvns	r3, r3
 8005908:	b29b      	uxth	r3, r3
 800590a:	4013      	ands	r3, r2
 800590c:	b29a      	uxth	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	819a      	strh	r2, [r3, #12]
}
 8005912:	bf00      	nop
 8005914:	370c      	adds	r7, #12
 8005916:	46bd      	mov	sp, r7
 8005918:	bc80      	pop	{r7}
 800591a:	4770      	bx	lr

0800591c <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8005928:	2300      	movs	r3, #0
 800592a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800592c:	2300      	movs	r3, #0
 800592e:	81bb      	strh	r3, [r7, #12]
 8005930:	2300      	movs	r3, #0
 8005932:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	8a1b      	ldrh	r3, [r3, #16]
 8005938:	b29a      	uxth	r2, r3
 800593a:	887b      	ldrh	r3, [r7, #2]
 800593c:	4013      	ands	r3, r2
 800593e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	899b      	ldrh	r3, [r3, #12]
 8005944:	b29a      	uxth	r2, r3
 8005946:	887b      	ldrh	r3, [r7, #2]
 8005948:	4013      	ands	r3, r2
 800594a:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800594c:	89bb      	ldrh	r3, [r7, #12]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d005      	beq.n	800595e <TIM_GetITStatus+0x42>
 8005952:	897b      	ldrh	r3, [r7, #10]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d002      	beq.n	800595e <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8005958:	2301      	movs	r3, #1
 800595a:	73fb      	strb	r3, [r7, #15]
 800595c:	e001      	b.n	8005962 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 800595e:	2300      	movs	r3, #0
 8005960:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005962:	7bfb      	ldrb	r3, [r7, #15]
}
 8005964:	4618      	mov	r0, r3
 8005966:	3714      	adds	r7, #20
 8005968:	46bd      	mov	sp, r7
 800596a:	bc80      	pop	{r7}
 800596c:	4770      	bx	lr

0800596e <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800596e:	b480      	push	{r7}
 8005970:	b083      	sub	sp, #12
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
 8005976:	460b      	mov	r3, r1
 8005978:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800597a:	887b      	ldrh	r3, [r7, #2]
 800597c:	43db      	mvns	r3, r3
 800597e:	b29a      	uxth	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	821a      	strh	r2, [r3, #16]
}
 8005984:	bf00      	nop
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	bc80      	pop	{r7}
 800598c:	4770      	bx	lr
	...

08005990 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b082      	sub	sp, #8
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a26      	ldr	r2, [pc, #152]	; (8005a34 <USART_DeInit+0xa4>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d10a      	bne.n	80059b6 <USART_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80059a0:	2101      	movs	r1, #1
 80059a2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80059a6:	f7ff fd6f 	bl	8005488 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80059aa:	2100      	movs	r1, #0
 80059ac:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80059b0:	f7ff fd6a 	bl	8005488 <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
 80059b4:	e03a      	b.n	8005a2c <USART_DeInit+0x9c>
  else if (USARTx == USART2)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a1f      	ldr	r2, [pc, #124]	; (8005a38 <USART_DeInit+0xa8>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d10a      	bne.n	80059d4 <USART_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80059be:	2101      	movs	r1, #1
 80059c0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80059c4:	f7ff fd7e 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80059c8:	2100      	movs	r1, #0
 80059ca:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80059ce:	f7ff fd79 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 80059d2:	e02b      	b.n	8005a2c <USART_DeInit+0x9c>
  else if (USARTx == USART3)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a19      	ldr	r2, [pc, #100]	; (8005a3c <USART_DeInit+0xac>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d10a      	bne.n	80059f2 <USART_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80059dc:	2101      	movs	r1, #1
 80059de:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80059e2:	f7ff fd6f 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80059e6:	2100      	movs	r1, #0
 80059e8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80059ec:	f7ff fd6a 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 80059f0:	e01c      	b.n	8005a2c <USART_DeInit+0x9c>
  else if (USARTx == UART4)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a12      	ldr	r2, [pc, #72]	; (8005a40 <USART_DeInit+0xb0>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d10a      	bne.n	8005a10 <USART_DeInit+0x80>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80059fa:	2101      	movs	r1, #1
 80059fc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005a00:	f7ff fd60 	bl	80054c4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8005a04:	2100      	movs	r1, #0
 8005a06:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005a0a:	f7ff fd5b 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 8005a0e:	e00d      	b.n	8005a2c <USART_DeInit+0x9c>
    if (USARTx == UART5)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a0c      	ldr	r2, [pc, #48]	; (8005a44 <USART_DeInit+0xb4>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d109      	bne.n	8005a2c <USART_DeInit+0x9c>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8005a18:	2101      	movs	r1, #1
 8005a1a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005a1e:	f7ff fd51 	bl	80054c4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8005a22:	2100      	movs	r1, #0
 8005a24:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005a28:	f7ff fd4c 	bl	80054c4 <RCC_APB1PeriphResetCmd>
}
 8005a2c:	bf00      	nop
 8005a2e:	3708      	adds	r7, #8
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	40013800 	.word	0x40013800
 8005a38:	40004400 	.word	0x40004400
 8005a3c:	40004800 	.word	0x40004800
 8005a40:	40004c00 	.word	0x40004c00
 8005a44:	40005000 	.word	0x40005000

08005a48 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b08c      	sub	sp, #48	; 0x30
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8005a52:	2300      	movs	r3, #0
 8005a54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a56:	2300      	movs	r3, #0
 8005a58:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8005a62:	2300      	movs	r3, #0
 8005a64:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	8a1b      	ldrh	r3, [r3, #16]
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8005a72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a74:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8005a78:	4013      	ands	r3, r2
 8005a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	88db      	ldrh	r3, [r3, #6]
 8005a80:	461a      	mov	r2, r3
 8005a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a84:	4313      	orrs	r3, r2
 8005a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8005a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	899b      	ldrh	r3, [r3, #12]
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a9a:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	889a      	ldrh	r2, [r3, #4]
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	891b      	ldrh	r3, [r3, #8]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aba:	4313      	orrs	r3, r2
 8005abc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8005abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac0:	b29a      	uxth	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	8a9b      	ldrh	r3, [r3, #20]
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8005ace:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ad0:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	899b      	ldrh	r3, [r3, #12]
 8005adc:	461a      	mov	r2, r3
 8005ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8005ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8005aec:	f107 0308 	add.w	r3, r7, #8
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff fbdd 	bl	80052b0 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	4a2e      	ldr	r2, [pc, #184]	; (8005bb4 <USART_Init+0x16c>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d102      	bne.n	8005b04 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b02:	e001      	b.n	8005b08 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	899b      	ldrh	r3, [r3, #12]
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	b21b      	sxth	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	da0c      	bge.n	8005b2e <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8005b14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b16:	4613      	mov	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4413      	add	r3, r2
 8005b1c:	009a      	lsls	r2, r3, #2
 8005b1e:	441a      	add	r2, r3
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	005b      	lsls	r3, r3, #1
 8005b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b2a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b2c:	e00b      	b.n	8005b46 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8005b2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b30:	4613      	mov	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	4413      	add	r3, r2
 8005b36:	009a      	lsls	r2, r3, #2
 8005b38:	441a      	add	r2, r3
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b44:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8005b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b48:	4a1b      	ldr	r2, [pc, #108]	; (8005bb8 <USART_Init+0x170>)
 8005b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4e:	095b      	lsrs	r3, r3, #5
 8005b50:	011b      	lsls	r3, r3, #4
 8005b52:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8005b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b56:	091b      	lsrs	r3, r3, #4
 8005b58:	2264      	movs	r2, #100	; 0x64
 8005b5a:	fb02 f303 	mul.w	r3, r2, r3
 8005b5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	899b      	ldrh	r3, [r3, #12]
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	b21b      	sxth	r3, r3
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	da0c      	bge.n	8005b8a <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8005b70:	6a3b      	ldr	r3, [r7, #32]
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	3332      	adds	r3, #50	; 0x32
 8005b76:	4a10      	ldr	r2, [pc, #64]	; (8005bb8 <USART_Init+0x170>)
 8005b78:	fba2 2303 	umull	r2, r3, r2, r3
 8005b7c:	095b      	lsrs	r3, r3, #5
 8005b7e:	f003 0307 	and.w	r3, r3, #7
 8005b82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b84:	4313      	orrs	r3, r2
 8005b86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b88:	e00b      	b.n	8005ba2 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	011b      	lsls	r3, r3, #4
 8005b8e:	3332      	adds	r3, #50	; 0x32
 8005b90:	4a09      	ldr	r2, [pc, #36]	; (8005bb8 <USART_Init+0x170>)
 8005b92:	fba2 2303 	umull	r2, r3, r2, r3
 8005b96:	095b      	lsrs	r3, r3, #5
 8005b98:	f003 030f 	and.w	r3, r3, #15
 8005b9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8005ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	811a      	strh	r2, [r3, #8]
}
 8005baa:	bf00      	nop
 8005bac:	3730      	adds	r7, #48	; 0x30
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	40013800 	.word	0x40013800
 8005bb8:	51eb851f 	.word	0x51eb851f

08005bbc <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005bc8:	78fb      	ldrb	r3, [r7, #3]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d008      	beq.n	8005be0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	899b      	ldrh	r3, [r3, #12]
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005bd8:	b29a      	uxth	r2, r3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8005bde:	e007      	b.n	8005bf0 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	899b      	ldrh	r3, [r3, #12]
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	819a      	strh	r2, [r3, #12]
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bc80      	pop	{r7}
 8005bf8:	4770      	bx	lr

08005bfa <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b087      	sub	sp, #28
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
 8005c02:	460b      	mov	r3, r1
 8005c04:	807b      	strh	r3, [r7, #2]
 8005c06:	4613      	mov	r3, r2
 8005c08:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	613b      	str	r3, [r7, #16]
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
 8005c12:	2300      	movs	r3, #0
 8005c14:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8005c16:	2300      	movs	r3, #0
 8005c18:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005c1e:	887b      	ldrh	r3, [r7, #2]
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	095b      	lsrs	r3, r3, #5
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8005c28:	887b      	ldrh	r3, [r7, #2]
 8005c2a:	f003 031f 	and.w	r3, r3, #31
 8005c2e:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8005c30:	2201      	movs	r2, #1
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	fa02 f303 	lsl.w	r3, r2, r3
 8005c38:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d103      	bne.n	8005c48 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	330c      	adds	r3, #12
 8005c44:	617b      	str	r3, [r7, #20]
 8005c46:	e009      	b.n	8005c5c <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d103      	bne.n	8005c56 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	3310      	adds	r3, #16
 8005c52:	617b      	str	r3, [r7, #20]
 8005c54:	e002      	b.n	8005c5c <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	3314      	adds	r3, #20
 8005c5a:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8005c5c:	787b      	ldrb	r3, [r7, #1]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d006      	beq.n	8005c70 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	6811      	ldr	r1, [r2, #0]
 8005c68:	68ba      	ldr	r2, [r7, #8]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8005c6e:	e006      	b.n	8005c7e <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	6811      	ldr	r1, [r2, #0]
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	43d2      	mvns	r2, r2
 8005c7a:	400a      	ands	r2, r1
 8005c7c:	601a      	str	r2, [r3, #0]
}
 8005c7e:	bf00      	nop
 8005c80:	371c      	adds	r7, #28
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bc80      	pop	{r7}
 8005c86:	4770      	bx	lr

08005c88 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	460b      	mov	r3, r1
 8005c92:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8005c94:	887b      	ldrh	r3, [r7, #2]
 8005c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	809a      	strh	r2, [r3, #4]
}
 8005ca0:	bf00      	nop
 8005ca2:	370c      	adds	r7, #12
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bc80      	pop	{r7}
 8005ca8:	4770      	bx	lr

08005caa <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b083      	sub	sp, #12
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	889b      	ldrh	r3, [r3, #4]
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cbc:	b29b      	uxth	r3, r3
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	370c      	adds	r7, #12
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bc80      	pop	{r7}
 8005cc6:	4770      	bx	lr

08005cc8 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	881b      	ldrh	r3, [r3, #0]
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	887b      	ldrh	r3, [r7, #2]
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d002      	beq.n	8005cee <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	73fb      	strb	r3, [r7, #15]
 8005cec:	e001      	b.n	8005cf2 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3714      	adds	r7, #20
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bc80      	pop	{r7}
 8005cfc:	4770      	bx	lr

08005cfe <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8005cfe:	b480      	push	{r7}
 8005d00:	b083      	sub	sp, #12
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	6078      	str	r0, [r7, #4]
 8005d06:	460b      	mov	r3, r1
 8005d08:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8005d0a:	887b      	ldrh	r3, [r7, #2]
 8005d0c:	43db      	mvns	r3, r3
 8005d0e:	b29a      	uxth	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	801a      	strh	r2, [r3, #0]
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bc80      	pop	{r7}
 8005d1c:	4770      	bx	lr

08005d1e <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8005d1e:	b480      	push	{r7}
 8005d20:	b087      	sub	sp, #28
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
 8005d26:	460b      	mov	r3, r1
 8005d28:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60fb      	str	r3, [r7, #12]
 8005d2e:	2300      	movs	r3, #0
 8005d30:	617b      	str	r3, [r7, #20]
 8005d32:	2300      	movs	r3, #0
 8005d34:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8005d36:	2300      	movs	r3, #0
 8005d38:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005d3a:	887b      	ldrh	r3, [r7, #2]
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	095b      	lsrs	r3, r3, #5
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8005d44:	887b      	ldrh	r3, [r7, #2]
 8005d46:	f003 031f 	and.w	r3, r3, #31
 8005d4a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	fa02 f303 	lsl.w	r3, r2, r3
 8005d54:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d107      	bne.n	8005d6c <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	899b      	ldrh	r3, [r3, #12]
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	461a      	mov	r2, r3
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	4013      	ands	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]
 8005d6a:	e011      	b.n	8005d90 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d107      	bne.n	8005d82 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	8a1b      	ldrh	r3, [r3, #16]
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	461a      	mov	r2, r3
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	617b      	str	r3, [r7, #20]
 8005d80:	e006      	b.n	8005d90 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	8a9b      	ldrh	r3, [r3, #20]
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	461a      	mov	r2, r3
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8005d90:	887b      	ldrh	r3, [r7, #2]
 8005d92:	0a1b      	lsrs	r3, r3, #8
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8005d98:	2201      	movs	r2, #1
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005da0:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	881b      	ldrh	r3, [r3, #0]
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	461a      	mov	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4013      	ands	r3, r2
 8005dae:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d005      	beq.n	8005dc2 <USART_GetITStatus+0xa4>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d002      	beq.n	8005dc2 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	74fb      	strb	r3, [r7, #19]
 8005dc0:	e001      	b.n	8005dc6 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8005dc6:	7cfb      	ldrb	r3, [r7, #19]
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	371c      	adds	r7, #28
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bc80      	pop	{r7}
 8005dd0:	4770      	bx	lr
	...

08005dd4 <SysTick_Init>:
 * 初始化延迟函数
 * SYSTICK的时钟固定为AHB时钟的1/8
 * SYSCLK:系统时钟频率
 */
void SysTick_Init(uint8_t SYSCLK)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	4603      	mov	r3, r0
 8005ddc:	71fb      	strb	r3, [r7, #7]
	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8);
 8005dde:	f06f 0004 	mvn.w	r0, #4
 8005de2:	f7fe fd5f 	bl	80048a4 <SysTick_CLKSourceConfig>
	fac_us = SYSCLK / 8;
 8005de6:	79fb      	ldrb	r3, [r7, #7]
 8005de8:	08db      	lsrs	r3, r3, #3
 8005dea:	b2da      	uxtb	r2, r3
 8005dec:	4b08      	ldr	r3, [pc, #32]	; (8005e10 <SysTick_Init+0x3c>)
 8005dee:	701a      	strb	r2, [r3, #0]
	fac_ms = (uint16_t) fac_us * 1000;
 8005df0:	4b07      	ldr	r3, [pc, #28]	; (8005e10 <SysTick_Init+0x3c>)
 8005df2:	781b      	ldrb	r3, [r3, #0]
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	461a      	mov	r2, r3
 8005df8:	0152      	lsls	r2, r2, #5
 8005dfa:	1ad2      	subs	r2, r2, r3
 8005dfc:	0092      	lsls	r2, r2, #2
 8005dfe:	4413      	add	r3, r2
 8005e00:	00db      	lsls	r3, r3, #3
 8005e02:	b29a      	uxth	r2, r3
 8005e04:	4b03      	ldr	r3, [pc, #12]	; (8005e14 <SysTick_Init+0x40>)
 8005e06:	801a      	strh	r2, [r3, #0]
}
 8005e08:	bf00      	nop
 8005e0a:	3708      	adds	r7, #8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	20001243 	.word	0x20001243
 8005e14:	20001244 	.word	0x20001244

08005e18 <delay_ms>:
 * 不要大于0xffffff*8*1000/SYSCLK
 * 对72M条件下,nms<=1864ms
 * 输    出         : 无
 *******************************************************************************/
void delay_ms(uint16_t nms)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	4603      	mov	r3, r0
 8005e20:	80fb      	strh	r3, [r7, #6]
	uint32_t temp;
	SysTick->LOAD = (uint32_t) nms * fac_ms;				//时间加载(SysTick->LOAD为24bit)
 8005e22:	4a15      	ldr	r2, [pc, #84]	; (8005e78 <delay_ms+0x60>)
 8005e24:	88fb      	ldrh	r3, [r7, #6]
 8005e26:	4915      	ldr	r1, [pc, #84]	; (8005e7c <delay_ms+0x64>)
 8005e28:	8809      	ldrh	r1, [r1, #0]
 8005e2a:	fb01 f303 	mul.w	r3, r1, r3
 8005e2e:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0x00;							//清空计数器
 8005e30:	4b11      	ldr	r3, [pc, #68]	; (8005e78 <delay_ms+0x60>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;	//开始倒数
 8005e36:	4a10      	ldr	r2, [pc, #64]	; (8005e78 <delay_ms+0x60>)
 8005e38:	4b0f      	ldr	r3, [pc, #60]	; (8005e78 <delay_ms+0x60>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f043 0301 	orr.w	r3, r3, #1
 8005e40:	6013      	str	r3, [r2, #0]
	do
	{
		temp = SysTick->CTRL;
 8005e42:	4b0d      	ldr	r3, [pc, #52]	; (8005e78 <delay_ms+0x60>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	60fb      	str	r3, [r7, #12]
	} while ((temp & 0x01) && !(temp & (1 << 16)));		//等待时间到达
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d004      	beq.n	8005e5c <delay_ms+0x44>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d0f2      	beq.n	8005e42 <delay_ms+0x2a>
	SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;	//关闭计数器
 8005e5c:	4a06      	ldr	r2, [pc, #24]	; (8005e78 <delay_ms+0x60>)
 8005e5e:	4b06      	ldr	r3, [pc, #24]	; (8005e78 <delay_ms+0x60>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f023 0301 	bic.w	r3, r3, #1
 8005e66:	6013      	str	r3, [r2, #0]
	SysTick->VAL = 0X00;       					//清空计数器
 8005e68:	4b03      	ldr	r3, [pc, #12]	; (8005e78 <delay_ms+0x60>)
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	609a      	str	r2, [r3, #8]
}
 8005e6e:	bf00      	nop
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bc80      	pop	{r7}
 8005e76:	4770      	bx	lr
 8005e78:	e000e010 	.word	0xe000e010
 8005e7c:	20001244 	.word	0x20001244

08005e80 <USART1_Init>:
 * 函数功能		   : USART1初始化函数
 * 输    入         : bound:波特率
 * 输    出         : 无
 *******************************************************************************/
void USART1_Init(u32 bound)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b088      	sub	sp, #32
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
	//GPIO端口设置
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8005e88:	2101      	movs	r1, #1
 8005e8a:	2004      	movs	r0, #4
 8005e8c:	f7ff fac0 	bl	8005410 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8005e90:	2101      	movs	r1, #1
 8005e92:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005e96:	f7ff fabb 	bl	8005410 <RCC_APB2PeriphClockCmd>

	/*  配置GPIO的模式和IO口 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; //TX			   //串口输出PA9
 8005e9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e9e:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	    //复用推挽输出
 8005ea4:	2318      	movs	r3, #24
 8005ea6:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure); /* 初始化串口输入IO */
 8005ea8:	f107 031c 	add.w	r3, r7, #28
 8005eac:	4619      	mov	r1, r3
 8005eae:	481f      	ldr	r0, [pc, #124]	; (8005f2c <USART1_Init+0xac>)
 8005eb0:	f7fe ffcc 	bl	8004e4c <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;	    //RX			 //串口输入PA10
 8005eb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005eb8:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;		  //模拟输入
 8005eba:	2304      	movs	r3, #4
 8005ebc:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure); /* 初始化GPIO */
 8005ebe:	f107 031c 	add.w	r3, r7, #28
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	4819      	ldr	r0, [pc, #100]	; (8005f2c <USART1_Init+0xac>)
 8005ec6:	f7fe ffc1 	bl	8004e4c <GPIO_Init>

	//USART1 初始化设置
	USART_InitStructure.USART_BaudRate = bound;		  //波特率设置
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;		 //字长为8位数据格式
 8005ece:	2300      	movs	r3, #0
 8005ed0:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;		  //一个停止位
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;		  //无奇偶校验位
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl =
 8005eda:	2300      	movs	r3, #0
 8005edc:	833b      	strh	r3, [r7, #24]
	USART_HardwareFlowControl_None;		  //无硬件数据流控制
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//收发模式
 8005ede:	230c      	movs	r3, #12
 8005ee0:	82fb      	strh	r3, [r7, #22]
	USART_Init(USART1, &USART_InitStructure); //初始化串口1
 8005ee2:	f107 030c 	add.w	r3, r7, #12
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	4811      	ldr	r0, [pc, #68]	; (8005f30 <USART1_Init+0xb0>)
 8005eea:	f7ff fdad 	bl	8005a48 <USART_Init>

	USART_Cmd(USART1, ENABLE);  //使能串口1
 8005eee:	2101      	movs	r1, #1
 8005ef0:	480f      	ldr	r0, [pc, #60]	; (8005f30 <USART1_Init+0xb0>)
 8005ef2:	f7ff fe63 	bl	8005bbc <USART_Cmd>

	USART_ClearFlag(USART1, USART_FLAG_TC);
 8005ef6:	2140      	movs	r1, #64	; 0x40
 8005ef8:	480d      	ldr	r0, [pc, #52]	; (8005f30 <USART1_Init+0xb0>)
 8005efa:	f7ff ff00 	bl	8005cfe <USART_ClearFlag>

	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);  //开启相关中断
 8005efe:	2201      	movs	r2, #1
 8005f00:	f240 5125 	movw	r1, #1317	; 0x525
 8005f04:	480a      	ldr	r0, [pc, #40]	; (8005f30 <USART1_Init+0xb0>)
 8005f06:	f7ff fe78 	bl	8005bfa <USART_ITConfig>

	//Usart1 NVIC 配置
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;  //串口1中断通道
 8005f0a:	2325      	movs	r3, #37	; 0x25
 8005f0c:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;  //抢占优先级3
 8005f0e:	2303      	movs	r3, #3
 8005f10:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;		//子优先级3
 8005f12:	2303      	movs	r3, #3
 8005f14:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
 8005f16:	2301      	movs	r3, #1
 8005f18:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);	//根据指定的参数初始化VIC寄存器、
 8005f1a:	f107 0308 	add.w	r3, r7, #8
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f7fe fc5e 	bl	80047e0 <NVIC_Init>

}
 8005f24:	bf00      	nop
 8005f26:	3720      	adds	r7, #32
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	40010800 	.word	0x40010800
 8005f30:	40013800 	.word	0x40013800

08005f34 <USART1_IRQHandler>:
 * 函数功能		   : USART1中断函数
 * 输    入         : 无
 * 输    出         : 无
 *******************************************************************************/
void USART1_IRQHandler(void)                	//串口1中断服务程序
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
	u8 r;
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //接收中断
 8005f3a:	f240 5125 	movw	r1, #1317	; 0x525
 8005f3e:	4844      	ldr	r0, [pc, #272]	; (8006050 <USART1_IRQHandler+0x11c>)
 8005f40:	f7ff feed 	bl	8005d1e <USART_GetITStatus>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d079      	beq.n	800603e <USART1_IRQHandler+0x10a>
	{
		r = USART_ReceiveData(USART1);  //(USART1->DR);	//读取接收到的数据
 8005f4a:	4841      	ldr	r0, [pc, #260]	; (8006050 <USART1_IRQHandler+0x11c>)
 8005f4c:	f7ff fead 	bl	8005caa <USART_ReceiveData>
 8005f50:	4603      	mov	r3, r0
 8005f52:	70fb      	strb	r3, [r7, #3]
		if (USART1_Record_Struct.InfBit.FramLength >= RX_BUF_MAX_LEN)
 8005f54:	4b3f      	ldr	r3, [pc, #252]	; (8006054 <USART1_IRQHandler+0x120>)
 8005f56:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8005f5a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f64:	db0f      	blt.n	8005f86 <USART1_IRQHandler+0x52>
		{
			printf("Cmd size over.\r\n");
 8005f66:	483c      	ldr	r0, [pc, #240]	; (8006058 <USART1_IRQHandler+0x124>)
 8005f68:	f000 fc1e 	bl	80067a8 <puts>
			memset(USART1_Record_Struct.RX_BUF, 0, RX_BUF_MAX_LEN);
 8005f6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f70:	2100      	movs	r1, #0
 8005f72:	4838      	ldr	r0, [pc, #224]	; (8006054 <USART1_IRQHandler+0x120>)
 8005f74:	f000 fb98 	bl	80066a8 <memset>
			USART1_Record_Struct.InfBit.FramLength = 0;
 8005f78:	4a36      	ldr	r2, [pc, #216]	; (8006054 <USART1_IRQHandler+0x120>)
 8005f7a:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8005f7e:	f36f 030e 	bfc	r3, #0, #15
 8005f82:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
		}
		if (USART1_Record_Struct.InfBit.FramFinishFlag == 0) //未接收满
 8005f86:	4b33      	ldr	r3, [pc, #204]	; (8006054 <USART1_IRQHandler+0x120>)
 8005f88:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8005f8c:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d113      	bne.n	8005fbe <USART1_IRQHandler+0x8a>
		{
			USART1_Record_Struct.RX_BUF[USART1_Record_Struct.InfBit.FramLength++] =
 8005f96:	4b2f      	ldr	r3, [pc, #188]	; (8006054 <USART1_IRQHandler+0x120>)
 8005f98:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8005f9c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005fa0:	b299      	uxth	r1, r3
 8005fa2:	1c4b      	adds	r3, r1, #1
 8005fa4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005fa8:	b298      	uxth	r0, r3
 8005faa:	4a2a      	ldr	r2, [pc, #168]	; (8006054 <USART1_IRQHandler+0x120>)
 8005fac:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8005fb0:	f360 030e 	bfi	r3, r0, #0, #15
 8005fb4:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
 8005fb8:	4a26      	ldr	r2, [pc, #152]	; (8006054 <USART1_IRQHandler+0x120>)
 8005fba:	78fb      	ldrb	r3, [r7, #3]
 8005fbc:	5453      	strb	r3, [r2, r1]
					r;
		}
		if (r == '$')
 8005fbe:	78fb      	ldrb	r3, [r7, #3]
 8005fc0:	2b24      	cmp	r3, #36	; 0x24
 8005fc2:	d109      	bne.n	8005fd8 <USART1_IRQHandler+0xa4>
		{
			localUpdate = 1;
 8005fc4:	4b25      	ldr	r3, [pc, #148]	; (800605c <USART1_IRQHandler+0x128>)
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	701a      	strb	r2, [r3, #0]
			USART1_Record_Struct.InfBit.FramLength = 0;
 8005fca:	4a22      	ldr	r2, [pc, #136]	; (8006054 <USART1_IRQHandler+0x120>)
 8005fcc:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8005fd0:	f36f 030e 	bfc	r3, #0, #15
 8005fd4:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
		}
		if (r == ']' && (bool) strchr(USART1_Record_Struct.RX_BUF, '['))
 8005fd8:	78fb      	ldrb	r3, [r7, #3]
 8005fda:	2b5d      	cmp	r3, #93	; 0x5d
 8005fdc:	d12f      	bne.n	800603e <USART1_IRQHandler+0x10a>
 8005fde:	215b      	movs	r1, #91	; 0x5b
 8005fe0:	481c      	ldr	r0, [pc, #112]	; (8006054 <USART1_IRQHandler+0x120>)
 8005fe2:	f000 fc1c 	bl	800681e <strchr>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d028      	beq.n	800603e <USART1_IRQHandler+0x10a>
		{
			char *res = USART1_Record_Struct.RX_BUF;
 8005fec:	4b19      	ldr	r3, [pc, #100]	; (8006054 <USART1_IRQHandler+0x120>)
 8005fee:	607b      	str	r3, [r7, #4]
			while (*res != '[')
 8005ff0:	e002      	b.n	8005ff8 <USART1_IRQHandler+0xc4>
			{
				res++;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	607b      	str	r3, [r7, #4]
			while (*res != '[')
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	2b5b      	cmp	r3, #91	; 0x5b
 8005ffe:	d1f8      	bne.n	8005ff2 <USART1_IRQHandler+0xbe>
			}
			res++;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	3301      	adds	r3, #1
 8006004:	607b      	str	r3, [r7, #4]

			memcpy(USART1_Record_Struct.DATA, strtok(res, "]"), 512);
 8006006:	4916      	ldr	r1, [pc, #88]	; (8006060 <USART1_IRQHandler+0x12c>)
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 fc4d 	bl	80068a8 <strtok>
 800600e:	4602      	mov	r2, r0
 8006010:	4b10      	ldr	r3, [pc, #64]	; (8006054 <USART1_IRQHandler+0x120>)
 8006012:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006016:	4611      	mov	r1, r2
 8006018:	f44f 7200 	mov.w	r2, #512	; 0x200
 800601c:	4618      	mov	r0, r3
 800601e:	f000 fb38 	bl	8006692 <memcpy>

			USART1_Record_Struct.InfBit.FramLength = 0;
 8006022:	4a0c      	ldr	r2, [pc, #48]	; (8006054 <USART1_IRQHandler+0x120>)
 8006024:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8006028:	f36f 030e 	bfc	r3, #0, #15
 800602c:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			USART1_Record_Struct.InfBit.FramFinishFlag = 1;
 8006030:	4a08      	ldr	r2, [pc, #32]	; (8006054 <USART1_IRQHandler+0x120>)
 8006032:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8006036:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800603a:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
		}
	}
	USART_ClearFlag(USART1, USART_FLAG_TC);
 800603e:	2140      	movs	r1, #64	; 0x40
 8006040:	4803      	ldr	r0, [pc, #12]	; (8006050 <USART1_IRQHandler+0x11c>)
 8006042:	f7ff fe5c 	bl	8005cfe <USART_ClearFlag>
}
 8006046:	bf00      	nop
 8006048:	3708      	adds	r7, #8
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	40013800 	.word	0x40013800
 8006054:	20001248 	.word	0x20001248
 8006058:	0800ba90 	.word	0x0800ba90
 800605c:	20001a54 	.word	0x20001a54
 8006060:	0800baa0 	.word	0x0800baa0

08006064 <UT_split>:
 * 将str通过delims进行分割,所得的字符串填充在res中
 * @str 待转换的数据字符串
 * @delims 分隔符
 */
void UT_split(char str[], char *delims)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
	char *result = str;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	60fb      	str	r3, [r7, #12]
	u8 inx = 0;
 8006072:	2300      	movs	r3, #0
 8006074:	72fb      	strb	r3, [r7, #11]
	while (inx < 2)
 8006076:	e009      	b.n	800608c <UT_split+0x28>
	{
		result++;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	3301      	adds	r3, #1
 800607c:	60fb      	str	r3, [r7, #12]
		if (*result == ',')
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	2b2c      	cmp	r3, #44	; 0x2c
 8006084:	d102      	bne.n	800608c <UT_split+0x28>
		{
			++inx;
 8006086:	7afb      	ldrb	r3, [r7, #11]
 8006088:	3301      	adds	r3, #1
 800608a:	72fb      	strb	r3, [r7, #11]
	while (inx < 2)
 800608c:	7afb      	ldrb	r3, [r7, #11]
 800608e:	2b01      	cmp	r3, #1
 8006090:	d9f2      	bls.n	8006078 <UT_split+0x14>
		}
	}
	result++;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	3301      	adds	r3, #1
 8006096:	60fb      	str	r3, [r7, #12]
	memcpy(USART1_Record_Struct.ServerData, result, 512);
 8006098:	4b0f      	ldr	r3, [pc, #60]	; (80060d8 <UT_split+0x74>)
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	f503 63c1 	add.w	r3, r3, #1544	; 0x608
 80060a0:	4611      	mov	r1, r2
 80060a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 faf3 	bl	8006692 <memcpy>
	//printf("comd2=%s\r\n", F4G_Fram_Record_Struct.ServerData);
	result = strtok(str, delims);
 80060ac:	6839      	ldr	r1, [r7, #0]
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 fbfa 	bl	80068a8 <strtok>
 80060b4:	60f8      	str	r0, [r7, #12]
	USART1_Record_Struct.Server_Command[0] = result;
 80060b6:	4a08      	ldr	r2, [pc, #32]	; (80060d8 <UT_split+0x74>)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
	result = strtok( NULL, delims);
 80060be:	6839      	ldr	r1, [r7, #0]
 80060c0:	2000      	movs	r0, #0
 80060c2:	f000 fbf1 	bl	80068a8 <strtok>
 80060c6:	60f8      	str	r0, [r7, #12]
	USART1_Record_Struct.Server_Command[1] = result;
 80060c8:	4a03      	ldr	r2, [pc, #12]	; (80060d8 <UT_split+0x74>)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
}
 80060d0:	bf00      	nop
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	20001248 	.word	0x20001248

080060dc <NVIC_SystemReset>:
{
 80060dc:	b480      	push	{r7}
 80060de:	af00      	add	r7, sp, #0
 80060e0:	f3bf 8f4f 	dsb	sy
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 80060e4:	4905      	ldr	r1, [pc, #20]	; (80060fc <NVIC_SystemReset+0x20>)
                 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80060e6:	4b05      	ldr	r3, [pc, #20]	; (80060fc <NVIC_SystemReset+0x20>)
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80060ee:	4b04      	ldr	r3, [pc, #16]	; (8006100 <NVIC_SystemReset+0x24>)
 80060f0:	4313      	orrs	r3, r2
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 80060f2:	60cb      	str	r3, [r1, #12]
 80060f4:	f3bf 8f4f 	dsb	sy
  while(1);                                                    /* wait until reset */
 80060f8:	e7fe      	b.n	80060f8 <NVIC_SystemReset+0x1c>
 80060fa:	bf00      	nop
 80060fc:	e000ed00 	.word	0xe000ed00
 8006100:	05fa0004 	.word	0x05fa0004

08006104 <HSI_SetSysClock>:
#include "common.h"
#include "iap.h"
#include "tim4.h"

void HSI_SetSysClock(uint32_t pllmul)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
	__IO uint32_t HSIStartUpStatus = 0;
 800610c:	2300      	movs	r3, #0
 800610e:	60fb      	str	r3, [r7, #12]

	// 把 RCC 外设初始化成复位状态，这句是必须的
	RCC_DeInit();
 8006110:	f7fe ffe4 	bl	80050dc <RCC_DeInit>

	//使能 HSI
	RCC_HSICmd(ENABLE);
 8006114:	2001      	movs	r0, #1
 8006116:	f7ff f80f 	bl	8005138 <RCC_HSICmd>

	// 等待 HSI 就绪
	HSIStartUpStatus = RCC->CR & RCC_CR_HSIRDY;
 800611a:	4b1a      	ldr	r3, [pc, #104]	; (8006184 <HSI_SetSysClock+0x80>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0302 	and.w	r3, r3, #2
 8006122:	60fb      	str	r3, [r7, #12]

	// 只有 HSI 就绪之后则继续往下执行
	if (HSIStartUpStatus == RCC_CR_HSIRDY)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2b02      	cmp	r3, #2
 8006128:	d127      	bne.n	800617a <HSI_SetSysClock+0x76>
	{
		//-------------------------------------------------------------//

		// 使能 FLASH 预存取缓冲区
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 800612a:	2010      	movs	r0, #16
 800612c:	f7fe fbf2 	bl	8004914 <FLASH_PrefetchBufferCmd>
		// 设置成 2 的时候，SYSCLK 低于 48M 也可以工作，如果设置成 0 或者 1 的时候，
		// 如果配置的 SYSCLK 超出了范围的话，则会进入硬件错误，程序就死了
		// 0：0 < SYSCLK <= 24M
		// 1：24< SYSCLK <= 48M
		// 2：48< SYSCLK <= 72M
		FLASH_SetLatency(FLASH_Latency_2);
 8006130:	2002      	movs	r0, #2
 8006132:	f7fe fbd3 	bl	80048dc <FLASH_SetLatency>
		//------------------------------------------------------------//

		// AHB 预分频因子设置为 1 分频，HCLK = SYSCLK
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8006136:	2000      	movs	r0, #0
 8006138:	f7ff f866 	bl	8005208 <RCC_HCLKConfig>

		// APB2 预分频因子设置为 1 分频，PCLK2 = HCLK
		RCC_PCLK2Config(RCC_HCLK_Div1);
 800613c:	2000      	movs	r0, #0
 800613e:	f7ff f89b 	bl	8005278 <RCC_PCLK2Config>

		// APB1 预分频因子设置为 1 分频，PCLK1 = HCLK/2
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8006142:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8006146:	f7ff f87b 	bl	8005240 <RCC_PCLK1Config>

		//-----------设置各种频率主要就是在这里设置-------------------//
		// 设置 PLL 时钟来源为 HSE，设置 PLL 倍频因子
		// PLLCLK = 4MHz * pllmul
		RCC_PLLConfig(RCC_PLLSource_HSI_Div2, pllmul);
 800614a:	6879      	ldr	r1, [r7, #4]
 800614c:	2000      	movs	r0, #0
 800614e:	f7ff f803 	bl	8005158 <RCC_PLLConfig>
		//-- -----------------------------------------------------//

		// 开启 PLL
		RCC_PLLCmd(ENABLE);
 8006152:	2001      	movs	r0, #1
 8006154:	f7ff f81e 	bl	8005194 <RCC_PLLCmd>

		// 等待 PLL 稳定
		while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8006158:	bf00      	nop
 800615a:	2039      	movs	r0, #57	; 0x39
 800615c:	f7ff f9d0 	bl	8005500 <RCC_GetFlagStatus>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d0f9      	beq.n	800615a <HSI_SetSysClock+0x56>
		{
		}

		// 当 PLL 稳定之后，把 PLL 时钟切换为系统时钟 SYSCLK
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8006166:	2002      	movs	r0, #2
 8006168:	f7ff f824 	bl	80051b4 <RCC_SYSCLKConfig>

		// 读取时钟切换状态位，确保 PLLCLK 被选为系统时钟
		while (RCC_GetSYSCLKSource() != 0x08)
 800616c:	bf00      	nop
 800616e:	f7ff f83d 	bl	80051ec <RCC_GetSYSCLKSource>
 8006172:	4603      	mov	r3, r0
 8006174:	2b08      	cmp	r3, #8
 8006176:	d1fa      	bne.n	800616e <HSI_SetSysClock+0x6a>
		// HSI 是内部的高速时钟，8MHZ
		while (1)
		{
		}
	}
}
 8006178:	e000      	b.n	800617c <HSI_SetSysClock+0x78>
		while (1)
 800617a:	e7fe      	b.n	800617a <HSI_SetSysClock+0x76>
}
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	40021000 	.word	0x40021000

08006188 <main>:
 **  Abstract: main program
 **
 **===========================================================================
 */
int main(void)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	af00      	add	r7, sp, #0
//	SystemInit();
	HSI_SetSysClock(RCC_PLLMul_9);
 800618c:	f44f 10e0 	mov.w	r0, #1835008	; 0x1c0000
 8006190:	f7ff ffb8 	bl	8006104 <HSI_SetSysClock>
	SysTick_Init(36);
 8006194:	2024      	movs	r0, #36	; 0x24
 8006196:	f7ff fe1d 	bl	8005dd4 <SysTick_Init>
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);  //中断优先级分组 分2组S
 800619a:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800619e:	f7fe fb0d 	bl	80047bc <NVIC_PriorityGroupConfig>
	IAP_WriteFlag(INIT_FLAG_DATA);
 80061a2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80061a6:	f7fd fc71 	bl	8003a8c <IAP_WriteFlag>
	IAP_Init();
 80061aa:	f7fd fc9d 	bl	8003ae8 <IAP_Init>
	printf("Now In IAP\r\n");
 80061ae:	483a      	ldr	r0, [pc, #232]	; (8006298 <main+0x110>)
 80061b0:	f000 fafa 	bl	80067a8 <puts>
	TIM4_Init(10, 36000 - 1); //10ms
 80061b4:	f648 419f 	movw	r1, #35999	; 0x8c9f
 80061b8:	200a      	movs	r0, #10
 80061ba:	f7fa fe7d 	bl	8000eb8 <TIM4_Init>

	//检查是否需要本地更新
	delay_ms(1000);
 80061be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80061c2:	f7ff fe29 	bl	8005e18 <delay_ms>
	printf("{localUpdate?}\r\n");
 80061c6:	4835      	ldr	r0, [pc, #212]	; (800629c <main+0x114>)
 80061c8:	f000 faee 	bl	80067a8 <puts>
	delay_ms(1000);
 80061cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80061d0:	f7ff fe22 	bl	8005e18 <delay_ms>
	delay_ms(1000);
 80061d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80061d8:	f7ff fe1e 	bl	8005e18 <delay_ms>

	F4G_Init(115200);
 80061dc:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80061e0:	f7fb f896 	bl	8001310 <F4G_Init>

	/* Infinite loop */
	while (1)
	{
		switch (IAP_ReadFlag())
 80061e4:	f7fd fc68 	bl	8003ab8 <IAP_ReadFlag>
 80061e8:	4603      	mov	r3, r0
 80061ea:	f64d 62de 	movw	r2, #57054	; 0xdede
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d048      	beq.n	8006284 <main+0xfc>
 80061f2:	f64d 62de 	movw	r2, #57054	; 0xdede
 80061f6:	4293      	cmp	r3, r2
 80061f8:	dc0c      	bgt.n	8006214 <main+0x8c>
 80061fa:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80061fe:	4293      	cmp	r3, r2
 8006200:	d036      	beq.n	8006270 <main+0xe8>
 8006202:	f64d 52dd 	movw	r2, #56797	; 0xdddd
 8006206:	4293      	cmp	r3, r2
 8006208:	d02b      	beq.n	8006262 <main+0xda>
 800620a:	f645 225a 	movw	r2, #23130	; 0x5a5a
 800620e:	4293      	cmp	r3, r2
 8006210:	d00d      	beq.n	800622e <main+0xa6>
		case GET_DeviceID_FLAG_DATA:		// read DeviceID
			Get_DeviceID();
			IAP_WriteFlag(INIT_FLAG_DATA);
			break;
		default:
			break;
 8006212:	e03f      	b.n	8006294 <main+0x10c>
		switch (IAP_ReadFlag())
 8006214:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8006218:	4293      	cmp	r3, r2
 800621a:	d015      	beq.n	8006248 <main+0xc0>
 800621c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006220:	4293      	cmp	r3, r2
 8006222:	d00e      	beq.n	8006242 <main+0xba>
 8006224:	f64e 52ed 	movw	r2, #60909	; 0xeded
 8006228:	4293      	cmp	r3, r2
 800622a:	d028      	beq.n	800627e <main+0xf6>
			break;
 800622c:	e032      	b.n	8006294 <main+0x10c>
			if (IAP_RunApp())
 800622e:	f7fd fc75 	bl	8003b1c <IAP_RunApp>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d02c      	beq.n	8006292 <main+0x10a>
				IAP_WriteFlag(UPDATE_FLAG_DATA);
 8006238:	f64e 60ee 	movw	r0, #61166	; 0xeeee
 800623c:	f7fd fc26 	bl	8003a8c <IAP_WriteFlag>
			break;
 8006240:	e027      	b.n	8006292 <main+0x10a>
			IAP_Main_Menu();
 8006242:	f7fd fcb7 	bl	8003bb4 <IAP_Main_Menu>
			break;
 8006246:	e025      	b.n	8006294 <main+0x10c>
			if (IAP_Update())
 8006248:	f7fd fe1e 	bl	8003e88 <IAP_Update>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d002      	beq.n	8006258 <main+0xd0>
				NVIC_SystemReset();
 8006252:	f7ff ff43 	bl	80060dc <NVIC_SystemReset>
			break;
 8006256:	e01d      	b.n	8006294 <main+0x10c>
				IAP_WriteFlag(INIT_FLAG_DATA);
 8006258:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800625c:	f7fd fc16 	bl	8003a8c <IAP_WriteFlag>
			break;
 8006260:	e018      	b.n	8006294 <main+0x10c>
			IAP_Upload();
 8006262:	f7fe fa11 	bl	8004688 <IAP_Upload>
			IAP_WriteFlag(INIT_FLAG_DATA);
 8006266:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800626a:	f7fd fc0f 	bl	8003a8c <IAP_WriteFlag>
			break;
 800626e:	e011      	b.n	8006294 <main+0x10c>
			IAP_Erase();
 8006270:	f7fe fa14 	bl	800469c <IAP_Erase>
			IAP_WriteFlag(INIT_FLAG_DATA);
 8006274:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8006278:	f7fd fc08 	bl	8003a8c <IAP_WriteFlag>
			break;
 800627c:	e00a      	b.n	8006294 <main+0x10c>
			Set_DeviceID();
 800627e:	f7fe fa33 	bl	80046e8 <Set_DeviceID>
			break;
 8006282:	e007      	b.n	8006294 <main+0x10c>
			Get_DeviceID();
 8006284:	f7fe fa8c 	bl	80047a0 <Get_DeviceID>
			IAP_WriteFlag(INIT_FLAG_DATA);
 8006288:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800628c:	f7fd fbfe 	bl	8003a8c <IAP_WriteFlag>
			break;
 8006290:	e000      	b.n	8006294 <main+0x10c>
			break;
 8006292:	bf00      	nop
		switch (IAP_ReadFlag())
 8006294:	e7a6      	b.n	80061e4 <main+0x5c>
 8006296:	bf00      	nop
 8006298:	0800baa4 	.word	0x0800baa4
 800629c:	0800bab0 	.word	0x0800bab0

080062a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80062a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80062d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80062a4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80062a6:	e003      	b.n	80062b0 <LoopCopyDataInit>

080062a8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80062a8:	4b0c      	ldr	r3, [pc, #48]	; (80062dc <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80062aa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80062ac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80062ae:	3104      	adds	r1, #4

080062b0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80062b0:	480b      	ldr	r0, [pc, #44]	; (80062e0 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80062b2:	4b0c      	ldr	r3, [pc, #48]	; (80062e4 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80062b4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80062b6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80062b8:	d3f6      	bcc.n	80062a8 <CopyDataInit>
	ldr	r2, =_sbss
 80062ba:	4a0b      	ldr	r2, [pc, #44]	; (80062e8 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80062bc:	e002      	b.n	80062c4 <LoopFillZerobss>

080062be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80062be:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80062c0:	f842 3b04 	str.w	r3, [r2], #4

080062c4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80062c4:	4b09      	ldr	r3, [pc, #36]	; (80062ec <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80062c6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80062c8:	d3f9      	bcc.n	80062be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80062ca:	f000 f8ed 	bl	80064a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80062ce:	f000 f9ad 	bl	800662c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80062d2:	f7ff ff59 	bl	8006188 <main>
	bx	lr
 80062d6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80062d8:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 80062dc:	0800bdd0 	.word	0x0800bdd0
	ldr	r0, =_sdata
 80062e0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80062e4:	200006cc 	.word	0x200006cc
	ldr	r2, =_sbss
 80062e8:	200006cc 	.word	0x200006cc
	ldr	r3, = _ebss
 80062ec:	20002330 	.word	0x20002330

080062f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80062f0:	e7fe      	b.n	80062f0 <ADC1_2_IRQHandler>

080062f2 <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 80062f2:	b480      	push	{r7}
 80062f4:	af00      	add	r7, sp, #0
}
 80062f6:	bf00      	nop
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bc80      	pop	{r7}
 80062fc:	4770      	bx	lr
	...

08006300 <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	printf("HardFault!\r\n");
 8006304:	4801      	ldr	r0, [pc, #4]	; (800630c <HardFault_Handler+0xc>)
 8006306:	f000 fa4f 	bl	80067a8 <puts>
	//NVIC_SystemReset();
	while (1)
 800630a:	e7fe      	b.n	800630a <HardFault_Handler+0xa>
 800630c:	0800bac0 	.word	0x0800bac0

08006310 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 8006310:	b480      	push	{r7}
 8006312:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 8006314:	e7fe      	b.n	8006314 <MemManage_Handler+0x4>

08006316 <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 8006316:	b480      	push	{r7}
 8006318:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 800631a:	e7fe      	b.n	800631a <BusFault_Handler+0x4>

0800631c <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 800631c:	b480      	push	{r7}
 800631e:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 8006320:	e7fe      	b.n	8006320 <UsageFault_Handler+0x4>

08006322 <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 8006322:	b480      	push	{r7}
 8006324:	af00      	add	r7, sp, #0
}
 8006326:	bf00      	nop
 8006328:	46bd      	mov	sp, r7
 800632a:	bc80      	pop	{r7}
 800632c:	4770      	bx	lr

0800632e <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 800632e:	b480      	push	{r7}
 8006330:	af00      	add	r7, sp, #0
}
 8006332:	bf00      	nop
 8006334:	46bd      	mov	sp, r7
 8006336:	bc80      	pop	{r7}
 8006338:	4770      	bx	lr

0800633a <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 800633a:	b480      	push	{r7}
 800633c:	af00      	add	r7, sp, #0
}
 800633e:	bf00      	nop
 8006340:	46bd      	mov	sp, r7
 8006342:	bc80      	pop	{r7}
 8006344:	4770      	bx	lr

08006346 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 8006346:	b480      	push	{r7}
 8006348:	af00      	add	r7, sp, #0
}
 800634a:	bf00      	nop
 800634c:	46bd      	mov	sp, r7
 800634e:	bc80      	pop	{r7}
 8006350:	4770      	bx	lr
	...

08006354 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	USART_SendData(USART1, ch);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	b29b      	uxth	r3, r3
 8006360:	4619      	mov	r1, r3
 8006362:	4808      	ldr	r0, [pc, #32]	; (8006384 <__io_putchar+0x30>)
 8006364:	f7ff fc90 	bl	8005c88 <USART_SendData>
	while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET)
 8006368:	bf00      	nop
 800636a:	2180      	movs	r1, #128	; 0x80
 800636c:	4805      	ldr	r0, [pc, #20]	; (8006384 <__io_putchar+0x30>)
 800636e:	f7ff fcab 	bl	8005cc8 <USART_GetFlagStatus>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d0f8      	beq.n	800636a <__io_putchar+0x16>
		;
	return ch;
 8006378:	687b      	ldr	r3, [r7, #4]
}
 800637a:	4618      	mov	r0, r3
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	40013800 	.word	0x40013800

08006388 <_write>:

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b086      	sub	sp, #24
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006394:	2300      	movs	r3, #0
 8006396:	617b      	str	r3, [r7, #20]
 8006398:	e009      	b.n	80063ae <_write+0x26>
	{
		__io_putchar(*ptr++);
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	1c5a      	adds	r2, r3, #1
 800639e:	60ba      	str	r2, [r7, #8]
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7ff ffd6 	bl	8006354 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	3301      	adds	r3, #1
 80063ac:	617b      	str	r3, [r7, #20]
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	dbf1      	blt.n	800639a <_write+0x12>
	}
	return len;
 80063b6:	687b      	ldr	r3, [r7, #4]
	//errno = ENOSYS;
	//return -1;
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3718      	adds	r7, #24
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <_sbrk>:
//===============自定义修改==================================
void * _sbrk(int32_t incr)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
	extern char end; /* Set by linker.  */
	static char * heap_end;
	char * prev_heap_end;

	if (heap_end == 0)
 80063c8:	4b0a      	ldr	r3, [pc, #40]	; (80063f4 <_sbrk+0x34>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d102      	bne.n	80063d6 <_sbrk+0x16>
	{
		heap_end = &end;
 80063d0:	4b08      	ldr	r3, [pc, #32]	; (80063f4 <_sbrk+0x34>)
 80063d2:	4a09      	ldr	r2, [pc, #36]	; (80063f8 <_sbrk+0x38>)
 80063d4:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 80063d6:	4b07      	ldr	r3, [pc, #28]	; (80063f4 <_sbrk+0x34>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 80063dc:	4b05      	ldr	r3, [pc, #20]	; (80063f4 <_sbrk+0x34>)
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	4413      	add	r3, r2
 80063e4:	4a03      	ldr	r2, [pc, #12]	; (80063f4 <_sbrk+0x34>)
 80063e6:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 80063e8:	68fb      	ldr	r3, [r7, #12]
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3714      	adds	r7, #20
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bc80      	pop	{r7}
 80063f2:	4770      	bx	lr
 80063f4:	20001a58 	.word	0x20001a58
 80063f8:	20002330 	.word	0x20002330

080063fc <_close>:

int _close(int32_t file)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8006404:	4b04      	ldr	r3, [pc, #16]	; (8006418 <_close+0x1c>)
 8006406:	2258      	movs	r2, #88	; 0x58
 8006408:	601a      	str	r2, [r3, #0]
	return -1;
 800640a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800640e:	4618      	mov	r0, r3
 8006410:	370c      	adds	r7, #12
 8006412:	46bd      	mov	sp, r7
 8006414:	bc80      	pop	{r7}
 8006416:	4770      	bx	lr
 8006418:	20002320 	.word	0x20002320

0800641c <_fstat>:

int _fstat(int32_t file, struct stat *st)
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 8006426:	4b05      	ldr	r3, [pc, #20]	; (800643c <_fstat+0x20>)
 8006428:	2258      	movs	r2, #88	; 0x58
 800642a:	601a      	str	r2, [r3, #0]
	return -1;
 800642c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006430:	4618      	mov	r0, r3
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	bc80      	pop	{r7}
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	20002320 	.word	0x20002320

08006440 <_isatty>:

int _isatty(int32_t file)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8006448:	4b04      	ldr	r3, [pc, #16]	; (800645c <_isatty+0x1c>)
 800644a:	2258      	movs	r2, #88	; 0x58
 800644c:	601a      	str	r2, [r3, #0]
	return 0;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	bc80      	pop	{r7}
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop
 800645c:	20002320 	.word	0x20002320

08006460 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 8006460:	b480      	push	{r7}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 800646c:	4b04      	ldr	r3, [pc, #16]	; (8006480 <_lseek+0x20>)
 800646e:	2258      	movs	r2, #88	; 0x58
 8006470:	601a      	str	r2, [r3, #0]
	return -1;
 8006472:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	bc80      	pop	{r7}
 800647e:	4770      	bx	lr
 8006480:	20002320 	.word	0x20002320

08006484 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 8006490:	4b04      	ldr	r3, [pc, #16]	; (80064a4 <_read+0x20>)
 8006492:	2258      	movs	r2, #88	; 0x58
 8006494:	601a      	str	r2, [r3, #0]
	return -1;
 8006496:	f04f 33ff 	mov.w	r3, #4294967295
}
 800649a:	4618      	mov	r0, r3
 800649c:	3714      	adds	r7, #20
 800649e:	46bd      	mov	sp, r7
 80064a0:	bc80      	pop	{r7}
 80064a2:	4770      	bx	lr
 80064a4:	20002320 	.word	0x20002320

080064a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80064ac:	4a15      	ldr	r2, [pc, #84]	; (8006504 <SystemInit+0x5c>)
 80064ae:	4b15      	ldr	r3, [pc, #84]	; (8006504 <SystemInit+0x5c>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f043 0301 	orr.w	r3, r3, #1
 80064b6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80064b8:	4912      	ldr	r1, [pc, #72]	; (8006504 <SystemInit+0x5c>)
 80064ba:	4b12      	ldr	r3, [pc, #72]	; (8006504 <SystemInit+0x5c>)
 80064bc:	685a      	ldr	r2, [r3, #4]
 80064be:	4b12      	ldr	r3, [pc, #72]	; (8006508 <SystemInit+0x60>)
 80064c0:	4013      	ands	r3, r2
 80064c2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80064c4:	4a0f      	ldr	r2, [pc, #60]	; (8006504 <SystemInit+0x5c>)
 80064c6:	4b0f      	ldr	r3, [pc, #60]	; (8006504 <SystemInit+0x5c>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80064ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064d2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80064d4:	4a0b      	ldr	r2, [pc, #44]	; (8006504 <SystemInit+0x5c>)
 80064d6:	4b0b      	ldr	r3, [pc, #44]	; (8006504 <SystemInit+0x5c>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80064de:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80064e0:	4a08      	ldr	r2, [pc, #32]	; (8006504 <SystemInit+0x5c>)
 80064e2:	4b08      	ldr	r3, [pc, #32]	; (8006504 <SystemInit+0x5c>)
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80064ea:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80064ec:	4b05      	ldr	r3, [pc, #20]	; (8006504 <SystemInit+0x5c>)
 80064ee:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80064f2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80064f4:	f000 f80c 	bl	8006510 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80064f8:	4b04      	ldr	r3, [pc, #16]	; (800650c <SystemInit+0x64>)
 80064fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80064fe:	609a      	str	r2, [r3, #8]
#endif 
}
 8006500:	bf00      	nop
 8006502:	bd80      	pop	{r7, pc}
 8006504:	40021000 	.word	0x40021000
 8006508:	f8ff0000 	.word	0xf8ff0000
 800650c:	e000ed00 	.word	0xe000ed00

08006510 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8006514:	f000 f802 	bl	800651c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8006518:	bf00      	nop
 800651a:	bd80      	pop	{r7, pc}

0800651c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8006522:	2300      	movs	r3, #0
 8006524:	607b      	str	r3, [r7, #4]
 8006526:	2300      	movs	r3, #0
 8006528:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800652a:	4a3a      	ldr	r2, [pc, #232]	; (8006614 <SetSysClockTo72+0xf8>)
 800652c:	4b39      	ldr	r3, [pc, #228]	; (8006614 <SetSysClockTo72+0xf8>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006534:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8006536:	4b37      	ldr	r3, [pc, #220]	; (8006614 <SetSysClockTo72+0xf8>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800653e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	3301      	adds	r3, #1
 8006544:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d103      	bne.n	8006554 <SetSysClockTo72+0x38>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8006552:	d1f0      	bne.n	8006536 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8006554:	4b2f      	ldr	r3, [pc, #188]	; (8006614 <SetSysClockTo72+0xf8>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d002      	beq.n	8006566 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8006560:	2301      	movs	r3, #1
 8006562:	603b      	str	r3, [r7, #0]
 8006564:	e001      	b.n	800656a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8006566:	2300      	movs	r3, #0
 8006568:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d14b      	bne.n	8006608 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8006570:	4a29      	ldr	r2, [pc, #164]	; (8006618 <SetSysClockTo72+0xfc>)
 8006572:	4b29      	ldr	r3, [pc, #164]	; (8006618 <SetSysClockTo72+0xfc>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f043 0310 	orr.w	r3, r3, #16
 800657a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 800657c:	4a26      	ldr	r2, [pc, #152]	; (8006618 <SetSysClockTo72+0xfc>)
 800657e:	4b26      	ldr	r3, [pc, #152]	; (8006618 <SetSysClockTo72+0xfc>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f023 0303 	bic.w	r3, r3, #3
 8006586:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8006588:	4a23      	ldr	r2, [pc, #140]	; (8006618 <SetSysClockTo72+0xfc>)
 800658a:	4b23      	ldr	r3, [pc, #140]	; (8006618 <SetSysClockTo72+0xfc>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f043 0302 	orr.w	r3, r3, #2
 8006592:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8006594:	4a1f      	ldr	r2, [pc, #124]	; (8006614 <SetSysClockTo72+0xf8>)
 8006596:	4b1f      	ldr	r3, [pc, #124]	; (8006614 <SetSysClockTo72+0xf8>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800659c:	4a1d      	ldr	r2, [pc, #116]	; (8006614 <SetSysClockTo72+0xf8>)
 800659e:	4b1d      	ldr	r3, [pc, #116]	; (8006614 <SetSysClockTo72+0xf8>)
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80065a4:	4a1b      	ldr	r2, [pc, #108]	; (8006614 <SetSysClockTo72+0xf8>)
 80065a6:	4b1b      	ldr	r3, [pc, #108]	; (8006614 <SetSysClockTo72+0xf8>)
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065ae:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80065b0:	4a18      	ldr	r2, [pc, #96]	; (8006614 <SetSysClockTo72+0xf8>)
 80065b2:	4b18      	ldr	r3, [pc, #96]	; (8006614 <SetSysClockTo72+0xf8>)
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80065ba:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80065bc:	4a15      	ldr	r2, [pc, #84]	; (8006614 <SetSysClockTo72+0xf8>)
 80065be:	4b15      	ldr	r3, [pc, #84]	; (8006614 <SetSysClockTo72+0xf8>)
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 80065c6:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80065c8:	4a12      	ldr	r2, [pc, #72]	; (8006614 <SetSysClockTo72+0xf8>)
 80065ca:	4b12      	ldr	r3, [pc, #72]	; (8006614 <SetSysClockTo72+0xf8>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80065d2:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80065d4:	bf00      	nop
 80065d6:	4b0f      	ldr	r3, [pc, #60]	; (8006614 <SetSysClockTo72+0xf8>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d0f9      	beq.n	80065d6 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80065e2:	4a0c      	ldr	r2, [pc, #48]	; (8006614 <SetSysClockTo72+0xf8>)
 80065e4:	4b0b      	ldr	r3, [pc, #44]	; (8006614 <SetSysClockTo72+0xf8>)
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	f023 0303 	bic.w	r3, r3, #3
 80065ec:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 80065ee:	4a09      	ldr	r2, [pc, #36]	; (8006614 <SetSysClockTo72+0xf8>)
 80065f0:	4b08      	ldr	r3, [pc, #32]	; (8006614 <SetSysClockTo72+0xf8>)
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f043 0302 	orr.w	r3, r3, #2
 80065f8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80065fa:	bf00      	nop
 80065fc:	4b05      	ldr	r3, [pc, #20]	; (8006614 <SetSysClockTo72+0xf8>)
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f003 030c 	and.w	r3, r3, #12
 8006604:	2b08      	cmp	r3, #8
 8006606:	d1f9      	bne.n	80065fc <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	bc80      	pop	{r7}
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	40021000 	.word	0x40021000
 8006618:	40022000 	.word	0x40022000

0800661c <atoi>:
 800661c:	220a      	movs	r2, #10
 800661e:	2100      	movs	r1, #0
 8006620:	f000 ba18 	b.w	8006a54 <strtol>

08006624 <atol>:
 8006624:	220a      	movs	r2, #10
 8006626:	2100      	movs	r1, #0
 8006628:	f000 ba14 	b.w	8006a54 <strtol>

0800662c <__libc_init_array>:
 800662c:	b570      	push	{r4, r5, r6, lr}
 800662e:	2500      	movs	r5, #0
 8006630:	4e0c      	ldr	r6, [pc, #48]	; (8006664 <__libc_init_array+0x38>)
 8006632:	4c0d      	ldr	r4, [pc, #52]	; (8006668 <__libc_init_array+0x3c>)
 8006634:	1ba4      	subs	r4, r4, r6
 8006636:	10a4      	asrs	r4, r4, #2
 8006638:	42a5      	cmp	r5, r4
 800663a:	d109      	bne.n	8006650 <__libc_init_array+0x24>
 800663c:	f004 ff9a 	bl	800b574 <_init>
 8006640:	2500      	movs	r5, #0
 8006642:	4e0a      	ldr	r6, [pc, #40]	; (800666c <__libc_init_array+0x40>)
 8006644:	4c0a      	ldr	r4, [pc, #40]	; (8006670 <__libc_init_array+0x44>)
 8006646:	1ba4      	subs	r4, r4, r6
 8006648:	10a4      	asrs	r4, r4, #2
 800664a:	42a5      	cmp	r5, r4
 800664c:	d105      	bne.n	800665a <__libc_init_array+0x2e>
 800664e:	bd70      	pop	{r4, r5, r6, pc}
 8006650:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006654:	4798      	blx	r3
 8006656:	3501      	adds	r5, #1
 8006658:	e7ee      	b.n	8006638 <__libc_init_array+0xc>
 800665a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800665e:	4798      	blx	r3
 8006660:	3501      	adds	r5, #1
 8006662:	e7f2      	b.n	800664a <__libc_init_array+0x1e>
 8006664:	0800bdc8 	.word	0x0800bdc8
 8006668:	0800bdc8 	.word	0x0800bdc8
 800666c:	0800bdc8 	.word	0x0800bdc8
 8006670:	0800bdcc 	.word	0x0800bdcc

08006674 <memcmp>:
 8006674:	b510      	push	{r4, lr}
 8006676:	3901      	subs	r1, #1
 8006678:	4402      	add	r2, r0
 800667a:	4290      	cmp	r0, r2
 800667c:	d101      	bne.n	8006682 <memcmp+0xe>
 800667e:	2000      	movs	r0, #0
 8006680:	bd10      	pop	{r4, pc}
 8006682:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006686:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800668a:	42a3      	cmp	r3, r4
 800668c:	d0f5      	beq.n	800667a <memcmp+0x6>
 800668e:	1b18      	subs	r0, r3, r4
 8006690:	bd10      	pop	{r4, pc}

08006692 <memcpy>:
 8006692:	b510      	push	{r4, lr}
 8006694:	1e43      	subs	r3, r0, #1
 8006696:	440a      	add	r2, r1
 8006698:	4291      	cmp	r1, r2
 800669a:	d100      	bne.n	800669e <memcpy+0xc>
 800669c:	bd10      	pop	{r4, pc}
 800669e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066a6:	e7f7      	b.n	8006698 <memcpy+0x6>

080066a8 <memset>:
 80066a8:	4603      	mov	r3, r0
 80066aa:	4402      	add	r2, r0
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d100      	bne.n	80066b2 <memset+0xa>
 80066b0:	4770      	bx	lr
 80066b2:	f803 1b01 	strb.w	r1, [r3], #1
 80066b6:	e7f9      	b.n	80066ac <memset+0x4>

080066b8 <printf>:
 80066b8:	b40f      	push	{r0, r1, r2, r3}
 80066ba:	4b0a      	ldr	r3, [pc, #40]	; (80066e4 <printf+0x2c>)
 80066bc:	b513      	push	{r0, r1, r4, lr}
 80066be:	681c      	ldr	r4, [r3, #0]
 80066c0:	b124      	cbz	r4, 80066cc <printf+0x14>
 80066c2:	69a3      	ldr	r3, [r4, #24]
 80066c4:	b913      	cbnz	r3, 80066cc <printf+0x14>
 80066c6:	4620      	mov	r0, r4
 80066c8:	f003 fa14 	bl	8009af4 <__sinit>
 80066cc:	ab05      	add	r3, sp, #20
 80066ce:	9a04      	ldr	r2, [sp, #16]
 80066d0:	68a1      	ldr	r1, [r4, #8]
 80066d2:	4620      	mov	r0, r4
 80066d4:	9301      	str	r3, [sp, #4]
 80066d6:	f001 f9a3 	bl	8007a20 <_vfprintf_r>
 80066da:	b002      	add	sp, #8
 80066dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066e0:	b004      	add	sp, #16
 80066e2:	4770      	bx	lr
 80066e4:	2000005c 	.word	0x2000005c

080066e8 <_puts_r>:
 80066e8:	b530      	push	{r4, r5, lr}
 80066ea:	4605      	mov	r5, r0
 80066ec:	b089      	sub	sp, #36	; 0x24
 80066ee:	4608      	mov	r0, r1
 80066f0:	460c      	mov	r4, r1
 80066f2:	f7f9 fd99 	bl	8000228 <strlen>
 80066f6:	4b28      	ldr	r3, [pc, #160]	; (8006798 <_puts_r+0xb0>)
 80066f8:	9005      	str	r0, [sp, #20]
 80066fa:	9306      	str	r3, [sp, #24]
 80066fc:	2301      	movs	r3, #1
 80066fe:	4418      	add	r0, r3
 8006700:	9307      	str	r3, [sp, #28]
 8006702:	ab04      	add	r3, sp, #16
 8006704:	9301      	str	r3, [sp, #4]
 8006706:	2302      	movs	r3, #2
 8006708:	9404      	str	r4, [sp, #16]
 800670a:	9003      	str	r0, [sp, #12]
 800670c:	9302      	str	r3, [sp, #8]
 800670e:	b125      	cbz	r5, 800671a <_puts_r+0x32>
 8006710:	69ab      	ldr	r3, [r5, #24]
 8006712:	b913      	cbnz	r3, 800671a <_puts_r+0x32>
 8006714:	4628      	mov	r0, r5
 8006716:	f003 f9ed 	bl	8009af4 <__sinit>
 800671a:	69ab      	ldr	r3, [r5, #24]
 800671c:	68ac      	ldr	r4, [r5, #8]
 800671e:	b913      	cbnz	r3, 8006726 <_puts_r+0x3e>
 8006720:	4628      	mov	r0, r5
 8006722:	f003 f9e7 	bl	8009af4 <__sinit>
 8006726:	4b1d      	ldr	r3, [pc, #116]	; (800679c <_puts_r+0xb4>)
 8006728:	429c      	cmp	r4, r3
 800672a:	d12a      	bne.n	8006782 <_puts_r+0x9a>
 800672c:	686c      	ldr	r4, [r5, #4]
 800672e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006730:	07db      	lsls	r3, r3, #31
 8006732:	d405      	bmi.n	8006740 <_puts_r+0x58>
 8006734:	89a3      	ldrh	r3, [r4, #12]
 8006736:	0598      	lsls	r0, r3, #22
 8006738:	d402      	bmi.n	8006740 <_puts_r+0x58>
 800673a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800673c:	f003 fcfc 	bl	800a138 <__retarget_lock_acquire_recursive>
 8006740:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006744:	0499      	lsls	r1, r3, #18
 8006746:	d406      	bmi.n	8006756 <_puts_r+0x6e>
 8006748:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800674c:	81a3      	strh	r3, [r4, #12]
 800674e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006750:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006754:	6663      	str	r3, [r4, #100]	; 0x64
 8006756:	4628      	mov	r0, r5
 8006758:	aa01      	add	r2, sp, #4
 800675a:	4621      	mov	r1, r4
 800675c:	f003 fb5e 	bl	8009e1c <__sfvwrite_r>
 8006760:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006762:	2800      	cmp	r0, #0
 8006764:	bf14      	ite	ne
 8006766:	f04f 35ff 	movne.w	r5, #4294967295
 800676a:	250a      	moveq	r5, #10
 800676c:	07da      	lsls	r2, r3, #31
 800676e:	d405      	bmi.n	800677c <_puts_r+0x94>
 8006770:	89a3      	ldrh	r3, [r4, #12]
 8006772:	059b      	lsls	r3, r3, #22
 8006774:	d402      	bmi.n	800677c <_puts_r+0x94>
 8006776:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006778:	f003 fcdf 	bl	800a13a <__retarget_lock_release_recursive>
 800677c:	4628      	mov	r0, r5
 800677e:	b009      	add	sp, #36	; 0x24
 8006780:	bd30      	pop	{r4, r5, pc}
 8006782:	4b07      	ldr	r3, [pc, #28]	; (80067a0 <_puts_r+0xb8>)
 8006784:	429c      	cmp	r4, r3
 8006786:	d101      	bne.n	800678c <_puts_r+0xa4>
 8006788:	68ac      	ldr	r4, [r5, #8]
 800678a:	e7d0      	b.n	800672e <_puts_r+0x46>
 800678c:	4b05      	ldr	r3, [pc, #20]	; (80067a4 <_puts_r+0xbc>)
 800678e:	429c      	cmp	r4, r3
 8006790:	bf08      	it	eq
 8006792:	68ec      	ldreq	r4, [r5, #12]
 8006794:	e7cb      	b.n	800672e <_puts_r+0x46>
 8006796:	bf00      	nop
 8006798:	0800bacc 	.word	0x0800bacc
 800679c:	0800bb70 	.word	0x0800bb70
 80067a0:	0800bb90 	.word	0x0800bb90
 80067a4:	0800bb50 	.word	0x0800bb50

080067a8 <puts>:
 80067a8:	4b02      	ldr	r3, [pc, #8]	; (80067b4 <puts+0xc>)
 80067aa:	4601      	mov	r1, r0
 80067ac:	6818      	ldr	r0, [r3, #0]
 80067ae:	f7ff bf9b 	b.w	80066e8 <_puts_r>
 80067b2:	bf00      	nop
 80067b4:	2000005c 	.word	0x2000005c

080067b8 <sprintf>:
 80067b8:	b40e      	push	{r1, r2, r3}
 80067ba:	f44f 7102 	mov.w	r1, #520	; 0x208
 80067be:	b500      	push	{lr}
 80067c0:	b09c      	sub	sp, #112	; 0x70
 80067c2:	f8ad 1014 	strh.w	r1, [sp, #20]
 80067c6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80067ca:	9104      	str	r1, [sp, #16]
 80067cc:	9107      	str	r1, [sp, #28]
 80067ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80067d2:	ab1d      	add	r3, sp, #116	; 0x74
 80067d4:	9002      	str	r0, [sp, #8]
 80067d6:	9006      	str	r0, [sp, #24]
 80067d8:	4808      	ldr	r0, [pc, #32]	; (80067fc <sprintf+0x44>)
 80067da:	f853 2b04 	ldr.w	r2, [r3], #4
 80067de:	f8ad 1016 	strh.w	r1, [sp, #22]
 80067e2:	6800      	ldr	r0, [r0, #0]
 80067e4:	a902      	add	r1, sp, #8
 80067e6:	9301      	str	r3, [sp, #4]
 80067e8:	f000 f94a 	bl	8006a80 <_svfprintf_r>
 80067ec:	2200      	movs	r2, #0
 80067ee:	9b02      	ldr	r3, [sp, #8]
 80067f0:	701a      	strb	r2, [r3, #0]
 80067f2:	b01c      	add	sp, #112	; 0x70
 80067f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80067f8:	b003      	add	sp, #12
 80067fa:	4770      	bx	lr
 80067fc:	2000005c 	.word	0x2000005c

08006800 <strcat>:
 8006800:	4602      	mov	r2, r0
 8006802:	b510      	push	{r4, lr}
 8006804:	4613      	mov	r3, r2
 8006806:	781c      	ldrb	r4, [r3, #0]
 8006808:	3201      	adds	r2, #1
 800680a:	2c00      	cmp	r4, #0
 800680c:	d1fa      	bne.n	8006804 <strcat+0x4>
 800680e:	3b01      	subs	r3, #1
 8006810:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006814:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006818:	2a00      	cmp	r2, #0
 800681a:	d1f9      	bne.n	8006810 <strcat+0x10>
 800681c:	bd10      	pop	{r4, pc}

0800681e <strchr>:
 800681e:	b2c9      	uxtb	r1, r1
 8006820:	4603      	mov	r3, r0
 8006822:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006826:	b11a      	cbz	r2, 8006830 <strchr+0x12>
 8006828:	4291      	cmp	r1, r2
 800682a:	d1f9      	bne.n	8006820 <strchr+0x2>
 800682c:	4618      	mov	r0, r3
 800682e:	4770      	bx	lr
 8006830:	2900      	cmp	r1, #0
 8006832:	bf0c      	ite	eq
 8006834:	4618      	moveq	r0, r3
 8006836:	2000      	movne	r0, #0
 8006838:	4770      	bx	lr

0800683a <strcpy>:
 800683a:	4603      	mov	r3, r0
 800683c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006840:	f803 2b01 	strb.w	r2, [r3], #1
 8006844:	2a00      	cmp	r2, #0
 8006846:	d1f9      	bne.n	800683c <strcpy+0x2>
 8006848:	4770      	bx	lr

0800684a <strncat>:
 800684a:	4603      	mov	r3, r0
 800684c:	b530      	push	{r4, r5, lr}
 800684e:	781c      	ldrb	r4, [r3, #0]
 8006850:	1c5d      	adds	r5, r3, #1
 8006852:	b944      	cbnz	r4, 8006866 <strncat+0x1c>
 8006854:	f112 32ff 	adds.w	r2, r2, #4294967295
 8006858:	d304      	bcc.n	8006864 <strncat+0x1a>
 800685a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800685e:	f803 4b01 	strb.w	r4, [r3], #1
 8006862:	b914      	cbnz	r4, 800686a <strncat+0x20>
 8006864:	bd30      	pop	{r4, r5, pc}
 8006866:	462b      	mov	r3, r5
 8006868:	e7f1      	b.n	800684e <strncat+0x4>
 800686a:	2a00      	cmp	r2, #0
 800686c:	d1f2      	bne.n	8006854 <strncat+0xa>
 800686e:	701a      	strb	r2, [r3, #0]
 8006870:	e7f0      	b.n	8006854 <strncat+0xa>

08006872 <strstr>:
 8006872:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006874:	7803      	ldrb	r3, [r0, #0]
 8006876:	b133      	cbz	r3, 8006886 <strstr+0x14>
 8006878:	4603      	mov	r3, r0
 800687a:	4618      	mov	r0, r3
 800687c:	1c5e      	adds	r6, r3, #1
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	b933      	cbnz	r3, 8006890 <strstr+0x1e>
 8006882:	4618      	mov	r0, r3
 8006884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006886:	780b      	ldrb	r3, [r1, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	bf18      	it	ne
 800688c:	2000      	movne	r0, #0
 800688e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006890:	1e4d      	subs	r5, r1, #1
 8006892:	1e44      	subs	r4, r0, #1
 8006894:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8006898:	2a00      	cmp	r2, #0
 800689a:	d0f3      	beq.n	8006884 <strstr+0x12>
 800689c:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 80068a0:	4633      	mov	r3, r6
 80068a2:	4297      	cmp	r7, r2
 80068a4:	d0f6      	beq.n	8006894 <strstr+0x22>
 80068a6:	e7e8      	b.n	800687a <strstr+0x8>

080068a8 <strtok>:
 80068a8:	4b14      	ldr	r3, [pc, #80]	; (80068fc <strtok+0x54>)
 80068aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068ae:	681d      	ldr	r5, [r3, #0]
 80068b0:	4606      	mov	r6, r0
 80068b2:	f8d5 40e8 	ldr.w	r4, [r5, #232]	; 0xe8
 80068b6:	460f      	mov	r7, r1
 80068b8:	b9bc      	cbnz	r4, 80068ea <strtok+0x42>
 80068ba:	2050      	movs	r0, #80	; 0x50
 80068bc:	f003 fcaa 	bl	800a214 <malloc>
 80068c0:	f8c5 00e8 	str.w	r0, [r5, #232]	; 0xe8
 80068c4:	6004      	str	r4, [r0, #0]
 80068c6:	6044      	str	r4, [r0, #4]
 80068c8:	6084      	str	r4, [r0, #8]
 80068ca:	60c4      	str	r4, [r0, #12]
 80068cc:	6104      	str	r4, [r0, #16]
 80068ce:	6144      	str	r4, [r0, #20]
 80068d0:	6184      	str	r4, [r0, #24]
 80068d2:	6284      	str	r4, [r0, #40]	; 0x28
 80068d4:	62c4      	str	r4, [r0, #44]	; 0x2c
 80068d6:	6304      	str	r4, [r0, #48]	; 0x30
 80068d8:	6344      	str	r4, [r0, #52]	; 0x34
 80068da:	6384      	str	r4, [r0, #56]	; 0x38
 80068dc:	63c4      	str	r4, [r0, #60]	; 0x3c
 80068de:	6404      	str	r4, [r0, #64]	; 0x40
 80068e0:	6444      	str	r4, [r0, #68]	; 0x44
 80068e2:	6484      	str	r4, [r0, #72]	; 0x48
 80068e4:	64c4      	str	r4, [r0, #76]	; 0x4c
 80068e6:	7704      	strb	r4, [r0, #28]
 80068e8:	6244      	str	r4, [r0, #36]	; 0x24
 80068ea:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 80068ee:	4639      	mov	r1, r7
 80068f0:	4630      	mov	r0, r6
 80068f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068f6:	2301      	movs	r3, #1
 80068f8:	f000 b802 	b.w	8006900 <__strtok_r>
 80068fc:	2000005c 	.word	0x2000005c

08006900 <__strtok_r>:
 8006900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006902:	b918      	cbnz	r0, 800690c <__strtok_r+0xc>
 8006904:	6810      	ldr	r0, [r2, #0]
 8006906:	b908      	cbnz	r0, 800690c <__strtok_r+0xc>
 8006908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800690a:	4620      	mov	r0, r4
 800690c:	4604      	mov	r4, r0
 800690e:	460f      	mov	r7, r1
 8006910:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006914:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006918:	b91e      	cbnz	r6, 8006922 <__strtok_r+0x22>
 800691a:	b965      	cbnz	r5, 8006936 <__strtok_r+0x36>
 800691c:	6015      	str	r5, [r2, #0]
 800691e:	4628      	mov	r0, r5
 8006920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006922:	42b5      	cmp	r5, r6
 8006924:	d1f6      	bne.n	8006914 <__strtok_r+0x14>
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1ef      	bne.n	800690a <__strtok_r+0xa>
 800692a:	6014      	str	r4, [r2, #0]
 800692c:	7003      	strb	r3, [r0, #0]
 800692e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006930:	461c      	mov	r4, r3
 8006932:	e00c      	b.n	800694e <__strtok_r+0x4e>
 8006934:	b915      	cbnz	r5, 800693c <__strtok_r+0x3c>
 8006936:	460e      	mov	r6, r1
 8006938:	f814 3b01 	ldrb.w	r3, [r4], #1
 800693c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006940:	42ab      	cmp	r3, r5
 8006942:	d1f7      	bne.n	8006934 <__strtok_r+0x34>
 8006944:	2b00      	cmp	r3, #0
 8006946:	d0f3      	beq.n	8006930 <__strtok_r+0x30>
 8006948:	2300      	movs	r3, #0
 800694a:	f804 3c01 	strb.w	r3, [r4, #-1]
 800694e:	6014      	str	r4, [r2, #0]
 8006950:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006952 <_strtol_l.isra.0>:
 8006952:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006956:	4680      	mov	r8, r0
 8006958:	4689      	mov	r9, r1
 800695a:	4692      	mov	sl, r2
 800695c:	461f      	mov	r7, r3
 800695e:	468b      	mov	fp, r1
 8006960:	465d      	mov	r5, fp
 8006962:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006964:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006968:	f003 fbd2 	bl	800a110 <__locale_ctype_ptr_l>
 800696c:	4420      	add	r0, r4
 800696e:	7846      	ldrb	r6, [r0, #1]
 8006970:	f016 0608 	ands.w	r6, r6, #8
 8006974:	d10b      	bne.n	800698e <_strtol_l.isra.0+0x3c>
 8006976:	2c2d      	cmp	r4, #45	; 0x2d
 8006978:	d10b      	bne.n	8006992 <_strtol_l.isra.0+0x40>
 800697a:	2601      	movs	r6, #1
 800697c:	782c      	ldrb	r4, [r5, #0]
 800697e:	f10b 0502 	add.w	r5, fp, #2
 8006982:	b167      	cbz	r7, 800699e <_strtol_l.isra.0+0x4c>
 8006984:	2f10      	cmp	r7, #16
 8006986:	d114      	bne.n	80069b2 <_strtol_l.isra.0+0x60>
 8006988:	2c30      	cmp	r4, #48	; 0x30
 800698a:	d00a      	beq.n	80069a2 <_strtol_l.isra.0+0x50>
 800698c:	e011      	b.n	80069b2 <_strtol_l.isra.0+0x60>
 800698e:	46ab      	mov	fp, r5
 8006990:	e7e6      	b.n	8006960 <_strtol_l.isra.0+0xe>
 8006992:	2c2b      	cmp	r4, #43	; 0x2b
 8006994:	bf04      	itt	eq
 8006996:	782c      	ldrbeq	r4, [r5, #0]
 8006998:	f10b 0502 	addeq.w	r5, fp, #2
 800699c:	e7f1      	b.n	8006982 <_strtol_l.isra.0+0x30>
 800699e:	2c30      	cmp	r4, #48	; 0x30
 80069a0:	d127      	bne.n	80069f2 <_strtol_l.isra.0+0xa0>
 80069a2:	782b      	ldrb	r3, [r5, #0]
 80069a4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80069a8:	2b58      	cmp	r3, #88	; 0x58
 80069aa:	d14b      	bne.n	8006a44 <_strtol_l.isra.0+0xf2>
 80069ac:	2710      	movs	r7, #16
 80069ae:	786c      	ldrb	r4, [r5, #1]
 80069b0:	3502      	adds	r5, #2
 80069b2:	2e00      	cmp	r6, #0
 80069b4:	bf0c      	ite	eq
 80069b6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80069ba:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80069be:	2200      	movs	r2, #0
 80069c0:	fbb1 fef7 	udiv	lr, r1, r7
 80069c4:	4610      	mov	r0, r2
 80069c6:	fb07 1c1e 	mls	ip, r7, lr, r1
 80069ca:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80069ce:	2b09      	cmp	r3, #9
 80069d0:	d811      	bhi.n	80069f6 <_strtol_l.isra.0+0xa4>
 80069d2:	461c      	mov	r4, r3
 80069d4:	42a7      	cmp	r7, r4
 80069d6:	dd1d      	ble.n	8006a14 <_strtol_l.isra.0+0xc2>
 80069d8:	1c53      	adds	r3, r2, #1
 80069da:	d007      	beq.n	80069ec <_strtol_l.isra.0+0x9a>
 80069dc:	4586      	cmp	lr, r0
 80069de:	d316      	bcc.n	8006a0e <_strtol_l.isra.0+0xbc>
 80069e0:	d101      	bne.n	80069e6 <_strtol_l.isra.0+0x94>
 80069e2:	45a4      	cmp	ip, r4
 80069e4:	db13      	blt.n	8006a0e <_strtol_l.isra.0+0xbc>
 80069e6:	2201      	movs	r2, #1
 80069e8:	fb00 4007 	mla	r0, r0, r7, r4
 80069ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069f0:	e7eb      	b.n	80069ca <_strtol_l.isra.0+0x78>
 80069f2:	270a      	movs	r7, #10
 80069f4:	e7dd      	b.n	80069b2 <_strtol_l.isra.0+0x60>
 80069f6:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80069fa:	2b19      	cmp	r3, #25
 80069fc:	d801      	bhi.n	8006a02 <_strtol_l.isra.0+0xb0>
 80069fe:	3c37      	subs	r4, #55	; 0x37
 8006a00:	e7e8      	b.n	80069d4 <_strtol_l.isra.0+0x82>
 8006a02:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006a06:	2b19      	cmp	r3, #25
 8006a08:	d804      	bhi.n	8006a14 <_strtol_l.isra.0+0xc2>
 8006a0a:	3c57      	subs	r4, #87	; 0x57
 8006a0c:	e7e2      	b.n	80069d4 <_strtol_l.isra.0+0x82>
 8006a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a12:	e7eb      	b.n	80069ec <_strtol_l.isra.0+0x9a>
 8006a14:	1c53      	adds	r3, r2, #1
 8006a16:	d108      	bne.n	8006a2a <_strtol_l.isra.0+0xd8>
 8006a18:	2322      	movs	r3, #34	; 0x22
 8006a1a:	4608      	mov	r0, r1
 8006a1c:	f8c8 3000 	str.w	r3, [r8]
 8006a20:	f1ba 0f00 	cmp.w	sl, #0
 8006a24:	d107      	bne.n	8006a36 <_strtol_l.isra.0+0xe4>
 8006a26:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2a:	b106      	cbz	r6, 8006a2e <_strtol_l.isra.0+0xdc>
 8006a2c:	4240      	negs	r0, r0
 8006a2e:	f1ba 0f00 	cmp.w	sl, #0
 8006a32:	d00c      	beq.n	8006a4e <_strtol_l.isra.0+0xfc>
 8006a34:	b122      	cbz	r2, 8006a40 <_strtol_l.isra.0+0xee>
 8006a36:	3d01      	subs	r5, #1
 8006a38:	f8ca 5000 	str.w	r5, [sl]
 8006a3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a40:	464d      	mov	r5, r9
 8006a42:	e7f9      	b.n	8006a38 <_strtol_l.isra.0+0xe6>
 8006a44:	2430      	movs	r4, #48	; 0x30
 8006a46:	2f00      	cmp	r7, #0
 8006a48:	d1b3      	bne.n	80069b2 <_strtol_l.isra.0+0x60>
 8006a4a:	2708      	movs	r7, #8
 8006a4c:	e7b1      	b.n	80069b2 <_strtol_l.isra.0+0x60>
 8006a4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08006a54 <strtol>:
 8006a54:	4b08      	ldr	r3, [pc, #32]	; (8006a78 <strtol+0x24>)
 8006a56:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a58:	681c      	ldr	r4, [r3, #0]
 8006a5a:	4d08      	ldr	r5, [pc, #32]	; (8006a7c <strtol+0x28>)
 8006a5c:	6a23      	ldr	r3, [r4, #32]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	bf08      	it	eq
 8006a62:	462b      	moveq	r3, r5
 8006a64:	9300      	str	r3, [sp, #0]
 8006a66:	4613      	mov	r3, r2
 8006a68:	460a      	mov	r2, r1
 8006a6a:	4601      	mov	r1, r0
 8006a6c:	4620      	mov	r0, r4
 8006a6e:	f7ff ff70 	bl	8006952 <_strtol_l.isra.0>
 8006a72:	b003      	add	sp, #12
 8006a74:	bd30      	pop	{r4, r5, pc}
 8006a76:	bf00      	nop
 8006a78:	2000005c 	.word	0x2000005c
 8006a7c:	20000150 	.word	0x20000150

08006a80 <_svfprintf_r>:
 8006a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a84:	b0bf      	sub	sp, #252	; 0xfc
 8006a86:	4689      	mov	r9, r1
 8006a88:	4615      	mov	r5, r2
 8006a8a:	461f      	mov	r7, r3
 8006a8c:	4682      	mov	sl, r0
 8006a8e:	f003 fb43 	bl	800a118 <_localeconv_r>
 8006a92:	6803      	ldr	r3, [r0, #0]
 8006a94:	4618      	mov	r0, r3
 8006a96:	9311      	str	r3, [sp, #68]	; 0x44
 8006a98:	f7f9 fbc6 	bl	8000228 <strlen>
 8006a9c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006aa0:	900a      	str	r0, [sp, #40]	; 0x28
 8006aa2:	061b      	lsls	r3, r3, #24
 8006aa4:	d518      	bpl.n	8006ad8 <_svfprintf_r+0x58>
 8006aa6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006aaa:	b9ab      	cbnz	r3, 8006ad8 <_svfprintf_r+0x58>
 8006aac:	2140      	movs	r1, #64	; 0x40
 8006aae:	4650      	mov	r0, sl
 8006ab0:	f003 fbb8 	bl	800a224 <_malloc_r>
 8006ab4:	f8c9 0000 	str.w	r0, [r9]
 8006ab8:	f8c9 0010 	str.w	r0, [r9, #16]
 8006abc:	b948      	cbnz	r0, 8006ad2 <_svfprintf_r+0x52>
 8006abe:	230c      	movs	r3, #12
 8006ac0:	f8ca 3000 	str.w	r3, [sl]
 8006ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ac8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006aca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006acc:	b03f      	add	sp, #252	; 0xfc
 8006ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad2:	2340      	movs	r3, #64	; 0x40
 8006ad4:	f8c9 3014 	str.w	r3, [r9, #20]
 8006ad8:	2300      	movs	r3, #0
 8006ada:	ac2e      	add	r4, sp, #184	; 0xb8
 8006adc:	9421      	str	r4, [sp, #132]	; 0x84
 8006ade:	9323      	str	r3, [sp, #140]	; 0x8c
 8006ae0:	9322      	str	r3, [sp, #136]	; 0x88
 8006ae2:	9509      	str	r5, [sp, #36]	; 0x24
 8006ae4:	9307      	str	r3, [sp, #28]
 8006ae6:	930d      	str	r3, [sp, #52]	; 0x34
 8006ae8:	930e      	str	r3, [sp, #56]	; 0x38
 8006aea:	9315      	str	r3, [sp, #84]	; 0x54
 8006aec:	9314      	str	r3, [sp, #80]	; 0x50
 8006aee:	930b      	str	r3, [sp, #44]	; 0x2c
 8006af0:	9312      	str	r3, [sp, #72]	; 0x48
 8006af2:	9313      	str	r3, [sp, #76]	; 0x4c
 8006af4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006af6:	462b      	mov	r3, r5
 8006af8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006afc:	b112      	cbz	r2, 8006b04 <_svfprintf_r+0x84>
 8006afe:	2a25      	cmp	r2, #37	; 0x25
 8006b00:	f040 8083 	bne.w	8006c0a <_svfprintf_r+0x18a>
 8006b04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b06:	1aee      	subs	r6, r5, r3
 8006b08:	d00d      	beq.n	8006b26 <_svfprintf_r+0xa6>
 8006b0a:	e884 0048 	stmia.w	r4, {r3, r6}
 8006b0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006b10:	4433      	add	r3, r6
 8006b12:	9323      	str	r3, [sp, #140]	; 0x8c
 8006b14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b16:	3301      	adds	r3, #1
 8006b18:	2b07      	cmp	r3, #7
 8006b1a:	9322      	str	r3, [sp, #136]	; 0x88
 8006b1c:	dc77      	bgt.n	8006c0e <_svfprintf_r+0x18e>
 8006b1e:	3408      	adds	r4, #8
 8006b20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b22:	4433      	add	r3, r6
 8006b24:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b26:	782b      	ldrb	r3, [r5, #0]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f000 8725 	beq.w	8007978 <_svfprintf_r+0xef8>
 8006b2e:	2300      	movs	r3, #0
 8006b30:	1c69      	adds	r1, r5, #1
 8006b32:	461a      	mov	r2, r3
 8006b34:	f04f 3bff 	mov.w	fp, #4294967295
 8006b38:	461d      	mov	r5, r3
 8006b3a:	200a      	movs	r0, #10
 8006b3c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8006b40:	930c      	str	r3, [sp, #48]	; 0x30
 8006b42:	1c4e      	adds	r6, r1, #1
 8006b44:	7809      	ldrb	r1, [r1, #0]
 8006b46:	9609      	str	r6, [sp, #36]	; 0x24
 8006b48:	9106      	str	r1, [sp, #24]
 8006b4a:	9906      	ldr	r1, [sp, #24]
 8006b4c:	3920      	subs	r1, #32
 8006b4e:	2958      	cmp	r1, #88	; 0x58
 8006b50:	f200 8414 	bhi.w	800737c <_svfprintf_r+0x8fc>
 8006b54:	e8df f011 	tbh	[pc, r1, lsl #1]
 8006b58:	041200a5 	.word	0x041200a5
 8006b5c:	00aa0412 	.word	0x00aa0412
 8006b60:	04120412 	.word	0x04120412
 8006b64:	04120412 	.word	0x04120412
 8006b68:	04120412 	.word	0x04120412
 8006b6c:	006500ad 	.word	0x006500ad
 8006b70:	00b50412 	.word	0x00b50412
 8006b74:	041200b8 	.word	0x041200b8
 8006b78:	00d800d5 	.word	0x00d800d5
 8006b7c:	00d800d8 	.word	0x00d800d8
 8006b80:	00d800d8 	.word	0x00d800d8
 8006b84:	00d800d8 	.word	0x00d800d8
 8006b88:	00d800d8 	.word	0x00d800d8
 8006b8c:	04120412 	.word	0x04120412
 8006b90:	04120412 	.word	0x04120412
 8006b94:	04120412 	.word	0x04120412
 8006b98:	04120412 	.word	0x04120412
 8006b9c:	04120412 	.word	0x04120412
 8006ba0:	0122010c 	.word	0x0122010c
 8006ba4:	01220412 	.word	0x01220412
 8006ba8:	04120412 	.word	0x04120412
 8006bac:	04120412 	.word	0x04120412
 8006bb0:	041200eb 	.word	0x041200eb
 8006bb4:	033c0412 	.word	0x033c0412
 8006bb8:	04120412 	.word	0x04120412
 8006bbc:	04120412 	.word	0x04120412
 8006bc0:	03a40412 	.word	0x03a40412
 8006bc4:	04120412 	.word	0x04120412
 8006bc8:	04120085 	.word	0x04120085
 8006bcc:	04120412 	.word	0x04120412
 8006bd0:	04120412 	.word	0x04120412
 8006bd4:	04120412 	.word	0x04120412
 8006bd8:	04120412 	.word	0x04120412
 8006bdc:	00fe0412 	.word	0x00fe0412
 8006be0:	0122006b 	.word	0x0122006b
 8006be4:	01220122 	.word	0x01220122
 8006be8:	006b00ee 	.word	0x006b00ee
 8006bec:	04120412 	.word	0x04120412
 8006bf0:	041200f1 	.word	0x041200f1
 8006bf4:	033e031e 	.word	0x033e031e
 8006bf8:	00f80372 	.word	0x00f80372
 8006bfc:	03830412 	.word	0x03830412
 8006c00:	03a60412 	.word	0x03a60412
 8006c04:	04120412 	.word	0x04120412
 8006c08:	03be      	.short	0x03be
 8006c0a:	461d      	mov	r5, r3
 8006c0c:	e773      	b.n	8006af6 <_svfprintf_r+0x76>
 8006c0e:	aa21      	add	r2, sp, #132	; 0x84
 8006c10:	4649      	mov	r1, r9
 8006c12:	4650      	mov	r0, sl
 8006c14:	f004 f9ff 	bl	800b016 <__ssprint_r>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	f040 868e 	bne.w	800793a <_svfprintf_r+0xeba>
 8006c1e:	ac2e      	add	r4, sp, #184	; 0xb8
 8006c20:	e77e      	b.n	8006b20 <_svfprintf_r+0xa0>
 8006c22:	2301      	movs	r3, #1
 8006c24:	222b      	movs	r2, #43	; 0x2b
 8006c26:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c28:	e78b      	b.n	8006b42 <_svfprintf_r+0xc2>
 8006c2a:	460f      	mov	r7, r1
 8006c2c:	e7fb      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006c2e:	b10b      	cbz	r3, 8006c34 <_svfprintf_r+0x1b4>
 8006c30:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8006c34:	06ae      	lsls	r6, r5, #26
 8006c36:	f140 80a1 	bpl.w	8006d7c <_svfprintf_r+0x2fc>
 8006c3a:	3707      	adds	r7, #7
 8006c3c:	f027 0707 	bic.w	r7, r7, #7
 8006c40:	f107 0308 	add.w	r3, r7, #8
 8006c44:	9308      	str	r3, [sp, #32]
 8006c46:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006c4a:	2e00      	cmp	r6, #0
 8006c4c:	f177 0300 	sbcs.w	r3, r7, #0
 8006c50:	da05      	bge.n	8006c5e <_svfprintf_r+0x1de>
 8006c52:	232d      	movs	r3, #45	; 0x2d
 8006c54:	4276      	negs	r6, r6
 8006c56:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006c5a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e2c7      	b.n	80071f2 <_svfprintf_r+0x772>
 8006c62:	b10b      	cbz	r3, 8006c68 <_svfprintf_r+0x1e8>
 8006c64:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8006c68:	4ba0      	ldr	r3, [pc, #640]	; (8006eec <_svfprintf_r+0x46c>)
 8006c6a:	9315      	str	r3, [sp, #84]	; 0x54
 8006c6c:	06ab      	lsls	r3, r5, #26
 8006c6e:	f140 8336 	bpl.w	80072de <_svfprintf_r+0x85e>
 8006c72:	3707      	adds	r7, #7
 8006c74:	f027 0707 	bic.w	r7, r7, #7
 8006c78:	f107 0308 	add.w	r3, r7, #8
 8006c7c:	9308      	str	r3, [sp, #32]
 8006c7e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006c82:	07e8      	lsls	r0, r5, #31
 8006c84:	d50b      	bpl.n	8006c9e <_svfprintf_r+0x21e>
 8006c86:	ea56 0307 	orrs.w	r3, r6, r7
 8006c8a:	d008      	beq.n	8006c9e <_svfprintf_r+0x21e>
 8006c8c:	2330      	movs	r3, #48	; 0x30
 8006c8e:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8006c92:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8006c96:	f045 0502 	orr.w	r5, r5, #2
 8006c9a:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8006c9e:	2302      	movs	r3, #2
 8006ca0:	e2a4      	b.n	80071ec <_svfprintf_r+0x76c>
 8006ca2:	2a00      	cmp	r2, #0
 8006ca4:	d1bf      	bne.n	8006c26 <_svfprintf_r+0x1a6>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	2220      	movs	r2, #32
 8006caa:	e7bc      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006cac:	f045 0501 	orr.w	r5, r5, #1
 8006cb0:	e7b9      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006cb2:	683e      	ldr	r6, [r7, #0]
 8006cb4:	1d39      	adds	r1, r7, #4
 8006cb6:	2e00      	cmp	r6, #0
 8006cb8:	960c      	str	r6, [sp, #48]	; 0x30
 8006cba:	dab6      	bge.n	8006c2a <_svfprintf_r+0x1aa>
 8006cbc:	460f      	mov	r7, r1
 8006cbe:	4276      	negs	r6, r6
 8006cc0:	960c      	str	r6, [sp, #48]	; 0x30
 8006cc2:	f045 0504 	orr.w	r5, r5, #4
 8006cc6:	e7ae      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006cc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cca:	1c4e      	adds	r6, r1, #1
 8006ccc:	7809      	ldrb	r1, [r1, #0]
 8006cce:	292a      	cmp	r1, #42	; 0x2a
 8006cd0:	9106      	str	r1, [sp, #24]
 8006cd2:	d010      	beq.n	8006cf6 <_svfprintf_r+0x276>
 8006cd4:	f04f 0b00 	mov.w	fp, #0
 8006cd8:	9609      	str	r6, [sp, #36]	; 0x24
 8006cda:	9906      	ldr	r1, [sp, #24]
 8006cdc:	3930      	subs	r1, #48	; 0x30
 8006cde:	2909      	cmp	r1, #9
 8006ce0:	f63f af33 	bhi.w	8006b4a <_svfprintf_r+0xca>
 8006ce4:	fb00 1b0b 	mla	fp, r0, fp, r1
 8006ce8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cea:	460e      	mov	r6, r1
 8006cec:	f816 1b01 	ldrb.w	r1, [r6], #1
 8006cf0:	9106      	str	r1, [sp, #24]
 8006cf2:	9609      	str	r6, [sp, #36]	; 0x24
 8006cf4:	e7f1      	b.n	8006cda <_svfprintf_r+0x25a>
 8006cf6:	6839      	ldr	r1, [r7, #0]
 8006cf8:	9609      	str	r6, [sp, #36]	; 0x24
 8006cfa:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8006cfe:	3704      	adds	r7, #4
 8006d00:	e791      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006d02:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8006d06:	e78e      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006d08:	2100      	movs	r1, #0
 8006d0a:	910c      	str	r1, [sp, #48]	; 0x30
 8006d0c:	9906      	ldr	r1, [sp, #24]
 8006d0e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006d10:	3930      	subs	r1, #48	; 0x30
 8006d12:	fb00 1106 	mla	r1, r0, r6, r1
 8006d16:	910c      	str	r1, [sp, #48]	; 0x30
 8006d18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d1a:	460e      	mov	r6, r1
 8006d1c:	f816 1b01 	ldrb.w	r1, [r6], #1
 8006d20:	9106      	str	r1, [sp, #24]
 8006d22:	9906      	ldr	r1, [sp, #24]
 8006d24:	9609      	str	r6, [sp, #36]	; 0x24
 8006d26:	3930      	subs	r1, #48	; 0x30
 8006d28:	2909      	cmp	r1, #9
 8006d2a:	d9ef      	bls.n	8006d0c <_svfprintf_r+0x28c>
 8006d2c:	e70d      	b.n	8006b4a <_svfprintf_r+0xca>
 8006d2e:	f045 0508 	orr.w	r5, r5, #8
 8006d32:	e778      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006d34:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8006d38:	e775      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006d3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d3c:	7809      	ldrb	r1, [r1, #0]
 8006d3e:	296c      	cmp	r1, #108	; 0x6c
 8006d40:	d105      	bne.n	8006d4e <_svfprintf_r+0x2ce>
 8006d42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d44:	3101      	adds	r1, #1
 8006d46:	9109      	str	r1, [sp, #36]	; 0x24
 8006d48:	f045 0520 	orr.w	r5, r5, #32
 8006d4c:	e76b      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006d4e:	f045 0510 	orr.w	r5, r5, #16
 8006d52:	e768      	b.n	8006c26 <_svfprintf_r+0x1a6>
 8006d54:	2600      	movs	r6, #0
 8006d56:	1d3b      	adds	r3, r7, #4
 8006d58:	9308      	str	r3, [sp, #32]
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8006d60:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8006d64:	f04f 0b01 	mov.w	fp, #1
 8006d68:	4637      	mov	r7, r6
 8006d6a:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8006d6e:	e11c      	b.n	8006faa <_svfprintf_r+0x52a>
 8006d70:	b10b      	cbz	r3, 8006d76 <_svfprintf_r+0x2f6>
 8006d72:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8006d76:	f045 0510 	orr.w	r5, r5, #16
 8006d7a:	e75b      	b.n	8006c34 <_svfprintf_r+0x1b4>
 8006d7c:	f015 0f10 	tst.w	r5, #16
 8006d80:	f107 0304 	add.w	r3, r7, #4
 8006d84:	d003      	beq.n	8006d8e <_svfprintf_r+0x30e>
 8006d86:	683e      	ldr	r6, [r7, #0]
 8006d88:	9308      	str	r3, [sp, #32]
 8006d8a:	17f7      	asrs	r7, r6, #31
 8006d8c:	e75d      	b.n	8006c4a <_svfprintf_r+0x1ca>
 8006d8e:	683e      	ldr	r6, [r7, #0]
 8006d90:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006d94:	9308      	str	r3, [sp, #32]
 8006d96:	bf18      	it	ne
 8006d98:	b236      	sxthne	r6, r6
 8006d9a:	e7f6      	b.n	8006d8a <_svfprintf_r+0x30a>
 8006d9c:	b10b      	cbz	r3, 8006da2 <_svfprintf_r+0x322>
 8006d9e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8006da2:	3707      	adds	r7, #7
 8006da4:	f027 0707 	bic.w	r7, r7, #7
 8006da8:	f107 0308 	add.w	r3, r7, #8
 8006dac:	9308      	str	r3, [sp, #32]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	f04f 32ff 	mov.w	r2, #4294967295
 8006db4:	930d      	str	r3, [sp, #52]	; 0x34
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006dba:	930e      	str	r3, [sp, #56]	; 0x38
 8006dbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dbe:	4638      	mov	r0, r7
 8006dc0:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8006dc4:	4631      	mov	r1, r6
 8006dc6:	4b4a      	ldr	r3, [pc, #296]	; (8006ef0 <_svfprintf_r+0x470>)
 8006dc8:	f7f9 fe88 	bl	8000adc <__aeabi_dcmpun>
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	f040 85dc 	bne.w	800798a <_svfprintf_r+0xf0a>
 8006dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd6:	4b46      	ldr	r3, [pc, #280]	; (8006ef0 <_svfprintf_r+0x470>)
 8006dd8:	4638      	mov	r0, r7
 8006dda:	4631      	mov	r1, r6
 8006ddc:	f7f9 fe60 	bl	8000aa0 <__aeabi_dcmple>
 8006de0:	2800      	cmp	r0, #0
 8006de2:	f040 85d2 	bne.w	800798a <_svfprintf_r+0xf0a>
 8006de6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006de8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006dea:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006dec:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006dee:	f7f9 fe4d 	bl	8000a8c <__aeabi_dcmplt>
 8006df2:	b110      	cbz	r0, 8006dfa <_svfprintf_r+0x37a>
 8006df4:	232d      	movs	r3, #45	; 0x2d
 8006df6:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8006dfa:	4b3e      	ldr	r3, [pc, #248]	; (8006ef4 <_svfprintf_r+0x474>)
 8006dfc:	4a3e      	ldr	r2, [pc, #248]	; (8006ef8 <_svfprintf_r+0x478>)
 8006dfe:	9906      	ldr	r1, [sp, #24]
 8006e00:	f04f 0b03 	mov.w	fp, #3
 8006e04:	2947      	cmp	r1, #71	; 0x47
 8006e06:	bfcc      	ite	gt
 8006e08:	4690      	movgt	r8, r2
 8006e0a:	4698      	movle	r8, r3
 8006e0c:	2600      	movs	r6, #0
 8006e0e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8006e12:	4637      	mov	r7, r6
 8006e14:	e0c9      	b.n	8006faa <_svfprintf_r+0x52a>
 8006e16:	f1bb 3fff 	cmp.w	fp, #4294967295
 8006e1a:	d026      	beq.n	8006e6a <_svfprintf_r+0x3ea>
 8006e1c:	9b06      	ldr	r3, [sp, #24]
 8006e1e:	f023 0320 	bic.w	r3, r3, #32
 8006e22:	2b47      	cmp	r3, #71	; 0x47
 8006e24:	d104      	bne.n	8006e30 <_svfprintf_r+0x3b0>
 8006e26:	f1bb 0f00 	cmp.w	fp, #0
 8006e2a:	bf08      	it	eq
 8006e2c:	f04f 0b01 	moveq.w	fp, #1
 8006e30:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8006e34:	9317      	str	r3, [sp, #92]	; 0x5c
 8006e36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e38:	1e1f      	subs	r7, r3, #0
 8006e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e3c:	bfa8      	it	ge
 8006e3e:	9710      	strge	r7, [sp, #64]	; 0x40
 8006e40:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e42:	bfbd      	ittte	lt
 8006e44:	463b      	movlt	r3, r7
 8006e46:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006e4a:	9310      	strlt	r3, [sp, #64]	; 0x40
 8006e4c:	2300      	movge	r3, #0
 8006e4e:	bfb8      	it	lt
 8006e50:	232d      	movlt	r3, #45	; 0x2d
 8006e52:	9316      	str	r3, [sp, #88]	; 0x58
 8006e54:	9b06      	ldr	r3, [sp, #24]
 8006e56:	f023 0720 	bic.w	r7, r3, #32
 8006e5a:	2f46      	cmp	r7, #70	; 0x46
 8006e5c:	d008      	beq.n	8006e70 <_svfprintf_r+0x3f0>
 8006e5e:	2f45      	cmp	r7, #69	; 0x45
 8006e60:	d142      	bne.n	8006ee8 <_svfprintf_r+0x468>
 8006e62:	f10b 0601 	add.w	r6, fp, #1
 8006e66:	2302      	movs	r3, #2
 8006e68:	e004      	b.n	8006e74 <_svfprintf_r+0x3f4>
 8006e6a:	f04f 0b06 	mov.w	fp, #6
 8006e6e:	e7df      	b.n	8006e30 <_svfprintf_r+0x3b0>
 8006e70:	465e      	mov	r6, fp
 8006e72:	2303      	movs	r3, #3
 8006e74:	aa1f      	add	r2, sp, #124	; 0x7c
 8006e76:	9204      	str	r2, [sp, #16]
 8006e78:	aa1c      	add	r2, sp, #112	; 0x70
 8006e7a:	9203      	str	r2, [sp, #12]
 8006e7c:	aa1b      	add	r2, sp, #108	; 0x6c
 8006e7e:	9202      	str	r2, [sp, #8]
 8006e80:	e88d 0048 	stmia.w	sp, {r3, r6}
 8006e84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e86:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e88:	4650      	mov	r0, sl
 8006e8a:	f001 ff39 	bl	8008d00 <_dtoa_r>
 8006e8e:	2f47      	cmp	r7, #71	; 0x47
 8006e90:	4680      	mov	r8, r0
 8006e92:	d102      	bne.n	8006e9a <_svfprintf_r+0x41a>
 8006e94:	07e8      	lsls	r0, r5, #31
 8006e96:	f140 8585 	bpl.w	80079a4 <_svfprintf_r+0xf24>
 8006e9a:	eb08 0306 	add.w	r3, r8, r6
 8006e9e:	2f46      	cmp	r7, #70	; 0x46
 8006ea0:	9307      	str	r3, [sp, #28]
 8006ea2:	d111      	bne.n	8006ec8 <_svfprintf_r+0x448>
 8006ea4:	f898 3000 	ldrb.w	r3, [r8]
 8006ea8:	2b30      	cmp	r3, #48	; 0x30
 8006eaa:	d109      	bne.n	8006ec0 <_svfprintf_r+0x440>
 8006eac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006eae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006eb0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006eb2:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006eb4:	f7f9 fde0 	bl	8000a78 <__aeabi_dcmpeq>
 8006eb8:	b910      	cbnz	r0, 8006ec0 <_svfprintf_r+0x440>
 8006eba:	f1c6 0601 	rsb	r6, r6, #1
 8006ebe:	961b      	str	r6, [sp, #108]	; 0x6c
 8006ec0:	9a07      	ldr	r2, [sp, #28]
 8006ec2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ec4:	441a      	add	r2, r3
 8006ec6:	9207      	str	r2, [sp, #28]
 8006ec8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006eca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ecc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006ece:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006ed0:	f7f9 fdd2 	bl	8000a78 <__aeabi_dcmpeq>
 8006ed4:	b990      	cbnz	r0, 8006efc <_svfprintf_r+0x47c>
 8006ed6:	2230      	movs	r2, #48	; 0x30
 8006ed8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006eda:	9907      	ldr	r1, [sp, #28]
 8006edc:	4299      	cmp	r1, r3
 8006ede:	d90f      	bls.n	8006f00 <_svfprintf_r+0x480>
 8006ee0:	1c59      	adds	r1, r3, #1
 8006ee2:	911f      	str	r1, [sp, #124]	; 0x7c
 8006ee4:	701a      	strb	r2, [r3, #0]
 8006ee6:	e7f7      	b.n	8006ed8 <_svfprintf_r+0x458>
 8006ee8:	465e      	mov	r6, fp
 8006eea:	e7bc      	b.n	8006e66 <_svfprintf_r+0x3e6>
 8006eec:	0800bade 	.word	0x0800bade
 8006ef0:	7fefffff 	.word	0x7fefffff
 8006ef4:	0800bace 	.word	0x0800bace
 8006ef8:	0800bad2 	.word	0x0800bad2
 8006efc:	9b07      	ldr	r3, [sp, #28]
 8006efe:	931f      	str	r3, [sp, #124]	; 0x7c
 8006f00:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006f02:	2f47      	cmp	r7, #71	; 0x47
 8006f04:	eba3 0308 	sub.w	r3, r3, r8
 8006f08:	9307      	str	r3, [sp, #28]
 8006f0a:	f040 8100 	bne.w	800710e <_svfprintf_r+0x68e>
 8006f0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f10:	1cd9      	adds	r1, r3, #3
 8006f12:	db02      	blt.n	8006f1a <_svfprintf_r+0x49a>
 8006f14:	459b      	cmp	fp, r3
 8006f16:	f280 8126 	bge.w	8007166 <_svfprintf_r+0x6e6>
 8006f1a:	9b06      	ldr	r3, [sp, #24]
 8006f1c:	3b02      	subs	r3, #2
 8006f1e:	9306      	str	r3, [sp, #24]
 8006f20:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006f22:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8006f26:	1e53      	subs	r3, r2, #1
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	bfa8      	it	ge
 8006f2c:	222b      	movge	r2, #43	; 0x2b
 8006f2e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006f30:	bfbc      	itt	lt
 8006f32:	f1c2 0301 	rsblt	r3, r2, #1
 8006f36:	222d      	movlt	r2, #45	; 0x2d
 8006f38:	2b09      	cmp	r3, #9
 8006f3a:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8006f3e:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8006f42:	f340 8100 	ble.w	8007146 <_svfprintf_r+0x6c6>
 8006f46:	260a      	movs	r6, #10
 8006f48:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8006f4c:	fb93 f0f6 	sdiv	r0, r3, r6
 8006f50:	fb06 3310 	mls	r3, r6, r0, r3
 8006f54:	2809      	cmp	r0, #9
 8006f56:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8006f5a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f5e:	f102 31ff 	add.w	r1, r2, #4294967295
 8006f62:	4603      	mov	r3, r0
 8006f64:	f300 80e8 	bgt.w	8007138 <_svfprintf_r+0x6b8>
 8006f68:	3330      	adds	r3, #48	; 0x30
 8006f6a:	f801 3c01 	strb.w	r3, [r1, #-1]
 8006f6e:	3a02      	subs	r2, #2
 8006f70:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8006f74:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8006f78:	4282      	cmp	r2, r0
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	f0c0 80de 	bcc.w	800713c <_svfprintf_r+0x6bc>
 8006f80:	9a07      	ldr	r2, [sp, #28]
 8006f82:	ab1d      	add	r3, sp, #116	; 0x74
 8006f84:	1acb      	subs	r3, r1, r3
 8006f86:	2a01      	cmp	r2, #1
 8006f88:	9314      	str	r3, [sp, #80]	; 0x50
 8006f8a:	eb03 0b02 	add.w	fp, r3, r2
 8006f8e:	dc02      	bgt.n	8006f96 <_svfprintf_r+0x516>
 8006f90:	f015 0701 	ands.w	r7, r5, #1
 8006f94:	d002      	beq.n	8006f9c <_svfprintf_r+0x51c>
 8006f96:	2700      	movs	r7, #0
 8006f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f9a:	449b      	add	fp, r3
 8006f9c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006f9e:	b113      	cbz	r3, 8006fa6 <_svfprintf_r+0x526>
 8006fa0:	232d      	movs	r3, #45	; 0x2d
 8006fa2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8006fa6:	2600      	movs	r6, #0
 8006fa8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8006faa:	455e      	cmp	r6, fp
 8006fac:	4633      	mov	r3, r6
 8006fae:	bfb8      	it	lt
 8006fb0:	465b      	movlt	r3, fp
 8006fb2:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fb4:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8006fb8:	b113      	cbz	r3, 8006fc0 <_svfprintf_r+0x540>
 8006fba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fc0:	f015 0302 	ands.w	r3, r5, #2
 8006fc4:	9316      	str	r3, [sp, #88]	; 0x58
 8006fc6:	bf1e      	ittt	ne
 8006fc8:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8006fca:	3302      	addne	r3, #2
 8006fcc:	930f      	strne	r3, [sp, #60]	; 0x3c
 8006fce:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8006fd2:	9317      	str	r3, [sp, #92]	; 0x5c
 8006fd4:	d118      	bne.n	8007008 <_svfprintf_r+0x588>
 8006fd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006fda:	1a9b      	subs	r3, r3, r2
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	9310      	str	r3, [sp, #64]	; 0x40
 8006fe0:	dd12      	ble.n	8007008 <_svfprintf_r+0x588>
 8006fe2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006fe4:	2b10      	cmp	r3, #16
 8006fe6:	4bab      	ldr	r3, [pc, #684]	; (8007294 <_svfprintf_r+0x814>)
 8006fe8:	6023      	str	r3, [r4, #0]
 8006fea:	f300 81d9 	bgt.w	80073a0 <_svfprintf_r+0x920>
 8006fee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ff0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006ff2:	6063      	str	r3, [r4, #4]
 8006ff4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006ff6:	4413      	add	r3, r2
 8006ff8:	9323      	str	r3, [sp, #140]	; 0x8c
 8006ffa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ffc:	3301      	adds	r3, #1
 8006ffe:	2b07      	cmp	r3, #7
 8007000:	9322      	str	r3, [sp, #136]	; 0x88
 8007002:	f300 81e6 	bgt.w	80073d2 <_svfprintf_r+0x952>
 8007006:	3408      	adds	r4, #8
 8007008:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800700c:	b173      	cbz	r3, 800702c <_svfprintf_r+0x5ac>
 800700e:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8007012:	6023      	str	r3, [r4, #0]
 8007014:	2301      	movs	r3, #1
 8007016:	6063      	str	r3, [r4, #4]
 8007018:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800701a:	3301      	adds	r3, #1
 800701c:	9323      	str	r3, [sp, #140]	; 0x8c
 800701e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007020:	3301      	adds	r3, #1
 8007022:	2b07      	cmp	r3, #7
 8007024:	9322      	str	r3, [sp, #136]	; 0x88
 8007026:	f300 81de 	bgt.w	80073e6 <_svfprintf_r+0x966>
 800702a:	3408      	adds	r4, #8
 800702c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800702e:	b16b      	cbz	r3, 800704c <_svfprintf_r+0x5cc>
 8007030:	ab1a      	add	r3, sp, #104	; 0x68
 8007032:	6023      	str	r3, [r4, #0]
 8007034:	2302      	movs	r3, #2
 8007036:	6063      	str	r3, [r4, #4]
 8007038:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800703a:	3302      	adds	r3, #2
 800703c:	9323      	str	r3, [sp, #140]	; 0x8c
 800703e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007040:	3301      	adds	r3, #1
 8007042:	2b07      	cmp	r3, #7
 8007044:	9322      	str	r3, [sp, #136]	; 0x88
 8007046:	f300 81d8 	bgt.w	80073fa <_svfprintf_r+0x97a>
 800704a:	3408      	adds	r4, #8
 800704c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800704e:	2b80      	cmp	r3, #128	; 0x80
 8007050:	d118      	bne.n	8007084 <_svfprintf_r+0x604>
 8007052:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007054:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007056:	1a9b      	subs	r3, r3, r2
 8007058:	2b00      	cmp	r3, #0
 800705a:	9310      	str	r3, [sp, #64]	; 0x40
 800705c:	dd12      	ble.n	8007084 <_svfprintf_r+0x604>
 800705e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007060:	2b10      	cmp	r3, #16
 8007062:	4b8d      	ldr	r3, [pc, #564]	; (8007298 <_svfprintf_r+0x818>)
 8007064:	6023      	str	r3, [r4, #0]
 8007066:	f300 81d2 	bgt.w	800740e <_svfprintf_r+0x98e>
 800706a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800706c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800706e:	6063      	str	r3, [r4, #4]
 8007070:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007072:	4413      	add	r3, r2
 8007074:	9323      	str	r3, [sp, #140]	; 0x8c
 8007076:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007078:	3301      	adds	r3, #1
 800707a:	2b07      	cmp	r3, #7
 800707c:	9322      	str	r3, [sp, #136]	; 0x88
 800707e:	f300 81df 	bgt.w	8007440 <_svfprintf_r+0x9c0>
 8007082:	3408      	adds	r4, #8
 8007084:	eba6 060b 	sub.w	r6, r6, fp
 8007088:	2e00      	cmp	r6, #0
 800708a:	dd0f      	ble.n	80070ac <_svfprintf_r+0x62c>
 800708c:	4b82      	ldr	r3, [pc, #520]	; (8007298 <_svfprintf_r+0x818>)
 800708e:	2e10      	cmp	r6, #16
 8007090:	6023      	str	r3, [r4, #0]
 8007092:	f300 81df 	bgt.w	8007454 <_svfprintf_r+0x9d4>
 8007096:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007098:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800709a:	3301      	adds	r3, #1
 800709c:	6066      	str	r6, [r4, #4]
 800709e:	2b07      	cmp	r3, #7
 80070a0:	4406      	add	r6, r0
 80070a2:	9623      	str	r6, [sp, #140]	; 0x8c
 80070a4:	9322      	str	r3, [sp, #136]	; 0x88
 80070a6:	f300 81ec 	bgt.w	8007482 <_svfprintf_r+0xa02>
 80070aa:	3408      	adds	r4, #8
 80070ac:	05eb      	lsls	r3, r5, #23
 80070ae:	f100 81f2 	bmi.w	8007496 <_svfprintf_r+0xa16>
 80070b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070b4:	e884 0900 	stmia.w	r4, {r8, fp}
 80070b8:	445b      	add	r3, fp
 80070ba:	9323      	str	r3, [sp, #140]	; 0x8c
 80070bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80070be:	3301      	adds	r3, #1
 80070c0:	2b07      	cmp	r3, #7
 80070c2:	9322      	str	r3, [sp, #136]	; 0x88
 80070c4:	f340 8419 	ble.w	80078fa <_svfprintf_r+0xe7a>
 80070c8:	aa21      	add	r2, sp, #132	; 0x84
 80070ca:	4649      	mov	r1, r9
 80070cc:	4650      	mov	r0, sl
 80070ce:	f003 ffa2 	bl	800b016 <__ssprint_r>
 80070d2:	2800      	cmp	r0, #0
 80070d4:	f040 8431 	bne.w	800793a <_svfprintf_r+0xeba>
 80070d8:	ac2e      	add	r4, sp, #184	; 0xb8
 80070da:	076b      	lsls	r3, r5, #29
 80070dc:	f100 8410 	bmi.w	8007900 <_svfprintf_r+0xe80>
 80070e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80070e6:	428a      	cmp	r2, r1
 80070e8:	bfac      	ite	ge
 80070ea:	189b      	addge	r3, r3, r2
 80070ec:	185b      	addlt	r3, r3, r1
 80070ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80070f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070f2:	b13b      	cbz	r3, 8007104 <_svfprintf_r+0x684>
 80070f4:	aa21      	add	r2, sp, #132	; 0x84
 80070f6:	4649      	mov	r1, r9
 80070f8:	4650      	mov	r0, sl
 80070fa:	f003 ff8c 	bl	800b016 <__ssprint_r>
 80070fe:	2800      	cmp	r0, #0
 8007100:	f040 841b 	bne.w	800793a <_svfprintf_r+0xeba>
 8007104:	2300      	movs	r3, #0
 8007106:	9f08      	ldr	r7, [sp, #32]
 8007108:	9322      	str	r3, [sp, #136]	; 0x88
 800710a:	ac2e      	add	r4, sp, #184	; 0xb8
 800710c:	e4f2      	b.n	8006af4 <_svfprintf_r+0x74>
 800710e:	9b06      	ldr	r3, [sp, #24]
 8007110:	2b65      	cmp	r3, #101	; 0x65
 8007112:	f77f af05 	ble.w	8006f20 <_svfprintf_r+0x4a0>
 8007116:	9b06      	ldr	r3, [sp, #24]
 8007118:	2b66      	cmp	r3, #102	; 0x66
 800711a:	d124      	bne.n	8007166 <_svfprintf_r+0x6e6>
 800711c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800711e:	2b00      	cmp	r3, #0
 8007120:	dd19      	ble.n	8007156 <_svfprintf_r+0x6d6>
 8007122:	f1bb 0f00 	cmp.w	fp, #0
 8007126:	d101      	bne.n	800712c <_svfprintf_r+0x6ac>
 8007128:	07ea      	lsls	r2, r5, #31
 800712a:	d502      	bpl.n	8007132 <_svfprintf_r+0x6b2>
 800712c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800712e:	4413      	add	r3, r2
 8007130:	445b      	add	r3, fp
 8007132:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8007134:	469b      	mov	fp, r3
 8007136:	e731      	b.n	8006f9c <_svfprintf_r+0x51c>
 8007138:	460a      	mov	r2, r1
 800713a:	e707      	b.n	8006f4c <_svfprintf_r+0x4cc>
 800713c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8007140:	f803 1b01 	strb.w	r1, [r3], #1
 8007144:	e718      	b.n	8006f78 <_svfprintf_r+0x4f8>
 8007146:	2230      	movs	r2, #48	; 0x30
 8007148:	4413      	add	r3, r2
 800714a:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 800714e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8007152:	a91e      	add	r1, sp, #120	; 0x78
 8007154:	e714      	b.n	8006f80 <_svfprintf_r+0x500>
 8007156:	f1bb 0f00 	cmp.w	fp, #0
 800715a:	d101      	bne.n	8007160 <_svfprintf_r+0x6e0>
 800715c:	07eb      	lsls	r3, r5, #31
 800715e:	d515      	bpl.n	800718c <_svfprintf_r+0x70c>
 8007160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007162:	3301      	adds	r3, #1
 8007164:	e7e4      	b.n	8007130 <_svfprintf_r+0x6b0>
 8007166:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007168:	9b07      	ldr	r3, [sp, #28]
 800716a:	429a      	cmp	r2, r3
 800716c:	db06      	blt.n	800717c <_svfprintf_r+0x6fc>
 800716e:	07ef      	lsls	r7, r5, #31
 8007170:	d50e      	bpl.n	8007190 <_svfprintf_r+0x710>
 8007172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007174:	4413      	add	r3, r2
 8007176:	2267      	movs	r2, #103	; 0x67
 8007178:	9206      	str	r2, [sp, #24]
 800717a:	e7da      	b.n	8007132 <_svfprintf_r+0x6b2>
 800717c:	9b07      	ldr	r3, [sp, #28]
 800717e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007180:	2a00      	cmp	r2, #0
 8007182:	440b      	add	r3, r1
 8007184:	dcf7      	bgt.n	8007176 <_svfprintf_r+0x6f6>
 8007186:	f1c2 0201 	rsb	r2, r2, #1
 800718a:	e7f3      	b.n	8007174 <_svfprintf_r+0x6f4>
 800718c:	2301      	movs	r3, #1
 800718e:	e7d0      	b.n	8007132 <_svfprintf_r+0x6b2>
 8007190:	4613      	mov	r3, r2
 8007192:	e7f0      	b.n	8007176 <_svfprintf_r+0x6f6>
 8007194:	b10b      	cbz	r3, 800719a <_svfprintf_r+0x71a>
 8007196:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800719a:	f015 0f20 	tst.w	r5, #32
 800719e:	f107 0304 	add.w	r3, r7, #4
 80071a2:	d008      	beq.n	80071b6 <_svfprintf_r+0x736>
 80071a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80071a6:	683a      	ldr	r2, [r7, #0]
 80071a8:	17ce      	asrs	r6, r1, #31
 80071aa:	4608      	mov	r0, r1
 80071ac:	4631      	mov	r1, r6
 80071ae:	e9c2 0100 	strd	r0, r1, [r2]
 80071b2:	461f      	mov	r7, r3
 80071b4:	e49e      	b.n	8006af4 <_svfprintf_r+0x74>
 80071b6:	06ee      	lsls	r6, r5, #27
 80071b8:	d503      	bpl.n	80071c2 <_svfprintf_r+0x742>
 80071ba:	683a      	ldr	r2, [r7, #0]
 80071bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80071be:	6011      	str	r1, [r2, #0]
 80071c0:	e7f7      	b.n	80071b2 <_svfprintf_r+0x732>
 80071c2:	0668      	lsls	r0, r5, #25
 80071c4:	d5f9      	bpl.n	80071ba <_svfprintf_r+0x73a>
 80071c6:	683a      	ldr	r2, [r7, #0]
 80071c8:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 80071cc:	8011      	strh	r1, [r2, #0]
 80071ce:	e7f0      	b.n	80071b2 <_svfprintf_r+0x732>
 80071d0:	f045 0510 	orr.w	r5, r5, #16
 80071d4:	f015 0320 	ands.w	r3, r5, #32
 80071d8:	d022      	beq.n	8007220 <_svfprintf_r+0x7a0>
 80071da:	3707      	adds	r7, #7
 80071dc:	f027 0707 	bic.w	r7, r7, #7
 80071e0:	f107 0308 	add.w	r3, r7, #8
 80071e4:	9308      	str	r3, [sp, #32]
 80071e6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80071ea:	2300      	movs	r3, #0
 80071ec:	2200      	movs	r2, #0
 80071ee:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80071f2:	f1bb 3fff 	cmp.w	fp, #4294967295
 80071f6:	f000 83db 	beq.w	80079b0 <_svfprintf_r+0xf30>
 80071fa:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80071fe:	920f      	str	r2, [sp, #60]	; 0x3c
 8007200:	ea56 0207 	orrs.w	r2, r6, r7
 8007204:	f040 83d9 	bne.w	80079ba <_svfprintf_r+0xf3a>
 8007208:	f1bb 0f00 	cmp.w	fp, #0
 800720c:	f000 80aa 	beq.w	8007364 <_svfprintf_r+0x8e4>
 8007210:	2b01      	cmp	r3, #1
 8007212:	d076      	beq.n	8007302 <_svfprintf_r+0x882>
 8007214:	2b02      	cmp	r3, #2
 8007216:	f000 8091 	beq.w	800733c <_svfprintf_r+0x8bc>
 800721a:	2600      	movs	r6, #0
 800721c:	2700      	movs	r7, #0
 800721e:	e3d2      	b.n	80079c6 <_svfprintf_r+0xf46>
 8007220:	1d3a      	adds	r2, r7, #4
 8007222:	f015 0110 	ands.w	r1, r5, #16
 8007226:	9208      	str	r2, [sp, #32]
 8007228:	d002      	beq.n	8007230 <_svfprintf_r+0x7b0>
 800722a:	683e      	ldr	r6, [r7, #0]
 800722c:	2700      	movs	r7, #0
 800722e:	e7dd      	b.n	80071ec <_svfprintf_r+0x76c>
 8007230:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8007234:	d0f9      	beq.n	800722a <_svfprintf_r+0x7aa>
 8007236:	883e      	ldrh	r6, [r7, #0]
 8007238:	2700      	movs	r7, #0
 800723a:	e7d6      	b.n	80071ea <_svfprintf_r+0x76a>
 800723c:	1d3b      	adds	r3, r7, #4
 800723e:	9308      	str	r3, [sp, #32]
 8007240:	2330      	movs	r3, #48	; 0x30
 8007242:	2278      	movs	r2, #120	; 0x78
 8007244:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8007248:	4b14      	ldr	r3, [pc, #80]	; (800729c <_svfprintf_r+0x81c>)
 800724a:	683e      	ldr	r6, [r7, #0]
 800724c:	9315      	str	r3, [sp, #84]	; 0x54
 800724e:	2700      	movs	r7, #0
 8007250:	f045 0502 	orr.w	r5, r5, #2
 8007254:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8007258:	2302      	movs	r3, #2
 800725a:	9206      	str	r2, [sp, #24]
 800725c:	e7c6      	b.n	80071ec <_svfprintf_r+0x76c>
 800725e:	2600      	movs	r6, #0
 8007260:	1d3b      	adds	r3, r7, #4
 8007262:	f1bb 3fff 	cmp.w	fp, #4294967295
 8007266:	9308      	str	r3, [sp, #32]
 8007268:	f8d7 8000 	ldr.w	r8, [r7]
 800726c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8007270:	d00a      	beq.n	8007288 <_svfprintf_r+0x808>
 8007272:	465a      	mov	r2, fp
 8007274:	4631      	mov	r1, r6
 8007276:	4640      	mov	r0, r8
 8007278:	f003 f9f2 	bl	800a660 <memchr>
 800727c:	2800      	cmp	r0, #0
 800727e:	f000 808d 	beq.w	800739c <_svfprintf_r+0x91c>
 8007282:	eba0 0b08 	sub.w	fp, r0, r8
 8007286:	e5c4      	b.n	8006e12 <_svfprintf_r+0x392>
 8007288:	4640      	mov	r0, r8
 800728a:	f7f8 ffcd 	bl	8000228 <strlen>
 800728e:	4683      	mov	fp, r0
 8007290:	e5bf      	b.n	8006e12 <_svfprintf_r+0x392>
 8007292:	bf00      	nop
 8007294:	0800bb02 	.word	0x0800bb02
 8007298:	0800bb12 	.word	0x0800bb12
 800729c:	0800baef 	.word	0x0800baef
 80072a0:	f045 0510 	orr.w	r5, r5, #16
 80072a4:	06a9      	lsls	r1, r5, #26
 80072a6:	d509      	bpl.n	80072bc <_svfprintf_r+0x83c>
 80072a8:	3707      	adds	r7, #7
 80072aa:	f027 0707 	bic.w	r7, r7, #7
 80072ae:	f107 0308 	add.w	r3, r7, #8
 80072b2:	9308      	str	r3, [sp, #32]
 80072b4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80072b8:	2301      	movs	r3, #1
 80072ba:	e797      	b.n	80071ec <_svfprintf_r+0x76c>
 80072bc:	1d3b      	adds	r3, r7, #4
 80072be:	f015 0f10 	tst.w	r5, #16
 80072c2:	9308      	str	r3, [sp, #32]
 80072c4:	d001      	beq.n	80072ca <_svfprintf_r+0x84a>
 80072c6:	683e      	ldr	r6, [r7, #0]
 80072c8:	e002      	b.n	80072d0 <_svfprintf_r+0x850>
 80072ca:	066a      	lsls	r2, r5, #25
 80072cc:	d5fb      	bpl.n	80072c6 <_svfprintf_r+0x846>
 80072ce:	883e      	ldrh	r6, [r7, #0]
 80072d0:	2700      	movs	r7, #0
 80072d2:	e7f1      	b.n	80072b8 <_svfprintf_r+0x838>
 80072d4:	b10b      	cbz	r3, 80072da <_svfprintf_r+0x85a>
 80072d6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80072da:	4ba3      	ldr	r3, [pc, #652]	; (8007568 <_svfprintf_r+0xae8>)
 80072dc:	e4c5      	b.n	8006c6a <_svfprintf_r+0x1ea>
 80072de:	1d3b      	adds	r3, r7, #4
 80072e0:	f015 0f10 	tst.w	r5, #16
 80072e4:	9308      	str	r3, [sp, #32]
 80072e6:	d001      	beq.n	80072ec <_svfprintf_r+0x86c>
 80072e8:	683e      	ldr	r6, [r7, #0]
 80072ea:	e002      	b.n	80072f2 <_svfprintf_r+0x872>
 80072ec:	066e      	lsls	r6, r5, #25
 80072ee:	d5fb      	bpl.n	80072e8 <_svfprintf_r+0x868>
 80072f0:	883e      	ldrh	r6, [r7, #0]
 80072f2:	2700      	movs	r7, #0
 80072f4:	e4c5      	b.n	8006c82 <_svfprintf_r+0x202>
 80072f6:	4643      	mov	r3, r8
 80072f8:	e366      	b.n	80079c8 <_svfprintf_r+0xf48>
 80072fa:	2f00      	cmp	r7, #0
 80072fc:	bf08      	it	eq
 80072fe:	2e0a      	cmpeq	r6, #10
 8007300:	d205      	bcs.n	800730e <_svfprintf_r+0x88e>
 8007302:	3630      	adds	r6, #48	; 0x30
 8007304:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8007308:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800730c:	e377      	b.n	80079fe <_svfprintf_r+0xf7e>
 800730e:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8007312:	4630      	mov	r0, r6
 8007314:	4639      	mov	r1, r7
 8007316:	220a      	movs	r2, #10
 8007318:	2300      	movs	r3, #0
 800731a:	f7f9 fc1d 	bl	8000b58 <__aeabi_uldivmod>
 800731e:	3230      	adds	r2, #48	; 0x30
 8007320:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8007324:	2300      	movs	r3, #0
 8007326:	4630      	mov	r0, r6
 8007328:	4639      	mov	r1, r7
 800732a:	220a      	movs	r2, #10
 800732c:	f7f9 fc14 	bl	8000b58 <__aeabi_uldivmod>
 8007330:	4606      	mov	r6, r0
 8007332:	460f      	mov	r7, r1
 8007334:	ea56 0307 	orrs.w	r3, r6, r7
 8007338:	d1eb      	bne.n	8007312 <_svfprintf_r+0x892>
 800733a:	e360      	b.n	80079fe <_svfprintf_r+0xf7e>
 800733c:	2600      	movs	r6, #0
 800733e:	2700      	movs	r7, #0
 8007340:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8007344:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007346:	f006 030f 	and.w	r3, r6, #15
 800734a:	5cd3      	ldrb	r3, [r2, r3]
 800734c:	093a      	lsrs	r2, r7, #4
 800734e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8007352:	0933      	lsrs	r3, r6, #4
 8007354:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007358:	461e      	mov	r6, r3
 800735a:	4617      	mov	r7, r2
 800735c:	ea56 0307 	orrs.w	r3, r6, r7
 8007360:	d1f0      	bne.n	8007344 <_svfprintf_r+0x8c4>
 8007362:	e34c      	b.n	80079fe <_svfprintf_r+0xf7e>
 8007364:	b93b      	cbnz	r3, 8007376 <_svfprintf_r+0x8f6>
 8007366:	07ea      	lsls	r2, r5, #31
 8007368:	d505      	bpl.n	8007376 <_svfprintf_r+0x8f6>
 800736a:	2330      	movs	r3, #48	; 0x30
 800736c:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8007370:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8007374:	e343      	b.n	80079fe <_svfprintf_r+0xf7e>
 8007376:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800737a:	e340      	b.n	80079fe <_svfprintf_r+0xf7e>
 800737c:	b10b      	cbz	r3, 8007382 <_svfprintf_r+0x902>
 800737e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007382:	9b06      	ldr	r3, [sp, #24]
 8007384:	2b00      	cmp	r3, #0
 8007386:	f000 82f7 	beq.w	8007978 <_svfprintf_r+0xef8>
 800738a:	2600      	movs	r6, #0
 800738c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8007390:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8007394:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8007398:	9708      	str	r7, [sp, #32]
 800739a:	e4e3      	b.n	8006d64 <_svfprintf_r+0x2e4>
 800739c:	4606      	mov	r6, r0
 800739e:	e538      	b.n	8006e12 <_svfprintf_r+0x392>
 80073a0:	2310      	movs	r3, #16
 80073a2:	6063      	str	r3, [r4, #4]
 80073a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80073a6:	3310      	adds	r3, #16
 80073a8:	9323      	str	r3, [sp, #140]	; 0x8c
 80073aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073ac:	3301      	adds	r3, #1
 80073ae:	2b07      	cmp	r3, #7
 80073b0:	9322      	str	r3, [sp, #136]	; 0x88
 80073b2:	dc04      	bgt.n	80073be <_svfprintf_r+0x93e>
 80073b4:	3408      	adds	r4, #8
 80073b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80073b8:	3b10      	subs	r3, #16
 80073ba:	9310      	str	r3, [sp, #64]	; 0x40
 80073bc:	e611      	b.n	8006fe2 <_svfprintf_r+0x562>
 80073be:	aa21      	add	r2, sp, #132	; 0x84
 80073c0:	4649      	mov	r1, r9
 80073c2:	4650      	mov	r0, sl
 80073c4:	f003 fe27 	bl	800b016 <__ssprint_r>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	f040 82b6 	bne.w	800793a <_svfprintf_r+0xeba>
 80073ce:	ac2e      	add	r4, sp, #184	; 0xb8
 80073d0:	e7f1      	b.n	80073b6 <_svfprintf_r+0x936>
 80073d2:	aa21      	add	r2, sp, #132	; 0x84
 80073d4:	4649      	mov	r1, r9
 80073d6:	4650      	mov	r0, sl
 80073d8:	f003 fe1d 	bl	800b016 <__ssprint_r>
 80073dc:	2800      	cmp	r0, #0
 80073de:	f040 82ac 	bne.w	800793a <_svfprintf_r+0xeba>
 80073e2:	ac2e      	add	r4, sp, #184	; 0xb8
 80073e4:	e610      	b.n	8007008 <_svfprintf_r+0x588>
 80073e6:	aa21      	add	r2, sp, #132	; 0x84
 80073e8:	4649      	mov	r1, r9
 80073ea:	4650      	mov	r0, sl
 80073ec:	f003 fe13 	bl	800b016 <__ssprint_r>
 80073f0:	2800      	cmp	r0, #0
 80073f2:	f040 82a2 	bne.w	800793a <_svfprintf_r+0xeba>
 80073f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80073f8:	e618      	b.n	800702c <_svfprintf_r+0x5ac>
 80073fa:	aa21      	add	r2, sp, #132	; 0x84
 80073fc:	4649      	mov	r1, r9
 80073fe:	4650      	mov	r0, sl
 8007400:	f003 fe09 	bl	800b016 <__ssprint_r>
 8007404:	2800      	cmp	r0, #0
 8007406:	f040 8298 	bne.w	800793a <_svfprintf_r+0xeba>
 800740a:	ac2e      	add	r4, sp, #184	; 0xb8
 800740c:	e61e      	b.n	800704c <_svfprintf_r+0x5cc>
 800740e:	2310      	movs	r3, #16
 8007410:	6063      	str	r3, [r4, #4]
 8007412:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007414:	3310      	adds	r3, #16
 8007416:	9323      	str	r3, [sp, #140]	; 0x8c
 8007418:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800741a:	3301      	adds	r3, #1
 800741c:	2b07      	cmp	r3, #7
 800741e:	9322      	str	r3, [sp, #136]	; 0x88
 8007420:	dc04      	bgt.n	800742c <_svfprintf_r+0x9ac>
 8007422:	3408      	adds	r4, #8
 8007424:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007426:	3b10      	subs	r3, #16
 8007428:	9310      	str	r3, [sp, #64]	; 0x40
 800742a:	e618      	b.n	800705e <_svfprintf_r+0x5de>
 800742c:	aa21      	add	r2, sp, #132	; 0x84
 800742e:	4649      	mov	r1, r9
 8007430:	4650      	mov	r0, sl
 8007432:	f003 fdf0 	bl	800b016 <__ssprint_r>
 8007436:	2800      	cmp	r0, #0
 8007438:	f040 827f 	bne.w	800793a <_svfprintf_r+0xeba>
 800743c:	ac2e      	add	r4, sp, #184	; 0xb8
 800743e:	e7f1      	b.n	8007424 <_svfprintf_r+0x9a4>
 8007440:	aa21      	add	r2, sp, #132	; 0x84
 8007442:	4649      	mov	r1, r9
 8007444:	4650      	mov	r0, sl
 8007446:	f003 fde6 	bl	800b016 <__ssprint_r>
 800744a:	2800      	cmp	r0, #0
 800744c:	f040 8275 	bne.w	800793a <_svfprintf_r+0xeba>
 8007450:	ac2e      	add	r4, sp, #184	; 0xb8
 8007452:	e617      	b.n	8007084 <_svfprintf_r+0x604>
 8007454:	2310      	movs	r3, #16
 8007456:	6063      	str	r3, [r4, #4]
 8007458:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800745a:	3310      	adds	r3, #16
 800745c:	9323      	str	r3, [sp, #140]	; 0x8c
 800745e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007460:	3301      	adds	r3, #1
 8007462:	2b07      	cmp	r3, #7
 8007464:	9322      	str	r3, [sp, #136]	; 0x88
 8007466:	dc02      	bgt.n	800746e <_svfprintf_r+0x9ee>
 8007468:	3408      	adds	r4, #8
 800746a:	3e10      	subs	r6, #16
 800746c:	e60e      	b.n	800708c <_svfprintf_r+0x60c>
 800746e:	aa21      	add	r2, sp, #132	; 0x84
 8007470:	4649      	mov	r1, r9
 8007472:	4650      	mov	r0, sl
 8007474:	f003 fdcf 	bl	800b016 <__ssprint_r>
 8007478:	2800      	cmp	r0, #0
 800747a:	f040 825e 	bne.w	800793a <_svfprintf_r+0xeba>
 800747e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007480:	e7f3      	b.n	800746a <_svfprintf_r+0x9ea>
 8007482:	aa21      	add	r2, sp, #132	; 0x84
 8007484:	4649      	mov	r1, r9
 8007486:	4650      	mov	r0, sl
 8007488:	f003 fdc5 	bl	800b016 <__ssprint_r>
 800748c:	2800      	cmp	r0, #0
 800748e:	f040 8254 	bne.w	800793a <_svfprintf_r+0xeba>
 8007492:	ac2e      	add	r4, sp, #184	; 0xb8
 8007494:	e60a      	b.n	80070ac <_svfprintf_r+0x62c>
 8007496:	9b06      	ldr	r3, [sp, #24]
 8007498:	2b65      	cmp	r3, #101	; 0x65
 800749a:	f340 81a9 	ble.w	80077f0 <_svfprintf_r+0xd70>
 800749e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80074a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074a2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80074a4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80074a6:	f7f9 fae7 	bl	8000a78 <__aeabi_dcmpeq>
 80074aa:	2800      	cmp	r0, #0
 80074ac:	d062      	beq.n	8007574 <_svfprintf_r+0xaf4>
 80074ae:	4b2f      	ldr	r3, [pc, #188]	; (800756c <_svfprintf_r+0xaec>)
 80074b0:	6023      	str	r3, [r4, #0]
 80074b2:	2301      	movs	r3, #1
 80074b4:	6063      	str	r3, [r4, #4]
 80074b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074b8:	3301      	adds	r3, #1
 80074ba:	9323      	str	r3, [sp, #140]	; 0x8c
 80074bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074be:	3301      	adds	r3, #1
 80074c0:	2b07      	cmp	r3, #7
 80074c2:	9322      	str	r3, [sp, #136]	; 0x88
 80074c4:	dc25      	bgt.n	8007512 <_svfprintf_r+0xa92>
 80074c6:	3408      	adds	r4, #8
 80074c8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074ca:	9a07      	ldr	r2, [sp, #28]
 80074cc:	4293      	cmp	r3, r2
 80074ce:	db02      	blt.n	80074d6 <_svfprintf_r+0xa56>
 80074d0:	07ee      	lsls	r6, r5, #31
 80074d2:	f57f ae02 	bpl.w	80070da <_svfprintf_r+0x65a>
 80074d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80074d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074da:	6023      	str	r3, [r4, #0]
 80074dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074de:	6063      	str	r3, [r4, #4]
 80074e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074e2:	4413      	add	r3, r2
 80074e4:	9323      	str	r3, [sp, #140]	; 0x8c
 80074e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074e8:	3301      	adds	r3, #1
 80074ea:	2b07      	cmp	r3, #7
 80074ec:	9322      	str	r3, [sp, #136]	; 0x88
 80074ee:	dc1a      	bgt.n	8007526 <_svfprintf_r+0xaa6>
 80074f0:	3408      	adds	r4, #8
 80074f2:	9b07      	ldr	r3, [sp, #28]
 80074f4:	1e5e      	subs	r6, r3, #1
 80074f6:	2e00      	cmp	r6, #0
 80074f8:	f77f adef 	ble.w	80070da <_svfprintf_r+0x65a>
 80074fc:	f04f 0810 	mov.w	r8, #16
 8007500:	4f1b      	ldr	r7, [pc, #108]	; (8007570 <_svfprintf_r+0xaf0>)
 8007502:	2e10      	cmp	r6, #16
 8007504:	6027      	str	r7, [r4, #0]
 8007506:	dc18      	bgt.n	800753a <_svfprintf_r+0xaba>
 8007508:	6066      	str	r6, [r4, #4]
 800750a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800750c:	441e      	add	r6, r3
 800750e:	9623      	str	r6, [sp, #140]	; 0x8c
 8007510:	e5d4      	b.n	80070bc <_svfprintf_r+0x63c>
 8007512:	aa21      	add	r2, sp, #132	; 0x84
 8007514:	4649      	mov	r1, r9
 8007516:	4650      	mov	r0, sl
 8007518:	f003 fd7d 	bl	800b016 <__ssprint_r>
 800751c:	2800      	cmp	r0, #0
 800751e:	f040 820c 	bne.w	800793a <_svfprintf_r+0xeba>
 8007522:	ac2e      	add	r4, sp, #184	; 0xb8
 8007524:	e7d0      	b.n	80074c8 <_svfprintf_r+0xa48>
 8007526:	aa21      	add	r2, sp, #132	; 0x84
 8007528:	4649      	mov	r1, r9
 800752a:	4650      	mov	r0, sl
 800752c:	f003 fd73 	bl	800b016 <__ssprint_r>
 8007530:	2800      	cmp	r0, #0
 8007532:	f040 8202 	bne.w	800793a <_svfprintf_r+0xeba>
 8007536:	ac2e      	add	r4, sp, #184	; 0xb8
 8007538:	e7db      	b.n	80074f2 <_svfprintf_r+0xa72>
 800753a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800753c:	f8c4 8004 	str.w	r8, [r4, #4]
 8007540:	3310      	adds	r3, #16
 8007542:	9323      	str	r3, [sp, #140]	; 0x8c
 8007544:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007546:	3301      	adds	r3, #1
 8007548:	2b07      	cmp	r3, #7
 800754a:	9322      	str	r3, [sp, #136]	; 0x88
 800754c:	dc02      	bgt.n	8007554 <_svfprintf_r+0xad4>
 800754e:	3408      	adds	r4, #8
 8007550:	3e10      	subs	r6, #16
 8007552:	e7d6      	b.n	8007502 <_svfprintf_r+0xa82>
 8007554:	aa21      	add	r2, sp, #132	; 0x84
 8007556:	4649      	mov	r1, r9
 8007558:	4650      	mov	r0, sl
 800755a:	f003 fd5c 	bl	800b016 <__ssprint_r>
 800755e:	2800      	cmp	r0, #0
 8007560:	f040 81eb 	bne.w	800793a <_svfprintf_r+0xeba>
 8007564:	ac2e      	add	r4, sp, #184	; 0xb8
 8007566:	e7f3      	b.n	8007550 <_svfprintf_r+0xad0>
 8007568:	0800baef 	.word	0x0800baef
 800756c:	0800bb00 	.word	0x0800bb00
 8007570:	0800bb12 	.word	0x0800bb12
 8007574:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007576:	2b00      	cmp	r3, #0
 8007578:	dc7a      	bgt.n	8007670 <_svfprintf_r+0xbf0>
 800757a:	4b9b      	ldr	r3, [pc, #620]	; (80077e8 <_svfprintf_r+0xd68>)
 800757c:	6023      	str	r3, [r4, #0]
 800757e:	2301      	movs	r3, #1
 8007580:	6063      	str	r3, [r4, #4]
 8007582:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007584:	3301      	adds	r3, #1
 8007586:	9323      	str	r3, [sp, #140]	; 0x8c
 8007588:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800758a:	3301      	adds	r3, #1
 800758c:	2b07      	cmp	r3, #7
 800758e:	9322      	str	r3, [sp, #136]	; 0x88
 8007590:	dc44      	bgt.n	800761c <_svfprintf_r+0xb9c>
 8007592:	3408      	adds	r4, #8
 8007594:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007596:	b923      	cbnz	r3, 80075a2 <_svfprintf_r+0xb22>
 8007598:	9b07      	ldr	r3, [sp, #28]
 800759a:	b913      	cbnz	r3, 80075a2 <_svfprintf_r+0xb22>
 800759c:	07e8      	lsls	r0, r5, #31
 800759e:	f57f ad9c 	bpl.w	80070da <_svfprintf_r+0x65a>
 80075a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075a6:	6023      	str	r3, [r4, #0]
 80075a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075aa:	6063      	str	r3, [r4, #4]
 80075ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80075ae:	4413      	add	r3, r2
 80075b0:	9323      	str	r3, [sp, #140]	; 0x8c
 80075b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075b4:	3301      	adds	r3, #1
 80075b6:	2b07      	cmp	r3, #7
 80075b8:	9322      	str	r3, [sp, #136]	; 0x88
 80075ba:	dc39      	bgt.n	8007630 <_svfprintf_r+0xbb0>
 80075bc:	f104 0308 	add.w	r3, r4, #8
 80075c0:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80075c2:	2e00      	cmp	r6, #0
 80075c4:	da19      	bge.n	80075fa <_svfprintf_r+0xb7a>
 80075c6:	2410      	movs	r4, #16
 80075c8:	4f88      	ldr	r7, [pc, #544]	; (80077ec <_svfprintf_r+0xd6c>)
 80075ca:	4276      	negs	r6, r6
 80075cc:	2e10      	cmp	r6, #16
 80075ce:	601f      	str	r7, [r3, #0]
 80075d0:	dc38      	bgt.n	8007644 <_svfprintf_r+0xbc4>
 80075d2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80075d4:	605e      	str	r6, [r3, #4]
 80075d6:	4416      	add	r6, r2
 80075d8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80075da:	9623      	str	r6, [sp, #140]	; 0x8c
 80075dc:	3201      	adds	r2, #1
 80075de:	2a07      	cmp	r2, #7
 80075e0:	f103 0308 	add.w	r3, r3, #8
 80075e4:	9222      	str	r2, [sp, #136]	; 0x88
 80075e6:	dd08      	ble.n	80075fa <_svfprintf_r+0xb7a>
 80075e8:	aa21      	add	r2, sp, #132	; 0x84
 80075ea:	4649      	mov	r1, r9
 80075ec:	4650      	mov	r0, sl
 80075ee:	f003 fd12 	bl	800b016 <__ssprint_r>
 80075f2:	2800      	cmp	r0, #0
 80075f4:	f040 81a1 	bne.w	800793a <_svfprintf_r+0xeba>
 80075f8:	ab2e      	add	r3, sp, #184	; 0xb8
 80075fa:	9a07      	ldr	r2, [sp, #28]
 80075fc:	9907      	ldr	r1, [sp, #28]
 80075fe:	605a      	str	r2, [r3, #4]
 8007600:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007602:	f8c3 8000 	str.w	r8, [r3]
 8007606:	440a      	add	r2, r1
 8007608:	9223      	str	r2, [sp, #140]	; 0x8c
 800760a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800760c:	3201      	adds	r2, #1
 800760e:	2a07      	cmp	r2, #7
 8007610:	9222      	str	r2, [sp, #136]	; 0x88
 8007612:	f73f ad59 	bgt.w	80070c8 <_svfprintf_r+0x648>
 8007616:	f103 0408 	add.w	r4, r3, #8
 800761a:	e55e      	b.n	80070da <_svfprintf_r+0x65a>
 800761c:	aa21      	add	r2, sp, #132	; 0x84
 800761e:	4649      	mov	r1, r9
 8007620:	4650      	mov	r0, sl
 8007622:	f003 fcf8 	bl	800b016 <__ssprint_r>
 8007626:	2800      	cmp	r0, #0
 8007628:	f040 8187 	bne.w	800793a <_svfprintf_r+0xeba>
 800762c:	ac2e      	add	r4, sp, #184	; 0xb8
 800762e:	e7b1      	b.n	8007594 <_svfprintf_r+0xb14>
 8007630:	aa21      	add	r2, sp, #132	; 0x84
 8007632:	4649      	mov	r1, r9
 8007634:	4650      	mov	r0, sl
 8007636:	f003 fcee 	bl	800b016 <__ssprint_r>
 800763a:	2800      	cmp	r0, #0
 800763c:	f040 817d 	bne.w	800793a <_svfprintf_r+0xeba>
 8007640:	ab2e      	add	r3, sp, #184	; 0xb8
 8007642:	e7bd      	b.n	80075c0 <_svfprintf_r+0xb40>
 8007644:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007646:	605c      	str	r4, [r3, #4]
 8007648:	3210      	adds	r2, #16
 800764a:	9223      	str	r2, [sp, #140]	; 0x8c
 800764c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800764e:	3201      	adds	r2, #1
 8007650:	2a07      	cmp	r2, #7
 8007652:	9222      	str	r2, [sp, #136]	; 0x88
 8007654:	dc02      	bgt.n	800765c <_svfprintf_r+0xbdc>
 8007656:	3308      	adds	r3, #8
 8007658:	3e10      	subs	r6, #16
 800765a:	e7b7      	b.n	80075cc <_svfprintf_r+0xb4c>
 800765c:	aa21      	add	r2, sp, #132	; 0x84
 800765e:	4649      	mov	r1, r9
 8007660:	4650      	mov	r0, sl
 8007662:	f003 fcd8 	bl	800b016 <__ssprint_r>
 8007666:	2800      	cmp	r0, #0
 8007668:	f040 8167 	bne.w	800793a <_svfprintf_r+0xeba>
 800766c:	ab2e      	add	r3, sp, #184	; 0xb8
 800766e:	e7f3      	b.n	8007658 <_svfprintf_r+0xbd8>
 8007670:	9b07      	ldr	r3, [sp, #28]
 8007672:	42bb      	cmp	r3, r7
 8007674:	bfa8      	it	ge
 8007676:	463b      	movge	r3, r7
 8007678:	2b00      	cmp	r3, #0
 800767a:	461e      	mov	r6, r3
 800767c:	dd0b      	ble.n	8007696 <_svfprintf_r+0xc16>
 800767e:	6063      	str	r3, [r4, #4]
 8007680:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007682:	f8c4 8000 	str.w	r8, [r4]
 8007686:	4433      	add	r3, r6
 8007688:	9323      	str	r3, [sp, #140]	; 0x8c
 800768a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800768c:	3301      	adds	r3, #1
 800768e:	2b07      	cmp	r3, #7
 8007690:	9322      	str	r3, [sp, #136]	; 0x88
 8007692:	dc5f      	bgt.n	8007754 <_svfprintf_r+0xcd4>
 8007694:	3408      	adds	r4, #8
 8007696:	2e00      	cmp	r6, #0
 8007698:	bfb4      	ite	lt
 800769a:	463e      	movlt	r6, r7
 800769c:	1bbe      	subge	r6, r7, r6
 800769e:	2e00      	cmp	r6, #0
 80076a0:	dd0f      	ble.n	80076c2 <_svfprintf_r+0xc42>
 80076a2:	f8df b148 	ldr.w	fp, [pc, #328]	; 80077ec <_svfprintf_r+0xd6c>
 80076a6:	2e10      	cmp	r6, #16
 80076a8:	f8c4 b000 	str.w	fp, [r4]
 80076ac:	dc5c      	bgt.n	8007768 <_svfprintf_r+0xce8>
 80076ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80076b0:	6066      	str	r6, [r4, #4]
 80076b2:	441e      	add	r6, r3
 80076b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076b6:	9623      	str	r6, [sp, #140]	; 0x8c
 80076b8:	3301      	adds	r3, #1
 80076ba:	2b07      	cmp	r3, #7
 80076bc:	9322      	str	r3, [sp, #136]	; 0x88
 80076be:	dc6a      	bgt.n	8007796 <_svfprintf_r+0xd16>
 80076c0:	3408      	adds	r4, #8
 80076c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80076c4:	9a07      	ldr	r2, [sp, #28]
 80076c6:	4293      	cmp	r3, r2
 80076c8:	db01      	blt.n	80076ce <_svfprintf_r+0xc4e>
 80076ca:	07e9      	lsls	r1, r5, #31
 80076cc:	d50d      	bpl.n	80076ea <_svfprintf_r+0xc6a>
 80076ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80076d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076d2:	6023      	str	r3, [r4, #0]
 80076d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076d6:	6063      	str	r3, [r4, #4]
 80076d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80076da:	4413      	add	r3, r2
 80076dc:	9323      	str	r3, [sp, #140]	; 0x8c
 80076de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076e0:	3301      	adds	r3, #1
 80076e2:	2b07      	cmp	r3, #7
 80076e4:	9322      	str	r3, [sp, #136]	; 0x88
 80076e6:	dc60      	bgt.n	80077aa <_svfprintf_r+0xd2a>
 80076e8:	3408      	adds	r4, #8
 80076ea:	9b07      	ldr	r3, [sp, #28]
 80076ec:	9a07      	ldr	r2, [sp, #28]
 80076ee:	1bde      	subs	r6, r3, r7
 80076f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	429e      	cmp	r6, r3
 80076f6:	bfa8      	it	ge
 80076f8:	461e      	movge	r6, r3
 80076fa:	2e00      	cmp	r6, #0
 80076fc:	dd0b      	ble.n	8007716 <_svfprintf_r+0xc96>
 80076fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007700:	4447      	add	r7, r8
 8007702:	4433      	add	r3, r6
 8007704:	9323      	str	r3, [sp, #140]	; 0x8c
 8007706:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007708:	6027      	str	r7, [r4, #0]
 800770a:	3301      	adds	r3, #1
 800770c:	2b07      	cmp	r3, #7
 800770e:	6066      	str	r6, [r4, #4]
 8007710:	9322      	str	r3, [sp, #136]	; 0x88
 8007712:	dc54      	bgt.n	80077be <_svfprintf_r+0xd3e>
 8007714:	3408      	adds	r4, #8
 8007716:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007718:	9a07      	ldr	r2, [sp, #28]
 800771a:	2e00      	cmp	r6, #0
 800771c:	eba2 0303 	sub.w	r3, r2, r3
 8007720:	bfb4      	ite	lt
 8007722:	461e      	movlt	r6, r3
 8007724:	1b9e      	subge	r6, r3, r6
 8007726:	2e00      	cmp	r6, #0
 8007728:	f77f acd7 	ble.w	80070da <_svfprintf_r+0x65a>
 800772c:	f04f 0810 	mov.w	r8, #16
 8007730:	4f2e      	ldr	r7, [pc, #184]	; (80077ec <_svfprintf_r+0xd6c>)
 8007732:	2e10      	cmp	r6, #16
 8007734:	6027      	str	r7, [r4, #0]
 8007736:	f77f aee7 	ble.w	8007508 <_svfprintf_r+0xa88>
 800773a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800773c:	f8c4 8004 	str.w	r8, [r4, #4]
 8007740:	3310      	adds	r3, #16
 8007742:	9323      	str	r3, [sp, #140]	; 0x8c
 8007744:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007746:	3301      	adds	r3, #1
 8007748:	2b07      	cmp	r3, #7
 800774a:	9322      	str	r3, [sp, #136]	; 0x88
 800774c:	dc41      	bgt.n	80077d2 <_svfprintf_r+0xd52>
 800774e:	3408      	adds	r4, #8
 8007750:	3e10      	subs	r6, #16
 8007752:	e7ee      	b.n	8007732 <_svfprintf_r+0xcb2>
 8007754:	aa21      	add	r2, sp, #132	; 0x84
 8007756:	4649      	mov	r1, r9
 8007758:	4650      	mov	r0, sl
 800775a:	f003 fc5c 	bl	800b016 <__ssprint_r>
 800775e:	2800      	cmp	r0, #0
 8007760:	f040 80eb 	bne.w	800793a <_svfprintf_r+0xeba>
 8007764:	ac2e      	add	r4, sp, #184	; 0xb8
 8007766:	e796      	b.n	8007696 <_svfprintf_r+0xc16>
 8007768:	2310      	movs	r3, #16
 800776a:	6063      	str	r3, [r4, #4]
 800776c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800776e:	3310      	adds	r3, #16
 8007770:	9323      	str	r3, [sp, #140]	; 0x8c
 8007772:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007774:	3301      	adds	r3, #1
 8007776:	2b07      	cmp	r3, #7
 8007778:	9322      	str	r3, [sp, #136]	; 0x88
 800777a:	dc02      	bgt.n	8007782 <_svfprintf_r+0xd02>
 800777c:	3408      	adds	r4, #8
 800777e:	3e10      	subs	r6, #16
 8007780:	e791      	b.n	80076a6 <_svfprintf_r+0xc26>
 8007782:	aa21      	add	r2, sp, #132	; 0x84
 8007784:	4649      	mov	r1, r9
 8007786:	4650      	mov	r0, sl
 8007788:	f003 fc45 	bl	800b016 <__ssprint_r>
 800778c:	2800      	cmp	r0, #0
 800778e:	f040 80d4 	bne.w	800793a <_svfprintf_r+0xeba>
 8007792:	ac2e      	add	r4, sp, #184	; 0xb8
 8007794:	e7f3      	b.n	800777e <_svfprintf_r+0xcfe>
 8007796:	aa21      	add	r2, sp, #132	; 0x84
 8007798:	4649      	mov	r1, r9
 800779a:	4650      	mov	r0, sl
 800779c:	f003 fc3b 	bl	800b016 <__ssprint_r>
 80077a0:	2800      	cmp	r0, #0
 80077a2:	f040 80ca 	bne.w	800793a <_svfprintf_r+0xeba>
 80077a6:	ac2e      	add	r4, sp, #184	; 0xb8
 80077a8:	e78b      	b.n	80076c2 <_svfprintf_r+0xc42>
 80077aa:	aa21      	add	r2, sp, #132	; 0x84
 80077ac:	4649      	mov	r1, r9
 80077ae:	4650      	mov	r0, sl
 80077b0:	f003 fc31 	bl	800b016 <__ssprint_r>
 80077b4:	2800      	cmp	r0, #0
 80077b6:	f040 80c0 	bne.w	800793a <_svfprintf_r+0xeba>
 80077ba:	ac2e      	add	r4, sp, #184	; 0xb8
 80077bc:	e795      	b.n	80076ea <_svfprintf_r+0xc6a>
 80077be:	aa21      	add	r2, sp, #132	; 0x84
 80077c0:	4649      	mov	r1, r9
 80077c2:	4650      	mov	r0, sl
 80077c4:	f003 fc27 	bl	800b016 <__ssprint_r>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	f040 80b6 	bne.w	800793a <_svfprintf_r+0xeba>
 80077ce:	ac2e      	add	r4, sp, #184	; 0xb8
 80077d0:	e7a1      	b.n	8007716 <_svfprintf_r+0xc96>
 80077d2:	aa21      	add	r2, sp, #132	; 0x84
 80077d4:	4649      	mov	r1, r9
 80077d6:	4650      	mov	r0, sl
 80077d8:	f003 fc1d 	bl	800b016 <__ssprint_r>
 80077dc:	2800      	cmp	r0, #0
 80077de:	f040 80ac 	bne.w	800793a <_svfprintf_r+0xeba>
 80077e2:	ac2e      	add	r4, sp, #184	; 0xb8
 80077e4:	e7b4      	b.n	8007750 <_svfprintf_r+0xcd0>
 80077e6:	bf00      	nop
 80077e8:	0800bb00 	.word	0x0800bb00
 80077ec:	0800bb12 	.word	0x0800bb12
 80077f0:	9b07      	ldr	r3, [sp, #28]
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	dc01      	bgt.n	80077fa <_svfprintf_r+0xd7a>
 80077f6:	07ea      	lsls	r2, r5, #31
 80077f8:	d576      	bpl.n	80078e8 <_svfprintf_r+0xe68>
 80077fa:	2301      	movs	r3, #1
 80077fc:	6063      	str	r3, [r4, #4]
 80077fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007800:	f8c4 8000 	str.w	r8, [r4]
 8007804:	3301      	adds	r3, #1
 8007806:	9323      	str	r3, [sp, #140]	; 0x8c
 8007808:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800780a:	3301      	adds	r3, #1
 800780c:	2b07      	cmp	r3, #7
 800780e:	9322      	str	r3, [sp, #136]	; 0x88
 8007810:	dc36      	bgt.n	8007880 <_svfprintf_r+0xe00>
 8007812:	3408      	adds	r4, #8
 8007814:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007816:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007818:	6023      	str	r3, [r4, #0]
 800781a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800781c:	6063      	str	r3, [r4, #4]
 800781e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007820:	4413      	add	r3, r2
 8007822:	9323      	str	r3, [sp, #140]	; 0x8c
 8007824:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007826:	3301      	adds	r3, #1
 8007828:	2b07      	cmp	r3, #7
 800782a:	9322      	str	r3, [sp, #136]	; 0x88
 800782c:	dc31      	bgt.n	8007892 <_svfprintf_r+0xe12>
 800782e:	3408      	adds	r4, #8
 8007830:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007832:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007834:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007836:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007838:	f7f9 f91e 	bl	8000a78 <__aeabi_dcmpeq>
 800783c:	9b07      	ldr	r3, [sp, #28]
 800783e:	1e5e      	subs	r6, r3, #1
 8007840:	2800      	cmp	r0, #0
 8007842:	d12f      	bne.n	80078a4 <_svfprintf_r+0xe24>
 8007844:	f108 0301 	add.w	r3, r8, #1
 8007848:	e884 0048 	stmia.w	r4, {r3, r6}
 800784c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800784e:	9a07      	ldr	r2, [sp, #28]
 8007850:	3b01      	subs	r3, #1
 8007852:	4413      	add	r3, r2
 8007854:	9323      	str	r3, [sp, #140]	; 0x8c
 8007856:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007858:	3301      	adds	r3, #1
 800785a:	2b07      	cmp	r3, #7
 800785c:	9322      	str	r3, [sp, #136]	; 0x88
 800785e:	dd4a      	ble.n	80078f6 <_svfprintf_r+0xe76>
 8007860:	aa21      	add	r2, sp, #132	; 0x84
 8007862:	4649      	mov	r1, r9
 8007864:	4650      	mov	r0, sl
 8007866:	f003 fbd6 	bl	800b016 <__ssprint_r>
 800786a:	2800      	cmp	r0, #0
 800786c:	d165      	bne.n	800793a <_svfprintf_r+0xeba>
 800786e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007870:	ab1d      	add	r3, sp, #116	; 0x74
 8007872:	6023      	str	r3, [r4, #0]
 8007874:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007876:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007878:	6063      	str	r3, [r4, #4]
 800787a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800787c:	4413      	add	r3, r2
 800787e:	e41c      	b.n	80070ba <_svfprintf_r+0x63a>
 8007880:	aa21      	add	r2, sp, #132	; 0x84
 8007882:	4649      	mov	r1, r9
 8007884:	4650      	mov	r0, sl
 8007886:	f003 fbc6 	bl	800b016 <__ssprint_r>
 800788a:	2800      	cmp	r0, #0
 800788c:	d155      	bne.n	800793a <_svfprintf_r+0xeba>
 800788e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007890:	e7c0      	b.n	8007814 <_svfprintf_r+0xd94>
 8007892:	aa21      	add	r2, sp, #132	; 0x84
 8007894:	4649      	mov	r1, r9
 8007896:	4650      	mov	r0, sl
 8007898:	f003 fbbd 	bl	800b016 <__ssprint_r>
 800789c:	2800      	cmp	r0, #0
 800789e:	d14c      	bne.n	800793a <_svfprintf_r+0xeba>
 80078a0:	ac2e      	add	r4, sp, #184	; 0xb8
 80078a2:	e7c5      	b.n	8007830 <_svfprintf_r+0xdb0>
 80078a4:	2e00      	cmp	r6, #0
 80078a6:	dde3      	ble.n	8007870 <_svfprintf_r+0xdf0>
 80078a8:	f04f 0810 	mov.w	r8, #16
 80078ac:	4f58      	ldr	r7, [pc, #352]	; (8007a10 <_svfprintf_r+0xf90>)
 80078ae:	2e10      	cmp	r6, #16
 80078b0:	6027      	str	r7, [r4, #0]
 80078b2:	dc04      	bgt.n	80078be <_svfprintf_r+0xe3e>
 80078b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078b6:	6066      	str	r6, [r4, #4]
 80078b8:	441e      	add	r6, r3
 80078ba:	9623      	str	r6, [sp, #140]	; 0x8c
 80078bc:	e7cb      	b.n	8007856 <_svfprintf_r+0xdd6>
 80078be:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078c0:	f8c4 8004 	str.w	r8, [r4, #4]
 80078c4:	3310      	adds	r3, #16
 80078c6:	9323      	str	r3, [sp, #140]	; 0x8c
 80078c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078ca:	3301      	adds	r3, #1
 80078cc:	2b07      	cmp	r3, #7
 80078ce:	9322      	str	r3, [sp, #136]	; 0x88
 80078d0:	dc02      	bgt.n	80078d8 <_svfprintf_r+0xe58>
 80078d2:	3408      	adds	r4, #8
 80078d4:	3e10      	subs	r6, #16
 80078d6:	e7ea      	b.n	80078ae <_svfprintf_r+0xe2e>
 80078d8:	aa21      	add	r2, sp, #132	; 0x84
 80078da:	4649      	mov	r1, r9
 80078dc:	4650      	mov	r0, sl
 80078de:	f003 fb9a 	bl	800b016 <__ssprint_r>
 80078e2:	bb50      	cbnz	r0, 800793a <_svfprintf_r+0xeba>
 80078e4:	ac2e      	add	r4, sp, #184	; 0xb8
 80078e6:	e7f5      	b.n	80078d4 <_svfprintf_r+0xe54>
 80078e8:	2301      	movs	r3, #1
 80078ea:	6063      	str	r3, [r4, #4]
 80078ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078ee:	f8c4 8000 	str.w	r8, [r4]
 80078f2:	3301      	adds	r3, #1
 80078f4:	e7ae      	b.n	8007854 <_svfprintf_r+0xdd4>
 80078f6:	3408      	adds	r4, #8
 80078f8:	e7ba      	b.n	8007870 <_svfprintf_r+0xdf0>
 80078fa:	3408      	adds	r4, #8
 80078fc:	f7ff bbed 	b.w	80070da <_svfprintf_r+0x65a>
 8007900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007902:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007904:	1a9d      	subs	r5, r3, r2
 8007906:	2d00      	cmp	r5, #0
 8007908:	f77f abea 	ble.w	80070e0 <_svfprintf_r+0x660>
 800790c:	2610      	movs	r6, #16
 800790e:	4b41      	ldr	r3, [pc, #260]	; (8007a14 <_svfprintf_r+0xf94>)
 8007910:	2d10      	cmp	r5, #16
 8007912:	6023      	str	r3, [r4, #0]
 8007914:	dc1b      	bgt.n	800794e <_svfprintf_r+0xece>
 8007916:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007918:	6065      	str	r5, [r4, #4]
 800791a:	441d      	add	r5, r3
 800791c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800791e:	9523      	str	r5, [sp, #140]	; 0x8c
 8007920:	3301      	adds	r3, #1
 8007922:	2b07      	cmp	r3, #7
 8007924:	9322      	str	r3, [sp, #136]	; 0x88
 8007926:	f77f abdb 	ble.w	80070e0 <_svfprintf_r+0x660>
 800792a:	aa21      	add	r2, sp, #132	; 0x84
 800792c:	4649      	mov	r1, r9
 800792e:	4650      	mov	r0, sl
 8007930:	f003 fb71 	bl	800b016 <__ssprint_r>
 8007934:	2800      	cmp	r0, #0
 8007936:	f43f abd3 	beq.w	80070e0 <_svfprintf_r+0x660>
 800793a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800793e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007944:	bf18      	it	ne
 8007946:	f04f 33ff 	movne.w	r3, #4294967295
 800794a:	f7ff b8bd 	b.w	8006ac8 <_svfprintf_r+0x48>
 800794e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007950:	6066      	str	r6, [r4, #4]
 8007952:	3310      	adds	r3, #16
 8007954:	9323      	str	r3, [sp, #140]	; 0x8c
 8007956:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007958:	3301      	adds	r3, #1
 800795a:	2b07      	cmp	r3, #7
 800795c:	9322      	str	r3, [sp, #136]	; 0x88
 800795e:	dc02      	bgt.n	8007966 <_svfprintf_r+0xee6>
 8007960:	3408      	adds	r4, #8
 8007962:	3d10      	subs	r5, #16
 8007964:	e7d3      	b.n	800790e <_svfprintf_r+0xe8e>
 8007966:	aa21      	add	r2, sp, #132	; 0x84
 8007968:	4649      	mov	r1, r9
 800796a:	4650      	mov	r0, sl
 800796c:	f003 fb53 	bl	800b016 <__ssprint_r>
 8007970:	2800      	cmp	r0, #0
 8007972:	d1e2      	bne.n	800793a <_svfprintf_r+0xeba>
 8007974:	ac2e      	add	r4, sp, #184	; 0xb8
 8007976:	e7f4      	b.n	8007962 <_svfprintf_r+0xee2>
 8007978:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800797a:	2b00      	cmp	r3, #0
 800797c:	d0dd      	beq.n	800793a <_svfprintf_r+0xeba>
 800797e:	aa21      	add	r2, sp, #132	; 0x84
 8007980:	4649      	mov	r1, r9
 8007982:	4650      	mov	r0, sl
 8007984:	f003 fb47 	bl	800b016 <__ssprint_r>
 8007988:	e7d7      	b.n	800793a <_svfprintf_r+0xeba>
 800798a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800798c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800798e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007990:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007992:	f7f9 f8a3 	bl	8000adc <__aeabi_dcmpun>
 8007996:	2800      	cmp	r0, #0
 8007998:	f43f aa3d 	beq.w	8006e16 <_svfprintf_r+0x396>
 800799c:	4b1e      	ldr	r3, [pc, #120]	; (8007a18 <_svfprintf_r+0xf98>)
 800799e:	4a1f      	ldr	r2, [pc, #124]	; (8007a1c <_svfprintf_r+0xf9c>)
 80079a0:	f7ff ba2d 	b.w	8006dfe <_svfprintf_r+0x37e>
 80079a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80079a6:	eba3 0308 	sub.w	r3, r3, r8
 80079aa:	9307      	str	r3, [sp, #28]
 80079ac:	f7ff baaf 	b.w	8006f0e <_svfprintf_r+0x48e>
 80079b0:	ea56 0207 	orrs.w	r2, r6, r7
 80079b4:	950f      	str	r5, [sp, #60]	; 0x3c
 80079b6:	f43f ac2b 	beq.w	8007210 <_svfprintf_r+0x790>
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	f43f ac9d 	beq.w	80072fa <_svfprintf_r+0x87a>
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	f43f acbd 	beq.w	8007340 <_svfprintf_r+0x8c0>
 80079c6:	ab2e      	add	r3, sp, #184	; 0xb8
 80079c8:	08f1      	lsrs	r1, r6, #3
 80079ca:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80079ce:	08f8      	lsrs	r0, r7, #3
 80079d0:	f006 0207 	and.w	r2, r6, #7
 80079d4:	4607      	mov	r7, r0
 80079d6:	460e      	mov	r6, r1
 80079d8:	3230      	adds	r2, #48	; 0x30
 80079da:	ea56 0107 	orrs.w	r1, r6, r7
 80079de:	f103 38ff 	add.w	r8, r3, #4294967295
 80079e2:	f803 2c01 	strb.w	r2, [r3, #-1]
 80079e6:	f47f ac86 	bne.w	80072f6 <_svfprintf_r+0x876>
 80079ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80079ec:	07c9      	lsls	r1, r1, #31
 80079ee:	d506      	bpl.n	80079fe <_svfprintf_r+0xf7e>
 80079f0:	2a30      	cmp	r2, #48	; 0x30
 80079f2:	d004      	beq.n	80079fe <_svfprintf_r+0xf7e>
 80079f4:	2230      	movs	r2, #48	; 0x30
 80079f6:	f808 2c01 	strb.w	r2, [r8, #-1]
 80079fa:	f1a3 0802 	sub.w	r8, r3, #2
 80079fe:	ab2e      	add	r3, sp, #184	; 0xb8
 8007a00:	465e      	mov	r6, fp
 8007a02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007a04:	eba3 0b08 	sub.w	fp, r3, r8
 8007a08:	2700      	movs	r7, #0
 8007a0a:	f7ff bace 	b.w	8006faa <_svfprintf_r+0x52a>
 8007a0e:	bf00      	nop
 8007a10:	0800bb12 	.word	0x0800bb12
 8007a14:	0800bb02 	.word	0x0800bb02
 8007a18:	0800bad6 	.word	0x0800bad6
 8007a1c:	0800bada 	.word	0x0800bada

08007a20 <_vfprintf_r>:
 8007a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a24:	b0bf      	sub	sp, #252	; 0xfc
 8007a26:	460d      	mov	r5, r1
 8007a28:	4616      	mov	r6, r2
 8007a2a:	461c      	mov	r4, r3
 8007a2c:	461f      	mov	r7, r3
 8007a2e:	4681      	mov	r9, r0
 8007a30:	f002 fb72 	bl	800a118 <_localeconv_r>
 8007a34:	6803      	ldr	r3, [r0, #0]
 8007a36:	4618      	mov	r0, r3
 8007a38:	9311      	str	r3, [sp, #68]	; 0x44
 8007a3a:	f7f8 fbf5 	bl	8000228 <strlen>
 8007a3e:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a40:	f1b9 0f00 	cmp.w	r9, #0
 8007a44:	d005      	beq.n	8007a52 <_vfprintf_r+0x32>
 8007a46:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8007a4a:	b913      	cbnz	r3, 8007a52 <_vfprintf_r+0x32>
 8007a4c:	4648      	mov	r0, r9
 8007a4e:	f002 f851 	bl	8009af4 <__sinit>
 8007a52:	4b8f      	ldr	r3, [pc, #572]	; (8007c90 <_vfprintf_r+0x270>)
 8007a54:	429d      	cmp	r5, r3
 8007a56:	d12c      	bne.n	8007ab2 <_vfprintf_r+0x92>
 8007a58:	f8d9 5004 	ldr.w	r5, [r9, #4]
 8007a5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a5e:	07d8      	lsls	r0, r3, #31
 8007a60:	d405      	bmi.n	8007a6e <_vfprintf_r+0x4e>
 8007a62:	89ab      	ldrh	r3, [r5, #12]
 8007a64:	0599      	lsls	r1, r3, #22
 8007a66:	d402      	bmi.n	8007a6e <_vfprintf_r+0x4e>
 8007a68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a6a:	f002 fb65 	bl	800a138 <__retarget_lock_acquire_recursive>
 8007a6e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 8007a72:	049a      	lsls	r2, r3, #18
 8007a74:	d406      	bmi.n	8007a84 <_vfprintf_r+0x64>
 8007a76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007a7a:	81ab      	strh	r3, [r5, #12]
 8007a7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a82:	666b      	str	r3, [r5, #100]	; 0x64
 8007a84:	89ab      	ldrh	r3, [r5, #12]
 8007a86:	071b      	lsls	r3, r3, #28
 8007a88:	d501      	bpl.n	8007a8e <_vfprintf_r+0x6e>
 8007a8a:	692b      	ldr	r3, [r5, #16]
 8007a8c:	b9eb      	cbnz	r3, 8007aca <_vfprintf_r+0xaa>
 8007a8e:	4629      	mov	r1, r5
 8007a90:	4648      	mov	r0, r9
 8007a92:	f001 f83b 	bl	8008b0c <__swsetup_r>
 8007a96:	b1c0      	cbz	r0, 8007aca <_vfprintf_r+0xaa>
 8007a98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a9a:	07d8      	lsls	r0, r3, #31
 8007a9c:	d405      	bmi.n	8007aaa <_vfprintf_r+0x8a>
 8007a9e:	89ab      	ldrh	r3, [r5, #12]
 8007aa0:	0599      	lsls	r1, r3, #22
 8007aa2:	d402      	bmi.n	8007aaa <_vfprintf_r+0x8a>
 8007aa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007aa6:	f002 fb48 	bl	800a13a <__retarget_lock_release_recursive>
 8007aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8007aae:	930c      	str	r3, [sp, #48]	; 0x30
 8007ab0:	e023      	b.n	8007afa <_vfprintf_r+0xda>
 8007ab2:	4b78      	ldr	r3, [pc, #480]	; (8007c94 <_vfprintf_r+0x274>)
 8007ab4:	429d      	cmp	r5, r3
 8007ab6:	d102      	bne.n	8007abe <_vfprintf_r+0x9e>
 8007ab8:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8007abc:	e7ce      	b.n	8007a5c <_vfprintf_r+0x3c>
 8007abe:	4b76      	ldr	r3, [pc, #472]	; (8007c98 <_vfprintf_r+0x278>)
 8007ac0:	429d      	cmp	r5, r3
 8007ac2:	bf08      	it	eq
 8007ac4:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 8007ac8:	e7c8      	b.n	8007a5c <_vfprintf_r+0x3c>
 8007aca:	89ab      	ldrh	r3, [r5, #12]
 8007acc:	f003 021a 	and.w	r2, r3, #26
 8007ad0:	2a0a      	cmp	r2, #10
 8007ad2:	d116      	bne.n	8007b02 <_vfprintf_r+0xe2>
 8007ad4:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 8007ad8:	2a00      	cmp	r2, #0
 8007ada:	db12      	blt.n	8007b02 <_vfprintf_r+0xe2>
 8007adc:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8007ade:	07d2      	lsls	r2, r2, #31
 8007ae0:	d404      	bmi.n	8007aec <_vfprintf_r+0xcc>
 8007ae2:	059f      	lsls	r7, r3, #22
 8007ae4:	d402      	bmi.n	8007aec <_vfprintf_r+0xcc>
 8007ae6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ae8:	f002 fb27 	bl	800a13a <__retarget_lock_release_recursive>
 8007aec:	4623      	mov	r3, r4
 8007aee:	4632      	mov	r2, r6
 8007af0:	4629      	mov	r1, r5
 8007af2:	4648      	mov	r0, r9
 8007af4:	f000 ffca 	bl	8008a8c <__sbprintf>
 8007af8:	900c      	str	r0, [sp, #48]	; 0x30
 8007afa:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007afc:	b03f      	add	sp, #252	; 0xfc
 8007afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b02:	2300      	movs	r3, #0
 8007b04:	ac2e      	add	r4, sp, #184	; 0xb8
 8007b06:	9421      	str	r4, [sp, #132]	; 0x84
 8007b08:	9323      	str	r3, [sp, #140]	; 0x8c
 8007b0a:	9322      	str	r3, [sp, #136]	; 0x88
 8007b0c:	9609      	str	r6, [sp, #36]	; 0x24
 8007b0e:	9307      	str	r3, [sp, #28]
 8007b10:	930e      	str	r3, [sp, #56]	; 0x38
 8007b12:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b14:	9315      	str	r3, [sp, #84]	; 0x54
 8007b16:	9314      	str	r3, [sp, #80]	; 0x50
 8007b18:	930c      	str	r3, [sp, #48]	; 0x30
 8007b1a:	9312      	str	r3, [sp, #72]	; 0x48
 8007b1c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007b1e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007b20:	4633      	mov	r3, r6
 8007b22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b26:	b112      	cbz	r2, 8007b2e <_vfprintf_r+0x10e>
 8007b28:	2a25      	cmp	r2, #37	; 0x25
 8007b2a:	f040 8084 	bne.w	8007c36 <_vfprintf_r+0x216>
 8007b2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b30:	ebb6 0803 	subs.w	r8, r6, r3
 8007b34:	d00d      	beq.n	8007b52 <_vfprintf_r+0x132>
 8007b36:	e884 0108 	stmia.w	r4, {r3, r8}
 8007b3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b3c:	4443      	add	r3, r8
 8007b3e:	9323      	str	r3, [sp, #140]	; 0x8c
 8007b40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b42:	3301      	adds	r3, #1
 8007b44:	2b07      	cmp	r3, #7
 8007b46:	9322      	str	r3, [sp, #136]	; 0x88
 8007b48:	dc77      	bgt.n	8007c3a <_vfprintf_r+0x21a>
 8007b4a:	3408      	adds	r4, #8
 8007b4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b4e:	4443      	add	r3, r8
 8007b50:	930c      	str	r3, [sp, #48]	; 0x30
 8007b52:	7833      	ldrb	r3, [r6, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	f000 873f 	beq.w	80089d8 <_vfprintf_r+0xfb8>
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	f04f 3bff 	mov.w	fp, #4294967295
 8007b60:	461a      	mov	r2, r3
 8007b62:	469a      	mov	sl, r3
 8007b64:	200a      	movs	r0, #10
 8007b66:	3601      	adds	r6, #1
 8007b68:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8007b6c:	930d      	str	r3, [sp, #52]	; 0x34
 8007b6e:	1c71      	adds	r1, r6, #1
 8007b70:	9109      	str	r1, [sp, #36]	; 0x24
 8007b72:	7831      	ldrb	r1, [r6, #0]
 8007b74:	9106      	str	r1, [sp, #24]
 8007b76:	9906      	ldr	r1, [sp, #24]
 8007b78:	3920      	subs	r1, #32
 8007b7a:	2958      	cmp	r1, #88	; 0x58
 8007b7c:	f200 8424 	bhi.w	80083c8 <_vfprintf_r+0x9a8>
 8007b80:	e8df f011 	tbh	[pc, r1, lsl #1]
 8007b84:	042200ae 	.word	0x042200ae
 8007b88:	00b30422 	.word	0x00b30422
 8007b8c:	04220422 	.word	0x04220422
 8007b90:	04220422 	.word	0x04220422
 8007b94:	04220422 	.word	0x04220422
 8007b98:	006500b6 	.word	0x006500b6
 8007b9c:	00be0422 	.word	0x00be0422
 8007ba0:	042200c1 	.word	0x042200c1
 8007ba4:	00e100de 	.word	0x00e100de
 8007ba8:	00e100e1 	.word	0x00e100e1
 8007bac:	00e100e1 	.word	0x00e100e1
 8007bb0:	00e100e1 	.word	0x00e100e1
 8007bb4:	00e100e1 	.word	0x00e100e1
 8007bb8:	04220422 	.word	0x04220422
 8007bbc:	04220422 	.word	0x04220422
 8007bc0:	04220422 	.word	0x04220422
 8007bc4:	04220422 	.word	0x04220422
 8007bc8:	04220422 	.word	0x04220422
 8007bcc:	012b0115 	.word	0x012b0115
 8007bd0:	012b0422 	.word	0x012b0422
 8007bd4:	04220422 	.word	0x04220422
 8007bd8:	04220422 	.word	0x04220422
 8007bdc:	042200f4 	.word	0x042200f4
 8007be0:	03490422 	.word	0x03490422
 8007be4:	04220422 	.word	0x04220422
 8007be8:	04220422 	.word	0x04220422
 8007bec:	03b00422 	.word	0x03b00422
 8007bf0:	04220422 	.word	0x04220422
 8007bf4:	0422008c 	.word	0x0422008c
 8007bf8:	04220422 	.word	0x04220422
 8007bfc:	04220422 	.word	0x04220422
 8007c00:	04220422 	.word	0x04220422
 8007c04:	04220422 	.word	0x04220422
 8007c08:	01070422 	.word	0x01070422
 8007c0c:	012b006b 	.word	0x012b006b
 8007c10:	012b012b 	.word	0x012b012b
 8007c14:	006b00f7 	.word	0x006b00f7
 8007c18:	04220422 	.word	0x04220422
 8007c1c:	042200fa 	.word	0x042200fa
 8007c20:	034b0329 	.word	0x034b0329
 8007c24:	0101037f 	.word	0x0101037f
 8007c28:	03900422 	.word	0x03900422
 8007c2c:	03b20422 	.word	0x03b20422
 8007c30:	04220422 	.word	0x04220422
 8007c34:	03cc      	.short	0x03cc
 8007c36:	461e      	mov	r6, r3
 8007c38:	e772      	b.n	8007b20 <_vfprintf_r+0x100>
 8007c3a:	aa21      	add	r2, sp, #132	; 0x84
 8007c3c:	4629      	mov	r1, r5
 8007c3e:	4648      	mov	r0, r9
 8007c40:	f003 fa63 	bl	800b10a <__sprint_r>
 8007c44:	2800      	cmp	r0, #0
 8007c46:	f040 86a3 	bne.w	8008990 <_vfprintf_r+0xf70>
 8007c4a:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c4c:	e77e      	b.n	8007b4c <_vfprintf_r+0x12c>
 8007c4e:	2301      	movs	r3, #1
 8007c50:	222b      	movs	r2, #43	; 0x2b
 8007c52:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007c54:	e78b      	b.n	8007b6e <_vfprintf_r+0x14e>
 8007c56:	460f      	mov	r7, r1
 8007c58:	e7fb      	b.n	8007c52 <_vfprintf_r+0x232>
 8007c5a:	b10b      	cbz	r3, 8007c60 <_vfprintf_r+0x240>
 8007c5c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007c60:	f01a 0f20 	tst.w	sl, #32
 8007c64:	f000 80a9 	beq.w	8007dba <_vfprintf_r+0x39a>
 8007c68:	3707      	adds	r7, #7
 8007c6a:	f027 0707 	bic.w	r7, r7, #7
 8007c6e:	f107 0308 	add.w	r3, r7, #8
 8007c72:	9308      	str	r3, [sp, #32]
 8007c74:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007c78:	2e00      	cmp	r6, #0
 8007c7a:	f177 0300 	sbcs.w	r3, r7, #0
 8007c7e:	da05      	bge.n	8007c8c <_vfprintf_r+0x26c>
 8007c80:	232d      	movs	r3, #45	; 0x2d
 8007c82:	4276      	negs	r6, r6
 8007c84:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007c88:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	e2d3      	b.n	8008238 <_vfprintf_r+0x818>
 8007c90:	0800bb70 	.word	0x0800bb70
 8007c94:	0800bb90 	.word	0x0800bb90
 8007c98:	0800bb50 	.word	0x0800bb50
 8007c9c:	b10b      	cbz	r3, 8007ca2 <_vfprintf_r+0x282>
 8007c9e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007ca2:	4ba2      	ldr	r3, [pc, #648]	; (8007f2c <_vfprintf_r+0x50c>)
 8007ca4:	f01a 0f20 	tst.w	sl, #32
 8007ca8:	9315      	str	r3, [sp, #84]	; 0x54
 8007caa:	f000 833c 	beq.w	8008326 <_vfprintf_r+0x906>
 8007cae:	3707      	adds	r7, #7
 8007cb0:	f027 0707 	bic.w	r7, r7, #7
 8007cb4:	f107 0308 	add.w	r3, r7, #8
 8007cb8:	9308      	str	r3, [sp, #32]
 8007cba:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007cbe:	f01a 0f01 	tst.w	sl, #1
 8007cc2:	d00b      	beq.n	8007cdc <_vfprintf_r+0x2bc>
 8007cc4:	ea56 0307 	orrs.w	r3, r6, r7
 8007cc8:	d008      	beq.n	8007cdc <_vfprintf_r+0x2bc>
 8007cca:	2330      	movs	r3, #48	; 0x30
 8007ccc:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8007cd0:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8007cd4:	f04a 0a02 	orr.w	sl, sl, #2
 8007cd8:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8007cdc:	2302      	movs	r3, #2
 8007cde:	e2a8      	b.n	8008232 <_vfprintf_r+0x812>
 8007ce0:	2a00      	cmp	r2, #0
 8007ce2:	d1b6      	bne.n	8007c52 <_vfprintf_r+0x232>
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	2220      	movs	r2, #32
 8007ce8:	e7b3      	b.n	8007c52 <_vfprintf_r+0x232>
 8007cea:	f04a 0a01 	orr.w	sl, sl, #1
 8007cee:	e7b0      	b.n	8007c52 <_vfprintf_r+0x232>
 8007cf0:	683e      	ldr	r6, [r7, #0]
 8007cf2:	1d39      	adds	r1, r7, #4
 8007cf4:	2e00      	cmp	r6, #0
 8007cf6:	960d      	str	r6, [sp, #52]	; 0x34
 8007cf8:	daad      	bge.n	8007c56 <_vfprintf_r+0x236>
 8007cfa:	460f      	mov	r7, r1
 8007cfc:	4276      	negs	r6, r6
 8007cfe:	960d      	str	r6, [sp, #52]	; 0x34
 8007d00:	f04a 0a04 	orr.w	sl, sl, #4
 8007d04:	e7a5      	b.n	8007c52 <_vfprintf_r+0x232>
 8007d06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d08:	1c4e      	adds	r6, r1, #1
 8007d0a:	7809      	ldrb	r1, [r1, #0]
 8007d0c:	292a      	cmp	r1, #42	; 0x2a
 8007d0e:	9106      	str	r1, [sp, #24]
 8007d10:	d010      	beq.n	8007d34 <_vfprintf_r+0x314>
 8007d12:	f04f 0b00 	mov.w	fp, #0
 8007d16:	9609      	str	r6, [sp, #36]	; 0x24
 8007d18:	9906      	ldr	r1, [sp, #24]
 8007d1a:	3930      	subs	r1, #48	; 0x30
 8007d1c:	2909      	cmp	r1, #9
 8007d1e:	f63f af2a 	bhi.w	8007b76 <_vfprintf_r+0x156>
 8007d22:	fb00 1b0b 	mla	fp, r0, fp, r1
 8007d26:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d28:	460e      	mov	r6, r1
 8007d2a:	f816 1b01 	ldrb.w	r1, [r6], #1
 8007d2e:	9106      	str	r1, [sp, #24]
 8007d30:	9609      	str	r6, [sp, #36]	; 0x24
 8007d32:	e7f1      	b.n	8007d18 <_vfprintf_r+0x2f8>
 8007d34:	6839      	ldr	r1, [r7, #0]
 8007d36:	9609      	str	r6, [sp, #36]	; 0x24
 8007d38:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8007d3c:	3704      	adds	r7, #4
 8007d3e:	e788      	b.n	8007c52 <_vfprintf_r+0x232>
 8007d40:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8007d44:	e785      	b.n	8007c52 <_vfprintf_r+0x232>
 8007d46:	2100      	movs	r1, #0
 8007d48:	910d      	str	r1, [sp, #52]	; 0x34
 8007d4a:	9906      	ldr	r1, [sp, #24]
 8007d4c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8007d4e:	3930      	subs	r1, #48	; 0x30
 8007d50:	fb00 1106 	mla	r1, r0, r6, r1
 8007d54:	910d      	str	r1, [sp, #52]	; 0x34
 8007d56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d58:	460e      	mov	r6, r1
 8007d5a:	f816 1b01 	ldrb.w	r1, [r6], #1
 8007d5e:	9106      	str	r1, [sp, #24]
 8007d60:	9906      	ldr	r1, [sp, #24]
 8007d62:	9609      	str	r6, [sp, #36]	; 0x24
 8007d64:	3930      	subs	r1, #48	; 0x30
 8007d66:	2909      	cmp	r1, #9
 8007d68:	d9ef      	bls.n	8007d4a <_vfprintf_r+0x32a>
 8007d6a:	e704      	b.n	8007b76 <_vfprintf_r+0x156>
 8007d6c:	f04a 0a08 	orr.w	sl, sl, #8
 8007d70:	e76f      	b.n	8007c52 <_vfprintf_r+0x232>
 8007d72:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8007d76:	e76c      	b.n	8007c52 <_vfprintf_r+0x232>
 8007d78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d7a:	7809      	ldrb	r1, [r1, #0]
 8007d7c:	296c      	cmp	r1, #108	; 0x6c
 8007d7e:	d105      	bne.n	8007d8c <_vfprintf_r+0x36c>
 8007d80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d82:	3101      	adds	r1, #1
 8007d84:	9109      	str	r1, [sp, #36]	; 0x24
 8007d86:	f04a 0a20 	orr.w	sl, sl, #32
 8007d8a:	e762      	b.n	8007c52 <_vfprintf_r+0x232>
 8007d8c:	f04a 0a10 	orr.w	sl, sl, #16
 8007d90:	e75f      	b.n	8007c52 <_vfprintf_r+0x232>
 8007d92:	2600      	movs	r6, #0
 8007d94:	1d3b      	adds	r3, r7, #4
 8007d96:	9308      	str	r3, [sp, #32]
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8007d9e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8007da2:	f04f 0b01 	mov.w	fp, #1
 8007da6:	960a      	str	r6, [sp, #40]	; 0x28
 8007da8:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8007dac:	e120      	b.n	8007ff0 <_vfprintf_r+0x5d0>
 8007dae:	b10b      	cbz	r3, 8007db4 <_vfprintf_r+0x394>
 8007db0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007db4:	f04a 0a10 	orr.w	sl, sl, #16
 8007db8:	e752      	b.n	8007c60 <_vfprintf_r+0x240>
 8007dba:	f01a 0f10 	tst.w	sl, #16
 8007dbe:	f107 0304 	add.w	r3, r7, #4
 8007dc2:	d003      	beq.n	8007dcc <_vfprintf_r+0x3ac>
 8007dc4:	683e      	ldr	r6, [r7, #0]
 8007dc6:	9308      	str	r3, [sp, #32]
 8007dc8:	17f7      	asrs	r7, r6, #31
 8007dca:	e755      	b.n	8007c78 <_vfprintf_r+0x258>
 8007dcc:	683e      	ldr	r6, [r7, #0]
 8007dce:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007dd2:	9308      	str	r3, [sp, #32]
 8007dd4:	bf18      	it	ne
 8007dd6:	b236      	sxthne	r6, r6
 8007dd8:	e7f6      	b.n	8007dc8 <_vfprintf_r+0x3a8>
 8007dda:	b10b      	cbz	r3, 8007de0 <_vfprintf_r+0x3c0>
 8007ddc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007de0:	3707      	adds	r7, #7
 8007de2:	f027 0707 	bic.w	r7, r7, #7
 8007de6:	f107 0308 	add.w	r3, r7, #8
 8007dea:	9308      	str	r3, [sp, #32]
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	f04f 32ff 	mov.w	r2, #4294967295
 8007df2:	930e      	str	r3, [sp, #56]	; 0x38
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8007df8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007dfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007dfc:	4638      	mov	r0, r7
 8007dfe:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8007e02:	4631      	mov	r1, r6
 8007e04:	4b4a      	ldr	r3, [pc, #296]	; (8007f30 <_vfprintf_r+0x510>)
 8007e06:	f7f8 fe69 	bl	8000adc <__aeabi_dcmpun>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	f040 85f1 	bne.w	80089f2 <_vfprintf_r+0xfd2>
 8007e10:	f04f 32ff 	mov.w	r2, #4294967295
 8007e14:	4b46      	ldr	r3, [pc, #280]	; (8007f30 <_vfprintf_r+0x510>)
 8007e16:	4638      	mov	r0, r7
 8007e18:	4631      	mov	r1, r6
 8007e1a:	f7f8 fe41 	bl	8000aa0 <__aeabi_dcmple>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	f040 85e7 	bne.w	80089f2 <_vfprintf_r+0xfd2>
 8007e24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007e26:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e28:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007e2a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007e2c:	f7f8 fe2e 	bl	8000a8c <__aeabi_dcmplt>
 8007e30:	b110      	cbz	r0, 8007e38 <_vfprintf_r+0x418>
 8007e32:	232d      	movs	r3, #45	; 0x2d
 8007e34:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8007e38:	4b3e      	ldr	r3, [pc, #248]	; (8007f34 <_vfprintf_r+0x514>)
 8007e3a:	4a3f      	ldr	r2, [pc, #252]	; (8007f38 <_vfprintf_r+0x518>)
 8007e3c:	9906      	ldr	r1, [sp, #24]
 8007e3e:	f04f 0b03 	mov.w	fp, #3
 8007e42:	2947      	cmp	r1, #71	; 0x47
 8007e44:	bfcc      	ite	gt
 8007e46:	4690      	movgt	r8, r2
 8007e48:	4698      	movle	r8, r3
 8007e4a:	2600      	movs	r6, #0
 8007e4c:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8007e50:	960a      	str	r6, [sp, #40]	; 0x28
 8007e52:	e0cd      	b.n	8007ff0 <_vfprintf_r+0x5d0>
 8007e54:	f1bb 3fff 	cmp.w	fp, #4294967295
 8007e58:	d026      	beq.n	8007ea8 <_vfprintf_r+0x488>
 8007e5a:	9b06      	ldr	r3, [sp, #24]
 8007e5c:	f023 0320 	bic.w	r3, r3, #32
 8007e60:	2b47      	cmp	r3, #71	; 0x47
 8007e62:	d104      	bne.n	8007e6e <_vfprintf_r+0x44e>
 8007e64:	f1bb 0f00 	cmp.w	fp, #0
 8007e68:	bf08      	it	eq
 8007e6a:	f04f 0b01 	moveq.w	fp, #1
 8007e6e:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8007e72:	9317      	str	r3, [sp, #92]	; 0x5c
 8007e74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e76:	1e1f      	subs	r7, r3, #0
 8007e78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e7a:	bfa8      	it	ge
 8007e7c:	9710      	strge	r7, [sp, #64]	; 0x40
 8007e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8007e80:	bfbd      	ittte	lt
 8007e82:	463b      	movlt	r3, r7
 8007e84:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007e88:	9310      	strlt	r3, [sp, #64]	; 0x40
 8007e8a:	2300      	movge	r3, #0
 8007e8c:	bfb8      	it	lt
 8007e8e:	232d      	movlt	r3, #45	; 0x2d
 8007e90:	9316      	str	r3, [sp, #88]	; 0x58
 8007e92:	9b06      	ldr	r3, [sp, #24]
 8007e94:	f023 0720 	bic.w	r7, r3, #32
 8007e98:	2f46      	cmp	r7, #70	; 0x46
 8007e9a:	d008      	beq.n	8007eae <_vfprintf_r+0x48e>
 8007e9c:	2f45      	cmp	r7, #69	; 0x45
 8007e9e:	d143      	bne.n	8007f28 <_vfprintf_r+0x508>
 8007ea0:	f10b 0601 	add.w	r6, fp, #1
 8007ea4:	2302      	movs	r3, #2
 8007ea6:	e004      	b.n	8007eb2 <_vfprintf_r+0x492>
 8007ea8:	f04f 0b06 	mov.w	fp, #6
 8007eac:	e7df      	b.n	8007e6e <_vfprintf_r+0x44e>
 8007eae:	465e      	mov	r6, fp
 8007eb0:	2303      	movs	r3, #3
 8007eb2:	aa1f      	add	r2, sp, #124	; 0x7c
 8007eb4:	9204      	str	r2, [sp, #16]
 8007eb6:	aa1c      	add	r2, sp, #112	; 0x70
 8007eb8:	9203      	str	r2, [sp, #12]
 8007eba:	aa1b      	add	r2, sp, #108	; 0x6c
 8007ebc:	9202      	str	r2, [sp, #8]
 8007ebe:	e88d 0048 	stmia.w	sp, {r3, r6}
 8007ec2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ec4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ec6:	4648      	mov	r0, r9
 8007ec8:	f000 ff1a 	bl	8008d00 <_dtoa_r>
 8007ecc:	2f47      	cmp	r7, #71	; 0x47
 8007ece:	4680      	mov	r8, r0
 8007ed0:	d103      	bne.n	8007eda <_vfprintf_r+0x4ba>
 8007ed2:	f01a 0f01 	tst.w	sl, #1
 8007ed6:	f000 8599 	beq.w	8008a0c <_vfprintf_r+0xfec>
 8007eda:	eb08 0306 	add.w	r3, r8, r6
 8007ede:	2f46      	cmp	r7, #70	; 0x46
 8007ee0:	9307      	str	r3, [sp, #28]
 8007ee2:	d111      	bne.n	8007f08 <_vfprintf_r+0x4e8>
 8007ee4:	f898 3000 	ldrb.w	r3, [r8]
 8007ee8:	2b30      	cmp	r3, #48	; 0x30
 8007eea:	d109      	bne.n	8007f00 <_vfprintf_r+0x4e0>
 8007eec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007eee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007ef0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007ef2:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007ef4:	f7f8 fdc0 	bl	8000a78 <__aeabi_dcmpeq>
 8007ef8:	b910      	cbnz	r0, 8007f00 <_vfprintf_r+0x4e0>
 8007efa:	f1c6 0601 	rsb	r6, r6, #1
 8007efe:	961b      	str	r6, [sp, #108]	; 0x6c
 8007f00:	9a07      	ldr	r2, [sp, #28]
 8007f02:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f04:	441a      	add	r2, r3
 8007f06:	9207      	str	r2, [sp, #28]
 8007f08:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007f0c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007f0e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007f10:	f7f8 fdb2 	bl	8000a78 <__aeabi_dcmpeq>
 8007f14:	b990      	cbnz	r0, 8007f3c <_vfprintf_r+0x51c>
 8007f16:	2230      	movs	r2, #48	; 0x30
 8007f18:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007f1a:	9907      	ldr	r1, [sp, #28]
 8007f1c:	4299      	cmp	r1, r3
 8007f1e:	d90f      	bls.n	8007f40 <_vfprintf_r+0x520>
 8007f20:	1c59      	adds	r1, r3, #1
 8007f22:	911f      	str	r1, [sp, #124]	; 0x7c
 8007f24:	701a      	strb	r2, [r3, #0]
 8007f26:	e7f7      	b.n	8007f18 <_vfprintf_r+0x4f8>
 8007f28:	465e      	mov	r6, fp
 8007f2a:	e7bb      	b.n	8007ea4 <_vfprintf_r+0x484>
 8007f2c:	0800bade 	.word	0x0800bade
 8007f30:	7fefffff 	.word	0x7fefffff
 8007f34:	0800bace 	.word	0x0800bace
 8007f38:	0800bad2 	.word	0x0800bad2
 8007f3c:	9b07      	ldr	r3, [sp, #28]
 8007f3e:	931f      	str	r3, [sp, #124]	; 0x7c
 8007f40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007f42:	2f47      	cmp	r7, #71	; 0x47
 8007f44:	eba3 0308 	sub.w	r3, r3, r8
 8007f48:	9307      	str	r3, [sp, #28]
 8007f4a:	f040 80fd 	bne.w	8008148 <_vfprintf_r+0x728>
 8007f4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f50:	1cde      	adds	r6, r3, #3
 8007f52:	db02      	blt.n	8007f5a <_vfprintf_r+0x53a>
 8007f54:	459b      	cmp	fp, r3
 8007f56:	f280 8126 	bge.w	80081a6 <_vfprintf_r+0x786>
 8007f5a:	9b06      	ldr	r3, [sp, #24]
 8007f5c:	3b02      	subs	r3, #2
 8007f5e:	9306      	str	r3, [sp, #24]
 8007f60:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007f62:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8007f66:	1e53      	subs	r3, r2, #1
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	bfa8      	it	ge
 8007f6c:	222b      	movge	r2, #43	; 0x2b
 8007f6e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007f70:	bfbc      	itt	lt
 8007f72:	f1c2 0301 	rsblt	r3, r2, #1
 8007f76:	222d      	movlt	r2, #45	; 0x2d
 8007f78:	2b09      	cmp	r3, #9
 8007f7a:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8007f7e:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8007f82:	f340 80ff 	ble.w	8008184 <_vfprintf_r+0x764>
 8007f86:	260a      	movs	r6, #10
 8007f88:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8007f8c:	fb93 f0f6 	sdiv	r0, r3, r6
 8007f90:	fb06 3310 	mls	r3, r6, r0, r3
 8007f94:	2809      	cmp	r0, #9
 8007f96:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8007f9a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f9e:	f102 31ff 	add.w	r1, r2, #4294967295
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	f300 80e7 	bgt.w	8008176 <_vfprintf_r+0x756>
 8007fa8:	3330      	adds	r3, #48	; 0x30
 8007faa:	f801 3c01 	strb.w	r3, [r1, #-1]
 8007fae:	3a02      	subs	r2, #2
 8007fb0:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8007fb4:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8007fb8:	4282      	cmp	r2, r0
 8007fba:	4619      	mov	r1, r3
 8007fbc:	f0c0 80dd 	bcc.w	800817a <_vfprintf_r+0x75a>
 8007fc0:	9a07      	ldr	r2, [sp, #28]
 8007fc2:	ab1d      	add	r3, sp, #116	; 0x74
 8007fc4:	1acb      	subs	r3, r1, r3
 8007fc6:	2a01      	cmp	r2, #1
 8007fc8:	9314      	str	r3, [sp, #80]	; 0x50
 8007fca:	eb03 0b02 	add.w	fp, r3, r2
 8007fce:	dc03      	bgt.n	8007fd8 <_vfprintf_r+0x5b8>
 8007fd0:	f01a 0301 	ands.w	r3, sl, #1
 8007fd4:	930a      	str	r3, [sp, #40]	; 0x28
 8007fd6:	d003      	beq.n	8007fe0 <_vfprintf_r+0x5c0>
 8007fd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fda:	449b      	add	fp, r3
 8007fdc:	2300      	movs	r3, #0
 8007fde:	930a      	str	r3, [sp, #40]	; 0x28
 8007fe0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007fe2:	b113      	cbz	r3, 8007fea <_vfprintf_r+0x5ca>
 8007fe4:	232d      	movs	r3, #45	; 0x2d
 8007fe6:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8007fea:	2600      	movs	r6, #0
 8007fec:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8007ff0:	455e      	cmp	r6, fp
 8007ff2:	4633      	mov	r3, r6
 8007ff4:	bfb8      	it	lt
 8007ff6:	465b      	movlt	r3, fp
 8007ff8:	9310      	str	r3, [sp, #64]	; 0x40
 8007ffa:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8007ffe:	b113      	cbz	r3, 8008006 <_vfprintf_r+0x5e6>
 8008000:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008002:	3301      	adds	r3, #1
 8008004:	9310      	str	r3, [sp, #64]	; 0x40
 8008006:	f01a 0302 	ands.w	r3, sl, #2
 800800a:	9316      	str	r3, [sp, #88]	; 0x58
 800800c:	bf1e      	ittt	ne
 800800e:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 8008010:	3302      	addne	r3, #2
 8008012:	9310      	strne	r3, [sp, #64]	; 0x40
 8008014:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8008018:	9317      	str	r3, [sp, #92]	; 0x5c
 800801a:	d114      	bne.n	8008046 <_vfprintf_r+0x626>
 800801c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800801e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008020:	1a9f      	subs	r7, r3, r2
 8008022:	2f00      	cmp	r7, #0
 8008024:	dd0f      	ble.n	8008046 <_vfprintf_r+0x626>
 8008026:	4bac      	ldr	r3, [pc, #688]	; (80082d8 <_vfprintf_r+0x8b8>)
 8008028:	2f10      	cmp	r7, #16
 800802a:	6023      	str	r3, [r4, #0]
 800802c:	f300 81de 	bgt.w	80083ec <_vfprintf_r+0x9cc>
 8008030:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008032:	6067      	str	r7, [r4, #4]
 8008034:	441f      	add	r7, r3
 8008036:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008038:	9723      	str	r7, [sp, #140]	; 0x8c
 800803a:	3301      	adds	r3, #1
 800803c:	2b07      	cmp	r3, #7
 800803e:	9322      	str	r3, [sp, #136]	; 0x88
 8008040:	f300 81eb 	bgt.w	800841a <_vfprintf_r+0x9fa>
 8008044:	3408      	adds	r4, #8
 8008046:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800804a:	b173      	cbz	r3, 800806a <_vfprintf_r+0x64a>
 800804c:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8008050:	6023      	str	r3, [r4, #0]
 8008052:	2301      	movs	r3, #1
 8008054:	6063      	str	r3, [r4, #4]
 8008056:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008058:	3301      	adds	r3, #1
 800805a:	9323      	str	r3, [sp, #140]	; 0x8c
 800805c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800805e:	3301      	adds	r3, #1
 8008060:	2b07      	cmp	r3, #7
 8008062:	9322      	str	r3, [sp, #136]	; 0x88
 8008064:	f300 81e3 	bgt.w	800842e <_vfprintf_r+0xa0e>
 8008068:	3408      	adds	r4, #8
 800806a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800806c:	b16b      	cbz	r3, 800808a <_vfprintf_r+0x66a>
 800806e:	ab1a      	add	r3, sp, #104	; 0x68
 8008070:	6023      	str	r3, [r4, #0]
 8008072:	2302      	movs	r3, #2
 8008074:	6063      	str	r3, [r4, #4]
 8008076:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008078:	3302      	adds	r3, #2
 800807a:	9323      	str	r3, [sp, #140]	; 0x8c
 800807c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800807e:	3301      	adds	r3, #1
 8008080:	2b07      	cmp	r3, #7
 8008082:	9322      	str	r3, [sp, #136]	; 0x88
 8008084:	f300 81dd 	bgt.w	8008442 <_vfprintf_r+0xa22>
 8008088:	3408      	adds	r4, #8
 800808a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800808c:	2b80      	cmp	r3, #128	; 0x80
 800808e:	d114      	bne.n	80080ba <_vfprintf_r+0x69a>
 8008090:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008092:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008094:	1a9f      	subs	r7, r3, r2
 8008096:	2f00      	cmp	r7, #0
 8008098:	dd0f      	ble.n	80080ba <_vfprintf_r+0x69a>
 800809a:	4b90      	ldr	r3, [pc, #576]	; (80082dc <_vfprintf_r+0x8bc>)
 800809c:	2f10      	cmp	r7, #16
 800809e:	6023      	str	r3, [r4, #0]
 80080a0:	f300 81d9 	bgt.w	8008456 <_vfprintf_r+0xa36>
 80080a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080a6:	6067      	str	r7, [r4, #4]
 80080a8:	441f      	add	r7, r3
 80080aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080ac:	9723      	str	r7, [sp, #140]	; 0x8c
 80080ae:	3301      	adds	r3, #1
 80080b0:	2b07      	cmp	r3, #7
 80080b2:	9322      	str	r3, [sp, #136]	; 0x88
 80080b4:	f300 81e6 	bgt.w	8008484 <_vfprintf_r+0xa64>
 80080b8:	3408      	adds	r4, #8
 80080ba:	eba6 060b 	sub.w	r6, r6, fp
 80080be:	2e00      	cmp	r6, #0
 80080c0:	dd0f      	ble.n	80080e2 <_vfprintf_r+0x6c2>
 80080c2:	4f86      	ldr	r7, [pc, #536]	; (80082dc <_vfprintf_r+0x8bc>)
 80080c4:	2e10      	cmp	r6, #16
 80080c6:	6027      	str	r7, [r4, #0]
 80080c8:	f300 81e6 	bgt.w	8008498 <_vfprintf_r+0xa78>
 80080cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080ce:	9823      	ldr	r0, [sp, #140]	; 0x8c
 80080d0:	3301      	adds	r3, #1
 80080d2:	6066      	str	r6, [r4, #4]
 80080d4:	2b07      	cmp	r3, #7
 80080d6:	4406      	add	r6, r0
 80080d8:	9623      	str	r6, [sp, #140]	; 0x8c
 80080da:	9322      	str	r3, [sp, #136]	; 0x88
 80080dc:	f300 81f3 	bgt.w	80084c6 <_vfprintf_r+0xaa6>
 80080e0:	3408      	adds	r4, #8
 80080e2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80080e6:	f040 81f8 	bne.w	80084da <_vfprintf_r+0xaba>
 80080ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080ec:	e884 0900 	stmia.w	r4, {r8, fp}
 80080f0:	445b      	add	r3, fp
 80080f2:	9323      	str	r3, [sp, #140]	; 0x8c
 80080f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080f6:	3301      	adds	r3, #1
 80080f8:	2b07      	cmp	r3, #7
 80080fa:	9322      	str	r3, [sp, #136]	; 0x88
 80080fc:	f340 8428 	ble.w	8008950 <_vfprintf_r+0xf30>
 8008100:	aa21      	add	r2, sp, #132	; 0x84
 8008102:	4629      	mov	r1, r5
 8008104:	4648      	mov	r0, r9
 8008106:	f003 f800 	bl	800b10a <__sprint_r>
 800810a:	2800      	cmp	r0, #0
 800810c:	f040 8440 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008110:	ac2e      	add	r4, sp, #184	; 0xb8
 8008112:	f01a 0f04 	tst.w	sl, #4
 8008116:	f040 841e 	bne.w	8008956 <_vfprintf_r+0xf36>
 800811a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800811c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800811e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008120:	428a      	cmp	r2, r1
 8008122:	bfac      	ite	ge
 8008124:	189b      	addge	r3, r3, r2
 8008126:	185b      	addlt	r3, r3, r1
 8008128:	930c      	str	r3, [sp, #48]	; 0x30
 800812a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800812c:	b13b      	cbz	r3, 800813e <_vfprintf_r+0x71e>
 800812e:	aa21      	add	r2, sp, #132	; 0x84
 8008130:	4629      	mov	r1, r5
 8008132:	4648      	mov	r0, r9
 8008134:	f002 ffe9 	bl	800b10a <__sprint_r>
 8008138:	2800      	cmp	r0, #0
 800813a:	f040 8429 	bne.w	8008990 <_vfprintf_r+0xf70>
 800813e:	2300      	movs	r3, #0
 8008140:	9f08      	ldr	r7, [sp, #32]
 8008142:	9322      	str	r3, [sp, #136]	; 0x88
 8008144:	ac2e      	add	r4, sp, #184	; 0xb8
 8008146:	e4ea      	b.n	8007b1e <_vfprintf_r+0xfe>
 8008148:	9b06      	ldr	r3, [sp, #24]
 800814a:	2b65      	cmp	r3, #101	; 0x65
 800814c:	f77f af08 	ble.w	8007f60 <_vfprintf_r+0x540>
 8008150:	9b06      	ldr	r3, [sp, #24]
 8008152:	2b66      	cmp	r3, #102	; 0x66
 8008154:	d127      	bne.n	80081a6 <_vfprintf_r+0x786>
 8008156:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008158:	2b00      	cmp	r3, #0
 800815a:	dd1b      	ble.n	8008194 <_vfprintf_r+0x774>
 800815c:	f1bb 0f00 	cmp.w	fp, #0
 8008160:	d102      	bne.n	8008168 <_vfprintf_r+0x748>
 8008162:	f01a 0f01 	tst.w	sl, #1
 8008166:	d002      	beq.n	800816e <_vfprintf_r+0x74e>
 8008168:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800816a:	4413      	add	r3, r2
 800816c:	445b      	add	r3, fp
 800816e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008170:	469b      	mov	fp, r3
 8008172:	920a      	str	r2, [sp, #40]	; 0x28
 8008174:	e734      	b.n	8007fe0 <_vfprintf_r+0x5c0>
 8008176:	460a      	mov	r2, r1
 8008178:	e708      	b.n	8007f8c <_vfprintf_r+0x56c>
 800817a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800817e:	f803 1b01 	strb.w	r1, [r3], #1
 8008182:	e719      	b.n	8007fb8 <_vfprintf_r+0x598>
 8008184:	2230      	movs	r2, #48	; 0x30
 8008186:	4413      	add	r3, r2
 8008188:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 800818c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8008190:	a91e      	add	r1, sp, #120	; 0x78
 8008192:	e715      	b.n	8007fc0 <_vfprintf_r+0x5a0>
 8008194:	f1bb 0f00 	cmp.w	fp, #0
 8008198:	d102      	bne.n	80081a0 <_vfprintf_r+0x780>
 800819a:	f01a 0f01 	tst.w	sl, #1
 800819e:	d016      	beq.n	80081ce <_vfprintf_r+0x7ae>
 80081a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081a2:	3301      	adds	r3, #1
 80081a4:	e7e2      	b.n	800816c <_vfprintf_r+0x74c>
 80081a6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80081a8:	9b07      	ldr	r3, [sp, #28]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	db07      	blt.n	80081be <_vfprintf_r+0x79e>
 80081ae:	f01a 0f01 	tst.w	sl, #1
 80081b2:	d00e      	beq.n	80081d2 <_vfprintf_r+0x7b2>
 80081b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081b6:	4413      	add	r3, r2
 80081b8:	2267      	movs	r2, #103	; 0x67
 80081ba:	9206      	str	r2, [sp, #24]
 80081bc:	e7d7      	b.n	800816e <_vfprintf_r+0x74e>
 80081be:	9b07      	ldr	r3, [sp, #28]
 80081c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80081c2:	2a00      	cmp	r2, #0
 80081c4:	440b      	add	r3, r1
 80081c6:	dcf7      	bgt.n	80081b8 <_vfprintf_r+0x798>
 80081c8:	f1c2 0201 	rsb	r2, r2, #1
 80081cc:	e7f3      	b.n	80081b6 <_vfprintf_r+0x796>
 80081ce:	2301      	movs	r3, #1
 80081d0:	e7cd      	b.n	800816e <_vfprintf_r+0x74e>
 80081d2:	4613      	mov	r3, r2
 80081d4:	e7f0      	b.n	80081b8 <_vfprintf_r+0x798>
 80081d6:	b10b      	cbz	r3, 80081dc <_vfprintf_r+0x7bc>
 80081d8:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80081dc:	f01a 0f20 	tst.w	sl, #32
 80081e0:	f107 0304 	add.w	r3, r7, #4
 80081e4:	d008      	beq.n	80081f8 <_vfprintf_r+0x7d8>
 80081e6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80081e8:	683a      	ldr	r2, [r7, #0]
 80081ea:	17cf      	asrs	r7, r1, #31
 80081ec:	4608      	mov	r0, r1
 80081ee:	4639      	mov	r1, r7
 80081f0:	e9c2 0100 	strd	r0, r1, [r2]
 80081f4:	461f      	mov	r7, r3
 80081f6:	e492      	b.n	8007b1e <_vfprintf_r+0xfe>
 80081f8:	f01a 0f10 	tst.w	sl, #16
 80081fc:	d003      	beq.n	8008206 <_vfprintf_r+0x7e6>
 80081fe:	683a      	ldr	r2, [r7, #0]
 8008200:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008202:	6011      	str	r1, [r2, #0]
 8008204:	e7f6      	b.n	80081f4 <_vfprintf_r+0x7d4>
 8008206:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800820a:	d0f8      	beq.n	80081fe <_vfprintf_r+0x7de>
 800820c:	683a      	ldr	r2, [r7, #0]
 800820e:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 8008212:	8011      	strh	r1, [r2, #0]
 8008214:	e7ee      	b.n	80081f4 <_vfprintf_r+0x7d4>
 8008216:	f04a 0a10 	orr.w	sl, sl, #16
 800821a:	f01a 0320 	ands.w	r3, sl, #32
 800821e:	d022      	beq.n	8008266 <_vfprintf_r+0x846>
 8008220:	3707      	adds	r7, #7
 8008222:	f027 0707 	bic.w	r7, r7, #7
 8008226:	f107 0308 	add.w	r3, r7, #8
 800822a:	9308      	str	r3, [sp, #32]
 800822c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008230:	2300      	movs	r3, #0
 8008232:	2200      	movs	r2, #0
 8008234:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008238:	f1bb 3fff 	cmp.w	fp, #4294967295
 800823c:	f000 83eb 	beq.w	8008a16 <_vfprintf_r+0xff6>
 8008240:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8008244:	920a      	str	r2, [sp, #40]	; 0x28
 8008246:	ea56 0207 	orrs.w	r2, r6, r7
 800824a:	f040 83ea 	bne.w	8008a22 <_vfprintf_r+0x1002>
 800824e:	f1bb 0f00 	cmp.w	fp, #0
 8008252:	f000 80ac 	beq.w	80083ae <_vfprintf_r+0x98e>
 8008256:	2b01      	cmp	r3, #1
 8008258:	d078      	beq.n	800834c <_vfprintf_r+0x92c>
 800825a:	2b02      	cmp	r3, #2
 800825c:	f000 8093 	beq.w	8008386 <_vfprintf_r+0x966>
 8008260:	2600      	movs	r6, #0
 8008262:	2700      	movs	r7, #0
 8008264:	e3e3      	b.n	8008a2e <_vfprintf_r+0x100e>
 8008266:	1d3a      	adds	r2, r7, #4
 8008268:	f01a 0110 	ands.w	r1, sl, #16
 800826c:	9208      	str	r2, [sp, #32]
 800826e:	d002      	beq.n	8008276 <_vfprintf_r+0x856>
 8008270:	683e      	ldr	r6, [r7, #0]
 8008272:	2700      	movs	r7, #0
 8008274:	e7dd      	b.n	8008232 <_vfprintf_r+0x812>
 8008276:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800827a:	d0f9      	beq.n	8008270 <_vfprintf_r+0x850>
 800827c:	883e      	ldrh	r6, [r7, #0]
 800827e:	2700      	movs	r7, #0
 8008280:	e7d6      	b.n	8008230 <_vfprintf_r+0x810>
 8008282:	1d3b      	adds	r3, r7, #4
 8008284:	9308      	str	r3, [sp, #32]
 8008286:	2330      	movs	r3, #48	; 0x30
 8008288:	2278      	movs	r2, #120	; 0x78
 800828a:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800828e:	4b14      	ldr	r3, [pc, #80]	; (80082e0 <_vfprintf_r+0x8c0>)
 8008290:	683e      	ldr	r6, [r7, #0]
 8008292:	9315      	str	r3, [sp, #84]	; 0x54
 8008294:	2700      	movs	r7, #0
 8008296:	f04a 0a02 	orr.w	sl, sl, #2
 800829a:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800829e:	2302      	movs	r3, #2
 80082a0:	9206      	str	r2, [sp, #24]
 80082a2:	e7c6      	b.n	8008232 <_vfprintf_r+0x812>
 80082a4:	2600      	movs	r6, #0
 80082a6:	1d3b      	adds	r3, r7, #4
 80082a8:	f1bb 3fff 	cmp.w	fp, #4294967295
 80082ac:	9308      	str	r3, [sp, #32]
 80082ae:	f8d7 8000 	ldr.w	r8, [r7]
 80082b2:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80082b6:	d00a      	beq.n	80082ce <_vfprintf_r+0x8ae>
 80082b8:	465a      	mov	r2, fp
 80082ba:	4631      	mov	r1, r6
 80082bc:	4640      	mov	r0, r8
 80082be:	f002 f9cf 	bl	800a660 <memchr>
 80082c2:	2800      	cmp	r0, #0
 80082c4:	f000 8090 	beq.w	80083e8 <_vfprintf_r+0x9c8>
 80082c8:	eba0 0b08 	sub.w	fp, r0, r8
 80082cc:	e5c0      	b.n	8007e50 <_vfprintf_r+0x430>
 80082ce:	4640      	mov	r0, r8
 80082d0:	f7f7 ffaa 	bl	8000228 <strlen>
 80082d4:	4683      	mov	fp, r0
 80082d6:	e5bb      	b.n	8007e50 <_vfprintf_r+0x430>
 80082d8:	0800bb22 	.word	0x0800bb22
 80082dc:	0800bb32 	.word	0x0800bb32
 80082e0:	0800baef 	.word	0x0800baef
 80082e4:	f04a 0a10 	orr.w	sl, sl, #16
 80082e8:	f01a 0f20 	tst.w	sl, #32
 80082ec:	d009      	beq.n	8008302 <_vfprintf_r+0x8e2>
 80082ee:	3707      	adds	r7, #7
 80082f0:	f027 0707 	bic.w	r7, r7, #7
 80082f4:	f107 0308 	add.w	r3, r7, #8
 80082f8:	9308      	str	r3, [sp, #32]
 80082fa:	e9d7 6700 	ldrd	r6, r7, [r7]
 80082fe:	2301      	movs	r3, #1
 8008300:	e797      	b.n	8008232 <_vfprintf_r+0x812>
 8008302:	1d3b      	adds	r3, r7, #4
 8008304:	f01a 0f10 	tst.w	sl, #16
 8008308:	9308      	str	r3, [sp, #32]
 800830a:	d001      	beq.n	8008310 <_vfprintf_r+0x8f0>
 800830c:	683e      	ldr	r6, [r7, #0]
 800830e:	e003      	b.n	8008318 <_vfprintf_r+0x8f8>
 8008310:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008314:	d0fa      	beq.n	800830c <_vfprintf_r+0x8ec>
 8008316:	883e      	ldrh	r6, [r7, #0]
 8008318:	2700      	movs	r7, #0
 800831a:	e7f0      	b.n	80082fe <_vfprintf_r+0x8de>
 800831c:	b10b      	cbz	r3, 8008322 <_vfprintf_r+0x902>
 800831e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008322:	4ba3      	ldr	r3, [pc, #652]	; (80085b0 <_vfprintf_r+0xb90>)
 8008324:	e4be      	b.n	8007ca4 <_vfprintf_r+0x284>
 8008326:	1d3b      	adds	r3, r7, #4
 8008328:	f01a 0f10 	tst.w	sl, #16
 800832c:	9308      	str	r3, [sp, #32]
 800832e:	d001      	beq.n	8008334 <_vfprintf_r+0x914>
 8008330:	683e      	ldr	r6, [r7, #0]
 8008332:	e003      	b.n	800833c <_vfprintf_r+0x91c>
 8008334:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008338:	d0fa      	beq.n	8008330 <_vfprintf_r+0x910>
 800833a:	883e      	ldrh	r6, [r7, #0]
 800833c:	2700      	movs	r7, #0
 800833e:	e4be      	b.n	8007cbe <_vfprintf_r+0x29e>
 8008340:	4643      	mov	r3, r8
 8008342:	e375      	b.n	8008a30 <_vfprintf_r+0x1010>
 8008344:	2f00      	cmp	r7, #0
 8008346:	bf08      	it	eq
 8008348:	2e0a      	cmpeq	r6, #10
 800834a:	d205      	bcs.n	8008358 <_vfprintf_r+0x938>
 800834c:	3630      	adds	r6, #48	; 0x30
 800834e:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8008352:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8008356:	e386      	b.n	8008a66 <_vfprintf_r+0x1046>
 8008358:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800835c:	4630      	mov	r0, r6
 800835e:	4639      	mov	r1, r7
 8008360:	220a      	movs	r2, #10
 8008362:	2300      	movs	r3, #0
 8008364:	f7f8 fbf8 	bl	8000b58 <__aeabi_uldivmod>
 8008368:	3230      	adds	r2, #48	; 0x30
 800836a:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800836e:	2300      	movs	r3, #0
 8008370:	4630      	mov	r0, r6
 8008372:	4639      	mov	r1, r7
 8008374:	220a      	movs	r2, #10
 8008376:	f7f8 fbef 	bl	8000b58 <__aeabi_uldivmod>
 800837a:	4606      	mov	r6, r0
 800837c:	460f      	mov	r7, r1
 800837e:	ea56 0307 	orrs.w	r3, r6, r7
 8008382:	d1eb      	bne.n	800835c <_vfprintf_r+0x93c>
 8008384:	e36f      	b.n	8008a66 <_vfprintf_r+0x1046>
 8008386:	2600      	movs	r6, #0
 8008388:	2700      	movs	r7, #0
 800838a:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800838e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008390:	f006 030f 	and.w	r3, r6, #15
 8008394:	5cd3      	ldrb	r3, [r2, r3]
 8008396:	093a      	lsrs	r2, r7, #4
 8008398:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800839c:	0933      	lsrs	r3, r6, #4
 800839e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80083a2:	461e      	mov	r6, r3
 80083a4:	4617      	mov	r7, r2
 80083a6:	ea56 0307 	orrs.w	r3, r6, r7
 80083aa:	d1f0      	bne.n	800838e <_vfprintf_r+0x96e>
 80083ac:	e35b      	b.n	8008a66 <_vfprintf_r+0x1046>
 80083ae:	b943      	cbnz	r3, 80083c2 <_vfprintf_r+0x9a2>
 80083b0:	f01a 0f01 	tst.w	sl, #1
 80083b4:	d005      	beq.n	80083c2 <_vfprintf_r+0x9a2>
 80083b6:	2330      	movs	r3, #48	; 0x30
 80083b8:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80083bc:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80083c0:	e351      	b.n	8008a66 <_vfprintf_r+0x1046>
 80083c2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80083c6:	e34e      	b.n	8008a66 <_vfprintf_r+0x1046>
 80083c8:	b10b      	cbz	r3, 80083ce <_vfprintf_r+0x9ae>
 80083ca:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80083ce:	9b06      	ldr	r3, [sp, #24]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	f000 8301 	beq.w	80089d8 <_vfprintf_r+0xfb8>
 80083d6:	2600      	movs	r6, #0
 80083d8:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80083dc:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80083e0:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80083e4:	9708      	str	r7, [sp, #32]
 80083e6:	e4dc      	b.n	8007da2 <_vfprintf_r+0x382>
 80083e8:	4606      	mov	r6, r0
 80083ea:	e531      	b.n	8007e50 <_vfprintf_r+0x430>
 80083ec:	2310      	movs	r3, #16
 80083ee:	6063      	str	r3, [r4, #4]
 80083f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80083f2:	3310      	adds	r3, #16
 80083f4:	9323      	str	r3, [sp, #140]	; 0x8c
 80083f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80083f8:	3301      	adds	r3, #1
 80083fa:	2b07      	cmp	r3, #7
 80083fc:	9322      	str	r3, [sp, #136]	; 0x88
 80083fe:	dc02      	bgt.n	8008406 <_vfprintf_r+0x9e6>
 8008400:	3408      	adds	r4, #8
 8008402:	3f10      	subs	r7, #16
 8008404:	e60f      	b.n	8008026 <_vfprintf_r+0x606>
 8008406:	aa21      	add	r2, sp, #132	; 0x84
 8008408:	4629      	mov	r1, r5
 800840a:	4648      	mov	r0, r9
 800840c:	f002 fe7d 	bl	800b10a <__sprint_r>
 8008410:	2800      	cmp	r0, #0
 8008412:	f040 82bd 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008416:	ac2e      	add	r4, sp, #184	; 0xb8
 8008418:	e7f3      	b.n	8008402 <_vfprintf_r+0x9e2>
 800841a:	aa21      	add	r2, sp, #132	; 0x84
 800841c:	4629      	mov	r1, r5
 800841e:	4648      	mov	r0, r9
 8008420:	f002 fe73 	bl	800b10a <__sprint_r>
 8008424:	2800      	cmp	r0, #0
 8008426:	f040 82b3 	bne.w	8008990 <_vfprintf_r+0xf70>
 800842a:	ac2e      	add	r4, sp, #184	; 0xb8
 800842c:	e60b      	b.n	8008046 <_vfprintf_r+0x626>
 800842e:	aa21      	add	r2, sp, #132	; 0x84
 8008430:	4629      	mov	r1, r5
 8008432:	4648      	mov	r0, r9
 8008434:	f002 fe69 	bl	800b10a <__sprint_r>
 8008438:	2800      	cmp	r0, #0
 800843a:	f040 82a9 	bne.w	8008990 <_vfprintf_r+0xf70>
 800843e:	ac2e      	add	r4, sp, #184	; 0xb8
 8008440:	e613      	b.n	800806a <_vfprintf_r+0x64a>
 8008442:	aa21      	add	r2, sp, #132	; 0x84
 8008444:	4629      	mov	r1, r5
 8008446:	4648      	mov	r0, r9
 8008448:	f002 fe5f 	bl	800b10a <__sprint_r>
 800844c:	2800      	cmp	r0, #0
 800844e:	f040 829f 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008452:	ac2e      	add	r4, sp, #184	; 0xb8
 8008454:	e619      	b.n	800808a <_vfprintf_r+0x66a>
 8008456:	2310      	movs	r3, #16
 8008458:	6063      	str	r3, [r4, #4]
 800845a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800845c:	3310      	adds	r3, #16
 800845e:	9323      	str	r3, [sp, #140]	; 0x8c
 8008460:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008462:	3301      	adds	r3, #1
 8008464:	2b07      	cmp	r3, #7
 8008466:	9322      	str	r3, [sp, #136]	; 0x88
 8008468:	dc02      	bgt.n	8008470 <_vfprintf_r+0xa50>
 800846a:	3408      	adds	r4, #8
 800846c:	3f10      	subs	r7, #16
 800846e:	e614      	b.n	800809a <_vfprintf_r+0x67a>
 8008470:	aa21      	add	r2, sp, #132	; 0x84
 8008472:	4629      	mov	r1, r5
 8008474:	4648      	mov	r0, r9
 8008476:	f002 fe48 	bl	800b10a <__sprint_r>
 800847a:	2800      	cmp	r0, #0
 800847c:	f040 8288 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008480:	ac2e      	add	r4, sp, #184	; 0xb8
 8008482:	e7f3      	b.n	800846c <_vfprintf_r+0xa4c>
 8008484:	aa21      	add	r2, sp, #132	; 0x84
 8008486:	4629      	mov	r1, r5
 8008488:	4648      	mov	r0, r9
 800848a:	f002 fe3e 	bl	800b10a <__sprint_r>
 800848e:	2800      	cmp	r0, #0
 8008490:	f040 827e 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008494:	ac2e      	add	r4, sp, #184	; 0xb8
 8008496:	e610      	b.n	80080ba <_vfprintf_r+0x69a>
 8008498:	2310      	movs	r3, #16
 800849a:	6063      	str	r3, [r4, #4]
 800849c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800849e:	3310      	adds	r3, #16
 80084a0:	9323      	str	r3, [sp, #140]	; 0x8c
 80084a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084a4:	3301      	adds	r3, #1
 80084a6:	2b07      	cmp	r3, #7
 80084a8:	9322      	str	r3, [sp, #136]	; 0x88
 80084aa:	dc02      	bgt.n	80084b2 <_vfprintf_r+0xa92>
 80084ac:	3408      	adds	r4, #8
 80084ae:	3e10      	subs	r6, #16
 80084b0:	e608      	b.n	80080c4 <_vfprintf_r+0x6a4>
 80084b2:	aa21      	add	r2, sp, #132	; 0x84
 80084b4:	4629      	mov	r1, r5
 80084b6:	4648      	mov	r0, r9
 80084b8:	f002 fe27 	bl	800b10a <__sprint_r>
 80084bc:	2800      	cmp	r0, #0
 80084be:	f040 8267 	bne.w	8008990 <_vfprintf_r+0xf70>
 80084c2:	ac2e      	add	r4, sp, #184	; 0xb8
 80084c4:	e7f3      	b.n	80084ae <_vfprintf_r+0xa8e>
 80084c6:	aa21      	add	r2, sp, #132	; 0x84
 80084c8:	4629      	mov	r1, r5
 80084ca:	4648      	mov	r0, r9
 80084cc:	f002 fe1d 	bl	800b10a <__sprint_r>
 80084d0:	2800      	cmp	r0, #0
 80084d2:	f040 825d 	bne.w	8008990 <_vfprintf_r+0xf70>
 80084d6:	ac2e      	add	r4, sp, #184	; 0xb8
 80084d8:	e603      	b.n	80080e2 <_vfprintf_r+0x6c2>
 80084da:	9b06      	ldr	r3, [sp, #24]
 80084dc:	2b65      	cmp	r3, #101	; 0x65
 80084de:	f340 81b1 	ble.w	8008844 <_vfprintf_r+0xe24>
 80084e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80084e6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80084e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80084ea:	f7f8 fac5 	bl	8000a78 <__aeabi_dcmpeq>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	d064      	beq.n	80085bc <_vfprintf_r+0xb9c>
 80084f2:	4b30      	ldr	r3, [pc, #192]	; (80085b4 <_vfprintf_r+0xb94>)
 80084f4:	6023      	str	r3, [r4, #0]
 80084f6:	2301      	movs	r3, #1
 80084f8:	6063      	str	r3, [r4, #4]
 80084fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80084fc:	3301      	adds	r3, #1
 80084fe:	9323      	str	r3, [sp, #140]	; 0x8c
 8008500:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008502:	3301      	adds	r3, #1
 8008504:	2b07      	cmp	r3, #7
 8008506:	9322      	str	r3, [sp, #136]	; 0x88
 8008508:	dc26      	bgt.n	8008558 <_vfprintf_r+0xb38>
 800850a:	3408      	adds	r4, #8
 800850c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800850e:	9a07      	ldr	r2, [sp, #28]
 8008510:	4293      	cmp	r3, r2
 8008512:	db03      	blt.n	800851c <_vfprintf_r+0xafc>
 8008514:	f01a 0f01 	tst.w	sl, #1
 8008518:	f43f adfb 	beq.w	8008112 <_vfprintf_r+0x6f2>
 800851c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800851e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008524:	6063      	str	r3, [r4, #4]
 8008526:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008528:	4413      	add	r3, r2
 800852a:	9323      	str	r3, [sp, #140]	; 0x8c
 800852c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800852e:	3301      	adds	r3, #1
 8008530:	2b07      	cmp	r3, #7
 8008532:	9322      	str	r3, [sp, #136]	; 0x88
 8008534:	dc1a      	bgt.n	800856c <_vfprintf_r+0xb4c>
 8008536:	3408      	adds	r4, #8
 8008538:	9b07      	ldr	r3, [sp, #28]
 800853a:	1e5e      	subs	r6, r3, #1
 800853c:	2e00      	cmp	r6, #0
 800853e:	f77f ade8 	ble.w	8008112 <_vfprintf_r+0x6f2>
 8008542:	f04f 0810 	mov.w	r8, #16
 8008546:	4f1c      	ldr	r7, [pc, #112]	; (80085b8 <_vfprintf_r+0xb98>)
 8008548:	2e10      	cmp	r6, #16
 800854a:	6027      	str	r7, [r4, #0]
 800854c:	dc18      	bgt.n	8008580 <_vfprintf_r+0xb60>
 800854e:	6066      	str	r6, [r4, #4]
 8008550:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008552:	441e      	add	r6, r3
 8008554:	9623      	str	r6, [sp, #140]	; 0x8c
 8008556:	e5cd      	b.n	80080f4 <_vfprintf_r+0x6d4>
 8008558:	aa21      	add	r2, sp, #132	; 0x84
 800855a:	4629      	mov	r1, r5
 800855c:	4648      	mov	r0, r9
 800855e:	f002 fdd4 	bl	800b10a <__sprint_r>
 8008562:	2800      	cmp	r0, #0
 8008564:	f040 8214 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008568:	ac2e      	add	r4, sp, #184	; 0xb8
 800856a:	e7cf      	b.n	800850c <_vfprintf_r+0xaec>
 800856c:	aa21      	add	r2, sp, #132	; 0x84
 800856e:	4629      	mov	r1, r5
 8008570:	4648      	mov	r0, r9
 8008572:	f002 fdca 	bl	800b10a <__sprint_r>
 8008576:	2800      	cmp	r0, #0
 8008578:	f040 820a 	bne.w	8008990 <_vfprintf_r+0xf70>
 800857c:	ac2e      	add	r4, sp, #184	; 0xb8
 800857e:	e7db      	b.n	8008538 <_vfprintf_r+0xb18>
 8008580:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008582:	f8c4 8004 	str.w	r8, [r4, #4]
 8008586:	3310      	adds	r3, #16
 8008588:	9323      	str	r3, [sp, #140]	; 0x8c
 800858a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800858c:	3301      	adds	r3, #1
 800858e:	2b07      	cmp	r3, #7
 8008590:	9322      	str	r3, [sp, #136]	; 0x88
 8008592:	dc02      	bgt.n	800859a <_vfprintf_r+0xb7a>
 8008594:	3408      	adds	r4, #8
 8008596:	3e10      	subs	r6, #16
 8008598:	e7d6      	b.n	8008548 <_vfprintf_r+0xb28>
 800859a:	aa21      	add	r2, sp, #132	; 0x84
 800859c:	4629      	mov	r1, r5
 800859e:	4648      	mov	r0, r9
 80085a0:	f002 fdb3 	bl	800b10a <__sprint_r>
 80085a4:	2800      	cmp	r0, #0
 80085a6:	f040 81f3 	bne.w	8008990 <_vfprintf_r+0xf70>
 80085aa:	ac2e      	add	r4, sp, #184	; 0xb8
 80085ac:	e7f3      	b.n	8008596 <_vfprintf_r+0xb76>
 80085ae:	bf00      	nop
 80085b0:	0800baef 	.word	0x0800baef
 80085b4:	0800bb00 	.word	0x0800bb00
 80085b8:	0800bb32 	.word	0x0800bb32
 80085bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80085be:	2b00      	cmp	r3, #0
 80085c0:	dc7b      	bgt.n	80086ba <_vfprintf_r+0xc9a>
 80085c2:	4b9e      	ldr	r3, [pc, #632]	; (800883c <_vfprintf_r+0xe1c>)
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	2301      	movs	r3, #1
 80085c8:	6063      	str	r3, [r4, #4]
 80085ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80085cc:	3301      	adds	r3, #1
 80085ce:	9323      	str	r3, [sp, #140]	; 0x8c
 80085d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085d2:	3301      	adds	r3, #1
 80085d4:	2b07      	cmp	r3, #7
 80085d6:	9322      	str	r3, [sp, #136]	; 0x88
 80085d8:	dc45      	bgt.n	8008666 <_vfprintf_r+0xc46>
 80085da:	3408      	adds	r4, #8
 80085dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80085de:	b92b      	cbnz	r3, 80085ec <_vfprintf_r+0xbcc>
 80085e0:	9b07      	ldr	r3, [sp, #28]
 80085e2:	b91b      	cbnz	r3, 80085ec <_vfprintf_r+0xbcc>
 80085e4:	f01a 0f01 	tst.w	sl, #1
 80085e8:	f43f ad93 	beq.w	8008112 <_vfprintf_r+0x6f2>
 80085ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80085f0:	6023      	str	r3, [r4, #0]
 80085f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085f4:	6063      	str	r3, [r4, #4]
 80085f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80085f8:	4413      	add	r3, r2
 80085fa:	9323      	str	r3, [sp, #140]	; 0x8c
 80085fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085fe:	3301      	adds	r3, #1
 8008600:	2b07      	cmp	r3, #7
 8008602:	9322      	str	r3, [sp, #136]	; 0x88
 8008604:	dc39      	bgt.n	800867a <_vfprintf_r+0xc5a>
 8008606:	f104 0308 	add.w	r3, r4, #8
 800860a:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800860c:	2e00      	cmp	r6, #0
 800860e:	da19      	bge.n	8008644 <_vfprintf_r+0xc24>
 8008610:	2410      	movs	r4, #16
 8008612:	4f8b      	ldr	r7, [pc, #556]	; (8008840 <_vfprintf_r+0xe20>)
 8008614:	4276      	negs	r6, r6
 8008616:	2e10      	cmp	r6, #16
 8008618:	601f      	str	r7, [r3, #0]
 800861a:	dc38      	bgt.n	800868e <_vfprintf_r+0xc6e>
 800861c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800861e:	605e      	str	r6, [r3, #4]
 8008620:	4416      	add	r6, r2
 8008622:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008624:	9623      	str	r6, [sp, #140]	; 0x8c
 8008626:	3201      	adds	r2, #1
 8008628:	2a07      	cmp	r2, #7
 800862a:	f103 0308 	add.w	r3, r3, #8
 800862e:	9222      	str	r2, [sp, #136]	; 0x88
 8008630:	dd08      	ble.n	8008644 <_vfprintf_r+0xc24>
 8008632:	aa21      	add	r2, sp, #132	; 0x84
 8008634:	4629      	mov	r1, r5
 8008636:	4648      	mov	r0, r9
 8008638:	f002 fd67 	bl	800b10a <__sprint_r>
 800863c:	2800      	cmp	r0, #0
 800863e:	f040 81a7 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008642:	ab2e      	add	r3, sp, #184	; 0xb8
 8008644:	9a07      	ldr	r2, [sp, #28]
 8008646:	9907      	ldr	r1, [sp, #28]
 8008648:	605a      	str	r2, [r3, #4]
 800864a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800864c:	f8c3 8000 	str.w	r8, [r3]
 8008650:	440a      	add	r2, r1
 8008652:	9223      	str	r2, [sp, #140]	; 0x8c
 8008654:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008656:	3201      	adds	r2, #1
 8008658:	2a07      	cmp	r2, #7
 800865a:	9222      	str	r2, [sp, #136]	; 0x88
 800865c:	f73f ad50 	bgt.w	8008100 <_vfprintf_r+0x6e0>
 8008660:	f103 0408 	add.w	r4, r3, #8
 8008664:	e555      	b.n	8008112 <_vfprintf_r+0x6f2>
 8008666:	aa21      	add	r2, sp, #132	; 0x84
 8008668:	4629      	mov	r1, r5
 800866a:	4648      	mov	r0, r9
 800866c:	f002 fd4d 	bl	800b10a <__sprint_r>
 8008670:	2800      	cmp	r0, #0
 8008672:	f040 818d 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008676:	ac2e      	add	r4, sp, #184	; 0xb8
 8008678:	e7b0      	b.n	80085dc <_vfprintf_r+0xbbc>
 800867a:	aa21      	add	r2, sp, #132	; 0x84
 800867c:	4629      	mov	r1, r5
 800867e:	4648      	mov	r0, r9
 8008680:	f002 fd43 	bl	800b10a <__sprint_r>
 8008684:	2800      	cmp	r0, #0
 8008686:	f040 8183 	bne.w	8008990 <_vfprintf_r+0xf70>
 800868a:	ab2e      	add	r3, sp, #184	; 0xb8
 800868c:	e7bd      	b.n	800860a <_vfprintf_r+0xbea>
 800868e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008690:	605c      	str	r4, [r3, #4]
 8008692:	3210      	adds	r2, #16
 8008694:	9223      	str	r2, [sp, #140]	; 0x8c
 8008696:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008698:	3201      	adds	r2, #1
 800869a:	2a07      	cmp	r2, #7
 800869c:	9222      	str	r2, [sp, #136]	; 0x88
 800869e:	dc02      	bgt.n	80086a6 <_vfprintf_r+0xc86>
 80086a0:	3308      	adds	r3, #8
 80086a2:	3e10      	subs	r6, #16
 80086a4:	e7b7      	b.n	8008616 <_vfprintf_r+0xbf6>
 80086a6:	aa21      	add	r2, sp, #132	; 0x84
 80086a8:	4629      	mov	r1, r5
 80086aa:	4648      	mov	r0, r9
 80086ac:	f002 fd2d 	bl	800b10a <__sprint_r>
 80086b0:	2800      	cmp	r0, #0
 80086b2:	f040 816d 	bne.w	8008990 <_vfprintf_r+0xf70>
 80086b6:	ab2e      	add	r3, sp, #184	; 0xb8
 80086b8:	e7f3      	b.n	80086a2 <_vfprintf_r+0xc82>
 80086ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086bc:	9a07      	ldr	r2, [sp, #28]
 80086be:	4293      	cmp	r3, r2
 80086c0:	bfa8      	it	ge
 80086c2:	4613      	movge	r3, r2
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	461e      	mov	r6, r3
 80086c8:	dd0b      	ble.n	80086e2 <_vfprintf_r+0xcc2>
 80086ca:	6063      	str	r3, [r4, #4]
 80086cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80086ce:	f8c4 8000 	str.w	r8, [r4]
 80086d2:	4433      	add	r3, r6
 80086d4:	9323      	str	r3, [sp, #140]	; 0x8c
 80086d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80086d8:	3301      	adds	r3, #1
 80086da:	2b07      	cmp	r3, #7
 80086dc:	9322      	str	r3, [sp, #136]	; 0x88
 80086de:	dc63      	bgt.n	80087a8 <_vfprintf_r+0xd88>
 80086e0:	3408      	adds	r4, #8
 80086e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086e4:	2e00      	cmp	r6, #0
 80086e6:	bfa8      	it	ge
 80086e8:	1b9b      	subge	r3, r3, r6
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	461e      	mov	r6, r3
 80086ee:	dd0f      	ble.n	8008710 <_vfprintf_r+0xcf0>
 80086f0:	f04f 0b10 	mov.w	fp, #16
 80086f4:	4f52      	ldr	r7, [pc, #328]	; (8008840 <_vfprintf_r+0xe20>)
 80086f6:	2e10      	cmp	r6, #16
 80086f8:	6027      	str	r7, [r4, #0]
 80086fa:	dc5f      	bgt.n	80087bc <_vfprintf_r+0xd9c>
 80086fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80086fe:	6066      	str	r6, [r4, #4]
 8008700:	441e      	add	r6, r3
 8008702:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008704:	9623      	str	r6, [sp, #140]	; 0x8c
 8008706:	3301      	adds	r3, #1
 8008708:	2b07      	cmp	r3, #7
 800870a:	9322      	str	r3, [sp, #136]	; 0x88
 800870c:	dc6d      	bgt.n	80087ea <_vfprintf_r+0xdca>
 800870e:	3408      	adds	r4, #8
 8008710:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008712:	9a07      	ldr	r2, [sp, #28]
 8008714:	4293      	cmp	r3, r2
 8008716:	db02      	blt.n	800871e <_vfprintf_r+0xcfe>
 8008718:	f01a 0f01 	tst.w	sl, #1
 800871c:	d00d      	beq.n	800873a <_vfprintf_r+0xd1a>
 800871e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008720:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008722:	6023      	str	r3, [r4, #0]
 8008724:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008726:	6063      	str	r3, [r4, #4]
 8008728:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800872a:	4413      	add	r3, r2
 800872c:	9323      	str	r3, [sp, #140]	; 0x8c
 800872e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008730:	3301      	adds	r3, #1
 8008732:	2b07      	cmp	r3, #7
 8008734:	9322      	str	r3, [sp, #136]	; 0x88
 8008736:	dc62      	bgt.n	80087fe <_vfprintf_r+0xdde>
 8008738:	3408      	adds	r4, #8
 800873a:	9b07      	ldr	r3, [sp, #28]
 800873c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800873e:	1a9e      	subs	r6, r3, r2
 8008740:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008742:	9a07      	ldr	r2, [sp, #28]
 8008744:	1ad3      	subs	r3, r2, r3
 8008746:	429e      	cmp	r6, r3
 8008748:	bfa8      	it	ge
 800874a:	461e      	movge	r6, r3
 800874c:	2e00      	cmp	r6, #0
 800874e:	dd0c      	ble.n	800876a <_vfprintf_r+0xd4a>
 8008750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008752:	4443      	add	r3, r8
 8008754:	e884 0048 	stmia.w	r4, {r3, r6}
 8008758:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800875a:	4433      	add	r3, r6
 800875c:	9323      	str	r3, [sp, #140]	; 0x8c
 800875e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008760:	3301      	adds	r3, #1
 8008762:	2b07      	cmp	r3, #7
 8008764:	9322      	str	r3, [sp, #136]	; 0x88
 8008766:	dc54      	bgt.n	8008812 <_vfprintf_r+0xdf2>
 8008768:	3408      	adds	r4, #8
 800876a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800876c:	9a07      	ldr	r2, [sp, #28]
 800876e:	2e00      	cmp	r6, #0
 8008770:	eba2 0303 	sub.w	r3, r2, r3
 8008774:	bfb4      	ite	lt
 8008776:	461e      	movlt	r6, r3
 8008778:	1b9e      	subge	r6, r3, r6
 800877a:	2e00      	cmp	r6, #0
 800877c:	f77f acc9 	ble.w	8008112 <_vfprintf_r+0x6f2>
 8008780:	f04f 0810 	mov.w	r8, #16
 8008784:	4f2e      	ldr	r7, [pc, #184]	; (8008840 <_vfprintf_r+0xe20>)
 8008786:	2e10      	cmp	r6, #16
 8008788:	6027      	str	r7, [r4, #0]
 800878a:	f77f aee0 	ble.w	800854e <_vfprintf_r+0xb2e>
 800878e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008790:	f8c4 8004 	str.w	r8, [r4, #4]
 8008794:	3310      	adds	r3, #16
 8008796:	9323      	str	r3, [sp, #140]	; 0x8c
 8008798:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800879a:	3301      	adds	r3, #1
 800879c:	2b07      	cmp	r3, #7
 800879e:	9322      	str	r3, [sp, #136]	; 0x88
 80087a0:	dc41      	bgt.n	8008826 <_vfprintf_r+0xe06>
 80087a2:	3408      	adds	r4, #8
 80087a4:	3e10      	subs	r6, #16
 80087a6:	e7ee      	b.n	8008786 <_vfprintf_r+0xd66>
 80087a8:	aa21      	add	r2, sp, #132	; 0x84
 80087aa:	4629      	mov	r1, r5
 80087ac:	4648      	mov	r0, r9
 80087ae:	f002 fcac 	bl	800b10a <__sprint_r>
 80087b2:	2800      	cmp	r0, #0
 80087b4:	f040 80ec 	bne.w	8008990 <_vfprintf_r+0xf70>
 80087b8:	ac2e      	add	r4, sp, #184	; 0xb8
 80087ba:	e792      	b.n	80086e2 <_vfprintf_r+0xcc2>
 80087bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80087be:	f8c4 b004 	str.w	fp, [r4, #4]
 80087c2:	3310      	adds	r3, #16
 80087c4:	9323      	str	r3, [sp, #140]	; 0x8c
 80087c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80087c8:	3301      	adds	r3, #1
 80087ca:	2b07      	cmp	r3, #7
 80087cc:	9322      	str	r3, [sp, #136]	; 0x88
 80087ce:	dc02      	bgt.n	80087d6 <_vfprintf_r+0xdb6>
 80087d0:	3408      	adds	r4, #8
 80087d2:	3e10      	subs	r6, #16
 80087d4:	e78f      	b.n	80086f6 <_vfprintf_r+0xcd6>
 80087d6:	aa21      	add	r2, sp, #132	; 0x84
 80087d8:	4629      	mov	r1, r5
 80087da:	4648      	mov	r0, r9
 80087dc:	f002 fc95 	bl	800b10a <__sprint_r>
 80087e0:	2800      	cmp	r0, #0
 80087e2:	f040 80d5 	bne.w	8008990 <_vfprintf_r+0xf70>
 80087e6:	ac2e      	add	r4, sp, #184	; 0xb8
 80087e8:	e7f3      	b.n	80087d2 <_vfprintf_r+0xdb2>
 80087ea:	aa21      	add	r2, sp, #132	; 0x84
 80087ec:	4629      	mov	r1, r5
 80087ee:	4648      	mov	r0, r9
 80087f0:	f002 fc8b 	bl	800b10a <__sprint_r>
 80087f4:	2800      	cmp	r0, #0
 80087f6:	f040 80cb 	bne.w	8008990 <_vfprintf_r+0xf70>
 80087fa:	ac2e      	add	r4, sp, #184	; 0xb8
 80087fc:	e788      	b.n	8008710 <_vfprintf_r+0xcf0>
 80087fe:	aa21      	add	r2, sp, #132	; 0x84
 8008800:	4629      	mov	r1, r5
 8008802:	4648      	mov	r0, r9
 8008804:	f002 fc81 	bl	800b10a <__sprint_r>
 8008808:	2800      	cmp	r0, #0
 800880a:	f040 80c1 	bne.w	8008990 <_vfprintf_r+0xf70>
 800880e:	ac2e      	add	r4, sp, #184	; 0xb8
 8008810:	e793      	b.n	800873a <_vfprintf_r+0xd1a>
 8008812:	aa21      	add	r2, sp, #132	; 0x84
 8008814:	4629      	mov	r1, r5
 8008816:	4648      	mov	r0, r9
 8008818:	f002 fc77 	bl	800b10a <__sprint_r>
 800881c:	2800      	cmp	r0, #0
 800881e:	f040 80b7 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008822:	ac2e      	add	r4, sp, #184	; 0xb8
 8008824:	e7a1      	b.n	800876a <_vfprintf_r+0xd4a>
 8008826:	aa21      	add	r2, sp, #132	; 0x84
 8008828:	4629      	mov	r1, r5
 800882a:	4648      	mov	r0, r9
 800882c:	f002 fc6d 	bl	800b10a <__sprint_r>
 8008830:	2800      	cmp	r0, #0
 8008832:	f040 80ad 	bne.w	8008990 <_vfprintf_r+0xf70>
 8008836:	ac2e      	add	r4, sp, #184	; 0xb8
 8008838:	e7b4      	b.n	80087a4 <_vfprintf_r+0xd84>
 800883a:	bf00      	nop
 800883c:	0800bb00 	.word	0x0800bb00
 8008840:	0800bb32 	.word	0x0800bb32
 8008844:	9b07      	ldr	r3, [sp, #28]
 8008846:	2b01      	cmp	r3, #1
 8008848:	dc02      	bgt.n	8008850 <_vfprintf_r+0xe30>
 800884a:	f01a 0f01 	tst.w	sl, #1
 800884e:	d076      	beq.n	800893e <_vfprintf_r+0xf1e>
 8008850:	2301      	movs	r3, #1
 8008852:	6063      	str	r3, [r4, #4]
 8008854:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008856:	f8c4 8000 	str.w	r8, [r4]
 800885a:	3301      	adds	r3, #1
 800885c:	9323      	str	r3, [sp, #140]	; 0x8c
 800885e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008860:	3301      	adds	r3, #1
 8008862:	2b07      	cmp	r3, #7
 8008864:	9322      	str	r3, [sp, #136]	; 0x88
 8008866:	dc36      	bgt.n	80088d6 <_vfprintf_r+0xeb6>
 8008868:	3408      	adds	r4, #8
 800886a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800886c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800886e:	6023      	str	r3, [r4, #0]
 8008870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008872:	6063      	str	r3, [r4, #4]
 8008874:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008876:	4413      	add	r3, r2
 8008878:	9323      	str	r3, [sp, #140]	; 0x8c
 800887a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800887c:	3301      	adds	r3, #1
 800887e:	2b07      	cmp	r3, #7
 8008880:	9322      	str	r3, [sp, #136]	; 0x88
 8008882:	dc31      	bgt.n	80088e8 <_vfprintf_r+0xec8>
 8008884:	3408      	adds	r4, #8
 8008886:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008888:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800888a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800888c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800888e:	f7f8 f8f3 	bl	8000a78 <__aeabi_dcmpeq>
 8008892:	9b07      	ldr	r3, [sp, #28]
 8008894:	1e5e      	subs	r6, r3, #1
 8008896:	2800      	cmp	r0, #0
 8008898:	d12f      	bne.n	80088fa <_vfprintf_r+0xeda>
 800889a:	f108 0301 	add.w	r3, r8, #1
 800889e:	e884 0048 	stmia.w	r4, {r3, r6}
 80088a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088a4:	9a07      	ldr	r2, [sp, #28]
 80088a6:	3b01      	subs	r3, #1
 80088a8:	4413      	add	r3, r2
 80088aa:	9323      	str	r3, [sp, #140]	; 0x8c
 80088ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80088ae:	3301      	adds	r3, #1
 80088b0:	2b07      	cmp	r3, #7
 80088b2:	9322      	str	r3, [sp, #136]	; 0x88
 80088b4:	dd4a      	ble.n	800894c <_vfprintf_r+0xf2c>
 80088b6:	aa21      	add	r2, sp, #132	; 0x84
 80088b8:	4629      	mov	r1, r5
 80088ba:	4648      	mov	r0, r9
 80088bc:	f002 fc25 	bl	800b10a <__sprint_r>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d165      	bne.n	8008990 <_vfprintf_r+0xf70>
 80088c4:	ac2e      	add	r4, sp, #184	; 0xb8
 80088c6:	ab1d      	add	r3, sp, #116	; 0x74
 80088c8:	6023      	str	r3, [r4, #0]
 80088ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80088ce:	6063      	str	r3, [r4, #4]
 80088d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088d2:	4413      	add	r3, r2
 80088d4:	e40d      	b.n	80080f2 <_vfprintf_r+0x6d2>
 80088d6:	aa21      	add	r2, sp, #132	; 0x84
 80088d8:	4629      	mov	r1, r5
 80088da:	4648      	mov	r0, r9
 80088dc:	f002 fc15 	bl	800b10a <__sprint_r>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	d155      	bne.n	8008990 <_vfprintf_r+0xf70>
 80088e4:	ac2e      	add	r4, sp, #184	; 0xb8
 80088e6:	e7c0      	b.n	800886a <_vfprintf_r+0xe4a>
 80088e8:	aa21      	add	r2, sp, #132	; 0x84
 80088ea:	4629      	mov	r1, r5
 80088ec:	4648      	mov	r0, r9
 80088ee:	f002 fc0c 	bl	800b10a <__sprint_r>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	d14c      	bne.n	8008990 <_vfprintf_r+0xf70>
 80088f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80088f8:	e7c5      	b.n	8008886 <_vfprintf_r+0xe66>
 80088fa:	2e00      	cmp	r6, #0
 80088fc:	dde3      	ble.n	80088c6 <_vfprintf_r+0xea6>
 80088fe:	f04f 0810 	mov.w	r8, #16
 8008902:	4f5e      	ldr	r7, [pc, #376]	; (8008a7c <_vfprintf_r+0x105c>)
 8008904:	2e10      	cmp	r6, #16
 8008906:	6027      	str	r7, [r4, #0]
 8008908:	dc04      	bgt.n	8008914 <_vfprintf_r+0xef4>
 800890a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800890c:	6066      	str	r6, [r4, #4]
 800890e:	441e      	add	r6, r3
 8008910:	9623      	str	r6, [sp, #140]	; 0x8c
 8008912:	e7cb      	b.n	80088ac <_vfprintf_r+0xe8c>
 8008914:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008916:	f8c4 8004 	str.w	r8, [r4, #4]
 800891a:	3310      	adds	r3, #16
 800891c:	9323      	str	r3, [sp, #140]	; 0x8c
 800891e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008920:	3301      	adds	r3, #1
 8008922:	2b07      	cmp	r3, #7
 8008924:	9322      	str	r3, [sp, #136]	; 0x88
 8008926:	dc02      	bgt.n	800892e <_vfprintf_r+0xf0e>
 8008928:	3408      	adds	r4, #8
 800892a:	3e10      	subs	r6, #16
 800892c:	e7ea      	b.n	8008904 <_vfprintf_r+0xee4>
 800892e:	aa21      	add	r2, sp, #132	; 0x84
 8008930:	4629      	mov	r1, r5
 8008932:	4648      	mov	r0, r9
 8008934:	f002 fbe9 	bl	800b10a <__sprint_r>
 8008938:	bb50      	cbnz	r0, 8008990 <_vfprintf_r+0xf70>
 800893a:	ac2e      	add	r4, sp, #184	; 0xb8
 800893c:	e7f5      	b.n	800892a <_vfprintf_r+0xf0a>
 800893e:	2301      	movs	r3, #1
 8008940:	6063      	str	r3, [r4, #4]
 8008942:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008944:	f8c4 8000 	str.w	r8, [r4]
 8008948:	3301      	adds	r3, #1
 800894a:	e7ae      	b.n	80088aa <_vfprintf_r+0xe8a>
 800894c:	3408      	adds	r4, #8
 800894e:	e7ba      	b.n	80088c6 <_vfprintf_r+0xea6>
 8008950:	3408      	adds	r4, #8
 8008952:	f7ff bbde 	b.w	8008112 <_vfprintf_r+0x6f2>
 8008956:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008958:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800895a:	1a9e      	subs	r6, r3, r2
 800895c:	2e00      	cmp	r6, #0
 800895e:	f77f abdc 	ble.w	800811a <_vfprintf_r+0x6fa>
 8008962:	2710      	movs	r7, #16
 8008964:	4b46      	ldr	r3, [pc, #280]	; (8008a80 <_vfprintf_r+0x1060>)
 8008966:	2e10      	cmp	r6, #16
 8008968:	6023      	str	r3, [r4, #0]
 800896a:	dc20      	bgt.n	80089ae <_vfprintf_r+0xf8e>
 800896c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800896e:	6066      	str	r6, [r4, #4]
 8008970:	441e      	add	r6, r3
 8008972:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008974:	9623      	str	r6, [sp, #140]	; 0x8c
 8008976:	3301      	adds	r3, #1
 8008978:	2b07      	cmp	r3, #7
 800897a:	9322      	str	r3, [sp, #136]	; 0x88
 800897c:	f77f abcd 	ble.w	800811a <_vfprintf_r+0x6fa>
 8008980:	aa21      	add	r2, sp, #132	; 0x84
 8008982:	4629      	mov	r1, r5
 8008984:	4648      	mov	r0, r9
 8008986:	f002 fbc0 	bl	800b10a <__sprint_r>
 800898a:	2800      	cmp	r0, #0
 800898c:	f43f abc5 	beq.w	800811a <_vfprintf_r+0x6fa>
 8008990:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008992:	07d9      	lsls	r1, r3, #31
 8008994:	d405      	bmi.n	80089a2 <_vfprintf_r+0xf82>
 8008996:	89ab      	ldrh	r3, [r5, #12]
 8008998:	059a      	lsls	r2, r3, #22
 800899a:	d402      	bmi.n	80089a2 <_vfprintf_r+0xf82>
 800899c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800899e:	f001 fbcc 	bl	800a13a <__retarget_lock_release_recursive>
 80089a2:	89ab      	ldrh	r3, [r5, #12]
 80089a4:	065b      	lsls	r3, r3, #25
 80089a6:	f57f a8a8 	bpl.w	8007afa <_vfprintf_r+0xda>
 80089aa:	f7ff b87e 	b.w	8007aaa <_vfprintf_r+0x8a>
 80089ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80089b0:	6067      	str	r7, [r4, #4]
 80089b2:	3310      	adds	r3, #16
 80089b4:	9323      	str	r3, [sp, #140]	; 0x8c
 80089b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089b8:	3301      	adds	r3, #1
 80089ba:	2b07      	cmp	r3, #7
 80089bc:	9322      	str	r3, [sp, #136]	; 0x88
 80089be:	dc02      	bgt.n	80089c6 <_vfprintf_r+0xfa6>
 80089c0:	3408      	adds	r4, #8
 80089c2:	3e10      	subs	r6, #16
 80089c4:	e7ce      	b.n	8008964 <_vfprintf_r+0xf44>
 80089c6:	aa21      	add	r2, sp, #132	; 0x84
 80089c8:	4629      	mov	r1, r5
 80089ca:	4648      	mov	r0, r9
 80089cc:	f002 fb9d 	bl	800b10a <__sprint_r>
 80089d0:	2800      	cmp	r0, #0
 80089d2:	d1dd      	bne.n	8008990 <_vfprintf_r+0xf70>
 80089d4:	ac2e      	add	r4, sp, #184	; 0xb8
 80089d6:	e7f4      	b.n	80089c2 <_vfprintf_r+0xfa2>
 80089d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80089da:	b913      	cbnz	r3, 80089e2 <_vfprintf_r+0xfc2>
 80089dc:	2300      	movs	r3, #0
 80089de:	9322      	str	r3, [sp, #136]	; 0x88
 80089e0:	e7d6      	b.n	8008990 <_vfprintf_r+0xf70>
 80089e2:	aa21      	add	r2, sp, #132	; 0x84
 80089e4:	4629      	mov	r1, r5
 80089e6:	4648      	mov	r0, r9
 80089e8:	f002 fb8f 	bl	800b10a <__sprint_r>
 80089ec:	2800      	cmp	r0, #0
 80089ee:	d0f5      	beq.n	80089dc <_vfprintf_r+0xfbc>
 80089f0:	e7ce      	b.n	8008990 <_vfprintf_r+0xf70>
 80089f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80089f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089f6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80089f8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80089fa:	f7f8 f86f 	bl	8000adc <__aeabi_dcmpun>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	f43f aa28 	beq.w	8007e54 <_vfprintf_r+0x434>
 8008a04:	4b1f      	ldr	r3, [pc, #124]	; (8008a84 <_vfprintf_r+0x1064>)
 8008a06:	4a20      	ldr	r2, [pc, #128]	; (8008a88 <_vfprintf_r+0x1068>)
 8008a08:	f7ff ba18 	b.w	8007e3c <_vfprintf_r+0x41c>
 8008a0c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008a0e:	1a1b      	subs	r3, r3, r0
 8008a10:	9307      	str	r3, [sp, #28]
 8008a12:	f7ff ba9c 	b.w	8007f4e <_vfprintf_r+0x52e>
 8008a16:	ea56 0207 	orrs.w	r2, r6, r7
 8008a1a:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8008a1e:	f43f ac1a 	beq.w	8008256 <_vfprintf_r+0x836>
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	f43f ac8e 	beq.w	8008344 <_vfprintf_r+0x924>
 8008a28:	2b02      	cmp	r3, #2
 8008a2a:	f43f acae 	beq.w	800838a <_vfprintf_r+0x96a>
 8008a2e:	ab2e      	add	r3, sp, #184	; 0xb8
 8008a30:	08f1      	lsrs	r1, r6, #3
 8008a32:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8008a36:	08f8      	lsrs	r0, r7, #3
 8008a38:	f006 0207 	and.w	r2, r6, #7
 8008a3c:	4607      	mov	r7, r0
 8008a3e:	460e      	mov	r6, r1
 8008a40:	3230      	adds	r2, #48	; 0x30
 8008a42:	ea56 0107 	orrs.w	r1, r6, r7
 8008a46:	f103 38ff 	add.w	r8, r3, #4294967295
 8008a4a:	f803 2c01 	strb.w	r2, [r3, #-1]
 8008a4e:	f47f ac77 	bne.w	8008340 <_vfprintf_r+0x920>
 8008a52:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a54:	07c8      	lsls	r0, r1, #31
 8008a56:	d506      	bpl.n	8008a66 <_vfprintf_r+0x1046>
 8008a58:	2a30      	cmp	r2, #48	; 0x30
 8008a5a:	d004      	beq.n	8008a66 <_vfprintf_r+0x1046>
 8008a5c:	2230      	movs	r2, #48	; 0x30
 8008a5e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8008a62:	f1a3 0802 	sub.w	r8, r3, #2
 8008a66:	ab2e      	add	r3, sp, #184	; 0xb8
 8008a68:	465e      	mov	r6, fp
 8008a6a:	eba3 0b08 	sub.w	fp, r3, r8
 8008a6e:	2300      	movs	r3, #0
 8008a70:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008a74:	930a      	str	r3, [sp, #40]	; 0x28
 8008a76:	f7ff babb 	b.w	8007ff0 <_vfprintf_r+0x5d0>
 8008a7a:	bf00      	nop
 8008a7c:	0800bb32 	.word	0x0800bb32
 8008a80:	0800bb22 	.word	0x0800bb22
 8008a84:	0800bad6 	.word	0x0800bad6
 8008a88:	0800bada 	.word	0x0800bada

08008a8c <__sbprintf>:
 8008a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a8e:	460c      	mov	r4, r1
 8008a90:	461f      	mov	r7, r3
 8008a92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a94:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008a98:	9319      	str	r3, [sp, #100]	; 0x64
 8008a9a:	89e3      	ldrh	r3, [r4, #14]
 8008a9c:	8989      	ldrh	r1, [r1, #12]
 8008a9e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008aa2:	6a23      	ldr	r3, [r4, #32]
 8008aa4:	f021 0102 	bic.w	r1, r1, #2
 8008aa8:	9308      	str	r3, [sp, #32]
 8008aaa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008aac:	f8ad 100c 	strh.w	r1, [sp, #12]
 8008ab0:	a91a      	add	r1, sp, #104	; 0x68
 8008ab2:	4615      	mov	r5, r2
 8008ab4:	4606      	mov	r6, r0
 8008ab6:	930a      	str	r3, [sp, #40]	; 0x28
 8008ab8:	9100      	str	r1, [sp, #0]
 8008aba:	2300      	movs	r3, #0
 8008abc:	9104      	str	r1, [sp, #16]
 8008abe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008ac2:	a816      	add	r0, sp, #88	; 0x58
 8008ac4:	9102      	str	r1, [sp, #8]
 8008ac6:	9105      	str	r1, [sp, #20]
 8008ac8:	9306      	str	r3, [sp, #24]
 8008aca:	f001 fb33 	bl	800a134 <__retarget_lock_init_recursive>
 8008ace:	462a      	mov	r2, r5
 8008ad0:	463b      	mov	r3, r7
 8008ad2:	4669      	mov	r1, sp
 8008ad4:	4630      	mov	r0, r6
 8008ad6:	f7fe ffa3 	bl	8007a20 <_vfprintf_r>
 8008ada:	1e05      	subs	r5, r0, #0
 8008adc:	db07      	blt.n	8008aee <__sbprintf+0x62>
 8008ade:	4669      	mov	r1, sp
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	f000 ff73 	bl	80099cc <_fflush_r>
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	bf18      	it	ne
 8008aea:	f04f 35ff 	movne.w	r5, #4294967295
 8008aee:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008af2:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008af4:	065b      	lsls	r3, r3, #25
 8008af6:	bf42      	ittt	mi
 8008af8:	89a3      	ldrhmi	r3, [r4, #12]
 8008afa:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8008afe:	81a3      	strhmi	r3, [r4, #12]
 8008b00:	f001 fb19 	bl	800a136 <__retarget_lock_close_recursive>
 8008b04:	4628      	mov	r0, r5
 8008b06:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8008b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008b0c <__swsetup_r>:
 8008b0c:	4b32      	ldr	r3, [pc, #200]	; (8008bd8 <__swsetup_r+0xcc>)
 8008b0e:	b570      	push	{r4, r5, r6, lr}
 8008b10:	681d      	ldr	r5, [r3, #0]
 8008b12:	4606      	mov	r6, r0
 8008b14:	460c      	mov	r4, r1
 8008b16:	b125      	cbz	r5, 8008b22 <__swsetup_r+0x16>
 8008b18:	69ab      	ldr	r3, [r5, #24]
 8008b1a:	b913      	cbnz	r3, 8008b22 <__swsetup_r+0x16>
 8008b1c:	4628      	mov	r0, r5
 8008b1e:	f000 ffe9 	bl	8009af4 <__sinit>
 8008b22:	4b2e      	ldr	r3, [pc, #184]	; (8008bdc <__swsetup_r+0xd0>)
 8008b24:	429c      	cmp	r4, r3
 8008b26:	d10f      	bne.n	8008b48 <__swsetup_r+0x3c>
 8008b28:	686c      	ldr	r4, [r5, #4]
 8008b2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b2e:	b29a      	uxth	r2, r3
 8008b30:	0715      	lsls	r5, r2, #28
 8008b32:	d42c      	bmi.n	8008b8e <__swsetup_r+0x82>
 8008b34:	06d0      	lsls	r0, r2, #27
 8008b36:	d411      	bmi.n	8008b5c <__swsetup_r+0x50>
 8008b38:	2209      	movs	r2, #9
 8008b3a:	6032      	str	r2, [r6, #0]
 8008b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b40:	81a3      	strh	r3, [r4, #12]
 8008b42:	f04f 30ff 	mov.w	r0, #4294967295
 8008b46:	bd70      	pop	{r4, r5, r6, pc}
 8008b48:	4b25      	ldr	r3, [pc, #148]	; (8008be0 <__swsetup_r+0xd4>)
 8008b4a:	429c      	cmp	r4, r3
 8008b4c:	d101      	bne.n	8008b52 <__swsetup_r+0x46>
 8008b4e:	68ac      	ldr	r4, [r5, #8]
 8008b50:	e7eb      	b.n	8008b2a <__swsetup_r+0x1e>
 8008b52:	4b24      	ldr	r3, [pc, #144]	; (8008be4 <__swsetup_r+0xd8>)
 8008b54:	429c      	cmp	r4, r3
 8008b56:	bf08      	it	eq
 8008b58:	68ec      	ldreq	r4, [r5, #12]
 8008b5a:	e7e6      	b.n	8008b2a <__swsetup_r+0x1e>
 8008b5c:	0751      	lsls	r1, r2, #29
 8008b5e:	d512      	bpl.n	8008b86 <__swsetup_r+0x7a>
 8008b60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b62:	b141      	cbz	r1, 8008b76 <__swsetup_r+0x6a>
 8008b64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b68:	4299      	cmp	r1, r3
 8008b6a:	d002      	beq.n	8008b72 <__swsetup_r+0x66>
 8008b6c:	4630      	mov	r0, r6
 8008b6e:	f001 f899 	bl	8009ca4 <_free_r>
 8008b72:	2300      	movs	r3, #0
 8008b74:	6363      	str	r3, [r4, #52]	; 0x34
 8008b76:	89a3      	ldrh	r3, [r4, #12]
 8008b78:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b7c:	81a3      	strh	r3, [r4, #12]
 8008b7e:	2300      	movs	r3, #0
 8008b80:	6063      	str	r3, [r4, #4]
 8008b82:	6923      	ldr	r3, [r4, #16]
 8008b84:	6023      	str	r3, [r4, #0]
 8008b86:	89a3      	ldrh	r3, [r4, #12]
 8008b88:	f043 0308 	orr.w	r3, r3, #8
 8008b8c:	81a3      	strh	r3, [r4, #12]
 8008b8e:	6923      	ldr	r3, [r4, #16]
 8008b90:	b94b      	cbnz	r3, 8008ba6 <__swsetup_r+0x9a>
 8008b92:	89a3      	ldrh	r3, [r4, #12]
 8008b94:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b9c:	d003      	beq.n	8008ba6 <__swsetup_r+0x9a>
 8008b9e:	4621      	mov	r1, r4
 8008ba0:	4630      	mov	r0, r6
 8008ba2:	f001 faf7 	bl	800a194 <__smakebuf_r>
 8008ba6:	89a2      	ldrh	r2, [r4, #12]
 8008ba8:	f012 0301 	ands.w	r3, r2, #1
 8008bac:	d00c      	beq.n	8008bc8 <__swsetup_r+0xbc>
 8008bae:	2300      	movs	r3, #0
 8008bb0:	60a3      	str	r3, [r4, #8]
 8008bb2:	6963      	ldr	r3, [r4, #20]
 8008bb4:	425b      	negs	r3, r3
 8008bb6:	61a3      	str	r3, [r4, #24]
 8008bb8:	6923      	ldr	r3, [r4, #16]
 8008bba:	b953      	cbnz	r3, 8008bd2 <__swsetup_r+0xc6>
 8008bbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bc0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008bc4:	d1ba      	bne.n	8008b3c <__swsetup_r+0x30>
 8008bc6:	bd70      	pop	{r4, r5, r6, pc}
 8008bc8:	0792      	lsls	r2, r2, #30
 8008bca:	bf58      	it	pl
 8008bcc:	6963      	ldrpl	r3, [r4, #20]
 8008bce:	60a3      	str	r3, [r4, #8]
 8008bd0:	e7f2      	b.n	8008bb8 <__swsetup_r+0xac>
 8008bd2:	2000      	movs	r0, #0
 8008bd4:	e7f7      	b.n	8008bc6 <__swsetup_r+0xba>
 8008bd6:	bf00      	nop
 8008bd8:	2000005c 	.word	0x2000005c
 8008bdc:	0800bb70 	.word	0x0800bb70
 8008be0:	0800bb90 	.word	0x0800bb90
 8008be4:	0800bb50 	.word	0x0800bb50

08008be8 <quorem>:
 8008be8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bec:	6903      	ldr	r3, [r0, #16]
 8008bee:	690c      	ldr	r4, [r1, #16]
 8008bf0:	4680      	mov	r8, r0
 8008bf2:	429c      	cmp	r4, r3
 8008bf4:	f300 8082 	bgt.w	8008cfc <quorem+0x114>
 8008bf8:	3c01      	subs	r4, #1
 8008bfa:	f101 0714 	add.w	r7, r1, #20
 8008bfe:	f100 0614 	add.w	r6, r0, #20
 8008c02:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008c06:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008c0a:	3501      	adds	r5, #1
 8008c0c:	fbb0 f5f5 	udiv	r5, r0, r5
 8008c10:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8008c14:	eb06 030e 	add.w	r3, r6, lr
 8008c18:	eb07 090e 	add.w	r9, r7, lr
 8008c1c:	9301      	str	r3, [sp, #4]
 8008c1e:	b38d      	cbz	r5, 8008c84 <quorem+0x9c>
 8008c20:	f04f 0a00 	mov.w	sl, #0
 8008c24:	4638      	mov	r0, r7
 8008c26:	46b4      	mov	ip, r6
 8008c28:	46d3      	mov	fp, sl
 8008c2a:	f850 2b04 	ldr.w	r2, [r0], #4
 8008c2e:	b293      	uxth	r3, r2
 8008c30:	fb05 a303 	mla	r3, r5, r3, sl
 8008c34:	0c12      	lsrs	r2, r2, #16
 8008c36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c3a:	fb05 a202 	mla	r2, r5, r2, sl
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	ebab 0303 	sub.w	r3, fp, r3
 8008c44:	f8bc b000 	ldrh.w	fp, [ip]
 8008c48:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008c4c:	445b      	add	r3, fp
 8008c4e:	fa1f fb82 	uxth.w	fp, r2
 8008c52:	f8dc 2000 	ldr.w	r2, [ip]
 8008c56:	4581      	cmp	r9, r0
 8008c58:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008c5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c66:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008c6a:	f84c 3b04 	str.w	r3, [ip], #4
 8008c6e:	d2dc      	bcs.n	8008c2a <quorem+0x42>
 8008c70:	f856 300e 	ldr.w	r3, [r6, lr]
 8008c74:	b933      	cbnz	r3, 8008c84 <quorem+0x9c>
 8008c76:	9b01      	ldr	r3, [sp, #4]
 8008c78:	3b04      	subs	r3, #4
 8008c7a:	429e      	cmp	r6, r3
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	d331      	bcc.n	8008ce4 <quorem+0xfc>
 8008c80:	f8c8 4010 	str.w	r4, [r8, #16]
 8008c84:	4640      	mov	r0, r8
 8008c86:	f001 ff28 	bl	800aada <__mcmp>
 8008c8a:	2800      	cmp	r0, #0
 8008c8c:	db26      	blt.n	8008cdc <quorem+0xf4>
 8008c8e:	4630      	mov	r0, r6
 8008c90:	f04f 0e00 	mov.w	lr, #0
 8008c94:	3501      	adds	r5, #1
 8008c96:	f857 1b04 	ldr.w	r1, [r7], #4
 8008c9a:	f8d0 c000 	ldr.w	ip, [r0]
 8008c9e:	b28b      	uxth	r3, r1
 8008ca0:	ebae 0303 	sub.w	r3, lr, r3
 8008ca4:	fa1f f28c 	uxth.w	r2, ip
 8008ca8:	4413      	add	r3, r2
 8008caa:	0c0a      	lsrs	r2, r1, #16
 8008cac:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008cb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cba:	45b9      	cmp	r9, r7
 8008cbc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008cc0:	f840 3b04 	str.w	r3, [r0], #4
 8008cc4:	d2e7      	bcs.n	8008c96 <quorem+0xae>
 8008cc6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008cca:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008cce:	b92a      	cbnz	r2, 8008cdc <quorem+0xf4>
 8008cd0:	3b04      	subs	r3, #4
 8008cd2:	429e      	cmp	r6, r3
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	d30b      	bcc.n	8008cf0 <quorem+0x108>
 8008cd8:	f8c8 4010 	str.w	r4, [r8, #16]
 8008cdc:	4628      	mov	r0, r5
 8008cde:	b003      	add	sp, #12
 8008ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce4:	6812      	ldr	r2, [r2, #0]
 8008ce6:	3b04      	subs	r3, #4
 8008ce8:	2a00      	cmp	r2, #0
 8008cea:	d1c9      	bne.n	8008c80 <quorem+0x98>
 8008cec:	3c01      	subs	r4, #1
 8008cee:	e7c4      	b.n	8008c7a <quorem+0x92>
 8008cf0:	6812      	ldr	r2, [r2, #0]
 8008cf2:	3b04      	subs	r3, #4
 8008cf4:	2a00      	cmp	r2, #0
 8008cf6:	d1ef      	bne.n	8008cd8 <quorem+0xf0>
 8008cf8:	3c01      	subs	r4, #1
 8008cfa:	e7ea      	b.n	8008cd2 <quorem+0xea>
 8008cfc:	2000      	movs	r0, #0
 8008cfe:	e7ee      	b.n	8008cde <quorem+0xf6>

08008d00 <_dtoa_r>:
 8008d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d04:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d06:	b095      	sub	sp, #84	; 0x54
 8008d08:	4604      	mov	r4, r0
 8008d0a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8008d0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008d10:	b93e      	cbnz	r6, 8008d22 <_dtoa_r+0x22>
 8008d12:	2010      	movs	r0, #16
 8008d14:	f001 fa7e 	bl	800a214 <malloc>
 8008d18:	6260      	str	r0, [r4, #36]	; 0x24
 8008d1a:	6046      	str	r6, [r0, #4]
 8008d1c:	6086      	str	r6, [r0, #8]
 8008d1e:	6006      	str	r6, [r0, #0]
 8008d20:	60c6      	str	r6, [r0, #12]
 8008d22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d24:	6819      	ldr	r1, [r3, #0]
 8008d26:	b151      	cbz	r1, 8008d3e <_dtoa_r+0x3e>
 8008d28:	685a      	ldr	r2, [r3, #4]
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	4093      	lsls	r3, r2
 8008d2e:	604a      	str	r2, [r1, #4]
 8008d30:	608b      	str	r3, [r1, #8]
 8008d32:	4620      	mov	r0, r4
 8008d34:	f001 fcfc 	bl	800a730 <_Bfree>
 8008d38:	2200      	movs	r2, #0
 8008d3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d3c:	601a      	str	r2, [r3, #0]
 8008d3e:	9b03      	ldr	r3, [sp, #12]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	bfb7      	itett	lt
 8008d44:	2301      	movlt	r3, #1
 8008d46:	2300      	movge	r3, #0
 8008d48:	602b      	strlt	r3, [r5, #0]
 8008d4a:	9b03      	ldrlt	r3, [sp, #12]
 8008d4c:	bfae      	itee	ge
 8008d4e:	602b      	strge	r3, [r5, #0]
 8008d50:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008d54:	9303      	strlt	r3, [sp, #12]
 8008d56:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008d5a:	4bab      	ldr	r3, [pc, #684]	; (8009008 <_dtoa_r+0x308>)
 8008d5c:	ea33 0309 	bics.w	r3, r3, r9
 8008d60:	d11b      	bne.n	8008d9a <_dtoa_r+0x9a>
 8008d62:	f242 730f 	movw	r3, #9999	; 0x270f
 8008d66:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008d68:	6013      	str	r3, [r2, #0]
 8008d6a:	9b02      	ldr	r3, [sp, #8]
 8008d6c:	b923      	cbnz	r3, 8008d78 <_dtoa_r+0x78>
 8008d6e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8008d72:	2800      	cmp	r0, #0
 8008d74:	f000 8583 	beq.w	800987e <_dtoa_r+0xb7e>
 8008d78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d7a:	b953      	cbnz	r3, 8008d92 <_dtoa_r+0x92>
 8008d7c:	4ba3      	ldr	r3, [pc, #652]	; (800900c <_dtoa_r+0x30c>)
 8008d7e:	e021      	b.n	8008dc4 <_dtoa_r+0xc4>
 8008d80:	4ba3      	ldr	r3, [pc, #652]	; (8009010 <_dtoa_r+0x310>)
 8008d82:	9306      	str	r3, [sp, #24]
 8008d84:	3308      	adds	r3, #8
 8008d86:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008d88:	6013      	str	r3, [r2, #0]
 8008d8a:	9806      	ldr	r0, [sp, #24]
 8008d8c:	b015      	add	sp, #84	; 0x54
 8008d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d92:	4b9e      	ldr	r3, [pc, #632]	; (800900c <_dtoa_r+0x30c>)
 8008d94:	9306      	str	r3, [sp, #24]
 8008d96:	3303      	adds	r3, #3
 8008d98:	e7f5      	b.n	8008d86 <_dtoa_r+0x86>
 8008d9a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	2300      	movs	r3, #0
 8008da2:	4630      	mov	r0, r6
 8008da4:	4639      	mov	r1, r7
 8008da6:	f7f7 fe67 	bl	8000a78 <__aeabi_dcmpeq>
 8008daa:	4680      	mov	r8, r0
 8008dac:	b160      	cbz	r0, 8008dc8 <_dtoa_r+0xc8>
 8008dae:	2301      	movs	r3, #1
 8008db0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008db2:	6013      	str	r3, [r2, #0]
 8008db4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	f000 855e 	beq.w	8009878 <_dtoa_r+0xb78>
 8008dbc:	4b95      	ldr	r3, [pc, #596]	; (8009014 <_dtoa_r+0x314>)
 8008dbe:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008dc0:	6013      	str	r3, [r2, #0]
 8008dc2:	3b01      	subs	r3, #1
 8008dc4:	9306      	str	r3, [sp, #24]
 8008dc6:	e7e0      	b.n	8008d8a <_dtoa_r+0x8a>
 8008dc8:	ab12      	add	r3, sp, #72	; 0x48
 8008dca:	9301      	str	r3, [sp, #4]
 8008dcc:	ab13      	add	r3, sp, #76	; 0x4c
 8008dce:	9300      	str	r3, [sp, #0]
 8008dd0:	4632      	mov	r2, r6
 8008dd2:	463b      	mov	r3, r7
 8008dd4:	4620      	mov	r0, r4
 8008dd6:	f001 fef9 	bl	800abcc <__d2b>
 8008dda:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008dde:	4682      	mov	sl, r0
 8008de0:	2d00      	cmp	r5, #0
 8008de2:	d07d      	beq.n	8008ee0 <_dtoa_r+0x1e0>
 8008de4:	4630      	mov	r0, r6
 8008de6:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008dea:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008dee:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008df2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008df6:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	4b86      	ldr	r3, [pc, #536]	; (8009018 <_dtoa_r+0x318>)
 8008dfe:	f7f7 fa1f 	bl	8000240 <__aeabi_dsub>
 8008e02:	a37b      	add	r3, pc, #492	; (adr r3, 8008ff0 <_dtoa_r+0x2f0>)
 8008e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e08:	f7f7 fbce 	bl	80005a8 <__aeabi_dmul>
 8008e0c:	a37a      	add	r3, pc, #488	; (adr r3, 8008ff8 <_dtoa_r+0x2f8>)
 8008e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e12:	f7f7 fa17 	bl	8000244 <__adddf3>
 8008e16:	4606      	mov	r6, r0
 8008e18:	4628      	mov	r0, r5
 8008e1a:	460f      	mov	r7, r1
 8008e1c:	f7f7 fb5e 	bl	80004dc <__aeabi_i2d>
 8008e20:	a377      	add	r3, pc, #476	; (adr r3, 8009000 <_dtoa_r+0x300>)
 8008e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e26:	f7f7 fbbf 	bl	80005a8 <__aeabi_dmul>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	4630      	mov	r0, r6
 8008e30:	4639      	mov	r1, r7
 8008e32:	f7f7 fa07 	bl	8000244 <__adddf3>
 8008e36:	4606      	mov	r6, r0
 8008e38:	460f      	mov	r7, r1
 8008e3a:	f7f7 fe65 	bl	8000b08 <__aeabi_d2iz>
 8008e3e:	2200      	movs	r2, #0
 8008e40:	4683      	mov	fp, r0
 8008e42:	2300      	movs	r3, #0
 8008e44:	4630      	mov	r0, r6
 8008e46:	4639      	mov	r1, r7
 8008e48:	f7f7 fe20 	bl	8000a8c <__aeabi_dcmplt>
 8008e4c:	b158      	cbz	r0, 8008e66 <_dtoa_r+0x166>
 8008e4e:	4658      	mov	r0, fp
 8008e50:	f7f7 fb44 	bl	80004dc <__aeabi_i2d>
 8008e54:	4602      	mov	r2, r0
 8008e56:	460b      	mov	r3, r1
 8008e58:	4630      	mov	r0, r6
 8008e5a:	4639      	mov	r1, r7
 8008e5c:	f7f7 fe0c 	bl	8000a78 <__aeabi_dcmpeq>
 8008e60:	b908      	cbnz	r0, 8008e66 <_dtoa_r+0x166>
 8008e62:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e66:	f1bb 0f16 	cmp.w	fp, #22
 8008e6a:	d858      	bhi.n	8008f1e <_dtoa_r+0x21e>
 8008e6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e70:	496a      	ldr	r1, [pc, #424]	; (800901c <_dtoa_r+0x31c>)
 8008e72:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8008e76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e7a:	f7f7 fe25 	bl	8000ac8 <__aeabi_dcmpgt>
 8008e7e:	2800      	cmp	r0, #0
 8008e80:	d04f      	beq.n	8008f22 <_dtoa_r+0x222>
 8008e82:	2300      	movs	r3, #0
 8008e84:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e88:	930d      	str	r3, [sp, #52]	; 0x34
 8008e8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008e8c:	1b5d      	subs	r5, r3, r5
 8008e8e:	1e6b      	subs	r3, r5, #1
 8008e90:	9307      	str	r3, [sp, #28]
 8008e92:	bf43      	ittte	mi
 8008e94:	2300      	movmi	r3, #0
 8008e96:	f1c5 0801 	rsbmi	r8, r5, #1
 8008e9a:	9307      	strmi	r3, [sp, #28]
 8008e9c:	f04f 0800 	movpl.w	r8, #0
 8008ea0:	f1bb 0f00 	cmp.w	fp, #0
 8008ea4:	db3f      	blt.n	8008f26 <_dtoa_r+0x226>
 8008ea6:	9b07      	ldr	r3, [sp, #28]
 8008ea8:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8008eac:	445b      	add	r3, fp
 8008eae:	9307      	str	r3, [sp, #28]
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	9308      	str	r3, [sp, #32]
 8008eb4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008eb6:	2b09      	cmp	r3, #9
 8008eb8:	f200 80b4 	bhi.w	8009024 <_dtoa_r+0x324>
 8008ebc:	2b05      	cmp	r3, #5
 8008ebe:	bfc4      	itt	gt
 8008ec0:	3b04      	subgt	r3, #4
 8008ec2:	931e      	strgt	r3, [sp, #120]	; 0x78
 8008ec4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008ec6:	bfc8      	it	gt
 8008ec8:	2600      	movgt	r6, #0
 8008eca:	f1a3 0302 	sub.w	r3, r3, #2
 8008ece:	bfd8      	it	le
 8008ed0:	2601      	movle	r6, #1
 8008ed2:	2b03      	cmp	r3, #3
 8008ed4:	f200 80b2 	bhi.w	800903c <_dtoa_r+0x33c>
 8008ed8:	e8df f003 	tbb	[pc, r3]
 8008edc:	782d8684 	.word	0x782d8684
 8008ee0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008ee2:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8008ee4:	441d      	add	r5, r3
 8008ee6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008eea:	2b20      	cmp	r3, #32
 8008eec:	dd11      	ble.n	8008f12 <_dtoa_r+0x212>
 8008eee:	9a02      	ldr	r2, [sp, #8]
 8008ef0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008ef4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008ef8:	fa22 f000 	lsr.w	r0, r2, r0
 8008efc:	fa09 f303 	lsl.w	r3, r9, r3
 8008f00:	4318      	orrs	r0, r3
 8008f02:	f7f7 fadb 	bl	80004bc <__aeabi_ui2d>
 8008f06:	2301      	movs	r3, #1
 8008f08:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008f0c:	3d01      	subs	r5, #1
 8008f0e:	9310      	str	r3, [sp, #64]	; 0x40
 8008f10:	e773      	b.n	8008dfa <_dtoa_r+0xfa>
 8008f12:	f1c3 0020 	rsb	r0, r3, #32
 8008f16:	9b02      	ldr	r3, [sp, #8]
 8008f18:	fa03 f000 	lsl.w	r0, r3, r0
 8008f1c:	e7f1      	b.n	8008f02 <_dtoa_r+0x202>
 8008f1e:	2301      	movs	r3, #1
 8008f20:	e7b2      	b.n	8008e88 <_dtoa_r+0x188>
 8008f22:	900d      	str	r0, [sp, #52]	; 0x34
 8008f24:	e7b1      	b.n	8008e8a <_dtoa_r+0x18a>
 8008f26:	f1cb 0300 	rsb	r3, fp, #0
 8008f2a:	9308      	str	r3, [sp, #32]
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	eba8 080b 	sub.w	r8, r8, fp
 8008f32:	930c      	str	r3, [sp, #48]	; 0x30
 8008f34:	e7be      	b.n	8008eb4 <_dtoa_r+0x1b4>
 8008f36:	2301      	movs	r3, #1
 8008f38:	9309      	str	r3, [sp, #36]	; 0x24
 8008f3a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f340 8080 	ble.w	8009042 <_dtoa_r+0x342>
 8008f42:	4699      	mov	r9, r3
 8008f44:	9304      	str	r3, [sp, #16]
 8008f46:	2200      	movs	r2, #0
 8008f48:	2104      	movs	r1, #4
 8008f4a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008f4c:	606a      	str	r2, [r5, #4]
 8008f4e:	f101 0214 	add.w	r2, r1, #20
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d97a      	bls.n	800904c <_dtoa_r+0x34c>
 8008f56:	6869      	ldr	r1, [r5, #4]
 8008f58:	4620      	mov	r0, r4
 8008f5a:	f001 fbb5 	bl	800a6c8 <_Balloc>
 8008f5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f60:	6028      	str	r0, [r5, #0]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f1b9 0f0e 	cmp.w	r9, #14
 8008f68:	9306      	str	r3, [sp, #24]
 8008f6a:	f200 80f0 	bhi.w	800914e <_dtoa_r+0x44e>
 8008f6e:	2e00      	cmp	r6, #0
 8008f70:	f000 80ed 	beq.w	800914e <_dtoa_r+0x44e>
 8008f74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f78:	f1bb 0f00 	cmp.w	fp, #0
 8008f7c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008f80:	dd79      	ble.n	8009076 <_dtoa_r+0x376>
 8008f82:	4a26      	ldr	r2, [pc, #152]	; (800901c <_dtoa_r+0x31c>)
 8008f84:	f00b 030f 	and.w	r3, fp, #15
 8008f88:	ea4f 162b 	mov.w	r6, fp, asr #4
 8008f8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008f90:	06f0      	lsls	r0, r6, #27
 8008f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f96:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008f9a:	d55c      	bpl.n	8009056 <_dtoa_r+0x356>
 8008f9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008fa0:	4b1f      	ldr	r3, [pc, #124]	; (8009020 <_dtoa_r+0x320>)
 8008fa2:	2503      	movs	r5, #3
 8008fa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008fa8:	f7f7 fc28 	bl	80007fc <__aeabi_ddiv>
 8008fac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fb0:	f006 060f 	and.w	r6, r6, #15
 8008fb4:	4f1a      	ldr	r7, [pc, #104]	; (8009020 <_dtoa_r+0x320>)
 8008fb6:	2e00      	cmp	r6, #0
 8008fb8:	d14f      	bne.n	800905a <_dtoa_r+0x35a>
 8008fba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008fbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fc2:	f7f7 fc1b 	bl	80007fc <__aeabi_ddiv>
 8008fc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fca:	e06e      	b.n	80090aa <_dtoa_r+0x3aa>
 8008fcc:	2301      	movs	r3, #1
 8008fce:	9309      	str	r3, [sp, #36]	; 0x24
 8008fd0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008fd2:	445b      	add	r3, fp
 8008fd4:	f103 0901 	add.w	r9, r3, #1
 8008fd8:	9304      	str	r3, [sp, #16]
 8008fda:	464b      	mov	r3, r9
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	bfb8      	it	lt
 8008fe0:	2301      	movlt	r3, #1
 8008fe2:	e7b0      	b.n	8008f46 <_dtoa_r+0x246>
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	e7a7      	b.n	8008f38 <_dtoa_r+0x238>
 8008fe8:	2300      	movs	r3, #0
 8008fea:	e7f0      	b.n	8008fce <_dtoa_r+0x2ce>
 8008fec:	f3af 8000 	nop.w
 8008ff0:	636f4361 	.word	0x636f4361
 8008ff4:	3fd287a7 	.word	0x3fd287a7
 8008ff8:	8b60c8b3 	.word	0x8b60c8b3
 8008ffc:	3fc68a28 	.word	0x3fc68a28
 8009000:	509f79fb 	.word	0x509f79fb
 8009004:	3fd34413 	.word	0x3fd34413
 8009008:	7ff00000 	.word	0x7ff00000
 800900c:	0800bb4b 	.word	0x0800bb4b
 8009010:	0800bb42 	.word	0x0800bb42
 8009014:	0800bb01 	.word	0x0800bb01
 8009018:	3ff80000 	.word	0x3ff80000
 800901c:	0800bbe8 	.word	0x0800bbe8
 8009020:	0800bbc0 	.word	0x0800bbc0
 8009024:	2601      	movs	r6, #1
 8009026:	2300      	movs	r3, #0
 8009028:	9609      	str	r6, [sp, #36]	; 0x24
 800902a:	931e      	str	r3, [sp, #120]	; 0x78
 800902c:	f04f 33ff 	mov.w	r3, #4294967295
 8009030:	2200      	movs	r2, #0
 8009032:	9304      	str	r3, [sp, #16]
 8009034:	4699      	mov	r9, r3
 8009036:	2312      	movs	r3, #18
 8009038:	921f      	str	r2, [sp, #124]	; 0x7c
 800903a:	e784      	b.n	8008f46 <_dtoa_r+0x246>
 800903c:	2301      	movs	r3, #1
 800903e:	9309      	str	r3, [sp, #36]	; 0x24
 8009040:	e7f4      	b.n	800902c <_dtoa_r+0x32c>
 8009042:	2301      	movs	r3, #1
 8009044:	9304      	str	r3, [sp, #16]
 8009046:	4699      	mov	r9, r3
 8009048:	461a      	mov	r2, r3
 800904a:	e7f5      	b.n	8009038 <_dtoa_r+0x338>
 800904c:	686a      	ldr	r2, [r5, #4]
 800904e:	0049      	lsls	r1, r1, #1
 8009050:	3201      	adds	r2, #1
 8009052:	606a      	str	r2, [r5, #4]
 8009054:	e77b      	b.n	8008f4e <_dtoa_r+0x24e>
 8009056:	2502      	movs	r5, #2
 8009058:	e7ac      	b.n	8008fb4 <_dtoa_r+0x2b4>
 800905a:	07f1      	lsls	r1, r6, #31
 800905c:	d508      	bpl.n	8009070 <_dtoa_r+0x370>
 800905e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009062:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009066:	f7f7 fa9f 	bl	80005a8 <__aeabi_dmul>
 800906a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800906e:	3501      	adds	r5, #1
 8009070:	1076      	asrs	r6, r6, #1
 8009072:	3708      	adds	r7, #8
 8009074:	e79f      	b.n	8008fb6 <_dtoa_r+0x2b6>
 8009076:	f000 80a5 	beq.w	80091c4 <_dtoa_r+0x4c4>
 800907a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800907e:	f1cb 0600 	rsb	r6, fp, #0
 8009082:	4ba2      	ldr	r3, [pc, #648]	; (800930c <_dtoa_r+0x60c>)
 8009084:	f006 020f 	and.w	r2, r6, #15
 8009088:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800908c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009090:	f7f7 fa8a 	bl	80005a8 <__aeabi_dmul>
 8009094:	2502      	movs	r5, #2
 8009096:	2300      	movs	r3, #0
 8009098:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800909c:	4f9c      	ldr	r7, [pc, #624]	; (8009310 <_dtoa_r+0x610>)
 800909e:	1136      	asrs	r6, r6, #4
 80090a0:	2e00      	cmp	r6, #0
 80090a2:	f040 8084 	bne.w	80091ae <_dtoa_r+0x4ae>
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d18d      	bne.n	8008fc6 <_dtoa_r+0x2c6>
 80090aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f000 808b 	beq.w	80091c8 <_dtoa_r+0x4c8>
 80090b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80090b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80090ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80090be:	2200      	movs	r2, #0
 80090c0:	4b94      	ldr	r3, [pc, #592]	; (8009314 <_dtoa_r+0x614>)
 80090c2:	f7f7 fce3 	bl	8000a8c <__aeabi_dcmplt>
 80090c6:	2800      	cmp	r0, #0
 80090c8:	d07e      	beq.n	80091c8 <_dtoa_r+0x4c8>
 80090ca:	f1b9 0f00 	cmp.w	r9, #0
 80090ce:	d07b      	beq.n	80091c8 <_dtoa_r+0x4c8>
 80090d0:	9b04      	ldr	r3, [sp, #16]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	dd37      	ble.n	8009146 <_dtoa_r+0x446>
 80090d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80090da:	2200      	movs	r2, #0
 80090dc:	4b8e      	ldr	r3, [pc, #568]	; (8009318 <_dtoa_r+0x618>)
 80090de:	f7f7 fa63 	bl	80005a8 <__aeabi_dmul>
 80090e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090e6:	9e04      	ldr	r6, [sp, #16]
 80090e8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80090ec:	3501      	adds	r5, #1
 80090ee:	4628      	mov	r0, r5
 80090f0:	f7f7 f9f4 	bl	80004dc <__aeabi_i2d>
 80090f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80090f8:	f7f7 fa56 	bl	80005a8 <__aeabi_dmul>
 80090fc:	4b87      	ldr	r3, [pc, #540]	; (800931c <_dtoa_r+0x61c>)
 80090fe:	2200      	movs	r2, #0
 8009100:	f7f7 f8a0 	bl	8000244 <__adddf3>
 8009104:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009108:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800910a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 800910e:	950b      	str	r5, [sp, #44]	; 0x2c
 8009110:	2e00      	cmp	r6, #0
 8009112:	d15c      	bne.n	80091ce <_dtoa_r+0x4ce>
 8009114:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009118:	2200      	movs	r2, #0
 800911a:	4b81      	ldr	r3, [pc, #516]	; (8009320 <_dtoa_r+0x620>)
 800911c:	f7f7 f890 	bl	8000240 <__aeabi_dsub>
 8009120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009122:	462b      	mov	r3, r5
 8009124:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009128:	f7f7 fcce 	bl	8000ac8 <__aeabi_dcmpgt>
 800912c:	2800      	cmp	r0, #0
 800912e:	f040 82f7 	bne.w	8009720 <_dtoa_r+0xa20>
 8009132:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009136:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009138:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800913c:	f7f7 fca6 	bl	8000a8c <__aeabi_dcmplt>
 8009140:	2800      	cmp	r0, #0
 8009142:	f040 82eb 	bne.w	800971c <_dtoa_r+0xa1c>
 8009146:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800914a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800914e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009150:	2b00      	cmp	r3, #0
 8009152:	f2c0 8150 	blt.w	80093f6 <_dtoa_r+0x6f6>
 8009156:	f1bb 0f0e 	cmp.w	fp, #14
 800915a:	f300 814c 	bgt.w	80093f6 <_dtoa_r+0x6f6>
 800915e:	4b6b      	ldr	r3, [pc, #428]	; (800930c <_dtoa_r+0x60c>)
 8009160:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009168:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800916c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800916e:	2b00      	cmp	r3, #0
 8009170:	f280 80da 	bge.w	8009328 <_dtoa_r+0x628>
 8009174:	f1b9 0f00 	cmp.w	r9, #0
 8009178:	f300 80d6 	bgt.w	8009328 <_dtoa_r+0x628>
 800917c:	f040 82cd 	bne.w	800971a <_dtoa_r+0xa1a>
 8009180:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009184:	2200      	movs	r2, #0
 8009186:	4b66      	ldr	r3, [pc, #408]	; (8009320 <_dtoa_r+0x620>)
 8009188:	f7f7 fa0e 	bl	80005a8 <__aeabi_dmul>
 800918c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009190:	f7f7 fc90 	bl	8000ab4 <__aeabi_dcmpge>
 8009194:	464e      	mov	r6, r9
 8009196:	464f      	mov	r7, r9
 8009198:	2800      	cmp	r0, #0
 800919a:	f040 82a4 	bne.w	80096e6 <_dtoa_r+0x9e6>
 800919e:	9b06      	ldr	r3, [sp, #24]
 80091a0:	9a06      	ldr	r2, [sp, #24]
 80091a2:	1c5d      	adds	r5, r3, #1
 80091a4:	2331      	movs	r3, #49	; 0x31
 80091a6:	f10b 0b01 	add.w	fp, fp, #1
 80091aa:	7013      	strb	r3, [r2, #0]
 80091ac:	e29f      	b.n	80096ee <_dtoa_r+0x9ee>
 80091ae:	07f2      	lsls	r2, r6, #31
 80091b0:	d505      	bpl.n	80091be <_dtoa_r+0x4be>
 80091b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091b6:	f7f7 f9f7 	bl	80005a8 <__aeabi_dmul>
 80091ba:	2301      	movs	r3, #1
 80091bc:	3501      	adds	r5, #1
 80091be:	1076      	asrs	r6, r6, #1
 80091c0:	3708      	adds	r7, #8
 80091c2:	e76d      	b.n	80090a0 <_dtoa_r+0x3a0>
 80091c4:	2502      	movs	r5, #2
 80091c6:	e770      	b.n	80090aa <_dtoa_r+0x3aa>
 80091c8:	465f      	mov	r7, fp
 80091ca:	464e      	mov	r6, r9
 80091cc:	e78f      	b.n	80090ee <_dtoa_r+0x3ee>
 80091ce:	9a06      	ldr	r2, [sp, #24]
 80091d0:	4b4e      	ldr	r3, [pc, #312]	; (800930c <_dtoa_r+0x60c>)
 80091d2:	4432      	add	r2, r6
 80091d4:	9211      	str	r2, [sp, #68]	; 0x44
 80091d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091d8:	1e71      	subs	r1, r6, #1
 80091da:	2a00      	cmp	r2, #0
 80091dc:	d048      	beq.n	8009270 <_dtoa_r+0x570>
 80091de:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80091e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e6:	2000      	movs	r0, #0
 80091e8:	494e      	ldr	r1, [pc, #312]	; (8009324 <_dtoa_r+0x624>)
 80091ea:	f7f7 fb07 	bl	80007fc <__aeabi_ddiv>
 80091ee:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80091f2:	f7f7 f825 	bl	8000240 <__aeabi_dsub>
 80091f6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80091fa:	9d06      	ldr	r5, [sp, #24]
 80091fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009200:	f7f7 fc82 	bl	8000b08 <__aeabi_d2iz>
 8009204:	4606      	mov	r6, r0
 8009206:	f7f7 f969 	bl	80004dc <__aeabi_i2d>
 800920a:	4602      	mov	r2, r0
 800920c:	460b      	mov	r3, r1
 800920e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009212:	f7f7 f815 	bl	8000240 <__aeabi_dsub>
 8009216:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800921a:	3630      	adds	r6, #48	; 0x30
 800921c:	f805 6b01 	strb.w	r6, [r5], #1
 8009220:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009224:	f7f7 fc32 	bl	8000a8c <__aeabi_dcmplt>
 8009228:	2800      	cmp	r0, #0
 800922a:	d164      	bne.n	80092f6 <_dtoa_r+0x5f6>
 800922c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009230:	2000      	movs	r0, #0
 8009232:	4938      	ldr	r1, [pc, #224]	; (8009314 <_dtoa_r+0x614>)
 8009234:	f7f7 f804 	bl	8000240 <__aeabi_dsub>
 8009238:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800923c:	f7f7 fc26 	bl	8000a8c <__aeabi_dcmplt>
 8009240:	2800      	cmp	r0, #0
 8009242:	f040 80b9 	bne.w	80093b8 <_dtoa_r+0x6b8>
 8009246:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009248:	429d      	cmp	r5, r3
 800924a:	f43f af7c 	beq.w	8009146 <_dtoa_r+0x446>
 800924e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009252:	2200      	movs	r2, #0
 8009254:	4b30      	ldr	r3, [pc, #192]	; (8009318 <_dtoa_r+0x618>)
 8009256:	f7f7 f9a7 	bl	80005a8 <__aeabi_dmul>
 800925a:	2200      	movs	r2, #0
 800925c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009260:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009264:	4b2c      	ldr	r3, [pc, #176]	; (8009318 <_dtoa_r+0x618>)
 8009266:	f7f7 f99f 	bl	80005a8 <__aeabi_dmul>
 800926a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800926e:	e7c5      	b.n	80091fc <_dtoa_r+0x4fc>
 8009270:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8009274:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009278:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800927c:	f7f7 f994 	bl	80005a8 <__aeabi_dmul>
 8009280:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009284:	9d06      	ldr	r5, [sp, #24]
 8009286:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800928a:	f7f7 fc3d 	bl	8000b08 <__aeabi_d2iz>
 800928e:	4606      	mov	r6, r0
 8009290:	f7f7 f924 	bl	80004dc <__aeabi_i2d>
 8009294:	4602      	mov	r2, r0
 8009296:	460b      	mov	r3, r1
 8009298:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800929c:	f7f6 ffd0 	bl	8000240 <__aeabi_dsub>
 80092a0:	3630      	adds	r6, #48	; 0x30
 80092a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092a4:	f805 6b01 	strb.w	r6, [r5], #1
 80092a8:	42ab      	cmp	r3, r5
 80092aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092ae:	f04f 0200 	mov.w	r2, #0
 80092b2:	d124      	bne.n	80092fe <_dtoa_r+0x5fe>
 80092b4:	4b1b      	ldr	r3, [pc, #108]	; (8009324 <_dtoa_r+0x624>)
 80092b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80092ba:	f7f6 ffc3 	bl	8000244 <__adddf3>
 80092be:	4602      	mov	r2, r0
 80092c0:	460b      	mov	r3, r1
 80092c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092c6:	f7f7 fbff 	bl	8000ac8 <__aeabi_dcmpgt>
 80092ca:	2800      	cmp	r0, #0
 80092cc:	d174      	bne.n	80093b8 <_dtoa_r+0x6b8>
 80092ce:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80092d2:	2000      	movs	r0, #0
 80092d4:	4913      	ldr	r1, [pc, #76]	; (8009324 <_dtoa_r+0x624>)
 80092d6:	f7f6 ffb3 	bl	8000240 <__aeabi_dsub>
 80092da:	4602      	mov	r2, r0
 80092dc:	460b      	mov	r3, r1
 80092de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092e2:	f7f7 fbd3 	bl	8000a8c <__aeabi_dcmplt>
 80092e6:	2800      	cmp	r0, #0
 80092e8:	f43f af2d 	beq.w	8009146 <_dtoa_r+0x446>
 80092ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80092f0:	1e6a      	subs	r2, r5, #1
 80092f2:	2b30      	cmp	r3, #48	; 0x30
 80092f4:	d001      	beq.n	80092fa <_dtoa_r+0x5fa>
 80092f6:	46bb      	mov	fp, r7
 80092f8:	e04d      	b.n	8009396 <_dtoa_r+0x696>
 80092fa:	4615      	mov	r5, r2
 80092fc:	e7f6      	b.n	80092ec <_dtoa_r+0x5ec>
 80092fe:	4b06      	ldr	r3, [pc, #24]	; (8009318 <_dtoa_r+0x618>)
 8009300:	f7f7 f952 	bl	80005a8 <__aeabi_dmul>
 8009304:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009308:	e7bd      	b.n	8009286 <_dtoa_r+0x586>
 800930a:	bf00      	nop
 800930c:	0800bbe8 	.word	0x0800bbe8
 8009310:	0800bbc0 	.word	0x0800bbc0
 8009314:	3ff00000 	.word	0x3ff00000
 8009318:	40240000 	.word	0x40240000
 800931c:	401c0000 	.word	0x401c0000
 8009320:	40140000 	.word	0x40140000
 8009324:	3fe00000 	.word	0x3fe00000
 8009328:	9d06      	ldr	r5, [sp, #24]
 800932a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800932e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009332:	4630      	mov	r0, r6
 8009334:	4639      	mov	r1, r7
 8009336:	f7f7 fa61 	bl	80007fc <__aeabi_ddiv>
 800933a:	f7f7 fbe5 	bl	8000b08 <__aeabi_d2iz>
 800933e:	4680      	mov	r8, r0
 8009340:	f7f7 f8cc 	bl	80004dc <__aeabi_i2d>
 8009344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009348:	f7f7 f92e 	bl	80005a8 <__aeabi_dmul>
 800934c:	4602      	mov	r2, r0
 800934e:	460b      	mov	r3, r1
 8009350:	4630      	mov	r0, r6
 8009352:	4639      	mov	r1, r7
 8009354:	f7f6 ff74 	bl	8000240 <__aeabi_dsub>
 8009358:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800935c:	f805 6b01 	strb.w	r6, [r5], #1
 8009360:	9e06      	ldr	r6, [sp, #24]
 8009362:	4602      	mov	r2, r0
 8009364:	1bae      	subs	r6, r5, r6
 8009366:	45b1      	cmp	r9, r6
 8009368:	460b      	mov	r3, r1
 800936a:	d137      	bne.n	80093dc <_dtoa_r+0x6dc>
 800936c:	f7f6 ff6a 	bl	8000244 <__adddf3>
 8009370:	4606      	mov	r6, r0
 8009372:	460f      	mov	r7, r1
 8009374:	4602      	mov	r2, r0
 8009376:	460b      	mov	r3, r1
 8009378:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800937c:	f7f7 fb86 	bl	8000a8c <__aeabi_dcmplt>
 8009380:	b9c8      	cbnz	r0, 80093b6 <_dtoa_r+0x6b6>
 8009382:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009386:	4632      	mov	r2, r6
 8009388:	463b      	mov	r3, r7
 800938a:	f7f7 fb75 	bl	8000a78 <__aeabi_dcmpeq>
 800938e:	b110      	cbz	r0, 8009396 <_dtoa_r+0x696>
 8009390:	f018 0f01 	tst.w	r8, #1
 8009394:	d10f      	bne.n	80093b6 <_dtoa_r+0x6b6>
 8009396:	4651      	mov	r1, sl
 8009398:	4620      	mov	r0, r4
 800939a:	f001 f9c9 	bl	800a730 <_Bfree>
 800939e:	2300      	movs	r3, #0
 80093a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80093a2:	702b      	strb	r3, [r5, #0]
 80093a4:	f10b 0301 	add.w	r3, fp, #1
 80093a8:	6013      	str	r3, [r2, #0]
 80093aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	f43f acec 	beq.w	8008d8a <_dtoa_r+0x8a>
 80093b2:	601d      	str	r5, [r3, #0]
 80093b4:	e4e9      	b.n	8008d8a <_dtoa_r+0x8a>
 80093b6:	465f      	mov	r7, fp
 80093b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80093bc:	1e6b      	subs	r3, r5, #1
 80093be:	2a39      	cmp	r2, #57	; 0x39
 80093c0:	d106      	bne.n	80093d0 <_dtoa_r+0x6d0>
 80093c2:	9a06      	ldr	r2, [sp, #24]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d107      	bne.n	80093d8 <_dtoa_r+0x6d8>
 80093c8:	2330      	movs	r3, #48	; 0x30
 80093ca:	7013      	strb	r3, [r2, #0]
 80093cc:	4613      	mov	r3, r2
 80093ce:	3701      	adds	r7, #1
 80093d0:	781a      	ldrb	r2, [r3, #0]
 80093d2:	3201      	adds	r2, #1
 80093d4:	701a      	strb	r2, [r3, #0]
 80093d6:	e78e      	b.n	80092f6 <_dtoa_r+0x5f6>
 80093d8:	461d      	mov	r5, r3
 80093da:	e7ed      	b.n	80093b8 <_dtoa_r+0x6b8>
 80093dc:	2200      	movs	r2, #0
 80093de:	4bb5      	ldr	r3, [pc, #724]	; (80096b4 <_dtoa_r+0x9b4>)
 80093e0:	f7f7 f8e2 	bl	80005a8 <__aeabi_dmul>
 80093e4:	2200      	movs	r2, #0
 80093e6:	2300      	movs	r3, #0
 80093e8:	4606      	mov	r6, r0
 80093ea:	460f      	mov	r7, r1
 80093ec:	f7f7 fb44 	bl	8000a78 <__aeabi_dcmpeq>
 80093f0:	2800      	cmp	r0, #0
 80093f2:	d09c      	beq.n	800932e <_dtoa_r+0x62e>
 80093f4:	e7cf      	b.n	8009396 <_dtoa_r+0x696>
 80093f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093f8:	2a00      	cmp	r2, #0
 80093fa:	f000 8129 	beq.w	8009650 <_dtoa_r+0x950>
 80093fe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009400:	2a01      	cmp	r2, #1
 8009402:	f300 810e 	bgt.w	8009622 <_dtoa_r+0x922>
 8009406:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009408:	2a00      	cmp	r2, #0
 800940a:	f000 8106 	beq.w	800961a <_dtoa_r+0x91a>
 800940e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009412:	4645      	mov	r5, r8
 8009414:	9e08      	ldr	r6, [sp, #32]
 8009416:	9a07      	ldr	r2, [sp, #28]
 8009418:	2101      	movs	r1, #1
 800941a:	441a      	add	r2, r3
 800941c:	4620      	mov	r0, r4
 800941e:	4498      	add	r8, r3
 8009420:	9207      	str	r2, [sp, #28]
 8009422:	f001 fa25 	bl	800a870 <__i2b>
 8009426:	4607      	mov	r7, r0
 8009428:	2d00      	cmp	r5, #0
 800942a:	dd0b      	ble.n	8009444 <_dtoa_r+0x744>
 800942c:	9b07      	ldr	r3, [sp, #28]
 800942e:	2b00      	cmp	r3, #0
 8009430:	dd08      	ble.n	8009444 <_dtoa_r+0x744>
 8009432:	42ab      	cmp	r3, r5
 8009434:	bfa8      	it	ge
 8009436:	462b      	movge	r3, r5
 8009438:	9a07      	ldr	r2, [sp, #28]
 800943a:	eba8 0803 	sub.w	r8, r8, r3
 800943e:	1aed      	subs	r5, r5, r3
 8009440:	1ad3      	subs	r3, r2, r3
 8009442:	9307      	str	r3, [sp, #28]
 8009444:	9b08      	ldr	r3, [sp, #32]
 8009446:	b1fb      	cbz	r3, 8009488 <_dtoa_r+0x788>
 8009448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800944a:	2b00      	cmp	r3, #0
 800944c:	f000 8104 	beq.w	8009658 <_dtoa_r+0x958>
 8009450:	2e00      	cmp	r6, #0
 8009452:	dd11      	ble.n	8009478 <_dtoa_r+0x778>
 8009454:	4639      	mov	r1, r7
 8009456:	4632      	mov	r2, r6
 8009458:	4620      	mov	r0, r4
 800945a:	f001 fa9f 	bl	800a99c <__pow5mult>
 800945e:	4652      	mov	r2, sl
 8009460:	4601      	mov	r1, r0
 8009462:	4607      	mov	r7, r0
 8009464:	4620      	mov	r0, r4
 8009466:	f001 fa0c 	bl	800a882 <__multiply>
 800946a:	4651      	mov	r1, sl
 800946c:	900a      	str	r0, [sp, #40]	; 0x28
 800946e:	4620      	mov	r0, r4
 8009470:	f001 f95e 	bl	800a730 <_Bfree>
 8009474:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009476:	469a      	mov	sl, r3
 8009478:	9b08      	ldr	r3, [sp, #32]
 800947a:	1b9a      	subs	r2, r3, r6
 800947c:	d004      	beq.n	8009488 <_dtoa_r+0x788>
 800947e:	4651      	mov	r1, sl
 8009480:	4620      	mov	r0, r4
 8009482:	f001 fa8b 	bl	800a99c <__pow5mult>
 8009486:	4682      	mov	sl, r0
 8009488:	2101      	movs	r1, #1
 800948a:	4620      	mov	r0, r4
 800948c:	f001 f9f0 	bl	800a870 <__i2b>
 8009490:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009492:	4606      	mov	r6, r0
 8009494:	2b00      	cmp	r3, #0
 8009496:	f340 80e1 	ble.w	800965c <_dtoa_r+0x95c>
 800949a:	461a      	mov	r2, r3
 800949c:	4601      	mov	r1, r0
 800949e:	4620      	mov	r0, r4
 80094a0:	f001 fa7c 	bl	800a99c <__pow5mult>
 80094a4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80094a6:	4606      	mov	r6, r0
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	f340 80da 	ble.w	8009662 <_dtoa_r+0x962>
 80094ae:	2300      	movs	r3, #0
 80094b0:	9308      	str	r3, [sp, #32]
 80094b2:	6933      	ldr	r3, [r6, #16]
 80094b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80094b8:	6918      	ldr	r0, [r3, #16]
 80094ba:	f001 f98b 	bl	800a7d4 <__hi0bits>
 80094be:	f1c0 0020 	rsb	r0, r0, #32
 80094c2:	9b07      	ldr	r3, [sp, #28]
 80094c4:	4418      	add	r0, r3
 80094c6:	f010 001f 	ands.w	r0, r0, #31
 80094ca:	f000 80f0 	beq.w	80096ae <_dtoa_r+0x9ae>
 80094ce:	f1c0 0320 	rsb	r3, r0, #32
 80094d2:	2b04      	cmp	r3, #4
 80094d4:	f340 80e2 	ble.w	800969c <_dtoa_r+0x99c>
 80094d8:	9b07      	ldr	r3, [sp, #28]
 80094da:	f1c0 001c 	rsb	r0, r0, #28
 80094de:	4480      	add	r8, r0
 80094e0:	4405      	add	r5, r0
 80094e2:	4403      	add	r3, r0
 80094e4:	9307      	str	r3, [sp, #28]
 80094e6:	f1b8 0f00 	cmp.w	r8, #0
 80094ea:	dd05      	ble.n	80094f8 <_dtoa_r+0x7f8>
 80094ec:	4651      	mov	r1, sl
 80094ee:	4642      	mov	r2, r8
 80094f0:	4620      	mov	r0, r4
 80094f2:	f001 faa1 	bl	800aa38 <__lshift>
 80094f6:	4682      	mov	sl, r0
 80094f8:	9b07      	ldr	r3, [sp, #28]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	dd05      	ble.n	800950a <_dtoa_r+0x80a>
 80094fe:	4631      	mov	r1, r6
 8009500:	461a      	mov	r2, r3
 8009502:	4620      	mov	r0, r4
 8009504:	f001 fa98 	bl	800aa38 <__lshift>
 8009508:	4606      	mov	r6, r0
 800950a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800950c:	2b00      	cmp	r3, #0
 800950e:	f000 80d3 	beq.w	80096b8 <_dtoa_r+0x9b8>
 8009512:	4631      	mov	r1, r6
 8009514:	4650      	mov	r0, sl
 8009516:	f001 fae0 	bl	800aada <__mcmp>
 800951a:	2800      	cmp	r0, #0
 800951c:	f280 80cc 	bge.w	80096b8 <_dtoa_r+0x9b8>
 8009520:	2300      	movs	r3, #0
 8009522:	4651      	mov	r1, sl
 8009524:	220a      	movs	r2, #10
 8009526:	4620      	mov	r0, r4
 8009528:	f001 f919 	bl	800a75e <__multadd>
 800952c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800952e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009532:	4682      	mov	sl, r0
 8009534:	2b00      	cmp	r3, #0
 8009536:	f000 81a9 	beq.w	800988c <_dtoa_r+0xb8c>
 800953a:	2300      	movs	r3, #0
 800953c:	4639      	mov	r1, r7
 800953e:	220a      	movs	r2, #10
 8009540:	4620      	mov	r0, r4
 8009542:	f001 f90c 	bl	800a75e <__multadd>
 8009546:	9b04      	ldr	r3, [sp, #16]
 8009548:	4607      	mov	r7, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	dc03      	bgt.n	8009556 <_dtoa_r+0x856>
 800954e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009550:	2b02      	cmp	r3, #2
 8009552:	f300 80b9 	bgt.w	80096c8 <_dtoa_r+0x9c8>
 8009556:	2d00      	cmp	r5, #0
 8009558:	dd05      	ble.n	8009566 <_dtoa_r+0x866>
 800955a:	4639      	mov	r1, r7
 800955c:	462a      	mov	r2, r5
 800955e:	4620      	mov	r0, r4
 8009560:	f001 fa6a 	bl	800aa38 <__lshift>
 8009564:	4607      	mov	r7, r0
 8009566:	9b08      	ldr	r3, [sp, #32]
 8009568:	2b00      	cmp	r3, #0
 800956a:	f000 8110 	beq.w	800978e <_dtoa_r+0xa8e>
 800956e:	6879      	ldr	r1, [r7, #4]
 8009570:	4620      	mov	r0, r4
 8009572:	f001 f8a9 	bl	800a6c8 <_Balloc>
 8009576:	4605      	mov	r5, r0
 8009578:	693a      	ldr	r2, [r7, #16]
 800957a:	f107 010c 	add.w	r1, r7, #12
 800957e:	3202      	adds	r2, #2
 8009580:	0092      	lsls	r2, r2, #2
 8009582:	300c      	adds	r0, #12
 8009584:	f7fd f885 	bl	8006692 <memcpy>
 8009588:	2201      	movs	r2, #1
 800958a:	4629      	mov	r1, r5
 800958c:	4620      	mov	r0, r4
 800958e:	f001 fa53 	bl	800aa38 <__lshift>
 8009592:	9707      	str	r7, [sp, #28]
 8009594:	4607      	mov	r7, r0
 8009596:	9b02      	ldr	r3, [sp, #8]
 8009598:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800959c:	f003 0301 	and.w	r3, r3, #1
 80095a0:	9308      	str	r3, [sp, #32]
 80095a2:	4631      	mov	r1, r6
 80095a4:	4650      	mov	r0, sl
 80095a6:	f7ff fb1f 	bl	8008be8 <quorem>
 80095aa:	9907      	ldr	r1, [sp, #28]
 80095ac:	4605      	mov	r5, r0
 80095ae:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80095b2:	4650      	mov	r0, sl
 80095b4:	f001 fa91 	bl	800aada <__mcmp>
 80095b8:	463a      	mov	r2, r7
 80095ba:	9002      	str	r0, [sp, #8]
 80095bc:	4631      	mov	r1, r6
 80095be:	4620      	mov	r0, r4
 80095c0:	f001 faa5 	bl	800ab0e <__mdiff>
 80095c4:	68c3      	ldr	r3, [r0, #12]
 80095c6:	4602      	mov	r2, r0
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	f040 80e2 	bne.w	8009792 <_dtoa_r+0xa92>
 80095ce:	4601      	mov	r1, r0
 80095d0:	9009      	str	r0, [sp, #36]	; 0x24
 80095d2:	4650      	mov	r0, sl
 80095d4:	f001 fa81 	bl	800aada <__mcmp>
 80095d8:	4603      	mov	r3, r0
 80095da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095dc:	4611      	mov	r1, r2
 80095de:	4620      	mov	r0, r4
 80095e0:	9309      	str	r3, [sp, #36]	; 0x24
 80095e2:	f001 f8a5 	bl	800a730 <_Bfree>
 80095e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	f040 80d4 	bne.w	8009796 <_dtoa_r+0xa96>
 80095ee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80095f0:	2a00      	cmp	r2, #0
 80095f2:	f040 80d0 	bne.w	8009796 <_dtoa_r+0xa96>
 80095f6:	9a08      	ldr	r2, [sp, #32]
 80095f8:	2a00      	cmp	r2, #0
 80095fa:	f040 80cc 	bne.w	8009796 <_dtoa_r+0xa96>
 80095fe:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009602:	f000 80e8 	beq.w	80097d6 <_dtoa_r+0xad6>
 8009606:	9b02      	ldr	r3, [sp, #8]
 8009608:	2b00      	cmp	r3, #0
 800960a:	dd01      	ble.n	8009610 <_dtoa_r+0x910>
 800960c:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8009610:	f108 0501 	add.w	r5, r8, #1
 8009614:	f888 9000 	strb.w	r9, [r8]
 8009618:	e06b      	b.n	80096f2 <_dtoa_r+0x9f2>
 800961a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800961c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009620:	e6f7      	b.n	8009412 <_dtoa_r+0x712>
 8009622:	9b08      	ldr	r3, [sp, #32]
 8009624:	f109 36ff 	add.w	r6, r9, #4294967295
 8009628:	42b3      	cmp	r3, r6
 800962a:	bfb7      	itett	lt
 800962c:	9b08      	ldrlt	r3, [sp, #32]
 800962e:	1b9e      	subge	r6, r3, r6
 8009630:	1af2      	sublt	r2, r6, r3
 8009632:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8009634:	bfbf      	itttt	lt
 8009636:	9608      	strlt	r6, [sp, #32]
 8009638:	189b      	addlt	r3, r3, r2
 800963a:	930c      	strlt	r3, [sp, #48]	; 0x30
 800963c:	2600      	movlt	r6, #0
 800963e:	f1b9 0f00 	cmp.w	r9, #0
 8009642:	bfb9      	ittee	lt
 8009644:	eba8 0509 	sublt.w	r5, r8, r9
 8009648:	2300      	movlt	r3, #0
 800964a:	4645      	movge	r5, r8
 800964c:	464b      	movge	r3, r9
 800964e:	e6e2      	b.n	8009416 <_dtoa_r+0x716>
 8009650:	9e08      	ldr	r6, [sp, #32]
 8009652:	4645      	mov	r5, r8
 8009654:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009656:	e6e7      	b.n	8009428 <_dtoa_r+0x728>
 8009658:	9a08      	ldr	r2, [sp, #32]
 800965a:	e710      	b.n	800947e <_dtoa_r+0x77e>
 800965c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800965e:	2b01      	cmp	r3, #1
 8009660:	dc18      	bgt.n	8009694 <_dtoa_r+0x994>
 8009662:	9b02      	ldr	r3, [sp, #8]
 8009664:	b9b3      	cbnz	r3, 8009694 <_dtoa_r+0x994>
 8009666:	9b03      	ldr	r3, [sp, #12]
 8009668:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800966c:	b9a3      	cbnz	r3, 8009698 <_dtoa_r+0x998>
 800966e:	9b03      	ldr	r3, [sp, #12]
 8009670:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009674:	0d1b      	lsrs	r3, r3, #20
 8009676:	051b      	lsls	r3, r3, #20
 8009678:	b12b      	cbz	r3, 8009686 <_dtoa_r+0x986>
 800967a:	9b07      	ldr	r3, [sp, #28]
 800967c:	f108 0801 	add.w	r8, r8, #1
 8009680:	3301      	adds	r3, #1
 8009682:	9307      	str	r3, [sp, #28]
 8009684:	2301      	movs	r3, #1
 8009686:	9308      	str	r3, [sp, #32]
 8009688:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800968a:	2b00      	cmp	r3, #0
 800968c:	f47f af11 	bne.w	80094b2 <_dtoa_r+0x7b2>
 8009690:	2001      	movs	r0, #1
 8009692:	e716      	b.n	80094c2 <_dtoa_r+0x7c2>
 8009694:	2300      	movs	r3, #0
 8009696:	e7f6      	b.n	8009686 <_dtoa_r+0x986>
 8009698:	9b02      	ldr	r3, [sp, #8]
 800969a:	e7f4      	b.n	8009686 <_dtoa_r+0x986>
 800969c:	f43f af23 	beq.w	80094e6 <_dtoa_r+0x7e6>
 80096a0:	9a07      	ldr	r2, [sp, #28]
 80096a2:	331c      	adds	r3, #28
 80096a4:	441a      	add	r2, r3
 80096a6:	4498      	add	r8, r3
 80096a8:	441d      	add	r5, r3
 80096aa:	4613      	mov	r3, r2
 80096ac:	e71a      	b.n	80094e4 <_dtoa_r+0x7e4>
 80096ae:	4603      	mov	r3, r0
 80096b0:	e7f6      	b.n	80096a0 <_dtoa_r+0x9a0>
 80096b2:	bf00      	nop
 80096b4:	40240000 	.word	0x40240000
 80096b8:	f1b9 0f00 	cmp.w	r9, #0
 80096bc:	dc33      	bgt.n	8009726 <_dtoa_r+0xa26>
 80096be:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80096c0:	2b02      	cmp	r3, #2
 80096c2:	dd30      	ble.n	8009726 <_dtoa_r+0xa26>
 80096c4:	f8cd 9010 	str.w	r9, [sp, #16]
 80096c8:	9b04      	ldr	r3, [sp, #16]
 80096ca:	b963      	cbnz	r3, 80096e6 <_dtoa_r+0x9e6>
 80096cc:	4631      	mov	r1, r6
 80096ce:	2205      	movs	r2, #5
 80096d0:	4620      	mov	r0, r4
 80096d2:	f001 f844 	bl	800a75e <__multadd>
 80096d6:	4601      	mov	r1, r0
 80096d8:	4606      	mov	r6, r0
 80096da:	4650      	mov	r0, sl
 80096dc:	f001 f9fd 	bl	800aada <__mcmp>
 80096e0:	2800      	cmp	r0, #0
 80096e2:	f73f ad5c 	bgt.w	800919e <_dtoa_r+0x49e>
 80096e6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80096e8:	9d06      	ldr	r5, [sp, #24]
 80096ea:	ea6f 0b03 	mvn.w	fp, r3
 80096ee:	2300      	movs	r3, #0
 80096f0:	9307      	str	r3, [sp, #28]
 80096f2:	4631      	mov	r1, r6
 80096f4:	4620      	mov	r0, r4
 80096f6:	f001 f81b 	bl	800a730 <_Bfree>
 80096fa:	2f00      	cmp	r7, #0
 80096fc:	f43f ae4b 	beq.w	8009396 <_dtoa_r+0x696>
 8009700:	9b07      	ldr	r3, [sp, #28]
 8009702:	b12b      	cbz	r3, 8009710 <_dtoa_r+0xa10>
 8009704:	42bb      	cmp	r3, r7
 8009706:	d003      	beq.n	8009710 <_dtoa_r+0xa10>
 8009708:	4619      	mov	r1, r3
 800970a:	4620      	mov	r0, r4
 800970c:	f001 f810 	bl	800a730 <_Bfree>
 8009710:	4639      	mov	r1, r7
 8009712:	4620      	mov	r0, r4
 8009714:	f001 f80c 	bl	800a730 <_Bfree>
 8009718:	e63d      	b.n	8009396 <_dtoa_r+0x696>
 800971a:	2600      	movs	r6, #0
 800971c:	4637      	mov	r7, r6
 800971e:	e7e2      	b.n	80096e6 <_dtoa_r+0x9e6>
 8009720:	46bb      	mov	fp, r7
 8009722:	4637      	mov	r7, r6
 8009724:	e53b      	b.n	800919e <_dtoa_r+0x49e>
 8009726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009728:	f8cd 9010 	str.w	r9, [sp, #16]
 800972c:	2b00      	cmp	r3, #0
 800972e:	f47f af12 	bne.w	8009556 <_dtoa_r+0x856>
 8009732:	9d06      	ldr	r5, [sp, #24]
 8009734:	4631      	mov	r1, r6
 8009736:	4650      	mov	r0, sl
 8009738:	f7ff fa56 	bl	8008be8 <quorem>
 800973c:	9b06      	ldr	r3, [sp, #24]
 800973e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009742:	f805 9b01 	strb.w	r9, [r5], #1
 8009746:	9a04      	ldr	r2, [sp, #16]
 8009748:	1aeb      	subs	r3, r5, r3
 800974a:	429a      	cmp	r2, r3
 800974c:	f300 8081 	bgt.w	8009852 <_dtoa_r+0xb52>
 8009750:	9b06      	ldr	r3, [sp, #24]
 8009752:	2a01      	cmp	r2, #1
 8009754:	bfac      	ite	ge
 8009756:	189b      	addge	r3, r3, r2
 8009758:	3301      	addlt	r3, #1
 800975a:	4698      	mov	r8, r3
 800975c:	2300      	movs	r3, #0
 800975e:	9307      	str	r3, [sp, #28]
 8009760:	4651      	mov	r1, sl
 8009762:	2201      	movs	r2, #1
 8009764:	4620      	mov	r0, r4
 8009766:	f001 f967 	bl	800aa38 <__lshift>
 800976a:	4631      	mov	r1, r6
 800976c:	4682      	mov	sl, r0
 800976e:	f001 f9b4 	bl	800aada <__mcmp>
 8009772:	2800      	cmp	r0, #0
 8009774:	dc34      	bgt.n	80097e0 <_dtoa_r+0xae0>
 8009776:	d102      	bne.n	800977e <_dtoa_r+0xa7e>
 8009778:	f019 0f01 	tst.w	r9, #1
 800977c:	d130      	bne.n	80097e0 <_dtoa_r+0xae0>
 800977e:	4645      	mov	r5, r8
 8009780:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009784:	1e6a      	subs	r2, r5, #1
 8009786:	2b30      	cmp	r3, #48	; 0x30
 8009788:	d1b3      	bne.n	80096f2 <_dtoa_r+0x9f2>
 800978a:	4615      	mov	r5, r2
 800978c:	e7f8      	b.n	8009780 <_dtoa_r+0xa80>
 800978e:	4638      	mov	r0, r7
 8009790:	e6ff      	b.n	8009592 <_dtoa_r+0x892>
 8009792:	2301      	movs	r3, #1
 8009794:	e722      	b.n	80095dc <_dtoa_r+0x8dc>
 8009796:	9a02      	ldr	r2, [sp, #8]
 8009798:	2a00      	cmp	r2, #0
 800979a:	db04      	blt.n	80097a6 <_dtoa_r+0xaa6>
 800979c:	d128      	bne.n	80097f0 <_dtoa_r+0xaf0>
 800979e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80097a0:	bb32      	cbnz	r2, 80097f0 <_dtoa_r+0xaf0>
 80097a2:	9a08      	ldr	r2, [sp, #32]
 80097a4:	bb22      	cbnz	r2, 80097f0 <_dtoa_r+0xaf0>
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	f77f af32 	ble.w	8009610 <_dtoa_r+0x910>
 80097ac:	4651      	mov	r1, sl
 80097ae:	2201      	movs	r2, #1
 80097b0:	4620      	mov	r0, r4
 80097b2:	f001 f941 	bl	800aa38 <__lshift>
 80097b6:	4631      	mov	r1, r6
 80097b8:	4682      	mov	sl, r0
 80097ba:	f001 f98e 	bl	800aada <__mcmp>
 80097be:	2800      	cmp	r0, #0
 80097c0:	dc05      	bgt.n	80097ce <_dtoa_r+0xace>
 80097c2:	f47f af25 	bne.w	8009610 <_dtoa_r+0x910>
 80097c6:	f019 0f01 	tst.w	r9, #1
 80097ca:	f43f af21 	beq.w	8009610 <_dtoa_r+0x910>
 80097ce:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80097d2:	f47f af1b 	bne.w	800960c <_dtoa_r+0x90c>
 80097d6:	2339      	movs	r3, #57	; 0x39
 80097d8:	f108 0801 	add.w	r8, r8, #1
 80097dc:	f808 3c01 	strb.w	r3, [r8, #-1]
 80097e0:	4645      	mov	r5, r8
 80097e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80097e6:	1e6a      	subs	r2, r5, #1
 80097e8:	2b39      	cmp	r3, #57	; 0x39
 80097ea:	d03a      	beq.n	8009862 <_dtoa_r+0xb62>
 80097ec:	3301      	adds	r3, #1
 80097ee:	e03f      	b.n	8009870 <_dtoa_r+0xb70>
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f108 0501 	add.w	r5, r8, #1
 80097f6:	dd05      	ble.n	8009804 <_dtoa_r+0xb04>
 80097f8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80097fc:	d0eb      	beq.n	80097d6 <_dtoa_r+0xad6>
 80097fe:	f109 0901 	add.w	r9, r9, #1
 8009802:	e707      	b.n	8009614 <_dtoa_r+0x914>
 8009804:	9b06      	ldr	r3, [sp, #24]
 8009806:	9a04      	ldr	r2, [sp, #16]
 8009808:	1aeb      	subs	r3, r5, r3
 800980a:	4293      	cmp	r3, r2
 800980c:	46a8      	mov	r8, r5
 800980e:	f805 9c01 	strb.w	r9, [r5, #-1]
 8009812:	d0a5      	beq.n	8009760 <_dtoa_r+0xa60>
 8009814:	4651      	mov	r1, sl
 8009816:	2300      	movs	r3, #0
 8009818:	220a      	movs	r2, #10
 800981a:	4620      	mov	r0, r4
 800981c:	f000 ff9f 	bl	800a75e <__multadd>
 8009820:	9b07      	ldr	r3, [sp, #28]
 8009822:	4682      	mov	sl, r0
 8009824:	42bb      	cmp	r3, r7
 8009826:	f04f 020a 	mov.w	r2, #10
 800982a:	f04f 0300 	mov.w	r3, #0
 800982e:	9907      	ldr	r1, [sp, #28]
 8009830:	4620      	mov	r0, r4
 8009832:	d104      	bne.n	800983e <_dtoa_r+0xb3e>
 8009834:	f000 ff93 	bl	800a75e <__multadd>
 8009838:	9007      	str	r0, [sp, #28]
 800983a:	4607      	mov	r7, r0
 800983c:	e6b1      	b.n	80095a2 <_dtoa_r+0x8a2>
 800983e:	f000 ff8e 	bl	800a75e <__multadd>
 8009842:	2300      	movs	r3, #0
 8009844:	9007      	str	r0, [sp, #28]
 8009846:	220a      	movs	r2, #10
 8009848:	4639      	mov	r1, r7
 800984a:	4620      	mov	r0, r4
 800984c:	f000 ff87 	bl	800a75e <__multadd>
 8009850:	e7f3      	b.n	800983a <_dtoa_r+0xb3a>
 8009852:	4651      	mov	r1, sl
 8009854:	2300      	movs	r3, #0
 8009856:	220a      	movs	r2, #10
 8009858:	4620      	mov	r0, r4
 800985a:	f000 ff80 	bl	800a75e <__multadd>
 800985e:	4682      	mov	sl, r0
 8009860:	e768      	b.n	8009734 <_dtoa_r+0xa34>
 8009862:	9b06      	ldr	r3, [sp, #24]
 8009864:	4293      	cmp	r3, r2
 8009866:	d105      	bne.n	8009874 <_dtoa_r+0xb74>
 8009868:	2331      	movs	r3, #49	; 0x31
 800986a:	9a06      	ldr	r2, [sp, #24]
 800986c:	f10b 0b01 	add.w	fp, fp, #1
 8009870:	7013      	strb	r3, [r2, #0]
 8009872:	e73e      	b.n	80096f2 <_dtoa_r+0x9f2>
 8009874:	4615      	mov	r5, r2
 8009876:	e7b4      	b.n	80097e2 <_dtoa_r+0xae2>
 8009878:	4b09      	ldr	r3, [pc, #36]	; (80098a0 <_dtoa_r+0xba0>)
 800987a:	f7ff baa3 	b.w	8008dc4 <_dtoa_r+0xc4>
 800987e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009880:	2b00      	cmp	r3, #0
 8009882:	f47f aa7d 	bne.w	8008d80 <_dtoa_r+0x80>
 8009886:	4b07      	ldr	r3, [pc, #28]	; (80098a4 <_dtoa_r+0xba4>)
 8009888:	f7ff ba9c 	b.w	8008dc4 <_dtoa_r+0xc4>
 800988c:	9b04      	ldr	r3, [sp, #16]
 800988e:	2b00      	cmp	r3, #0
 8009890:	f73f af4f 	bgt.w	8009732 <_dtoa_r+0xa32>
 8009894:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009896:	2b02      	cmp	r3, #2
 8009898:	f77f af4b 	ble.w	8009732 <_dtoa_r+0xa32>
 800989c:	e714      	b.n	80096c8 <_dtoa_r+0x9c8>
 800989e:	bf00      	nop
 80098a0:	0800bb00 	.word	0x0800bb00
 80098a4:	0800bb42 	.word	0x0800bb42

080098a8 <__sflush_r>:
 80098a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098b0:	b293      	uxth	r3, r2
 80098b2:	4605      	mov	r5, r0
 80098b4:	0718      	lsls	r0, r3, #28
 80098b6:	460c      	mov	r4, r1
 80098b8:	d461      	bmi.n	800997e <__sflush_r+0xd6>
 80098ba:	684b      	ldr	r3, [r1, #4]
 80098bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	818a      	strh	r2, [r1, #12]
 80098c4:	dc05      	bgt.n	80098d2 <__sflush_r+0x2a>
 80098c6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	dc02      	bgt.n	80098d2 <__sflush_r+0x2a>
 80098cc:	2000      	movs	r0, #0
 80098ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098d4:	2e00      	cmp	r6, #0
 80098d6:	d0f9      	beq.n	80098cc <__sflush_r+0x24>
 80098d8:	2300      	movs	r3, #0
 80098da:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80098de:	682f      	ldr	r7, [r5, #0]
 80098e0:	602b      	str	r3, [r5, #0]
 80098e2:	d037      	beq.n	8009954 <__sflush_r+0xac>
 80098e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80098e6:	89a3      	ldrh	r3, [r4, #12]
 80098e8:	075a      	lsls	r2, r3, #29
 80098ea:	d505      	bpl.n	80098f8 <__sflush_r+0x50>
 80098ec:	6863      	ldr	r3, [r4, #4]
 80098ee:	1ac0      	subs	r0, r0, r3
 80098f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80098f2:	b10b      	cbz	r3, 80098f8 <__sflush_r+0x50>
 80098f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098f6:	1ac0      	subs	r0, r0, r3
 80098f8:	2300      	movs	r3, #0
 80098fa:	4602      	mov	r2, r0
 80098fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098fe:	6a21      	ldr	r1, [r4, #32]
 8009900:	4628      	mov	r0, r5
 8009902:	47b0      	blx	r6
 8009904:	1c43      	adds	r3, r0, #1
 8009906:	89a3      	ldrh	r3, [r4, #12]
 8009908:	d106      	bne.n	8009918 <__sflush_r+0x70>
 800990a:	6829      	ldr	r1, [r5, #0]
 800990c:	291d      	cmp	r1, #29
 800990e:	d84f      	bhi.n	80099b0 <__sflush_r+0x108>
 8009910:	4a2d      	ldr	r2, [pc, #180]	; (80099c8 <__sflush_r+0x120>)
 8009912:	40ca      	lsrs	r2, r1
 8009914:	07d6      	lsls	r6, r2, #31
 8009916:	d54b      	bpl.n	80099b0 <__sflush_r+0x108>
 8009918:	2200      	movs	r2, #0
 800991a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800991e:	b21b      	sxth	r3, r3
 8009920:	6062      	str	r2, [r4, #4]
 8009922:	6922      	ldr	r2, [r4, #16]
 8009924:	04d9      	lsls	r1, r3, #19
 8009926:	81a3      	strh	r3, [r4, #12]
 8009928:	6022      	str	r2, [r4, #0]
 800992a:	d504      	bpl.n	8009936 <__sflush_r+0x8e>
 800992c:	1c42      	adds	r2, r0, #1
 800992e:	d101      	bne.n	8009934 <__sflush_r+0x8c>
 8009930:	682b      	ldr	r3, [r5, #0]
 8009932:	b903      	cbnz	r3, 8009936 <__sflush_r+0x8e>
 8009934:	6560      	str	r0, [r4, #84]	; 0x54
 8009936:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009938:	602f      	str	r7, [r5, #0]
 800993a:	2900      	cmp	r1, #0
 800993c:	d0c6      	beq.n	80098cc <__sflush_r+0x24>
 800993e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009942:	4299      	cmp	r1, r3
 8009944:	d002      	beq.n	800994c <__sflush_r+0xa4>
 8009946:	4628      	mov	r0, r5
 8009948:	f000 f9ac 	bl	8009ca4 <_free_r>
 800994c:	2000      	movs	r0, #0
 800994e:	6360      	str	r0, [r4, #52]	; 0x34
 8009950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009954:	6a21      	ldr	r1, [r4, #32]
 8009956:	2301      	movs	r3, #1
 8009958:	4628      	mov	r0, r5
 800995a:	47b0      	blx	r6
 800995c:	1c41      	adds	r1, r0, #1
 800995e:	d1c2      	bne.n	80098e6 <__sflush_r+0x3e>
 8009960:	682b      	ldr	r3, [r5, #0]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d0bf      	beq.n	80098e6 <__sflush_r+0x3e>
 8009966:	2b1d      	cmp	r3, #29
 8009968:	d001      	beq.n	800996e <__sflush_r+0xc6>
 800996a:	2b16      	cmp	r3, #22
 800996c:	d101      	bne.n	8009972 <__sflush_r+0xca>
 800996e:	602f      	str	r7, [r5, #0]
 8009970:	e7ac      	b.n	80098cc <__sflush_r+0x24>
 8009972:	89a3      	ldrh	r3, [r4, #12]
 8009974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009978:	81a3      	strh	r3, [r4, #12]
 800997a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800997e:	690f      	ldr	r7, [r1, #16]
 8009980:	2f00      	cmp	r7, #0
 8009982:	d0a3      	beq.n	80098cc <__sflush_r+0x24>
 8009984:	079b      	lsls	r3, r3, #30
 8009986:	bf18      	it	ne
 8009988:	2300      	movne	r3, #0
 800998a:	680e      	ldr	r6, [r1, #0]
 800998c:	bf08      	it	eq
 800998e:	694b      	ldreq	r3, [r1, #20]
 8009990:	eba6 0807 	sub.w	r8, r6, r7
 8009994:	600f      	str	r7, [r1, #0]
 8009996:	608b      	str	r3, [r1, #8]
 8009998:	f1b8 0f00 	cmp.w	r8, #0
 800999c:	dd96      	ble.n	80098cc <__sflush_r+0x24>
 800999e:	4643      	mov	r3, r8
 80099a0:	463a      	mov	r2, r7
 80099a2:	6a21      	ldr	r1, [r4, #32]
 80099a4:	4628      	mov	r0, r5
 80099a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80099a8:	47b0      	blx	r6
 80099aa:	2800      	cmp	r0, #0
 80099ac:	dc07      	bgt.n	80099be <__sflush_r+0x116>
 80099ae:	89a3      	ldrh	r3, [r4, #12]
 80099b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099b4:	81a3      	strh	r3, [r4, #12]
 80099b6:	f04f 30ff 	mov.w	r0, #4294967295
 80099ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099be:	4407      	add	r7, r0
 80099c0:	eba8 0800 	sub.w	r8, r8, r0
 80099c4:	e7e8      	b.n	8009998 <__sflush_r+0xf0>
 80099c6:	bf00      	nop
 80099c8:	20400001 	.word	0x20400001

080099cc <_fflush_r>:
 80099cc:	b538      	push	{r3, r4, r5, lr}
 80099ce:	690b      	ldr	r3, [r1, #16]
 80099d0:	4605      	mov	r5, r0
 80099d2:	460c      	mov	r4, r1
 80099d4:	b913      	cbnz	r3, 80099dc <_fflush_r+0x10>
 80099d6:	2500      	movs	r5, #0
 80099d8:	4628      	mov	r0, r5
 80099da:	bd38      	pop	{r3, r4, r5, pc}
 80099dc:	b118      	cbz	r0, 80099e6 <_fflush_r+0x1a>
 80099de:	6983      	ldr	r3, [r0, #24]
 80099e0:	b90b      	cbnz	r3, 80099e6 <_fflush_r+0x1a>
 80099e2:	f000 f887 	bl	8009af4 <__sinit>
 80099e6:	4b14      	ldr	r3, [pc, #80]	; (8009a38 <_fflush_r+0x6c>)
 80099e8:	429c      	cmp	r4, r3
 80099ea:	d11b      	bne.n	8009a24 <_fflush_r+0x58>
 80099ec:	686c      	ldr	r4, [r5, #4]
 80099ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d0ef      	beq.n	80099d6 <_fflush_r+0xa>
 80099f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80099f8:	07d0      	lsls	r0, r2, #31
 80099fa:	d404      	bmi.n	8009a06 <_fflush_r+0x3a>
 80099fc:	0599      	lsls	r1, r3, #22
 80099fe:	d402      	bmi.n	8009a06 <_fflush_r+0x3a>
 8009a00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a02:	f000 fb99 	bl	800a138 <__retarget_lock_acquire_recursive>
 8009a06:	4628      	mov	r0, r5
 8009a08:	4621      	mov	r1, r4
 8009a0a:	f7ff ff4d 	bl	80098a8 <__sflush_r>
 8009a0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a10:	4605      	mov	r5, r0
 8009a12:	07da      	lsls	r2, r3, #31
 8009a14:	d4e0      	bmi.n	80099d8 <_fflush_r+0xc>
 8009a16:	89a3      	ldrh	r3, [r4, #12]
 8009a18:	059b      	lsls	r3, r3, #22
 8009a1a:	d4dd      	bmi.n	80099d8 <_fflush_r+0xc>
 8009a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a1e:	f000 fb8c 	bl	800a13a <__retarget_lock_release_recursive>
 8009a22:	e7d9      	b.n	80099d8 <_fflush_r+0xc>
 8009a24:	4b05      	ldr	r3, [pc, #20]	; (8009a3c <_fflush_r+0x70>)
 8009a26:	429c      	cmp	r4, r3
 8009a28:	d101      	bne.n	8009a2e <_fflush_r+0x62>
 8009a2a:	68ac      	ldr	r4, [r5, #8]
 8009a2c:	e7df      	b.n	80099ee <_fflush_r+0x22>
 8009a2e:	4b04      	ldr	r3, [pc, #16]	; (8009a40 <_fflush_r+0x74>)
 8009a30:	429c      	cmp	r4, r3
 8009a32:	bf08      	it	eq
 8009a34:	68ec      	ldreq	r4, [r5, #12]
 8009a36:	e7da      	b.n	80099ee <_fflush_r+0x22>
 8009a38:	0800bb70 	.word	0x0800bb70
 8009a3c:	0800bb90 	.word	0x0800bb90
 8009a40:	0800bb50 	.word	0x0800bb50

08009a44 <_cleanup_r>:
 8009a44:	4901      	ldr	r1, [pc, #4]	; (8009a4c <_cleanup_r+0x8>)
 8009a46:	f000 bb37 	b.w	800a0b8 <_fwalk_reent>
 8009a4a:	bf00      	nop
 8009a4c:	0800b231 	.word	0x0800b231

08009a50 <std.isra.0>:
 8009a50:	2300      	movs	r3, #0
 8009a52:	b510      	push	{r4, lr}
 8009a54:	4604      	mov	r4, r0
 8009a56:	6003      	str	r3, [r0, #0]
 8009a58:	6043      	str	r3, [r0, #4]
 8009a5a:	6083      	str	r3, [r0, #8]
 8009a5c:	8181      	strh	r1, [r0, #12]
 8009a5e:	6643      	str	r3, [r0, #100]	; 0x64
 8009a60:	81c2      	strh	r2, [r0, #14]
 8009a62:	6103      	str	r3, [r0, #16]
 8009a64:	6143      	str	r3, [r0, #20]
 8009a66:	6183      	str	r3, [r0, #24]
 8009a68:	4619      	mov	r1, r3
 8009a6a:	2208      	movs	r2, #8
 8009a6c:	305c      	adds	r0, #92	; 0x5c
 8009a6e:	f7fc fe1b 	bl	80066a8 <memset>
 8009a72:	4b05      	ldr	r3, [pc, #20]	; (8009a88 <std.isra.0+0x38>)
 8009a74:	6224      	str	r4, [r4, #32]
 8009a76:	6263      	str	r3, [r4, #36]	; 0x24
 8009a78:	4b04      	ldr	r3, [pc, #16]	; (8009a8c <std.isra.0+0x3c>)
 8009a7a:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a7c:	4b04      	ldr	r3, [pc, #16]	; (8009a90 <std.isra.0+0x40>)
 8009a7e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a80:	4b04      	ldr	r3, [pc, #16]	; (8009a94 <std.isra.0+0x44>)
 8009a82:	6323      	str	r3, [r4, #48]	; 0x30
 8009a84:	bd10      	pop	{r4, pc}
 8009a86:	bf00      	nop
 8009a88:	0800af91 	.word	0x0800af91
 8009a8c:	0800afb3 	.word	0x0800afb3
 8009a90:	0800afeb 	.word	0x0800afeb
 8009a94:	0800b00f 	.word	0x0800b00f

08009a98 <__sfmoreglue>:
 8009a98:	b570      	push	{r4, r5, r6, lr}
 8009a9a:	2568      	movs	r5, #104	; 0x68
 8009a9c:	1e4a      	subs	r2, r1, #1
 8009a9e:	4355      	muls	r5, r2
 8009aa0:	460e      	mov	r6, r1
 8009aa2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009aa6:	f000 fbbd 	bl	800a224 <_malloc_r>
 8009aaa:	4604      	mov	r4, r0
 8009aac:	b140      	cbz	r0, 8009ac0 <__sfmoreglue+0x28>
 8009aae:	2100      	movs	r1, #0
 8009ab0:	e880 0042 	stmia.w	r0, {r1, r6}
 8009ab4:	300c      	adds	r0, #12
 8009ab6:	60a0      	str	r0, [r4, #8]
 8009ab8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009abc:	f7fc fdf4 	bl	80066a8 <memset>
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	bd70      	pop	{r4, r5, r6, pc}

08009ac4 <__sfp_lock_acquire>:
 8009ac4:	4801      	ldr	r0, [pc, #4]	; (8009acc <__sfp_lock_acquire+0x8>)
 8009ac6:	f000 bb37 	b.w	800a138 <__retarget_lock_acquire_recursive>
 8009aca:	bf00      	nop
 8009acc:	2000232c 	.word	0x2000232c

08009ad0 <__sfp_lock_release>:
 8009ad0:	4801      	ldr	r0, [pc, #4]	; (8009ad8 <__sfp_lock_release+0x8>)
 8009ad2:	f000 bb32 	b.w	800a13a <__retarget_lock_release_recursive>
 8009ad6:	bf00      	nop
 8009ad8:	2000232c 	.word	0x2000232c

08009adc <__sinit_lock_acquire>:
 8009adc:	4801      	ldr	r0, [pc, #4]	; (8009ae4 <__sinit_lock_acquire+0x8>)
 8009ade:	f000 bb2b 	b.w	800a138 <__retarget_lock_acquire_recursive>
 8009ae2:	bf00      	nop
 8009ae4:	20002327 	.word	0x20002327

08009ae8 <__sinit_lock_release>:
 8009ae8:	4801      	ldr	r0, [pc, #4]	; (8009af0 <__sinit_lock_release+0x8>)
 8009aea:	f000 bb26 	b.w	800a13a <__retarget_lock_release_recursive>
 8009aee:	bf00      	nop
 8009af0:	20002327 	.word	0x20002327

08009af4 <__sinit>:
 8009af4:	b510      	push	{r4, lr}
 8009af6:	4604      	mov	r4, r0
 8009af8:	f7ff fff0 	bl	8009adc <__sinit_lock_acquire>
 8009afc:	69a3      	ldr	r3, [r4, #24]
 8009afe:	b11b      	cbz	r3, 8009b08 <__sinit+0x14>
 8009b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b04:	f7ff bff0 	b.w	8009ae8 <__sinit_lock_release>
 8009b08:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8009b0c:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8009b10:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8009b14:	4b13      	ldr	r3, [pc, #76]	; (8009b64 <__sinit+0x70>)
 8009b16:	4a14      	ldr	r2, [pc, #80]	; (8009b68 <__sinit+0x74>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	62a2      	str	r2, [r4, #40]	; 0x28
 8009b1c:	429c      	cmp	r4, r3
 8009b1e:	bf08      	it	eq
 8009b20:	2301      	moveq	r3, #1
 8009b22:	4620      	mov	r0, r4
 8009b24:	bf08      	it	eq
 8009b26:	61a3      	streq	r3, [r4, #24]
 8009b28:	f000 f820 	bl	8009b6c <__sfp>
 8009b2c:	6060      	str	r0, [r4, #4]
 8009b2e:	4620      	mov	r0, r4
 8009b30:	f000 f81c 	bl	8009b6c <__sfp>
 8009b34:	60a0      	str	r0, [r4, #8]
 8009b36:	4620      	mov	r0, r4
 8009b38:	f000 f818 	bl	8009b6c <__sfp>
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	60e0      	str	r0, [r4, #12]
 8009b40:	2104      	movs	r1, #4
 8009b42:	6860      	ldr	r0, [r4, #4]
 8009b44:	f7ff ff84 	bl	8009a50 <std.isra.0>
 8009b48:	2201      	movs	r2, #1
 8009b4a:	2109      	movs	r1, #9
 8009b4c:	68a0      	ldr	r0, [r4, #8]
 8009b4e:	f7ff ff7f 	bl	8009a50 <std.isra.0>
 8009b52:	2202      	movs	r2, #2
 8009b54:	2112      	movs	r1, #18
 8009b56:	68e0      	ldr	r0, [r4, #12]
 8009b58:	f7ff ff7a 	bl	8009a50 <std.isra.0>
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	61a3      	str	r3, [r4, #24]
 8009b60:	e7ce      	b.n	8009b00 <__sinit+0xc>
 8009b62:	bf00      	nop
 8009b64:	0800bbb0 	.word	0x0800bbb0
 8009b68:	08009a45 	.word	0x08009a45

08009b6c <__sfp>:
 8009b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b6e:	4607      	mov	r7, r0
 8009b70:	f7ff ffa8 	bl	8009ac4 <__sfp_lock_acquire>
 8009b74:	4b1f      	ldr	r3, [pc, #124]	; (8009bf4 <__sfp+0x88>)
 8009b76:	681e      	ldr	r6, [r3, #0]
 8009b78:	69b3      	ldr	r3, [r6, #24]
 8009b7a:	b913      	cbnz	r3, 8009b82 <__sfp+0x16>
 8009b7c:	4630      	mov	r0, r6
 8009b7e:	f7ff ffb9 	bl	8009af4 <__sinit>
 8009b82:	36d8      	adds	r6, #216	; 0xd8
 8009b84:	68b4      	ldr	r4, [r6, #8]
 8009b86:	6873      	ldr	r3, [r6, #4]
 8009b88:	3b01      	subs	r3, #1
 8009b8a:	d503      	bpl.n	8009b94 <__sfp+0x28>
 8009b8c:	6833      	ldr	r3, [r6, #0]
 8009b8e:	b133      	cbz	r3, 8009b9e <__sfp+0x32>
 8009b90:	6836      	ldr	r6, [r6, #0]
 8009b92:	e7f7      	b.n	8009b84 <__sfp+0x18>
 8009b94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009b98:	b17d      	cbz	r5, 8009bba <__sfp+0x4e>
 8009b9a:	3468      	adds	r4, #104	; 0x68
 8009b9c:	e7f4      	b.n	8009b88 <__sfp+0x1c>
 8009b9e:	2104      	movs	r1, #4
 8009ba0:	4638      	mov	r0, r7
 8009ba2:	f7ff ff79 	bl	8009a98 <__sfmoreglue>
 8009ba6:	4604      	mov	r4, r0
 8009ba8:	6030      	str	r0, [r6, #0]
 8009baa:	2800      	cmp	r0, #0
 8009bac:	d1f0      	bne.n	8009b90 <__sfp+0x24>
 8009bae:	f7ff ff8f 	bl	8009ad0 <__sfp_lock_release>
 8009bb2:	230c      	movs	r3, #12
 8009bb4:	603b      	str	r3, [r7, #0]
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009bbe:	81e3      	strh	r3, [r4, #14]
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009bc6:	81a3      	strh	r3, [r4, #12]
 8009bc8:	6665      	str	r5, [r4, #100]	; 0x64
 8009bca:	f000 fab3 	bl	800a134 <__retarget_lock_init_recursive>
 8009bce:	f7ff ff7f 	bl	8009ad0 <__sfp_lock_release>
 8009bd2:	6025      	str	r5, [r4, #0]
 8009bd4:	60a5      	str	r5, [r4, #8]
 8009bd6:	6065      	str	r5, [r4, #4]
 8009bd8:	6125      	str	r5, [r4, #16]
 8009bda:	6165      	str	r5, [r4, #20]
 8009bdc:	61a5      	str	r5, [r4, #24]
 8009bde:	2208      	movs	r2, #8
 8009be0:	4629      	mov	r1, r5
 8009be2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009be6:	f7fc fd5f 	bl	80066a8 <memset>
 8009bea:	6365      	str	r5, [r4, #52]	; 0x34
 8009bec:	63a5      	str	r5, [r4, #56]	; 0x38
 8009bee:	64a5      	str	r5, [r4, #72]	; 0x48
 8009bf0:	64e5      	str	r5, [r4, #76]	; 0x4c
 8009bf2:	e7e0      	b.n	8009bb6 <__sfp+0x4a>
 8009bf4:	0800bbb0 	.word	0x0800bbb0

08009bf8 <_malloc_trim_r>:
 8009bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bfc:	4689      	mov	r9, r1
 8009bfe:	4f25      	ldr	r7, [pc, #148]	; (8009c94 <_malloc_trim_r+0x9c>)
 8009c00:	4606      	mov	r6, r0
 8009c02:	f000 fd55 	bl	800a6b0 <__malloc_lock>
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8009ca0 <_malloc_trim_r+0xa8>
 8009c0c:	685d      	ldr	r5, [r3, #4]
 8009c0e:	f1a8 0411 	sub.w	r4, r8, #17
 8009c12:	f025 0503 	bic.w	r5, r5, #3
 8009c16:	eba4 0409 	sub.w	r4, r4, r9
 8009c1a:	442c      	add	r4, r5
 8009c1c:	fbb4 f4f8 	udiv	r4, r4, r8
 8009c20:	3c01      	subs	r4, #1
 8009c22:	fb08 f404 	mul.w	r4, r8, r4
 8009c26:	4544      	cmp	r4, r8
 8009c28:	da05      	bge.n	8009c36 <_malloc_trim_r+0x3e>
 8009c2a:	4630      	mov	r0, r6
 8009c2c:	f000 fd46 	bl	800a6bc <__malloc_unlock>
 8009c30:	2000      	movs	r0, #0
 8009c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c36:	2100      	movs	r1, #0
 8009c38:	4630      	mov	r0, r6
 8009c3a:	f001 f999 	bl	800af70 <_sbrk_r>
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	442b      	add	r3, r5
 8009c42:	4298      	cmp	r0, r3
 8009c44:	d1f1      	bne.n	8009c2a <_malloc_trim_r+0x32>
 8009c46:	4261      	negs	r1, r4
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f001 f991 	bl	800af70 <_sbrk_r>
 8009c4e:	3001      	adds	r0, #1
 8009c50:	d110      	bne.n	8009c74 <_malloc_trim_r+0x7c>
 8009c52:	2100      	movs	r1, #0
 8009c54:	4630      	mov	r0, r6
 8009c56:	f001 f98b 	bl	800af70 <_sbrk_r>
 8009c5a:	68ba      	ldr	r2, [r7, #8]
 8009c5c:	1a83      	subs	r3, r0, r2
 8009c5e:	2b0f      	cmp	r3, #15
 8009c60:	dde3      	ble.n	8009c2a <_malloc_trim_r+0x32>
 8009c62:	490d      	ldr	r1, [pc, #52]	; (8009c98 <_malloc_trim_r+0xa0>)
 8009c64:	f043 0301 	orr.w	r3, r3, #1
 8009c68:	6809      	ldr	r1, [r1, #0]
 8009c6a:	6053      	str	r3, [r2, #4]
 8009c6c:	1a40      	subs	r0, r0, r1
 8009c6e:	490b      	ldr	r1, [pc, #44]	; (8009c9c <_malloc_trim_r+0xa4>)
 8009c70:	6008      	str	r0, [r1, #0]
 8009c72:	e7da      	b.n	8009c2a <_malloc_trim_r+0x32>
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	4a09      	ldr	r2, [pc, #36]	; (8009c9c <_malloc_trim_r+0xa4>)
 8009c78:	1b2d      	subs	r5, r5, r4
 8009c7a:	f045 0501 	orr.w	r5, r5, #1
 8009c7e:	605d      	str	r5, [r3, #4]
 8009c80:	6813      	ldr	r3, [r2, #0]
 8009c82:	4630      	mov	r0, r6
 8009c84:	1b1c      	subs	r4, r3, r4
 8009c86:	6014      	str	r4, [r2, #0]
 8009c88:	f000 fd18 	bl	800a6bc <__malloc_unlock>
 8009c8c:	2001      	movs	r0, #1
 8009c8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c92:	bf00      	nop
 8009c94:	200002bc 	.word	0x200002bc
 8009c98:	200006c4 	.word	0x200006c4
 8009c9c:	20001a5c 	.word	0x20001a5c
 8009ca0:	00000080 	.word	0x00000080

08009ca4 <_free_r>:
 8009ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca8:	4604      	mov	r4, r0
 8009caa:	4688      	mov	r8, r1
 8009cac:	2900      	cmp	r1, #0
 8009cae:	f000 80ab 	beq.w	8009e08 <_free_r+0x164>
 8009cb2:	f000 fcfd 	bl	800a6b0 <__malloc_lock>
 8009cb6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8009cba:	4d54      	ldr	r5, [pc, #336]	; (8009e0c <_free_r+0x168>)
 8009cbc:	f022 0001 	bic.w	r0, r2, #1
 8009cc0:	f1a8 0308 	sub.w	r3, r8, #8
 8009cc4:	181f      	adds	r7, r3, r0
 8009cc6:	68a9      	ldr	r1, [r5, #8]
 8009cc8:	687e      	ldr	r6, [r7, #4]
 8009cca:	428f      	cmp	r7, r1
 8009ccc:	f026 0603 	bic.w	r6, r6, #3
 8009cd0:	f002 0201 	and.w	r2, r2, #1
 8009cd4:	d11b      	bne.n	8009d0e <_free_r+0x6a>
 8009cd6:	4430      	add	r0, r6
 8009cd8:	b93a      	cbnz	r2, 8009cea <_free_r+0x46>
 8009cda:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8009cde:	1a9b      	subs	r3, r3, r2
 8009ce0:	6899      	ldr	r1, [r3, #8]
 8009ce2:	4410      	add	r0, r2
 8009ce4:	68da      	ldr	r2, [r3, #12]
 8009ce6:	60ca      	str	r2, [r1, #12]
 8009ce8:	6091      	str	r1, [r2, #8]
 8009cea:	f040 0201 	orr.w	r2, r0, #1
 8009cee:	605a      	str	r2, [r3, #4]
 8009cf0:	60ab      	str	r3, [r5, #8]
 8009cf2:	4b47      	ldr	r3, [pc, #284]	; (8009e10 <_free_r+0x16c>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4298      	cmp	r0, r3
 8009cf8:	d304      	bcc.n	8009d04 <_free_r+0x60>
 8009cfa:	4b46      	ldr	r3, [pc, #280]	; (8009e14 <_free_r+0x170>)
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	6819      	ldr	r1, [r3, #0]
 8009d00:	f7ff ff7a 	bl	8009bf8 <_malloc_trim_r>
 8009d04:	4620      	mov	r0, r4
 8009d06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d0a:	f000 bcd7 	b.w	800a6bc <__malloc_unlock>
 8009d0e:	607e      	str	r6, [r7, #4]
 8009d10:	2a00      	cmp	r2, #0
 8009d12:	d139      	bne.n	8009d88 <_free_r+0xe4>
 8009d14:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8009d18:	f105 0e08 	add.w	lr, r5, #8
 8009d1c:	1a5b      	subs	r3, r3, r1
 8009d1e:	4408      	add	r0, r1
 8009d20:	6899      	ldr	r1, [r3, #8]
 8009d22:	4571      	cmp	r1, lr
 8009d24:	d032      	beq.n	8009d8c <_free_r+0xe8>
 8009d26:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8009d2a:	f8c1 e00c 	str.w	lr, [r1, #12]
 8009d2e:	f8ce 1008 	str.w	r1, [lr, #8]
 8009d32:	19b9      	adds	r1, r7, r6
 8009d34:	6849      	ldr	r1, [r1, #4]
 8009d36:	07c9      	lsls	r1, r1, #31
 8009d38:	d40a      	bmi.n	8009d50 <_free_r+0xac>
 8009d3a:	4430      	add	r0, r6
 8009d3c:	68b9      	ldr	r1, [r7, #8]
 8009d3e:	bb3a      	cbnz	r2, 8009d90 <_free_r+0xec>
 8009d40:	4e35      	ldr	r6, [pc, #212]	; (8009e18 <_free_r+0x174>)
 8009d42:	42b1      	cmp	r1, r6
 8009d44:	d124      	bne.n	8009d90 <_free_r+0xec>
 8009d46:	2201      	movs	r2, #1
 8009d48:	616b      	str	r3, [r5, #20]
 8009d4a:	612b      	str	r3, [r5, #16]
 8009d4c:	60d9      	str	r1, [r3, #12]
 8009d4e:	6099      	str	r1, [r3, #8]
 8009d50:	f040 0101 	orr.w	r1, r0, #1
 8009d54:	6059      	str	r1, [r3, #4]
 8009d56:	5018      	str	r0, [r3, r0]
 8009d58:	2a00      	cmp	r2, #0
 8009d5a:	d1d3      	bne.n	8009d04 <_free_r+0x60>
 8009d5c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009d60:	d21a      	bcs.n	8009d98 <_free_r+0xf4>
 8009d62:	2201      	movs	r2, #1
 8009d64:	08c0      	lsrs	r0, r0, #3
 8009d66:	1081      	asrs	r1, r0, #2
 8009d68:	408a      	lsls	r2, r1
 8009d6a:	6869      	ldr	r1, [r5, #4]
 8009d6c:	3001      	adds	r0, #1
 8009d6e:	430a      	orrs	r2, r1
 8009d70:	606a      	str	r2, [r5, #4]
 8009d72:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8009d76:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8009d7a:	3a08      	subs	r2, #8
 8009d7c:	60da      	str	r2, [r3, #12]
 8009d7e:	6099      	str	r1, [r3, #8]
 8009d80:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8009d84:	60cb      	str	r3, [r1, #12]
 8009d86:	e7bd      	b.n	8009d04 <_free_r+0x60>
 8009d88:	2200      	movs	r2, #0
 8009d8a:	e7d2      	b.n	8009d32 <_free_r+0x8e>
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	e7d0      	b.n	8009d32 <_free_r+0x8e>
 8009d90:	68fe      	ldr	r6, [r7, #12]
 8009d92:	60ce      	str	r6, [r1, #12]
 8009d94:	60b1      	str	r1, [r6, #8]
 8009d96:	e7db      	b.n	8009d50 <_free_r+0xac>
 8009d98:	0a42      	lsrs	r2, r0, #9
 8009d9a:	2a04      	cmp	r2, #4
 8009d9c:	d813      	bhi.n	8009dc6 <_free_r+0x122>
 8009d9e:	0982      	lsrs	r2, r0, #6
 8009da0:	3238      	adds	r2, #56	; 0x38
 8009da2:	1c51      	adds	r1, r2, #1
 8009da4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8009da8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8009dac:	428e      	cmp	r6, r1
 8009dae:	d124      	bne.n	8009dfa <_free_r+0x156>
 8009db0:	2001      	movs	r0, #1
 8009db2:	1092      	asrs	r2, r2, #2
 8009db4:	fa00 f202 	lsl.w	r2, r0, r2
 8009db8:	6868      	ldr	r0, [r5, #4]
 8009dba:	4302      	orrs	r2, r0
 8009dbc:	606a      	str	r2, [r5, #4]
 8009dbe:	60de      	str	r6, [r3, #12]
 8009dc0:	6099      	str	r1, [r3, #8]
 8009dc2:	60b3      	str	r3, [r6, #8]
 8009dc4:	e7de      	b.n	8009d84 <_free_r+0xe0>
 8009dc6:	2a14      	cmp	r2, #20
 8009dc8:	d801      	bhi.n	8009dce <_free_r+0x12a>
 8009dca:	325b      	adds	r2, #91	; 0x5b
 8009dcc:	e7e9      	b.n	8009da2 <_free_r+0xfe>
 8009dce:	2a54      	cmp	r2, #84	; 0x54
 8009dd0:	d802      	bhi.n	8009dd8 <_free_r+0x134>
 8009dd2:	0b02      	lsrs	r2, r0, #12
 8009dd4:	326e      	adds	r2, #110	; 0x6e
 8009dd6:	e7e4      	b.n	8009da2 <_free_r+0xfe>
 8009dd8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009ddc:	d802      	bhi.n	8009de4 <_free_r+0x140>
 8009dde:	0bc2      	lsrs	r2, r0, #15
 8009de0:	3277      	adds	r2, #119	; 0x77
 8009de2:	e7de      	b.n	8009da2 <_free_r+0xfe>
 8009de4:	f240 5154 	movw	r1, #1364	; 0x554
 8009de8:	428a      	cmp	r2, r1
 8009dea:	bf9a      	itte	ls
 8009dec:	0c82      	lsrls	r2, r0, #18
 8009dee:	327c      	addls	r2, #124	; 0x7c
 8009df0:	227e      	movhi	r2, #126	; 0x7e
 8009df2:	e7d6      	b.n	8009da2 <_free_r+0xfe>
 8009df4:	6889      	ldr	r1, [r1, #8]
 8009df6:	428e      	cmp	r6, r1
 8009df8:	d004      	beq.n	8009e04 <_free_r+0x160>
 8009dfa:	684a      	ldr	r2, [r1, #4]
 8009dfc:	f022 0203 	bic.w	r2, r2, #3
 8009e00:	4290      	cmp	r0, r2
 8009e02:	d3f7      	bcc.n	8009df4 <_free_r+0x150>
 8009e04:	68ce      	ldr	r6, [r1, #12]
 8009e06:	e7da      	b.n	8009dbe <_free_r+0x11a>
 8009e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e0c:	200002bc 	.word	0x200002bc
 8009e10:	200006c8 	.word	0x200006c8
 8009e14:	20001a8c 	.word	0x20001a8c
 8009e18:	200002c4 	.word	0x200002c4

08009e1c <__sfvwrite_r>:
 8009e1c:	6893      	ldr	r3, [r2, #8]
 8009e1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e22:	4607      	mov	r7, r0
 8009e24:	460c      	mov	r4, r1
 8009e26:	4690      	mov	r8, r2
 8009e28:	b91b      	cbnz	r3, 8009e32 <__sfvwrite_r+0x16>
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	b003      	add	sp, #12
 8009e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e32:	898b      	ldrh	r3, [r1, #12]
 8009e34:	0718      	lsls	r0, r3, #28
 8009e36:	d526      	bpl.n	8009e86 <__sfvwrite_r+0x6a>
 8009e38:	690b      	ldr	r3, [r1, #16]
 8009e3a:	b323      	cbz	r3, 8009e86 <__sfvwrite_r+0x6a>
 8009e3c:	89a3      	ldrh	r3, [r4, #12]
 8009e3e:	f8d8 6000 	ldr.w	r6, [r8]
 8009e42:	f013 0902 	ands.w	r9, r3, #2
 8009e46:	d02d      	beq.n	8009ea4 <__sfvwrite_r+0x88>
 8009e48:	f04f 0a00 	mov.w	sl, #0
 8009e4c:	46d1      	mov	r9, sl
 8009e4e:	f8df b264 	ldr.w	fp, [pc, #612]	; 800a0b4 <__sfvwrite_r+0x298>
 8009e52:	f1b9 0f00 	cmp.w	r9, #0
 8009e56:	d01f      	beq.n	8009e98 <__sfvwrite_r+0x7c>
 8009e58:	45d9      	cmp	r9, fp
 8009e5a:	464b      	mov	r3, r9
 8009e5c:	4652      	mov	r2, sl
 8009e5e:	bf28      	it	cs
 8009e60:	465b      	movcs	r3, fp
 8009e62:	6a21      	ldr	r1, [r4, #32]
 8009e64:	4638      	mov	r0, r7
 8009e66:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8009e68:	47a8      	blx	r5
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	f340 8089 	ble.w	8009f82 <__sfvwrite_r+0x166>
 8009e70:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e74:	4482      	add	sl, r0
 8009e76:	eba9 0900 	sub.w	r9, r9, r0
 8009e7a:	1a18      	subs	r0, r3, r0
 8009e7c:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e80:	2800      	cmp	r0, #0
 8009e82:	d1e6      	bne.n	8009e52 <__sfvwrite_r+0x36>
 8009e84:	e7d1      	b.n	8009e2a <__sfvwrite_r+0xe>
 8009e86:	4621      	mov	r1, r4
 8009e88:	4638      	mov	r0, r7
 8009e8a:	f7fe fe3f 	bl	8008b0c <__swsetup_r>
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	d0d4      	beq.n	8009e3c <__sfvwrite_r+0x20>
 8009e92:	f04f 30ff 	mov.w	r0, #4294967295
 8009e96:	e7c9      	b.n	8009e2c <__sfvwrite_r+0x10>
 8009e98:	f8d6 a000 	ldr.w	sl, [r6]
 8009e9c:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8009ea0:	3608      	adds	r6, #8
 8009ea2:	e7d6      	b.n	8009e52 <__sfvwrite_r+0x36>
 8009ea4:	f013 0301 	ands.w	r3, r3, #1
 8009ea8:	d043      	beq.n	8009f32 <__sfvwrite_r+0x116>
 8009eaa:	4648      	mov	r0, r9
 8009eac:	46ca      	mov	sl, r9
 8009eae:	46cb      	mov	fp, r9
 8009eb0:	f1bb 0f00 	cmp.w	fp, #0
 8009eb4:	f000 80d9 	beq.w	800a06a <__sfvwrite_r+0x24e>
 8009eb8:	b950      	cbnz	r0, 8009ed0 <__sfvwrite_r+0xb4>
 8009eba:	465a      	mov	r2, fp
 8009ebc:	210a      	movs	r1, #10
 8009ebe:	4650      	mov	r0, sl
 8009ec0:	f000 fbce 	bl	800a660 <memchr>
 8009ec4:	2800      	cmp	r0, #0
 8009ec6:	f000 80d5 	beq.w	800a074 <__sfvwrite_r+0x258>
 8009eca:	3001      	adds	r0, #1
 8009ecc:	eba0 090a 	sub.w	r9, r0, sl
 8009ed0:	6820      	ldr	r0, [r4, #0]
 8009ed2:	6921      	ldr	r1, [r4, #16]
 8009ed4:	45d9      	cmp	r9, fp
 8009ed6:	464b      	mov	r3, r9
 8009ed8:	bf28      	it	cs
 8009eda:	465b      	movcs	r3, fp
 8009edc:	4288      	cmp	r0, r1
 8009ede:	6962      	ldr	r2, [r4, #20]
 8009ee0:	f240 80cb 	bls.w	800a07a <__sfvwrite_r+0x25e>
 8009ee4:	68a5      	ldr	r5, [r4, #8]
 8009ee6:	4415      	add	r5, r2
 8009ee8:	42ab      	cmp	r3, r5
 8009eea:	f340 80c6 	ble.w	800a07a <__sfvwrite_r+0x25e>
 8009eee:	4651      	mov	r1, sl
 8009ef0:	462a      	mov	r2, r5
 8009ef2:	f000 fbc3 	bl	800a67c <memmove>
 8009ef6:	6823      	ldr	r3, [r4, #0]
 8009ef8:	4621      	mov	r1, r4
 8009efa:	442b      	add	r3, r5
 8009efc:	6023      	str	r3, [r4, #0]
 8009efe:	4638      	mov	r0, r7
 8009f00:	f7ff fd64 	bl	80099cc <_fflush_r>
 8009f04:	2800      	cmp	r0, #0
 8009f06:	d13c      	bne.n	8009f82 <__sfvwrite_r+0x166>
 8009f08:	ebb9 0905 	subs.w	r9, r9, r5
 8009f0c:	f040 80cf 	bne.w	800a0ae <__sfvwrite_r+0x292>
 8009f10:	4621      	mov	r1, r4
 8009f12:	4638      	mov	r0, r7
 8009f14:	f7ff fd5a 	bl	80099cc <_fflush_r>
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	d132      	bne.n	8009f82 <__sfvwrite_r+0x166>
 8009f1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f20:	44aa      	add	sl, r5
 8009f22:	ebab 0b05 	sub.w	fp, fp, r5
 8009f26:	1b5d      	subs	r5, r3, r5
 8009f28:	f8c8 5008 	str.w	r5, [r8, #8]
 8009f2c:	2d00      	cmp	r5, #0
 8009f2e:	d1bf      	bne.n	8009eb0 <__sfvwrite_r+0x94>
 8009f30:	e77b      	b.n	8009e2a <__sfvwrite_r+0xe>
 8009f32:	4699      	mov	r9, r3
 8009f34:	469a      	mov	sl, r3
 8009f36:	f1ba 0f00 	cmp.w	sl, #0
 8009f3a:	d027      	beq.n	8009f8c <__sfvwrite_r+0x170>
 8009f3c:	89a2      	ldrh	r2, [r4, #12]
 8009f3e:	68a5      	ldr	r5, [r4, #8]
 8009f40:	0591      	lsls	r1, r2, #22
 8009f42:	d565      	bpl.n	800a010 <__sfvwrite_r+0x1f4>
 8009f44:	45aa      	cmp	sl, r5
 8009f46:	d33b      	bcc.n	8009fc0 <__sfvwrite_r+0x1a4>
 8009f48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009f4c:	d036      	beq.n	8009fbc <__sfvwrite_r+0x1a0>
 8009f4e:	2002      	movs	r0, #2
 8009f50:	6921      	ldr	r1, [r4, #16]
 8009f52:	6823      	ldr	r3, [r4, #0]
 8009f54:	1a5b      	subs	r3, r3, r1
 8009f56:	9301      	str	r3, [sp, #4]
 8009f58:	6963      	ldr	r3, [r4, #20]
 8009f5a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8009f5e:	fb93 fbf0 	sdiv	fp, r3, r0
 8009f62:	9b01      	ldr	r3, [sp, #4]
 8009f64:	1c58      	adds	r0, r3, #1
 8009f66:	4450      	add	r0, sl
 8009f68:	4583      	cmp	fp, r0
 8009f6a:	bf38      	it	cc
 8009f6c:	4683      	movcc	fp, r0
 8009f6e:	0553      	lsls	r3, r2, #21
 8009f70:	d53e      	bpl.n	8009ff0 <__sfvwrite_r+0x1d4>
 8009f72:	4659      	mov	r1, fp
 8009f74:	4638      	mov	r0, r7
 8009f76:	f000 f955 	bl	800a224 <_malloc_r>
 8009f7a:	4605      	mov	r5, r0
 8009f7c:	b950      	cbnz	r0, 8009f94 <__sfvwrite_r+0x178>
 8009f7e:	230c      	movs	r3, #12
 8009f80:	603b      	str	r3, [r7, #0]
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f88:	81a3      	strh	r3, [r4, #12]
 8009f8a:	e782      	b.n	8009e92 <__sfvwrite_r+0x76>
 8009f8c:	e896 0600 	ldmia.w	r6, {r9, sl}
 8009f90:	3608      	adds	r6, #8
 8009f92:	e7d0      	b.n	8009f36 <__sfvwrite_r+0x11a>
 8009f94:	9a01      	ldr	r2, [sp, #4]
 8009f96:	6921      	ldr	r1, [r4, #16]
 8009f98:	f7fc fb7b 	bl	8006692 <memcpy>
 8009f9c:	89a2      	ldrh	r2, [r4, #12]
 8009f9e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009fa2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009fa6:	81a2      	strh	r2, [r4, #12]
 8009fa8:	9b01      	ldr	r3, [sp, #4]
 8009faa:	6125      	str	r5, [r4, #16]
 8009fac:	441d      	add	r5, r3
 8009fae:	6025      	str	r5, [r4, #0]
 8009fb0:	4655      	mov	r5, sl
 8009fb2:	ebab 0303 	sub.w	r3, fp, r3
 8009fb6:	f8c4 b014 	str.w	fp, [r4, #20]
 8009fba:	60a3      	str	r3, [r4, #8]
 8009fbc:	45aa      	cmp	sl, r5
 8009fbe:	d200      	bcs.n	8009fc2 <__sfvwrite_r+0x1a6>
 8009fc0:	4655      	mov	r5, sl
 8009fc2:	462a      	mov	r2, r5
 8009fc4:	4649      	mov	r1, r9
 8009fc6:	6820      	ldr	r0, [r4, #0]
 8009fc8:	f000 fb58 	bl	800a67c <memmove>
 8009fcc:	68a3      	ldr	r3, [r4, #8]
 8009fce:	1b5b      	subs	r3, r3, r5
 8009fd0:	60a3      	str	r3, [r4, #8]
 8009fd2:	6823      	ldr	r3, [r4, #0]
 8009fd4:	441d      	add	r5, r3
 8009fd6:	6025      	str	r5, [r4, #0]
 8009fd8:	4655      	mov	r5, sl
 8009fda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009fde:	44a9      	add	r9, r5
 8009fe0:	ebaa 0a05 	sub.w	sl, sl, r5
 8009fe4:	1b5d      	subs	r5, r3, r5
 8009fe6:	f8c8 5008 	str.w	r5, [r8, #8]
 8009fea:	2d00      	cmp	r5, #0
 8009fec:	d1a3      	bne.n	8009f36 <__sfvwrite_r+0x11a>
 8009fee:	e71c      	b.n	8009e2a <__sfvwrite_r+0xe>
 8009ff0:	465a      	mov	r2, fp
 8009ff2:	4638      	mov	r0, r7
 8009ff4:	f000 fe3a 	bl	800ac6c <_realloc_r>
 8009ff8:	4605      	mov	r5, r0
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d1d4      	bne.n	8009fa8 <__sfvwrite_r+0x18c>
 8009ffe:	6921      	ldr	r1, [r4, #16]
 800a000:	4638      	mov	r0, r7
 800a002:	f7ff fe4f 	bl	8009ca4 <_free_r>
 800a006:	89a3      	ldrh	r3, [r4, #12]
 800a008:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a00c:	81a3      	strh	r3, [r4, #12]
 800a00e:	e7b6      	b.n	8009f7e <__sfvwrite_r+0x162>
 800a010:	6820      	ldr	r0, [r4, #0]
 800a012:	6923      	ldr	r3, [r4, #16]
 800a014:	4298      	cmp	r0, r3
 800a016:	d802      	bhi.n	800a01e <__sfvwrite_r+0x202>
 800a018:	6962      	ldr	r2, [r4, #20]
 800a01a:	4592      	cmp	sl, r2
 800a01c:	d215      	bcs.n	800a04a <__sfvwrite_r+0x22e>
 800a01e:	4555      	cmp	r5, sl
 800a020:	bf28      	it	cs
 800a022:	4655      	movcs	r5, sl
 800a024:	4649      	mov	r1, r9
 800a026:	462a      	mov	r2, r5
 800a028:	f000 fb28 	bl	800a67c <memmove>
 800a02c:	68a3      	ldr	r3, [r4, #8]
 800a02e:	6822      	ldr	r2, [r4, #0]
 800a030:	1b5b      	subs	r3, r3, r5
 800a032:	442a      	add	r2, r5
 800a034:	60a3      	str	r3, [r4, #8]
 800a036:	6022      	str	r2, [r4, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d1ce      	bne.n	8009fda <__sfvwrite_r+0x1be>
 800a03c:	4621      	mov	r1, r4
 800a03e:	4638      	mov	r0, r7
 800a040:	f7ff fcc4 	bl	80099cc <_fflush_r>
 800a044:	2800      	cmp	r0, #0
 800a046:	d0c8      	beq.n	8009fda <__sfvwrite_r+0x1be>
 800a048:	e79b      	b.n	8009f82 <__sfvwrite_r+0x166>
 800a04a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800a04e:	4553      	cmp	r3, sl
 800a050:	bf28      	it	cs
 800a052:	4653      	movcs	r3, sl
 800a054:	fb93 f3f2 	sdiv	r3, r3, r2
 800a058:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a05a:	4353      	muls	r3, r2
 800a05c:	6a21      	ldr	r1, [r4, #32]
 800a05e:	464a      	mov	r2, r9
 800a060:	4638      	mov	r0, r7
 800a062:	47a8      	blx	r5
 800a064:	1e05      	subs	r5, r0, #0
 800a066:	dcb8      	bgt.n	8009fda <__sfvwrite_r+0x1be>
 800a068:	e78b      	b.n	8009f82 <__sfvwrite_r+0x166>
 800a06a:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800a06e:	2000      	movs	r0, #0
 800a070:	3608      	adds	r6, #8
 800a072:	e71d      	b.n	8009eb0 <__sfvwrite_r+0x94>
 800a074:	f10b 0901 	add.w	r9, fp, #1
 800a078:	e72a      	b.n	8009ed0 <__sfvwrite_r+0xb4>
 800a07a:	4293      	cmp	r3, r2
 800a07c:	db09      	blt.n	800a092 <__sfvwrite_r+0x276>
 800a07e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a080:	4613      	mov	r3, r2
 800a082:	6a21      	ldr	r1, [r4, #32]
 800a084:	4652      	mov	r2, sl
 800a086:	4638      	mov	r0, r7
 800a088:	47a8      	blx	r5
 800a08a:	1e05      	subs	r5, r0, #0
 800a08c:	f73f af3c 	bgt.w	8009f08 <__sfvwrite_r+0xec>
 800a090:	e777      	b.n	8009f82 <__sfvwrite_r+0x166>
 800a092:	461a      	mov	r2, r3
 800a094:	4651      	mov	r1, sl
 800a096:	9301      	str	r3, [sp, #4]
 800a098:	f000 faf0 	bl	800a67c <memmove>
 800a09c:	9b01      	ldr	r3, [sp, #4]
 800a09e:	68a2      	ldr	r2, [r4, #8]
 800a0a0:	461d      	mov	r5, r3
 800a0a2:	1ad2      	subs	r2, r2, r3
 800a0a4:	60a2      	str	r2, [r4, #8]
 800a0a6:	6822      	ldr	r2, [r4, #0]
 800a0a8:	441a      	add	r2, r3
 800a0aa:	6022      	str	r2, [r4, #0]
 800a0ac:	e72c      	b.n	8009f08 <__sfvwrite_r+0xec>
 800a0ae:	2001      	movs	r0, #1
 800a0b0:	e734      	b.n	8009f1c <__sfvwrite_r+0x100>
 800a0b2:	bf00      	nop
 800a0b4:	7ffffc00 	.word	0x7ffffc00

0800a0b8 <_fwalk_reent>:
 800a0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0bc:	4680      	mov	r8, r0
 800a0be:	4689      	mov	r9, r1
 800a0c0:	2600      	movs	r6, #0
 800a0c2:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800a0c6:	b914      	cbnz	r4, 800a0ce <_fwalk_reent+0x16>
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ce:	68a5      	ldr	r5, [r4, #8]
 800a0d0:	6867      	ldr	r7, [r4, #4]
 800a0d2:	3f01      	subs	r7, #1
 800a0d4:	d501      	bpl.n	800a0da <_fwalk_reent+0x22>
 800a0d6:	6824      	ldr	r4, [r4, #0]
 800a0d8:	e7f5      	b.n	800a0c6 <_fwalk_reent+0xe>
 800a0da:	89ab      	ldrh	r3, [r5, #12]
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d907      	bls.n	800a0f0 <_fwalk_reent+0x38>
 800a0e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	d003      	beq.n	800a0f0 <_fwalk_reent+0x38>
 800a0e8:	4629      	mov	r1, r5
 800a0ea:	4640      	mov	r0, r8
 800a0ec:	47c8      	blx	r9
 800a0ee:	4306      	orrs	r6, r0
 800a0f0:	3568      	adds	r5, #104	; 0x68
 800a0f2:	e7ee      	b.n	800a0d2 <_fwalk_reent+0x1a>

0800a0f4 <__locale_mb_cur_max>:
 800a0f4:	4b04      	ldr	r3, [pc, #16]	; (800a108 <__locale_mb_cur_max+0x14>)
 800a0f6:	4a05      	ldr	r2, [pc, #20]	; (800a10c <__locale_mb_cur_max+0x18>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	6a1b      	ldr	r3, [r3, #32]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	bf08      	it	eq
 800a100:	4613      	moveq	r3, r2
 800a102:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800a106:	4770      	bx	lr
 800a108:	2000005c 	.word	0x2000005c
 800a10c:	20000150 	.word	0x20000150

0800a110 <__locale_ctype_ptr_l>:
 800a110:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a114:	4770      	bx	lr
	...

0800a118 <_localeconv_r>:
 800a118:	4b04      	ldr	r3, [pc, #16]	; (800a12c <_localeconv_r+0x14>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	6a18      	ldr	r0, [r3, #32]
 800a11e:	4b04      	ldr	r3, [pc, #16]	; (800a130 <_localeconv_r+0x18>)
 800a120:	2800      	cmp	r0, #0
 800a122:	bf08      	it	eq
 800a124:	4618      	moveq	r0, r3
 800a126:	30f0      	adds	r0, #240	; 0xf0
 800a128:	4770      	bx	lr
 800a12a:	bf00      	nop
 800a12c:	2000005c 	.word	0x2000005c
 800a130:	20000150 	.word	0x20000150

0800a134 <__retarget_lock_init_recursive>:
 800a134:	4770      	bx	lr

0800a136 <__retarget_lock_close_recursive>:
 800a136:	4770      	bx	lr

0800a138 <__retarget_lock_acquire_recursive>:
 800a138:	4770      	bx	lr

0800a13a <__retarget_lock_release_recursive>:
 800a13a:	4770      	bx	lr

0800a13c <__swhatbuf_r>:
 800a13c:	b570      	push	{r4, r5, r6, lr}
 800a13e:	460e      	mov	r6, r1
 800a140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a144:	b090      	sub	sp, #64	; 0x40
 800a146:	2900      	cmp	r1, #0
 800a148:	4614      	mov	r4, r2
 800a14a:	461d      	mov	r5, r3
 800a14c:	da09      	bge.n	800a162 <__swhatbuf_r+0x26>
 800a14e:	2200      	movs	r2, #0
 800a150:	89b3      	ldrh	r3, [r6, #12]
 800a152:	602a      	str	r2, [r5, #0]
 800a154:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a158:	d116      	bne.n	800a188 <__swhatbuf_r+0x4c>
 800a15a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a15e:	6023      	str	r3, [r4, #0]
 800a160:	e015      	b.n	800a18e <__swhatbuf_r+0x52>
 800a162:	aa01      	add	r2, sp, #4
 800a164:	f001 f93a 	bl	800b3dc <_fstat_r>
 800a168:	2800      	cmp	r0, #0
 800a16a:	dbf0      	blt.n	800a14e <__swhatbuf_r+0x12>
 800a16c:	9a02      	ldr	r2, [sp, #8]
 800a16e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a172:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a176:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a17a:	425a      	negs	r2, r3
 800a17c:	415a      	adcs	r2, r3
 800a17e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a182:	602a      	str	r2, [r5, #0]
 800a184:	6023      	str	r3, [r4, #0]
 800a186:	e002      	b.n	800a18e <__swhatbuf_r+0x52>
 800a188:	2340      	movs	r3, #64	; 0x40
 800a18a:	4610      	mov	r0, r2
 800a18c:	6023      	str	r3, [r4, #0]
 800a18e:	b010      	add	sp, #64	; 0x40
 800a190:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a194 <__smakebuf_r>:
 800a194:	898b      	ldrh	r3, [r1, #12]
 800a196:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a198:	079d      	lsls	r5, r3, #30
 800a19a:	4606      	mov	r6, r0
 800a19c:	460c      	mov	r4, r1
 800a19e:	d507      	bpl.n	800a1b0 <__smakebuf_r+0x1c>
 800a1a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a1a4:	6023      	str	r3, [r4, #0]
 800a1a6:	6123      	str	r3, [r4, #16]
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	6163      	str	r3, [r4, #20]
 800a1ac:	b002      	add	sp, #8
 800a1ae:	bd70      	pop	{r4, r5, r6, pc}
 800a1b0:	ab01      	add	r3, sp, #4
 800a1b2:	466a      	mov	r2, sp
 800a1b4:	f7ff ffc2 	bl	800a13c <__swhatbuf_r>
 800a1b8:	9900      	ldr	r1, [sp, #0]
 800a1ba:	4605      	mov	r5, r0
 800a1bc:	4630      	mov	r0, r6
 800a1be:	f000 f831 	bl	800a224 <_malloc_r>
 800a1c2:	b948      	cbnz	r0, 800a1d8 <__smakebuf_r+0x44>
 800a1c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1c8:	059a      	lsls	r2, r3, #22
 800a1ca:	d4ef      	bmi.n	800a1ac <__smakebuf_r+0x18>
 800a1cc:	f023 0303 	bic.w	r3, r3, #3
 800a1d0:	f043 0302 	orr.w	r3, r3, #2
 800a1d4:	81a3      	strh	r3, [r4, #12]
 800a1d6:	e7e3      	b.n	800a1a0 <__smakebuf_r+0xc>
 800a1d8:	4b0d      	ldr	r3, [pc, #52]	; (800a210 <__smakebuf_r+0x7c>)
 800a1da:	62b3      	str	r3, [r6, #40]	; 0x28
 800a1dc:	89a3      	ldrh	r3, [r4, #12]
 800a1de:	6020      	str	r0, [r4, #0]
 800a1e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1e4:	81a3      	strh	r3, [r4, #12]
 800a1e6:	9b00      	ldr	r3, [sp, #0]
 800a1e8:	6120      	str	r0, [r4, #16]
 800a1ea:	6163      	str	r3, [r4, #20]
 800a1ec:	9b01      	ldr	r3, [sp, #4]
 800a1ee:	b15b      	cbz	r3, 800a208 <__smakebuf_r+0x74>
 800a1f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1f4:	4630      	mov	r0, r6
 800a1f6:	f001 f903 	bl	800b400 <_isatty_r>
 800a1fa:	b128      	cbz	r0, 800a208 <__smakebuf_r+0x74>
 800a1fc:	89a3      	ldrh	r3, [r4, #12]
 800a1fe:	f023 0303 	bic.w	r3, r3, #3
 800a202:	f043 0301 	orr.w	r3, r3, #1
 800a206:	81a3      	strh	r3, [r4, #12]
 800a208:	89a3      	ldrh	r3, [r4, #12]
 800a20a:	431d      	orrs	r5, r3
 800a20c:	81a5      	strh	r5, [r4, #12]
 800a20e:	e7cd      	b.n	800a1ac <__smakebuf_r+0x18>
 800a210:	08009a45 	.word	0x08009a45

0800a214 <malloc>:
 800a214:	4b02      	ldr	r3, [pc, #8]	; (800a220 <malloc+0xc>)
 800a216:	4601      	mov	r1, r0
 800a218:	6818      	ldr	r0, [r3, #0]
 800a21a:	f000 b803 	b.w	800a224 <_malloc_r>
 800a21e:	bf00      	nop
 800a220:	2000005c 	.word	0x2000005c

0800a224 <_malloc_r>:
 800a224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a228:	f101 040b 	add.w	r4, r1, #11
 800a22c:	2c16      	cmp	r4, #22
 800a22e:	4681      	mov	r9, r0
 800a230:	d907      	bls.n	800a242 <_malloc_r+0x1e>
 800a232:	f034 0407 	bics.w	r4, r4, #7
 800a236:	d505      	bpl.n	800a244 <_malloc_r+0x20>
 800a238:	230c      	movs	r3, #12
 800a23a:	f8c9 3000 	str.w	r3, [r9]
 800a23e:	2600      	movs	r6, #0
 800a240:	e131      	b.n	800a4a6 <_malloc_r+0x282>
 800a242:	2410      	movs	r4, #16
 800a244:	428c      	cmp	r4, r1
 800a246:	d3f7      	bcc.n	800a238 <_malloc_r+0x14>
 800a248:	4648      	mov	r0, r9
 800a24a:	f000 fa31 	bl	800a6b0 <__malloc_lock>
 800a24e:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800a252:	4d9b      	ldr	r5, [pc, #620]	; (800a4c0 <_malloc_r+0x29c>)
 800a254:	d236      	bcs.n	800a2c4 <_malloc_r+0xa0>
 800a256:	f104 0208 	add.w	r2, r4, #8
 800a25a:	442a      	add	r2, r5
 800a25c:	6856      	ldr	r6, [r2, #4]
 800a25e:	f1a2 0108 	sub.w	r1, r2, #8
 800a262:	428e      	cmp	r6, r1
 800a264:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800a268:	d102      	bne.n	800a270 <_malloc_r+0x4c>
 800a26a:	68d6      	ldr	r6, [r2, #12]
 800a26c:	42b2      	cmp	r2, r6
 800a26e:	d010      	beq.n	800a292 <_malloc_r+0x6e>
 800a270:	6873      	ldr	r3, [r6, #4]
 800a272:	68f2      	ldr	r2, [r6, #12]
 800a274:	68b1      	ldr	r1, [r6, #8]
 800a276:	f023 0303 	bic.w	r3, r3, #3
 800a27a:	60ca      	str	r2, [r1, #12]
 800a27c:	4433      	add	r3, r6
 800a27e:	6091      	str	r1, [r2, #8]
 800a280:	685a      	ldr	r2, [r3, #4]
 800a282:	f042 0201 	orr.w	r2, r2, #1
 800a286:	605a      	str	r2, [r3, #4]
 800a288:	4648      	mov	r0, r9
 800a28a:	f000 fa17 	bl	800a6bc <__malloc_unlock>
 800a28e:	3608      	adds	r6, #8
 800a290:	e109      	b.n	800a4a6 <_malloc_r+0x282>
 800a292:	3302      	adds	r3, #2
 800a294:	4a8b      	ldr	r2, [pc, #556]	; (800a4c4 <_malloc_r+0x2a0>)
 800a296:	692e      	ldr	r6, [r5, #16]
 800a298:	4611      	mov	r1, r2
 800a29a:	4296      	cmp	r6, r2
 800a29c:	d06d      	beq.n	800a37a <_malloc_r+0x156>
 800a29e:	6870      	ldr	r0, [r6, #4]
 800a2a0:	f020 0003 	bic.w	r0, r0, #3
 800a2a4:	1b07      	subs	r7, r0, r4
 800a2a6:	2f0f      	cmp	r7, #15
 800a2a8:	dd47      	ble.n	800a33a <_malloc_r+0x116>
 800a2aa:	1933      	adds	r3, r6, r4
 800a2ac:	f044 0401 	orr.w	r4, r4, #1
 800a2b0:	6074      	str	r4, [r6, #4]
 800a2b2:	616b      	str	r3, [r5, #20]
 800a2b4:	612b      	str	r3, [r5, #16]
 800a2b6:	60da      	str	r2, [r3, #12]
 800a2b8:	609a      	str	r2, [r3, #8]
 800a2ba:	f047 0201 	orr.w	r2, r7, #1
 800a2be:	605a      	str	r2, [r3, #4]
 800a2c0:	5037      	str	r7, [r6, r0]
 800a2c2:	e7e1      	b.n	800a288 <_malloc_r+0x64>
 800a2c4:	0a63      	lsrs	r3, r4, #9
 800a2c6:	d02a      	beq.n	800a31e <_malloc_r+0xfa>
 800a2c8:	2b04      	cmp	r3, #4
 800a2ca:	d812      	bhi.n	800a2f2 <_malloc_r+0xce>
 800a2cc:	09a3      	lsrs	r3, r4, #6
 800a2ce:	3338      	adds	r3, #56	; 0x38
 800a2d0:	1c5a      	adds	r2, r3, #1
 800a2d2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800a2d6:	6856      	ldr	r6, [r2, #4]
 800a2d8:	f1a2 0008 	sub.w	r0, r2, #8
 800a2dc:	4286      	cmp	r6, r0
 800a2de:	d006      	beq.n	800a2ee <_malloc_r+0xca>
 800a2e0:	6872      	ldr	r2, [r6, #4]
 800a2e2:	f022 0203 	bic.w	r2, r2, #3
 800a2e6:	1b11      	subs	r1, r2, r4
 800a2e8:	290f      	cmp	r1, #15
 800a2ea:	dd1c      	ble.n	800a326 <_malloc_r+0x102>
 800a2ec:	3b01      	subs	r3, #1
 800a2ee:	3301      	adds	r3, #1
 800a2f0:	e7d0      	b.n	800a294 <_malloc_r+0x70>
 800a2f2:	2b14      	cmp	r3, #20
 800a2f4:	d801      	bhi.n	800a2fa <_malloc_r+0xd6>
 800a2f6:	335b      	adds	r3, #91	; 0x5b
 800a2f8:	e7ea      	b.n	800a2d0 <_malloc_r+0xac>
 800a2fa:	2b54      	cmp	r3, #84	; 0x54
 800a2fc:	d802      	bhi.n	800a304 <_malloc_r+0xe0>
 800a2fe:	0b23      	lsrs	r3, r4, #12
 800a300:	336e      	adds	r3, #110	; 0x6e
 800a302:	e7e5      	b.n	800a2d0 <_malloc_r+0xac>
 800a304:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a308:	d802      	bhi.n	800a310 <_malloc_r+0xec>
 800a30a:	0be3      	lsrs	r3, r4, #15
 800a30c:	3377      	adds	r3, #119	; 0x77
 800a30e:	e7df      	b.n	800a2d0 <_malloc_r+0xac>
 800a310:	f240 5254 	movw	r2, #1364	; 0x554
 800a314:	4293      	cmp	r3, r2
 800a316:	d804      	bhi.n	800a322 <_malloc_r+0xfe>
 800a318:	0ca3      	lsrs	r3, r4, #18
 800a31a:	337c      	adds	r3, #124	; 0x7c
 800a31c:	e7d8      	b.n	800a2d0 <_malloc_r+0xac>
 800a31e:	233f      	movs	r3, #63	; 0x3f
 800a320:	e7d6      	b.n	800a2d0 <_malloc_r+0xac>
 800a322:	237e      	movs	r3, #126	; 0x7e
 800a324:	e7d4      	b.n	800a2d0 <_malloc_r+0xac>
 800a326:	2900      	cmp	r1, #0
 800a328:	68f1      	ldr	r1, [r6, #12]
 800a32a:	db04      	blt.n	800a336 <_malloc_r+0x112>
 800a32c:	68b3      	ldr	r3, [r6, #8]
 800a32e:	60d9      	str	r1, [r3, #12]
 800a330:	608b      	str	r3, [r1, #8]
 800a332:	18b3      	adds	r3, r6, r2
 800a334:	e7a4      	b.n	800a280 <_malloc_r+0x5c>
 800a336:	460e      	mov	r6, r1
 800a338:	e7d0      	b.n	800a2dc <_malloc_r+0xb8>
 800a33a:	2f00      	cmp	r7, #0
 800a33c:	616a      	str	r2, [r5, #20]
 800a33e:	612a      	str	r2, [r5, #16]
 800a340:	db05      	blt.n	800a34e <_malloc_r+0x12a>
 800a342:	4430      	add	r0, r6
 800a344:	6843      	ldr	r3, [r0, #4]
 800a346:	f043 0301 	orr.w	r3, r3, #1
 800a34a:	6043      	str	r3, [r0, #4]
 800a34c:	e79c      	b.n	800a288 <_malloc_r+0x64>
 800a34e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a352:	d244      	bcs.n	800a3de <_malloc_r+0x1ba>
 800a354:	2201      	movs	r2, #1
 800a356:	08c0      	lsrs	r0, r0, #3
 800a358:	1087      	asrs	r7, r0, #2
 800a35a:	fa02 f707 	lsl.w	r7, r2, r7
 800a35e:	686a      	ldr	r2, [r5, #4]
 800a360:	3001      	adds	r0, #1
 800a362:	433a      	orrs	r2, r7
 800a364:	606a      	str	r2, [r5, #4]
 800a366:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800a36a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a36e:	3a08      	subs	r2, #8
 800a370:	60f2      	str	r2, [r6, #12]
 800a372:	60b7      	str	r7, [r6, #8]
 800a374:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800a378:	60fe      	str	r6, [r7, #12]
 800a37a:	2001      	movs	r0, #1
 800a37c:	109a      	asrs	r2, r3, #2
 800a37e:	fa00 f202 	lsl.w	r2, r0, r2
 800a382:	6868      	ldr	r0, [r5, #4]
 800a384:	4282      	cmp	r2, r0
 800a386:	f200 809f 	bhi.w	800a4c8 <_malloc_r+0x2a4>
 800a38a:	4202      	tst	r2, r0
 800a38c:	d106      	bne.n	800a39c <_malloc_r+0x178>
 800a38e:	f023 0303 	bic.w	r3, r3, #3
 800a392:	0052      	lsls	r2, r2, #1
 800a394:	4202      	tst	r2, r0
 800a396:	f103 0304 	add.w	r3, r3, #4
 800a39a:	d0fa      	beq.n	800a392 <_malloc_r+0x16e>
 800a39c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800a3a0:	46e0      	mov	r8, ip
 800a3a2:	469e      	mov	lr, r3
 800a3a4:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800a3a8:	4546      	cmp	r6, r8
 800a3aa:	d153      	bne.n	800a454 <_malloc_r+0x230>
 800a3ac:	f10e 0e01 	add.w	lr, lr, #1
 800a3b0:	f01e 0f03 	tst.w	lr, #3
 800a3b4:	f108 0808 	add.w	r8, r8, #8
 800a3b8:	d1f4      	bne.n	800a3a4 <_malloc_r+0x180>
 800a3ba:	0798      	lsls	r0, r3, #30
 800a3bc:	d179      	bne.n	800a4b2 <_malloc_r+0x28e>
 800a3be:	686b      	ldr	r3, [r5, #4]
 800a3c0:	ea23 0302 	bic.w	r3, r3, r2
 800a3c4:	606b      	str	r3, [r5, #4]
 800a3c6:	6868      	ldr	r0, [r5, #4]
 800a3c8:	0052      	lsls	r2, r2, #1
 800a3ca:	4282      	cmp	r2, r0
 800a3cc:	d87c      	bhi.n	800a4c8 <_malloc_r+0x2a4>
 800a3ce:	2a00      	cmp	r2, #0
 800a3d0:	d07a      	beq.n	800a4c8 <_malloc_r+0x2a4>
 800a3d2:	4673      	mov	r3, lr
 800a3d4:	4202      	tst	r2, r0
 800a3d6:	d1e1      	bne.n	800a39c <_malloc_r+0x178>
 800a3d8:	3304      	adds	r3, #4
 800a3da:	0052      	lsls	r2, r2, #1
 800a3dc:	e7fa      	b.n	800a3d4 <_malloc_r+0x1b0>
 800a3de:	0a42      	lsrs	r2, r0, #9
 800a3e0:	2a04      	cmp	r2, #4
 800a3e2:	d815      	bhi.n	800a410 <_malloc_r+0x1ec>
 800a3e4:	0982      	lsrs	r2, r0, #6
 800a3e6:	3238      	adds	r2, #56	; 0x38
 800a3e8:	1c57      	adds	r7, r2, #1
 800a3ea:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800a3ee:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800a3f2:	45be      	cmp	lr, r7
 800a3f4:	d126      	bne.n	800a444 <_malloc_r+0x220>
 800a3f6:	2001      	movs	r0, #1
 800a3f8:	1092      	asrs	r2, r2, #2
 800a3fa:	fa00 f202 	lsl.w	r2, r0, r2
 800a3fe:	6868      	ldr	r0, [r5, #4]
 800a400:	4310      	orrs	r0, r2
 800a402:	6068      	str	r0, [r5, #4]
 800a404:	f8c6 e00c 	str.w	lr, [r6, #12]
 800a408:	60b7      	str	r7, [r6, #8]
 800a40a:	f8ce 6008 	str.w	r6, [lr, #8]
 800a40e:	e7b3      	b.n	800a378 <_malloc_r+0x154>
 800a410:	2a14      	cmp	r2, #20
 800a412:	d801      	bhi.n	800a418 <_malloc_r+0x1f4>
 800a414:	325b      	adds	r2, #91	; 0x5b
 800a416:	e7e7      	b.n	800a3e8 <_malloc_r+0x1c4>
 800a418:	2a54      	cmp	r2, #84	; 0x54
 800a41a:	d802      	bhi.n	800a422 <_malloc_r+0x1fe>
 800a41c:	0b02      	lsrs	r2, r0, #12
 800a41e:	326e      	adds	r2, #110	; 0x6e
 800a420:	e7e2      	b.n	800a3e8 <_malloc_r+0x1c4>
 800a422:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a426:	d802      	bhi.n	800a42e <_malloc_r+0x20a>
 800a428:	0bc2      	lsrs	r2, r0, #15
 800a42a:	3277      	adds	r2, #119	; 0x77
 800a42c:	e7dc      	b.n	800a3e8 <_malloc_r+0x1c4>
 800a42e:	f240 5754 	movw	r7, #1364	; 0x554
 800a432:	42ba      	cmp	r2, r7
 800a434:	bf9a      	itte	ls
 800a436:	0c82      	lsrls	r2, r0, #18
 800a438:	327c      	addls	r2, #124	; 0x7c
 800a43a:	227e      	movhi	r2, #126	; 0x7e
 800a43c:	e7d4      	b.n	800a3e8 <_malloc_r+0x1c4>
 800a43e:	68bf      	ldr	r7, [r7, #8]
 800a440:	45be      	cmp	lr, r7
 800a442:	d004      	beq.n	800a44e <_malloc_r+0x22a>
 800a444:	687a      	ldr	r2, [r7, #4]
 800a446:	f022 0203 	bic.w	r2, r2, #3
 800a44a:	4290      	cmp	r0, r2
 800a44c:	d3f7      	bcc.n	800a43e <_malloc_r+0x21a>
 800a44e:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800a452:	e7d7      	b.n	800a404 <_malloc_r+0x1e0>
 800a454:	6870      	ldr	r0, [r6, #4]
 800a456:	68f7      	ldr	r7, [r6, #12]
 800a458:	f020 0003 	bic.w	r0, r0, #3
 800a45c:	eba0 0a04 	sub.w	sl, r0, r4
 800a460:	f1ba 0f0f 	cmp.w	sl, #15
 800a464:	dd10      	ble.n	800a488 <_malloc_r+0x264>
 800a466:	68b2      	ldr	r2, [r6, #8]
 800a468:	1933      	adds	r3, r6, r4
 800a46a:	f044 0401 	orr.w	r4, r4, #1
 800a46e:	6074      	str	r4, [r6, #4]
 800a470:	60d7      	str	r7, [r2, #12]
 800a472:	60ba      	str	r2, [r7, #8]
 800a474:	f04a 0201 	orr.w	r2, sl, #1
 800a478:	616b      	str	r3, [r5, #20]
 800a47a:	612b      	str	r3, [r5, #16]
 800a47c:	60d9      	str	r1, [r3, #12]
 800a47e:	6099      	str	r1, [r3, #8]
 800a480:	605a      	str	r2, [r3, #4]
 800a482:	f846 a000 	str.w	sl, [r6, r0]
 800a486:	e6ff      	b.n	800a288 <_malloc_r+0x64>
 800a488:	f1ba 0f00 	cmp.w	sl, #0
 800a48c:	db0f      	blt.n	800a4ae <_malloc_r+0x28a>
 800a48e:	4430      	add	r0, r6
 800a490:	6843      	ldr	r3, [r0, #4]
 800a492:	f043 0301 	orr.w	r3, r3, #1
 800a496:	6043      	str	r3, [r0, #4]
 800a498:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800a49c:	4648      	mov	r0, r9
 800a49e:	60df      	str	r7, [r3, #12]
 800a4a0:	60bb      	str	r3, [r7, #8]
 800a4a2:	f000 f90b 	bl	800a6bc <__malloc_unlock>
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	b003      	add	sp, #12
 800a4aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ae:	463e      	mov	r6, r7
 800a4b0:	e77a      	b.n	800a3a8 <_malloc_r+0x184>
 800a4b2:	f85c 0908 	ldr.w	r0, [ip], #-8
 800a4b6:	3b01      	subs	r3, #1
 800a4b8:	4584      	cmp	ip, r0
 800a4ba:	f43f af7e 	beq.w	800a3ba <_malloc_r+0x196>
 800a4be:	e782      	b.n	800a3c6 <_malloc_r+0x1a2>
 800a4c0:	200002bc 	.word	0x200002bc
 800a4c4:	200002c4 	.word	0x200002c4
 800a4c8:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800a4cc:	f8db 6004 	ldr.w	r6, [fp, #4]
 800a4d0:	f026 0603 	bic.w	r6, r6, #3
 800a4d4:	42b4      	cmp	r4, r6
 800a4d6:	d803      	bhi.n	800a4e0 <_malloc_r+0x2bc>
 800a4d8:	1b33      	subs	r3, r6, r4
 800a4da:	2b0f      	cmp	r3, #15
 800a4dc:	f300 8095 	bgt.w	800a60a <_malloc_r+0x3e6>
 800a4e0:	4a4f      	ldr	r2, [pc, #316]	; (800a620 <_malloc_r+0x3fc>)
 800a4e2:	eb0b 0306 	add.w	r3, fp, r6
 800a4e6:	6817      	ldr	r7, [r2, #0]
 800a4e8:	4a4e      	ldr	r2, [pc, #312]	; (800a624 <_malloc_r+0x400>)
 800a4ea:	3710      	adds	r7, #16
 800a4ec:	6811      	ldr	r1, [r2, #0]
 800a4ee:	4427      	add	r7, r4
 800a4f0:	3101      	adds	r1, #1
 800a4f2:	d005      	beq.n	800a500 <_malloc_r+0x2dc>
 800a4f4:	494c      	ldr	r1, [pc, #304]	; (800a628 <_malloc_r+0x404>)
 800a4f6:	3901      	subs	r1, #1
 800a4f8:	440f      	add	r7, r1
 800a4fa:	3101      	adds	r1, #1
 800a4fc:	4249      	negs	r1, r1
 800a4fe:	400f      	ands	r7, r1
 800a500:	4639      	mov	r1, r7
 800a502:	4648      	mov	r0, r9
 800a504:	9201      	str	r2, [sp, #4]
 800a506:	9300      	str	r3, [sp, #0]
 800a508:	f000 fd32 	bl	800af70 <_sbrk_r>
 800a50c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a510:	4680      	mov	r8, r0
 800a512:	d055      	beq.n	800a5c0 <_malloc_r+0x39c>
 800a514:	9b00      	ldr	r3, [sp, #0]
 800a516:	9a01      	ldr	r2, [sp, #4]
 800a518:	4283      	cmp	r3, r0
 800a51a:	d901      	bls.n	800a520 <_malloc_r+0x2fc>
 800a51c:	45ab      	cmp	fp, r5
 800a51e:	d14f      	bne.n	800a5c0 <_malloc_r+0x39c>
 800a520:	4842      	ldr	r0, [pc, #264]	; (800a62c <_malloc_r+0x408>)
 800a522:	4543      	cmp	r3, r8
 800a524:	6801      	ldr	r1, [r0, #0]
 800a526:	4682      	mov	sl, r0
 800a528:	eb07 0e01 	add.w	lr, r7, r1
 800a52c:	f8c0 e000 	str.w	lr, [r0]
 800a530:	493f      	ldr	r1, [pc, #252]	; (800a630 <_malloc_r+0x40c>)
 800a532:	d113      	bne.n	800a55c <_malloc_r+0x338>
 800a534:	420b      	tst	r3, r1
 800a536:	d111      	bne.n	800a55c <_malloc_r+0x338>
 800a538:	68ab      	ldr	r3, [r5, #8]
 800a53a:	443e      	add	r6, r7
 800a53c:	f046 0601 	orr.w	r6, r6, #1
 800a540:	605e      	str	r6, [r3, #4]
 800a542:	4a3c      	ldr	r2, [pc, #240]	; (800a634 <_malloc_r+0x410>)
 800a544:	f8da 3000 	ldr.w	r3, [sl]
 800a548:	6811      	ldr	r1, [r2, #0]
 800a54a:	428b      	cmp	r3, r1
 800a54c:	bf88      	it	hi
 800a54e:	6013      	strhi	r3, [r2, #0]
 800a550:	4a39      	ldr	r2, [pc, #228]	; (800a638 <_malloc_r+0x414>)
 800a552:	6811      	ldr	r1, [r2, #0]
 800a554:	428b      	cmp	r3, r1
 800a556:	bf88      	it	hi
 800a558:	6013      	strhi	r3, [r2, #0]
 800a55a:	e031      	b.n	800a5c0 <_malloc_r+0x39c>
 800a55c:	6810      	ldr	r0, [r2, #0]
 800a55e:	3001      	adds	r0, #1
 800a560:	bf1b      	ittet	ne
 800a562:	eba8 0303 	subne.w	r3, r8, r3
 800a566:	4473      	addne	r3, lr
 800a568:	f8c2 8000 	streq.w	r8, [r2]
 800a56c:	f8ca 3000 	strne.w	r3, [sl]
 800a570:	f018 0007 	ands.w	r0, r8, #7
 800a574:	bf1c      	itt	ne
 800a576:	f1c0 0008 	rsbne	r0, r0, #8
 800a57a:	4480      	addne	r8, r0
 800a57c:	4b2a      	ldr	r3, [pc, #168]	; (800a628 <_malloc_r+0x404>)
 800a57e:	4447      	add	r7, r8
 800a580:	4418      	add	r0, r3
 800a582:	400f      	ands	r7, r1
 800a584:	1bc7      	subs	r7, r0, r7
 800a586:	4639      	mov	r1, r7
 800a588:	4648      	mov	r0, r9
 800a58a:	f000 fcf1 	bl	800af70 <_sbrk_r>
 800a58e:	1c43      	adds	r3, r0, #1
 800a590:	bf04      	itt	eq
 800a592:	4640      	moveq	r0, r8
 800a594:	2700      	moveq	r7, #0
 800a596:	f8da 3000 	ldr.w	r3, [sl]
 800a59a:	eba0 0008 	sub.w	r0, r0, r8
 800a59e:	443b      	add	r3, r7
 800a5a0:	4407      	add	r7, r0
 800a5a2:	f047 0701 	orr.w	r7, r7, #1
 800a5a6:	45ab      	cmp	fp, r5
 800a5a8:	f8c5 8008 	str.w	r8, [r5, #8]
 800a5ac:	f8ca 3000 	str.w	r3, [sl]
 800a5b0:	f8c8 7004 	str.w	r7, [r8, #4]
 800a5b4:	d0c5      	beq.n	800a542 <_malloc_r+0x31e>
 800a5b6:	2e0f      	cmp	r6, #15
 800a5b8:	d810      	bhi.n	800a5dc <_malloc_r+0x3b8>
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	f8c8 3004 	str.w	r3, [r8, #4]
 800a5c0:	68ab      	ldr	r3, [r5, #8]
 800a5c2:	685a      	ldr	r2, [r3, #4]
 800a5c4:	f022 0203 	bic.w	r2, r2, #3
 800a5c8:	4294      	cmp	r4, r2
 800a5ca:	eba2 0304 	sub.w	r3, r2, r4
 800a5ce:	d801      	bhi.n	800a5d4 <_malloc_r+0x3b0>
 800a5d0:	2b0f      	cmp	r3, #15
 800a5d2:	dc1a      	bgt.n	800a60a <_malloc_r+0x3e6>
 800a5d4:	4648      	mov	r0, r9
 800a5d6:	f000 f871 	bl	800a6bc <__malloc_unlock>
 800a5da:	e630      	b.n	800a23e <_malloc_r+0x1a>
 800a5dc:	2205      	movs	r2, #5
 800a5de:	f8db 3004 	ldr.w	r3, [fp, #4]
 800a5e2:	3e0c      	subs	r6, #12
 800a5e4:	f026 0607 	bic.w	r6, r6, #7
 800a5e8:	f003 0301 	and.w	r3, r3, #1
 800a5ec:	4333      	orrs	r3, r6
 800a5ee:	f8cb 3004 	str.w	r3, [fp, #4]
 800a5f2:	2e0f      	cmp	r6, #15
 800a5f4:	eb0b 0306 	add.w	r3, fp, r6
 800a5f8:	605a      	str	r2, [r3, #4]
 800a5fa:	609a      	str	r2, [r3, #8]
 800a5fc:	d9a1      	bls.n	800a542 <_malloc_r+0x31e>
 800a5fe:	f10b 0108 	add.w	r1, fp, #8
 800a602:	4648      	mov	r0, r9
 800a604:	f7ff fb4e 	bl	8009ca4 <_free_r>
 800a608:	e79b      	b.n	800a542 <_malloc_r+0x31e>
 800a60a:	68ae      	ldr	r6, [r5, #8]
 800a60c:	f044 0201 	orr.w	r2, r4, #1
 800a610:	f043 0301 	orr.w	r3, r3, #1
 800a614:	4434      	add	r4, r6
 800a616:	6072      	str	r2, [r6, #4]
 800a618:	60ac      	str	r4, [r5, #8]
 800a61a:	6063      	str	r3, [r4, #4]
 800a61c:	e634      	b.n	800a288 <_malloc_r+0x64>
 800a61e:	bf00      	nop
 800a620:	20001a8c 	.word	0x20001a8c
 800a624:	200006c4 	.word	0x200006c4
 800a628:	00000080 	.word	0x00000080
 800a62c:	20001a5c 	.word	0x20001a5c
 800a630:	0000007f 	.word	0x0000007f
 800a634:	20001a84 	.word	0x20001a84
 800a638:	20001a88 	.word	0x20001a88

0800a63c <__ascii_mbtowc>:
 800a63c:	b082      	sub	sp, #8
 800a63e:	b901      	cbnz	r1, 800a642 <__ascii_mbtowc+0x6>
 800a640:	a901      	add	r1, sp, #4
 800a642:	b142      	cbz	r2, 800a656 <__ascii_mbtowc+0x1a>
 800a644:	b14b      	cbz	r3, 800a65a <__ascii_mbtowc+0x1e>
 800a646:	7813      	ldrb	r3, [r2, #0]
 800a648:	600b      	str	r3, [r1, #0]
 800a64a:	7812      	ldrb	r2, [r2, #0]
 800a64c:	1c10      	adds	r0, r2, #0
 800a64e:	bf18      	it	ne
 800a650:	2001      	movne	r0, #1
 800a652:	b002      	add	sp, #8
 800a654:	4770      	bx	lr
 800a656:	4610      	mov	r0, r2
 800a658:	e7fb      	b.n	800a652 <__ascii_mbtowc+0x16>
 800a65a:	f06f 0001 	mvn.w	r0, #1
 800a65e:	e7f8      	b.n	800a652 <__ascii_mbtowc+0x16>

0800a660 <memchr>:
 800a660:	b510      	push	{r4, lr}
 800a662:	b2c9      	uxtb	r1, r1
 800a664:	4402      	add	r2, r0
 800a666:	4290      	cmp	r0, r2
 800a668:	4603      	mov	r3, r0
 800a66a:	d101      	bne.n	800a670 <memchr+0x10>
 800a66c:	2000      	movs	r0, #0
 800a66e:	bd10      	pop	{r4, pc}
 800a670:	781c      	ldrb	r4, [r3, #0]
 800a672:	3001      	adds	r0, #1
 800a674:	428c      	cmp	r4, r1
 800a676:	d1f6      	bne.n	800a666 <memchr+0x6>
 800a678:	4618      	mov	r0, r3
 800a67a:	bd10      	pop	{r4, pc}

0800a67c <memmove>:
 800a67c:	4288      	cmp	r0, r1
 800a67e:	b510      	push	{r4, lr}
 800a680:	eb01 0302 	add.w	r3, r1, r2
 800a684:	d803      	bhi.n	800a68e <memmove+0x12>
 800a686:	1e42      	subs	r2, r0, #1
 800a688:	4299      	cmp	r1, r3
 800a68a:	d10c      	bne.n	800a6a6 <memmove+0x2a>
 800a68c:	bd10      	pop	{r4, pc}
 800a68e:	4298      	cmp	r0, r3
 800a690:	d2f9      	bcs.n	800a686 <memmove+0xa>
 800a692:	1881      	adds	r1, r0, r2
 800a694:	1ad2      	subs	r2, r2, r3
 800a696:	42d3      	cmn	r3, r2
 800a698:	d100      	bne.n	800a69c <memmove+0x20>
 800a69a:	bd10      	pop	{r4, pc}
 800a69c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6a0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a6a4:	e7f7      	b.n	800a696 <memmove+0x1a>
 800a6a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6aa:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a6ae:	e7eb      	b.n	800a688 <memmove+0xc>

0800a6b0 <__malloc_lock>:
 800a6b0:	4801      	ldr	r0, [pc, #4]	; (800a6b8 <__malloc_lock+0x8>)
 800a6b2:	f7ff bd41 	b.w	800a138 <__retarget_lock_acquire_recursive>
 800a6b6:	bf00      	nop
 800a6b8:	20002328 	.word	0x20002328

0800a6bc <__malloc_unlock>:
 800a6bc:	4801      	ldr	r0, [pc, #4]	; (800a6c4 <__malloc_unlock+0x8>)
 800a6be:	f7ff bd3c 	b.w	800a13a <__retarget_lock_release_recursive>
 800a6c2:	bf00      	nop
 800a6c4:	20002328 	.word	0x20002328

0800a6c8 <_Balloc>:
 800a6c8:	b570      	push	{r4, r5, r6, lr}
 800a6ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a6cc:	4604      	mov	r4, r0
 800a6ce:	460e      	mov	r6, r1
 800a6d0:	b93d      	cbnz	r5, 800a6e2 <_Balloc+0x1a>
 800a6d2:	2010      	movs	r0, #16
 800a6d4:	f7ff fd9e 	bl	800a214 <malloc>
 800a6d8:	6260      	str	r0, [r4, #36]	; 0x24
 800a6da:	6045      	str	r5, [r0, #4]
 800a6dc:	6085      	str	r5, [r0, #8]
 800a6de:	6005      	str	r5, [r0, #0]
 800a6e0:	60c5      	str	r5, [r0, #12]
 800a6e2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a6e4:	68eb      	ldr	r3, [r5, #12]
 800a6e6:	b183      	cbz	r3, 800a70a <_Balloc+0x42>
 800a6e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6ea:	68db      	ldr	r3, [r3, #12]
 800a6ec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a6f0:	b9b8      	cbnz	r0, 800a722 <_Balloc+0x5a>
 800a6f2:	2101      	movs	r1, #1
 800a6f4:	fa01 f506 	lsl.w	r5, r1, r6
 800a6f8:	1d6a      	adds	r2, r5, #5
 800a6fa:	0092      	lsls	r2, r2, #2
 800a6fc:	4620      	mov	r0, r4
 800a6fe:	f000 fd59 	bl	800b1b4 <_calloc_r>
 800a702:	b160      	cbz	r0, 800a71e <_Balloc+0x56>
 800a704:	6046      	str	r6, [r0, #4]
 800a706:	6085      	str	r5, [r0, #8]
 800a708:	e00e      	b.n	800a728 <_Balloc+0x60>
 800a70a:	2221      	movs	r2, #33	; 0x21
 800a70c:	2104      	movs	r1, #4
 800a70e:	4620      	mov	r0, r4
 800a710:	f000 fd50 	bl	800b1b4 <_calloc_r>
 800a714:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a716:	60e8      	str	r0, [r5, #12]
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d1e4      	bne.n	800a6e8 <_Balloc+0x20>
 800a71e:	2000      	movs	r0, #0
 800a720:	bd70      	pop	{r4, r5, r6, pc}
 800a722:	6802      	ldr	r2, [r0, #0]
 800a724:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a728:	2300      	movs	r3, #0
 800a72a:	6103      	str	r3, [r0, #16]
 800a72c:	60c3      	str	r3, [r0, #12]
 800a72e:	bd70      	pop	{r4, r5, r6, pc}

0800a730 <_Bfree>:
 800a730:	b570      	push	{r4, r5, r6, lr}
 800a732:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a734:	4606      	mov	r6, r0
 800a736:	460d      	mov	r5, r1
 800a738:	b93c      	cbnz	r4, 800a74a <_Bfree+0x1a>
 800a73a:	2010      	movs	r0, #16
 800a73c:	f7ff fd6a 	bl	800a214 <malloc>
 800a740:	6270      	str	r0, [r6, #36]	; 0x24
 800a742:	6044      	str	r4, [r0, #4]
 800a744:	6084      	str	r4, [r0, #8]
 800a746:	6004      	str	r4, [r0, #0]
 800a748:	60c4      	str	r4, [r0, #12]
 800a74a:	b13d      	cbz	r5, 800a75c <_Bfree+0x2c>
 800a74c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a74e:	686a      	ldr	r2, [r5, #4]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a756:	6029      	str	r1, [r5, #0]
 800a758:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a75c:	bd70      	pop	{r4, r5, r6, pc}

0800a75e <__multadd>:
 800a75e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a762:	461f      	mov	r7, r3
 800a764:	4606      	mov	r6, r0
 800a766:	460c      	mov	r4, r1
 800a768:	2300      	movs	r3, #0
 800a76a:	690d      	ldr	r5, [r1, #16]
 800a76c:	f101 0e14 	add.w	lr, r1, #20
 800a770:	f8de 0000 	ldr.w	r0, [lr]
 800a774:	3301      	adds	r3, #1
 800a776:	b281      	uxth	r1, r0
 800a778:	fb02 7101 	mla	r1, r2, r1, r7
 800a77c:	0c00      	lsrs	r0, r0, #16
 800a77e:	0c0f      	lsrs	r7, r1, #16
 800a780:	fb02 7000 	mla	r0, r2, r0, r7
 800a784:	b289      	uxth	r1, r1
 800a786:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a78a:	429d      	cmp	r5, r3
 800a78c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a790:	f84e 1b04 	str.w	r1, [lr], #4
 800a794:	dcec      	bgt.n	800a770 <__multadd+0x12>
 800a796:	b1d7      	cbz	r7, 800a7ce <__multadd+0x70>
 800a798:	68a3      	ldr	r3, [r4, #8]
 800a79a:	429d      	cmp	r5, r3
 800a79c:	db12      	blt.n	800a7c4 <__multadd+0x66>
 800a79e:	6861      	ldr	r1, [r4, #4]
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	3101      	adds	r1, #1
 800a7a4:	f7ff ff90 	bl	800a6c8 <_Balloc>
 800a7a8:	4680      	mov	r8, r0
 800a7aa:	6922      	ldr	r2, [r4, #16]
 800a7ac:	f104 010c 	add.w	r1, r4, #12
 800a7b0:	3202      	adds	r2, #2
 800a7b2:	0092      	lsls	r2, r2, #2
 800a7b4:	300c      	adds	r0, #12
 800a7b6:	f7fb ff6c 	bl	8006692 <memcpy>
 800a7ba:	4621      	mov	r1, r4
 800a7bc:	4630      	mov	r0, r6
 800a7be:	f7ff ffb7 	bl	800a730 <_Bfree>
 800a7c2:	4644      	mov	r4, r8
 800a7c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7c8:	3501      	adds	r5, #1
 800a7ca:	615f      	str	r7, [r3, #20]
 800a7cc:	6125      	str	r5, [r4, #16]
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a7d4 <__hi0bits>:
 800a7d4:	0c02      	lsrs	r2, r0, #16
 800a7d6:	0412      	lsls	r2, r2, #16
 800a7d8:	4603      	mov	r3, r0
 800a7da:	b9b2      	cbnz	r2, 800a80a <__hi0bits+0x36>
 800a7dc:	0403      	lsls	r3, r0, #16
 800a7de:	2010      	movs	r0, #16
 800a7e0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a7e4:	bf04      	itt	eq
 800a7e6:	021b      	lsleq	r3, r3, #8
 800a7e8:	3008      	addeq	r0, #8
 800a7ea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a7ee:	bf04      	itt	eq
 800a7f0:	011b      	lsleq	r3, r3, #4
 800a7f2:	3004      	addeq	r0, #4
 800a7f4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a7f8:	bf04      	itt	eq
 800a7fa:	009b      	lsleq	r3, r3, #2
 800a7fc:	3002      	addeq	r0, #2
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	db06      	blt.n	800a810 <__hi0bits+0x3c>
 800a802:	005b      	lsls	r3, r3, #1
 800a804:	d503      	bpl.n	800a80e <__hi0bits+0x3a>
 800a806:	3001      	adds	r0, #1
 800a808:	4770      	bx	lr
 800a80a:	2000      	movs	r0, #0
 800a80c:	e7e8      	b.n	800a7e0 <__hi0bits+0xc>
 800a80e:	2020      	movs	r0, #32
 800a810:	4770      	bx	lr

0800a812 <__lo0bits>:
 800a812:	6803      	ldr	r3, [r0, #0]
 800a814:	4601      	mov	r1, r0
 800a816:	f013 0207 	ands.w	r2, r3, #7
 800a81a:	d00b      	beq.n	800a834 <__lo0bits+0x22>
 800a81c:	07da      	lsls	r2, r3, #31
 800a81e:	d423      	bmi.n	800a868 <__lo0bits+0x56>
 800a820:	0798      	lsls	r0, r3, #30
 800a822:	bf49      	itett	mi
 800a824:	085b      	lsrmi	r3, r3, #1
 800a826:	089b      	lsrpl	r3, r3, #2
 800a828:	2001      	movmi	r0, #1
 800a82a:	600b      	strmi	r3, [r1, #0]
 800a82c:	bf5c      	itt	pl
 800a82e:	600b      	strpl	r3, [r1, #0]
 800a830:	2002      	movpl	r0, #2
 800a832:	4770      	bx	lr
 800a834:	b298      	uxth	r0, r3
 800a836:	b9a8      	cbnz	r0, 800a864 <__lo0bits+0x52>
 800a838:	2010      	movs	r0, #16
 800a83a:	0c1b      	lsrs	r3, r3, #16
 800a83c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a840:	bf04      	itt	eq
 800a842:	0a1b      	lsreq	r3, r3, #8
 800a844:	3008      	addeq	r0, #8
 800a846:	071a      	lsls	r2, r3, #28
 800a848:	bf04      	itt	eq
 800a84a:	091b      	lsreq	r3, r3, #4
 800a84c:	3004      	addeq	r0, #4
 800a84e:	079a      	lsls	r2, r3, #30
 800a850:	bf04      	itt	eq
 800a852:	089b      	lsreq	r3, r3, #2
 800a854:	3002      	addeq	r0, #2
 800a856:	07da      	lsls	r2, r3, #31
 800a858:	d402      	bmi.n	800a860 <__lo0bits+0x4e>
 800a85a:	085b      	lsrs	r3, r3, #1
 800a85c:	d006      	beq.n	800a86c <__lo0bits+0x5a>
 800a85e:	3001      	adds	r0, #1
 800a860:	600b      	str	r3, [r1, #0]
 800a862:	4770      	bx	lr
 800a864:	4610      	mov	r0, r2
 800a866:	e7e9      	b.n	800a83c <__lo0bits+0x2a>
 800a868:	2000      	movs	r0, #0
 800a86a:	4770      	bx	lr
 800a86c:	2020      	movs	r0, #32
 800a86e:	4770      	bx	lr

0800a870 <__i2b>:
 800a870:	b510      	push	{r4, lr}
 800a872:	460c      	mov	r4, r1
 800a874:	2101      	movs	r1, #1
 800a876:	f7ff ff27 	bl	800a6c8 <_Balloc>
 800a87a:	2201      	movs	r2, #1
 800a87c:	6144      	str	r4, [r0, #20]
 800a87e:	6102      	str	r2, [r0, #16]
 800a880:	bd10      	pop	{r4, pc}

0800a882 <__multiply>:
 800a882:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a886:	4614      	mov	r4, r2
 800a888:	690a      	ldr	r2, [r1, #16]
 800a88a:	6923      	ldr	r3, [r4, #16]
 800a88c:	4689      	mov	r9, r1
 800a88e:	429a      	cmp	r2, r3
 800a890:	bfbe      	ittt	lt
 800a892:	460b      	movlt	r3, r1
 800a894:	46a1      	movlt	r9, r4
 800a896:	461c      	movlt	r4, r3
 800a898:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a89c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a8a0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a8a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a8a8:	eb07 060a 	add.w	r6, r7, sl
 800a8ac:	429e      	cmp	r6, r3
 800a8ae:	bfc8      	it	gt
 800a8b0:	3101      	addgt	r1, #1
 800a8b2:	f7ff ff09 	bl	800a6c8 <_Balloc>
 800a8b6:	f100 0514 	add.w	r5, r0, #20
 800a8ba:	462b      	mov	r3, r5
 800a8bc:	2200      	movs	r2, #0
 800a8be:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a8c2:	4543      	cmp	r3, r8
 800a8c4:	d316      	bcc.n	800a8f4 <__multiply+0x72>
 800a8c6:	f104 0214 	add.w	r2, r4, #20
 800a8ca:	f109 0114 	add.w	r1, r9, #20
 800a8ce:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800a8d2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a8d6:	9301      	str	r3, [sp, #4]
 800a8d8:	9c01      	ldr	r4, [sp, #4]
 800a8da:	4613      	mov	r3, r2
 800a8dc:	4294      	cmp	r4, r2
 800a8de:	d80c      	bhi.n	800a8fa <__multiply+0x78>
 800a8e0:	2e00      	cmp	r6, #0
 800a8e2:	dd03      	ble.n	800a8ec <__multiply+0x6a>
 800a8e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d054      	beq.n	800a996 <__multiply+0x114>
 800a8ec:	6106      	str	r6, [r0, #16]
 800a8ee:	b003      	add	sp, #12
 800a8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8f4:	f843 2b04 	str.w	r2, [r3], #4
 800a8f8:	e7e3      	b.n	800a8c2 <__multiply+0x40>
 800a8fa:	f8b3 a000 	ldrh.w	sl, [r3]
 800a8fe:	3204      	adds	r2, #4
 800a900:	f1ba 0f00 	cmp.w	sl, #0
 800a904:	d020      	beq.n	800a948 <__multiply+0xc6>
 800a906:	46ae      	mov	lr, r5
 800a908:	4689      	mov	r9, r1
 800a90a:	f04f 0c00 	mov.w	ip, #0
 800a90e:	f859 4b04 	ldr.w	r4, [r9], #4
 800a912:	f8be b000 	ldrh.w	fp, [lr]
 800a916:	b2a3      	uxth	r3, r4
 800a918:	fb0a b303 	mla	r3, sl, r3, fp
 800a91c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800a920:	f8de 4000 	ldr.w	r4, [lr]
 800a924:	4463      	add	r3, ip
 800a926:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a92a:	fb0a c40b 	mla	r4, sl, fp, ip
 800a92e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a932:	b29b      	uxth	r3, r3
 800a934:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a938:	454f      	cmp	r7, r9
 800a93a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a93e:	f84e 3b04 	str.w	r3, [lr], #4
 800a942:	d8e4      	bhi.n	800a90e <__multiply+0x8c>
 800a944:	f8ce c000 	str.w	ip, [lr]
 800a948:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800a94c:	f1b9 0f00 	cmp.w	r9, #0
 800a950:	d01f      	beq.n	800a992 <__multiply+0x110>
 800a952:	46ae      	mov	lr, r5
 800a954:	468c      	mov	ip, r1
 800a956:	f04f 0a00 	mov.w	sl, #0
 800a95a:	682b      	ldr	r3, [r5, #0]
 800a95c:	f8bc 4000 	ldrh.w	r4, [ip]
 800a960:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a964:	b29b      	uxth	r3, r3
 800a966:	fb09 b404 	mla	r4, r9, r4, fp
 800a96a:	44a2      	add	sl, r4
 800a96c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800a970:	f84e 3b04 	str.w	r3, [lr], #4
 800a974:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a978:	f8be 4000 	ldrh.w	r4, [lr]
 800a97c:	0c1b      	lsrs	r3, r3, #16
 800a97e:	fb09 4303 	mla	r3, r9, r3, r4
 800a982:	4567      	cmp	r7, ip
 800a984:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800a988:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a98c:	d8e6      	bhi.n	800a95c <__multiply+0xda>
 800a98e:	f8ce 3000 	str.w	r3, [lr]
 800a992:	3504      	adds	r5, #4
 800a994:	e7a0      	b.n	800a8d8 <__multiply+0x56>
 800a996:	3e01      	subs	r6, #1
 800a998:	e7a2      	b.n	800a8e0 <__multiply+0x5e>
	...

0800a99c <__pow5mult>:
 800a99c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9a0:	4615      	mov	r5, r2
 800a9a2:	f012 0203 	ands.w	r2, r2, #3
 800a9a6:	4606      	mov	r6, r0
 800a9a8:	460f      	mov	r7, r1
 800a9aa:	d007      	beq.n	800a9bc <__pow5mult+0x20>
 800a9ac:	4c21      	ldr	r4, [pc, #132]	; (800aa34 <__pow5mult+0x98>)
 800a9ae:	3a01      	subs	r2, #1
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a9b6:	f7ff fed2 	bl	800a75e <__multadd>
 800a9ba:	4607      	mov	r7, r0
 800a9bc:	10ad      	asrs	r5, r5, #2
 800a9be:	d035      	beq.n	800aa2c <__pow5mult+0x90>
 800a9c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a9c2:	b93c      	cbnz	r4, 800a9d4 <__pow5mult+0x38>
 800a9c4:	2010      	movs	r0, #16
 800a9c6:	f7ff fc25 	bl	800a214 <malloc>
 800a9ca:	6270      	str	r0, [r6, #36]	; 0x24
 800a9cc:	6044      	str	r4, [r0, #4]
 800a9ce:	6084      	str	r4, [r0, #8]
 800a9d0:	6004      	str	r4, [r0, #0]
 800a9d2:	60c4      	str	r4, [r0, #12]
 800a9d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a9d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a9dc:	b94c      	cbnz	r4, 800a9f2 <__pow5mult+0x56>
 800a9de:	f240 2171 	movw	r1, #625	; 0x271
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	f7ff ff44 	bl	800a870 <__i2b>
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	4604      	mov	r4, r0
 800a9ec:	f8c8 0008 	str.w	r0, [r8, #8]
 800a9f0:	6003      	str	r3, [r0, #0]
 800a9f2:	f04f 0800 	mov.w	r8, #0
 800a9f6:	07eb      	lsls	r3, r5, #31
 800a9f8:	d50a      	bpl.n	800aa10 <__pow5mult+0x74>
 800a9fa:	4639      	mov	r1, r7
 800a9fc:	4622      	mov	r2, r4
 800a9fe:	4630      	mov	r0, r6
 800aa00:	f7ff ff3f 	bl	800a882 <__multiply>
 800aa04:	4681      	mov	r9, r0
 800aa06:	4639      	mov	r1, r7
 800aa08:	4630      	mov	r0, r6
 800aa0a:	f7ff fe91 	bl	800a730 <_Bfree>
 800aa0e:	464f      	mov	r7, r9
 800aa10:	106d      	asrs	r5, r5, #1
 800aa12:	d00b      	beq.n	800aa2c <__pow5mult+0x90>
 800aa14:	6820      	ldr	r0, [r4, #0]
 800aa16:	b938      	cbnz	r0, 800aa28 <__pow5mult+0x8c>
 800aa18:	4622      	mov	r2, r4
 800aa1a:	4621      	mov	r1, r4
 800aa1c:	4630      	mov	r0, r6
 800aa1e:	f7ff ff30 	bl	800a882 <__multiply>
 800aa22:	6020      	str	r0, [r4, #0]
 800aa24:	f8c0 8000 	str.w	r8, [r0]
 800aa28:	4604      	mov	r4, r0
 800aa2a:	e7e4      	b.n	800a9f6 <__pow5mult+0x5a>
 800aa2c:	4638      	mov	r0, r7
 800aa2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa32:	bf00      	nop
 800aa34:	0800bcb0 	.word	0x0800bcb0

0800aa38 <__lshift>:
 800aa38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa3c:	460c      	mov	r4, r1
 800aa3e:	4607      	mov	r7, r0
 800aa40:	4616      	mov	r6, r2
 800aa42:	6923      	ldr	r3, [r4, #16]
 800aa44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aa48:	eb0a 0903 	add.w	r9, sl, r3
 800aa4c:	6849      	ldr	r1, [r1, #4]
 800aa4e:	68a3      	ldr	r3, [r4, #8]
 800aa50:	f109 0501 	add.w	r5, r9, #1
 800aa54:	42ab      	cmp	r3, r5
 800aa56:	db31      	blt.n	800aabc <__lshift+0x84>
 800aa58:	4638      	mov	r0, r7
 800aa5a:	f7ff fe35 	bl	800a6c8 <_Balloc>
 800aa5e:	2200      	movs	r2, #0
 800aa60:	4680      	mov	r8, r0
 800aa62:	4611      	mov	r1, r2
 800aa64:	f100 0314 	add.w	r3, r0, #20
 800aa68:	4552      	cmp	r2, sl
 800aa6a:	db2a      	blt.n	800aac2 <__lshift+0x8a>
 800aa6c:	6920      	ldr	r0, [r4, #16]
 800aa6e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa72:	f104 0114 	add.w	r1, r4, #20
 800aa76:	f016 021f 	ands.w	r2, r6, #31
 800aa7a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800aa7e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800aa82:	d022      	beq.n	800aaca <__lshift+0x92>
 800aa84:	2000      	movs	r0, #0
 800aa86:	f1c2 0c20 	rsb	ip, r2, #32
 800aa8a:	680e      	ldr	r6, [r1, #0]
 800aa8c:	4096      	lsls	r6, r2
 800aa8e:	4330      	orrs	r0, r6
 800aa90:	f843 0b04 	str.w	r0, [r3], #4
 800aa94:	f851 0b04 	ldr.w	r0, [r1], #4
 800aa98:	458e      	cmp	lr, r1
 800aa9a:	fa20 f00c 	lsr.w	r0, r0, ip
 800aa9e:	d8f4      	bhi.n	800aa8a <__lshift+0x52>
 800aaa0:	6018      	str	r0, [r3, #0]
 800aaa2:	b108      	cbz	r0, 800aaa8 <__lshift+0x70>
 800aaa4:	f109 0502 	add.w	r5, r9, #2
 800aaa8:	3d01      	subs	r5, #1
 800aaaa:	4638      	mov	r0, r7
 800aaac:	f8c8 5010 	str.w	r5, [r8, #16]
 800aab0:	4621      	mov	r1, r4
 800aab2:	f7ff fe3d 	bl	800a730 <_Bfree>
 800aab6:	4640      	mov	r0, r8
 800aab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aabc:	3101      	adds	r1, #1
 800aabe:	005b      	lsls	r3, r3, #1
 800aac0:	e7c8      	b.n	800aa54 <__lshift+0x1c>
 800aac2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800aac6:	3201      	adds	r2, #1
 800aac8:	e7ce      	b.n	800aa68 <__lshift+0x30>
 800aaca:	3b04      	subs	r3, #4
 800aacc:	f851 2b04 	ldr.w	r2, [r1], #4
 800aad0:	458e      	cmp	lr, r1
 800aad2:	f843 2f04 	str.w	r2, [r3, #4]!
 800aad6:	d8f9      	bhi.n	800aacc <__lshift+0x94>
 800aad8:	e7e6      	b.n	800aaa8 <__lshift+0x70>

0800aada <__mcmp>:
 800aada:	6903      	ldr	r3, [r0, #16]
 800aadc:	690a      	ldr	r2, [r1, #16]
 800aade:	b530      	push	{r4, r5, lr}
 800aae0:	1a9b      	subs	r3, r3, r2
 800aae2:	d10c      	bne.n	800aafe <__mcmp+0x24>
 800aae4:	0092      	lsls	r2, r2, #2
 800aae6:	3014      	adds	r0, #20
 800aae8:	3114      	adds	r1, #20
 800aaea:	1884      	adds	r4, r0, r2
 800aaec:	4411      	add	r1, r2
 800aaee:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aaf2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aaf6:	4295      	cmp	r5, r2
 800aaf8:	d003      	beq.n	800ab02 <__mcmp+0x28>
 800aafa:	d305      	bcc.n	800ab08 <__mcmp+0x2e>
 800aafc:	2301      	movs	r3, #1
 800aafe:	4618      	mov	r0, r3
 800ab00:	bd30      	pop	{r4, r5, pc}
 800ab02:	42a0      	cmp	r0, r4
 800ab04:	d3f3      	bcc.n	800aaee <__mcmp+0x14>
 800ab06:	e7fa      	b.n	800aafe <__mcmp+0x24>
 800ab08:	f04f 33ff 	mov.w	r3, #4294967295
 800ab0c:	e7f7      	b.n	800aafe <__mcmp+0x24>

0800ab0e <__mdiff>:
 800ab0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab12:	460d      	mov	r5, r1
 800ab14:	4607      	mov	r7, r0
 800ab16:	4611      	mov	r1, r2
 800ab18:	4628      	mov	r0, r5
 800ab1a:	4614      	mov	r4, r2
 800ab1c:	f7ff ffdd 	bl	800aada <__mcmp>
 800ab20:	1e06      	subs	r6, r0, #0
 800ab22:	d108      	bne.n	800ab36 <__mdiff+0x28>
 800ab24:	4631      	mov	r1, r6
 800ab26:	4638      	mov	r0, r7
 800ab28:	f7ff fdce 	bl	800a6c8 <_Balloc>
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	6146      	str	r6, [r0, #20]
 800ab30:	6103      	str	r3, [r0, #16]
 800ab32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab36:	bfa4      	itt	ge
 800ab38:	4623      	movge	r3, r4
 800ab3a:	462c      	movge	r4, r5
 800ab3c:	4638      	mov	r0, r7
 800ab3e:	6861      	ldr	r1, [r4, #4]
 800ab40:	bfa6      	itte	ge
 800ab42:	461d      	movge	r5, r3
 800ab44:	2600      	movge	r6, #0
 800ab46:	2601      	movlt	r6, #1
 800ab48:	f7ff fdbe 	bl	800a6c8 <_Balloc>
 800ab4c:	f04f 0c00 	mov.w	ip, #0
 800ab50:	60c6      	str	r6, [r0, #12]
 800ab52:	692b      	ldr	r3, [r5, #16]
 800ab54:	6926      	ldr	r6, [r4, #16]
 800ab56:	f104 0214 	add.w	r2, r4, #20
 800ab5a:	f105 0914 	add.w	r9, r5, #20
 800ab5e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ab62:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ab66:	f100 0114 	add.w	r1, r0, #20
 800ab6a:	f852 ab04 	ldr.w	sl, [r2], #4
 800ab6e:	f859 5b04 	ldr.w	r5, [r9], #4
 800ab72:	fa1f f38a 	uxth.w	r3, sl
 800ab76:	4463      	add	r3, ip
 800ab78:	b2ac      	uxth	r4, r5
 800ab7a:	1b1b      	subs	r3, r3, r4
 800ab7c:	0c2c      	lsrs	r4, r5, #16
 800ab7e:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800ab82:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800ab8c:	45c8      	cmp	r8, r9
 800ab8e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800ab92:	4696      	mov	lr, r2
 800ab94:	f841 4b04 	str.w	r4, [r1], #4
 800ab98:	d8e7      	bhi.n	800ab6a <__mdiff+0x5c>
 800ab9a:	45be      	cmp	lr, r7
 800ab9c:	d305      	bcc.n	800abaa <__mdiff+0x9c>
 800ab9e:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800aba2:	b18b      	cbz	r3, 800abc8 <__mdiff+0xba>
 800aba4:	6106      	str	r6, [r0, #16]
 800aba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abaa:	f85e 4b04 	ldr.w	r4, [lr], #4
 800abae:	b2a2      	uxth	r2, r4
 800abb0:	4462      	add	r2, ip
 800abb2:	1413      	asrs	r3, r2, #16
 800abb4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800abb8:	b292      	uxth	r2, r2
 800abba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800abbe:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800abc2:	f841 2b04 	str.w	r2, [r1], #4
 800abc6:	e7e8      	b.n	800ab9a <__mdiff+0x8c>
 800abc8:	3e01      	subs	r6, #1
 800abca:	e7e8      	b.n	800ab9e <__mdiff+0x90>

0800abcc <__d2b>:
 800abcc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800abd0:	461c      	mov	r4, r3
 800abd2:	2101      	movs	r1, #1
 800abd4:	4690      	mov	r8, r2
 800abd6:	9e08      	ldr	r6, [sp, #32]
 800abd8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800abda:	f7ff fd75 	bl	800a6c8 <_Balloc>
 800abde:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800abe2:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800abe6:	4607      	mov	r7, r0
 800abe8:	bb34      	cbnz	r4, 800ac38 <__d2b+0x6c>
 800abea:	9201      	str	r2, [sp, #4]
 800abec:	f1b8 0f00 	cmp.w	r8, #0
 800abf0:	d027      	beq.n	800ac42 <__d2b+0x76>
 800abf2:	a802      	add	r0, sp, #8
 800abf4:	f840 8d08 	str.w	r8, [r0, #-8]!
 800abf8:	f7ff fe0b 	bl	800a812 <__lo0bits>
 800abfc:	9900      	ldr	r1, [sp, #0]
 800abfe:	b1f0      	cbz	r0, 800ac3e <__d2b+0x72>
 800ac00:	9a01      	ldr	r2, [sp, #4]
 800ac02:	f1c0 0320 	rsb	r3, r0, #32
 800ac06:	fa02 f303 	lsl.w	r3, r2, r3
 800ac0a:	430b      	orrs	r3, r1
 800ac0c:	40c2      	lsrs	r2, r0
 800ac0e:	617b      	str	r3, [r7, #20]
 800ac10:	9201      	str	r2, [sp, #4]
 800ac12:	9b01      	ldr	r3, [sp, #4]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	bf14      	ite	ne
 800ac18:	2102      	movne	r1, #2
 800ac1a:	2101      	moveq	r1, #1
 800ac1c:	61bb      	str	r3, [r7, #24]
 800ac1e:	6139      	str	r1, [r7, #16]
 800ac20:	b1c4      	cbz	r4, 800ac54 <__d2b+0x88>
 800ac22:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ac26:	4404      	add	r4, r0
 800ac28:	6034      	str	r4, [r6, #0]
 800ac2a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ac2e:	6028      	str	r0, [r5, #0]
 800ac30:	4638      	mov	r0, r7
 800ac32:	b002      	add	sp, #8
 800ac34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac38:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ac3c:	e7d5      	b.n	800abea <__d2b+0x1e>
 800ac3e:	6179      	str	r1, [r7, #20]
 800ac40:	e7e7      	b.n	800ac12 <__d2b+0x46>
 800ac42:	a801      	add	r0, sp, #4
 800ac44:	f7ff fde5 	bl	800a812 <__lo0bits>
 800ac48:	2101      	movs	r1, #1
 800ac4a:	9b01      	ldr	r3, [sp, #4]
 800ac4c:	6139      	str	r1, [r7, #16]
 800ac4e:	617b      	str	r3, [r7, #20]
 800ac50:	3020      	adds	r0, #32
 800ac52:	e7e5      	b.n	800ac20 <__d2b+0x54>
 800ac54:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ac58:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ac5c:	6030      	str	r0, [r6, #0]
 800ac5e:	6918      	ldr	r0, [r3, #16]
 800ac60:	f7ff fdb8 	bl	800a7d4 <__hi0bits>
 800ac64:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ac68:	e7e1      	b.n	800ac2e <__d2b+0x62>
	...

0800ac6c <_realloc_r>:
 800ac6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac70:	4682      	mov	sl, r0
 800ac72:	460c      	mov	r4, r1
 800ac74:	b929      	cbnz	r1, 800ac82 <_realloc_r+0x16>
 800ac76:	4611      	mov	r1, r2
 800ac78:	b003      	add	sp, #12
 800ac7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac7e:	f7ff bad1 	b.w	800a224 <_malloc_r>
 800ac82:	9201      	str	r2, [sp, #4]
 800ac84:	f7ff fd14 	bl	800a6b0 <__malloc_lock>
 800ac88:	9a01      	ldr	r2, [sp, #4]
 800ac8a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ac8e:	f102 080b 	add.w	r8, r2, #11
 800ac92:	f1b8 0f16 	cmp.w	r8, #22
 800ac96:	f1a4 0908 	sub.w	r9, r4, #8
 800ac9a:	f025 0603 	bic.w	r6, r5, #3
 800ac9e:	d90a      	bls.n	800acb6 <_realloc_r+0x4a>
 800aca0:	f038 0807 	bics.w	r8, r8, #7
 800aca4:	d509      	bpl.n	800acba <_realloc_r+0x4e>
 800aca6:	230c      	movs	r3, #12
 800aca8:	2700      	movs	r7, #0
 800acaa:	f8ca 3000 	str.w	r3, [sl]
 800acae:	4638      	mov	r0, r7
 800acb0:	b003      	add	sp, #12
 800acb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acb6:	f04f 0810 	mov.w	r8, #16
 800acba:	4590      	cmp	r8, r2
 800acbc:	d3f3      	bcc.n	800aca6 <_realloc_r+0x3a>
 800acbe:	45b0      	cmp	r8, r6
 800acc0:	f340 8148 	ble.w	800af54 <_realloc_r+0x2e8>
 800acc4:	4ba9      	ldr	r3, [pc, #676]	; (800af6c <_realloc_r+0x300>)
 800acc6:	eb09 0106 	add.w	r1, r9, r6
 800acca:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800acce:	469b      	mov	fp, r3
 800acd0:	4571      	cmp	r1, lr
 800acd2:	684b      	ldr	r3, [r1, #4]
 800acd4:	d005      	beq.n	800ace2 <_realloc_r+0x76>
 800acd6:	f023 0001 	bic.w	r0, r3, #1
 800acda:	4408      	add	r0, r1
 800acdc:	6840      	ldr	r0, [r0, #4]
 800acde:	07c7      	lsls	r7, r0, #31
 800ace0:	d447      	bmi.n	800ad72 <_realloc_r+0x106>
 800ace2:	f023 0303 	bic.w	r3, r3, #3
 800ace6:	4571      	cmp	r1, lr
 800ace8:	eb06 0703 	add.w	r7, r6, r3
 800acec:	d119      	bne.n	800ad22 <_realloc_r+0xb6>
 800acee:	f108 0010 	add.w	r0, r8, #16
 800acf2:	4287      	cmp	r7, r0
 800acf4:	db3f      	blt.n	800ad76 <_realloc_r+0x10a>
 800acf6:	eba7 0708 	sub.w	r7, r7, r8
 800acfa:	eb09 0308 	add.w	r3, r9, r8
 800acfe:	f047 0701 	orr.w	r7, r7, #1
 800ad02:	f8cb 3008 	str.w	r3, [fp, #8]
 800ad06:	605f      	str	r7, [r3, #4]
 800ad08:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ad0c:	4650      	mov	r0, sl
 800ad0e:	f003 0301 	and.w	r3, r3, #1
 800ad12:	ea43 0308 	orr.w	r3, r3, r8
 800ad16:	f844 3c04 	str.w	r3, [r4, #-4]
 800ad1a:	f7ff fccf 	bl	800a6bc <__malloc_unlock>
 800ad1e:	4627      	mov	r7, r4
 800ad20:	e7c5      	b.n	800acae <_realloc_r+0x42>
 800ad22:	45b8      	cmp	r8, r7
 800ad24:	dc27      	bgt.n	800ad76 <_realloc_r+0x10a>
 800ad26:	68cb      	ldr	r3, [r1, #12]
 800ad28:	688a      	ldr	r2, [r1, #8]
 800ad2a:	60d3      	str	r3, [r2, #12]
 800ad2c:	609a      	str	r2, [r3, #8]
 800ad2e:	eba7 0008 	sub.w	r0, r7, r8
 800ad32:	280f      	cmp	r0, #15
 800ad34:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ad38:	eb09 0207 	add.w	r2, r9, r7
 800ad3c:	f240 810c 	bls.w	800af58 <_realloc_r+0x2ec>
 800ad40:	f003 0301 	and.w	r3, r3, #1
 800ad44:	eb09 0108 	add.w	r1, r9, r8
 800ad48:	ea43 0308 	orr.w	r3, r3, r8
 800ad4c:	f040 0001 	orr.w	r0, r0, #1
 800ad50:	f8c9 3004 	str.w	r3, [r9, #4]
 800ad54:	6048      	str	r0, [r1, #4]
 800ad56:	6853      	ldr	r3, [r2, #4]
 800ad58:	3108      	adds	r1, #8
 800ad5a:	f043 0301 	orr.w	r3, r3, #1
 800ad5e:	6053      	str	r3, [r2, #4]
 800ad60:	4650      	mov	r0, sl
 800ad62:	f7fe ff9f 	bl	8009ca4 <_free_r>
 800ad66:	4650      	mov	r0, sl
 800ad68:	f7ff fca8 	bl	800a6bc <__malloc_unlock>
 800ad6c:	f109 0708 	add.w	r7, r9, #8
 800ad70:	e79d      	b.n	800acae <_realloc_r+0x42>
 800ad72:	2300      	movs	r3, #0
 800ad74:	4619      	mov	r1, r3
 800ad76:	07e8      	lsls	r0, r5, #31
 800ad78:	f100 8085 	bmi.w	800ae86 <_realloc_r+0x21a>
 800ad7c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ad80:	eba9 0505 	sub.w	r5, r9, r5
 800ad84:	6868      	ldr	r0, [r5, #4]
 800ad86:	f020 0003 	bic.w	r0, r0, #3
 800ad8a:	4430      	add	r0, r6
 800ad8c:	2900      	cmp	r1, #0
 800ad8e:	d077      	beq.n	800ae80 <_realloc_r+0x214>
 800ad90:	4571      	cmp	r1, lr
 800ad92:	d151      	bne.n	800ae38 <_realloc_r+0x1cc>
 800ad94:	4403      	add	r3, r0
 800ad96:	f108 0110 	add.w	r1, r8, #16
 800ad9a:	428b      	cmp	r3, r1
 800ad9c:	db70      	blt.n	800ae80 <_realloc_r+0x214>
 800ad9e:	462f      	mov	r7, r5
 800ada0:	68ea      	ldr	r2, [r5, #12]
 800ada2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800ada6:	60ca      	str	r2, [r1, #12]
 800ada8:	6091      	str	r1, [r2, #8]
 800adaa:	1f32      	subs	r2, r6, #4
 800adac:	2a24      	cmp	r2, #36	; 0x24
 800adae:	d83c      	bhi.n	800ae2a <_realloc_r+0x1be>
 800adb0:	2a13      	cmp	r2, #19
 800adb2:	d937      	bls.n	800ae24 <_realloc_r+0x1b8>
 800adb4:	6821      	ldr	r1, [r4, #0]
 800adb6:	2a1b      	cmp	r2, #27
 800adb8:	60a9      	str	r1, [r5, #8]
 800adba:	6861      	ldr	r1, [r4, #4]
 800adbc:	60e9      	str	r1, [r5, #12]
 800adbe:	d81c      	bhi.n	800adfa <_realloc_r+0x18e>
 800adc0:	f105 0210 	add.w	r2, r5, #16
 800adc4:	f104 0108 	add.w	r1, r4, #8
 800adc8:	6808      	ldr	r0, [r1, #0]
 800adca:	6010      	str	r0, [r2, #0]
 800adcc:	6848      	ldr	r0, [r1, #4]
 800adce:	6050      	str	r0, [r2, #4]
 800add0:	6889      	ldr	r1, [r1, #8]
 800add2:	6091      	str	r1, [r2, #8]
 800add4:	eba3 0308 	sub.w	r3, r3, r8
 800add8:	eb05 0208 	add.w	r2, r5, r8
 800addc:	f043 0301 	orr.w	r3, r3, #1
 800ade0:	f8cb 2008 	str.w	r2, [fp, #8]
 800ade4:	6053      	str	r3, [r2, #4]
 800ade6:	686b      	ldr	r3, [r5, #4]
 800ade8:	f003 0301 	and.w	r3, r3, #1
 800adec:	ea43 0308 	orr.w	r3, r3, r8
 800adf0:	606b      	str	r3, [r5, #4]
 800adf2:	4650      	mov	r0, sl
 800adf4:	f7ff fc62 	bl	800a6bc <__malloc_unlock>
 800adf8:	e759      	b.n	800acae <_realloc_r+0x42>
 800adfa:	68a1      	ldr	r1, [r4, #8]
 800adfc:	2a24      	cmp	r2, #36	; 0x24
 800adfe:	6129      	str	r1, [r5, #16]
 800ae00:	68e1      	ldr	r1, [r4, #12]
 800ae02:	bf18      	it	ne
 800ae04:	f105 0218 	addne.w	r2, r5, #24
 800ae08:	6169      	str	r1, [r5, #20]
 800ae0a:	bf09      	itett	eq
 800ae0c:	6922      	ldreq	r2, [r4, #16]
 800ae0e:	f104 0110 	addne.w	r1, r4, #16
 800ae12:	61aa      	streq	r2, [r5, #24]
 800ae14:	6960      	ldreq	r0, [r4, #20]
 800ae16:	bf02      	ittt	eq
 800ae18:	f105 0220 	addeq.w	r2, r5, #32
 800ae1c:	f104 0118 	addeq.w	r1, r4, #24
 800ae20:	61e8      	streq	r0, [r5, #28]
 800ae22:	e7d1      	b.n	800adc8 <_realloc_r+0x15c>
 800ae24:	463a      	mov	r2, r7
 800ae26:	4621      	mov	r1, r4
 800ae28:	e7ce      	b.n	800adc8 <_realloc_r+0x15c>
 800ae2a:	4621      	mov	r1, r4
 800ae2c:	4638      	mov	r0, r7
 800ae2e:	9301      	str	r3, [sp, #4]
 800ae30:	f7ff fc24 	bl	800a67c <memmove>
 800ae34:	9b01      	ldr	r3, [sp, #4]
 800ae36:	e7cd      	b.n	800add4 <_realloc_r+0x168>
 800ae38:	18c7      	adds	r7, r0, r3
 800ae3a:	45b8      	cmp	r8, r7
 800ae3c:	dc20      	bgt.n	800ae80 <_realloc_r+0x214>
 800ae3e:	68cb      	ldr	r3, [r1, #12]
 800ae40:	688a      	ldr	r2, [r1, #8]
 800ae42:	60d3      	str	r3, [r2, #12]
 800ae44:	609a      	str	r2, [r3, #8]
 800ae46:	4628      	mov	r0, r5
 800ae48:	68eb      	ldr	r3, [r5, #12]
 800ae4a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ae4e:	60d3      	str	r3, [r2, #12]
 800ae50:	609a      	str	r2, [r3, #8]
 800ae52:	1f32      	subs	r2, r6, #4
 800ae54:	2a24      	cmp	r2, #36	; 0x24
 800ae56:	d843      	bhi.n	800aee0 <_realloc_r+0x274>
 800ae58:	2a13      	cmp	r2, #19
 800ae5a:	d93f      	bls.n	800aedc <_realloc_r+0x270>
 800ae5c:	6823      	ldr	r3, [r4, #0]
 800ae5e:	2a1b      	cmp	r2, #27
 800ae60:	60ab      	str	r3, [r5, #8]
 800ae62:	6863      	ldr	r3, [r4, #4]
 800ae64:	60eb      	str	r3, [r5, #12]
 800ae66:	d824      	bhi.n	800aeb2 <_realloc_r+0x246>
 800ae68:	f105 0010 	add.w	r0, r5, #16
 800ae6c:	f104 0308 	add.w	r3, r4, #8
 800ae70:	681a      	ldr	r2, [r3, #0]
 800ae72:	6002      	str	r2, [r0, #0]
 800ae74:	685a      	ldr	r2, [r3, #4]
 800ae76:	6042      	str	r2, [r0, #4]
 800ae78:	689b      	ldr	r3, [r3, #8]
 800ae7a:	6083      	str	r3, [r0, #8]
 800ae7c:	46a9      	mov	r9, r5
 800ae7e:	e756      	b.n	800ad2e <_realloc_r+0xc2>
 800ae80:	4580      	cmp	r8, r0
 800ae82:	4607      	mov	r7, r0
 800ae84:	dddf      	ble.n	800ae46 <_realloc_r+0x1da>
 800ae86:	4611      	mov	r1, r2
 800ae88:	4650      	mov	r0, sl
 800ae8a:	f7ff f9cb 	bl	800a224 <_malloc_r>
 800ae8e:	4607      	mov	r7, r0
 800ae90:	2800      	cmp	r0, #0
 800ae92:	d0ae      	beq.n	800adf2 <_realloc_r+0x186>
 800ae94:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ae98:	f1a0 0208 	sub.w	r2, r0, #8
 800ae9c:	f023 0301 	bic.w	r3, r3, #1
 800aea0:	444b      	add	r3, r9
 800aea2:	429a      	cmp	r2, r3
 800aea4:	d120      	bne.n	800aee8 <_realloc_r+0x27c>
 800aea6:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800aeaa:	f027 0703 	bic.w	r7, r7, #3
 800aeae:	4437      	add	r7, r6
 800aeb0:	e73d      	b.n	800ad2e <_realloc_r+0xc2>
 800aeb2:	68a3      	ldr	r3, [r4, #8]
 800aeb4:	2a24      	cmp	r2, #36	; 0x24
 800aeb6:	612b      	str	r3, [r5, #16]
 800aeb8:	68e3      	ldr	r3, [r4, #12]
 800aeba:	bf18      	it	ne
 800aebc:	f105 0018 	addne.w	r0, r5, #24
 800aec0:	616b      	str	r3, [r5, #20]
 800aec2:	bf09      	itett	eq
 800aec4:	6923      	ldreq	r3, [r4, #16]
 800aec6:	f104 0310 	addne.w	r3, r4, #16
 800aeca:	61ab      	streq	r3, [r5, #24]
 800aecc:	6962      	ldreq	r2, [r4, #20]
 800aece:	bf02      	ittt	eq
 800aed0:	f105 0020 	addeq.w	r0, r5, #32
 800aed4:	f104 0318 	addeq.w	r3, r4, #24
 800aed8:	61ea      	streq	r2, [r5, #28]
 800aeda:	e7c9      	b.n	800ae70 <_realloc_r+0x204>
 800aedc:	4623      	mov	r3, r4
 800aede:	e7c7      	b.n	800ae70 <_realloc_r+0x204>
 800aee0:	4621      	mov	r1, r4
 800aee2:	f7ff fbcb 	bl	800a67c <memmove>
 800aee6:	e7c9      	b.n	800ae7c <_realloc_r+0x210>
 800aee8:	1f32      	subs	r2, r6, #4
 800aeea:	2a24      	cmp	r2, #36	; 0x24
 800aeec:	d82e      	bhi.n	800af4c <_realloc_r+0x2e0>
 800aeee:	2a13      	cmp	r2, #19
 800aef0:	d929      	bls.n	800af46 <_realloc_r+0x2da>
 800aef2:	6823      	ldr	r3, [r4, #0]
 800aef4:	2a1b      	cmp	r2, #27
 800aef6:	6003      	str	r3, [r0, #0]
 800aef8:	6863      	ldr	r3, [r4, #4]
 800aefa:	6043      	str	r3, [r0, #4]
 800aefc:	d80e      	bhi.n	800af1c <_realloc_r+0x2b0>
 800aefe:	f100 0308 	add.w	r3, r0, #8
 800af02:	f104 0208 	add.w	r2, r4, #8
 800af06:	6811      	ldr	r1, [r2, #0]
 800af08:	6019      	str	r1, [r3, #0]
 800af0a:	6851      	ldr	r1, [r2, #4]
 800af0c:	6059      	str	r1, [r3, #4]
 800af0e:	6892      	ldr	r2, [r2, #8]
 800af10:	609a      	str	r2, [r3, #8]
 800af12:	4621      	mov	r1, r4
 800af14:	4650      	mov	r0, sl
 800af16:	f7fe fec5 	bl	8009ca4 <_free_r>
 800af1a:	e76a      	b.n	800adf2 <_realloc_r+0x186>
 800af1c:	68a3      	ldr	r3, [r4, #8]
 800af1e:	2a24      	cmp	r2, #36	; 0x24
 800af20:	6083      	str	r3, [r0, #8]
 800af22:	68e3      	ldr	r3, [r4, #12]
 800af24:	bf18      	it	ne
 800af26:	f104 0210 	addne.w	r2, r4, #16
 800af2a:	60c3      	str	r3, [r0, #12]
 800af2c:	bf09      	itett	eq
 800af2e:	6923      	ldreq	r3, [r4, #16]
 800af30:	f100 0310 	addne.w	r3, r0, #16
 800af34:	6103      	streq	r3, [r0, #16]
 800af36:	6961      	ldreq	r1, [r4, #20]
 800af38:	bf02      	ittt	eq
 800af3a:	f100 0318 	addeq.w	r3, r0, #24
 800af3e:	f104 0218 	addeq.w	r2, r4, #24
 800af42:	6141      	streq	r1, [r0, #20]
 800af44:	e7df      	b.n	800af06 <_realloc_r+0x29a>
 800af46:	4603      	mov	r3, r0
 800af48:	4622      	mov	r2, r4
 800af4a:	e7dc      	b.n	800af06 <_realloc_r+0x29a>
 800af4c:	4621      	mov	r1, r4
 800af4e:	f7ff fb95 	bl	800a67c <memmove>
 800af52:	e7de      	b.n	800af12 <_realloc_r+0x2a6>
 800af54:	4637      	mov	r7, r6
 800af56:	e6ea      	b.n	800ad2e <_realloc_r+0xc2>
 800af58:	f003 0301 	and.w	r3, r3, #1
 800af5c:	431f      	orrs	r7, r3
 800af5e:	f8c9 7004 	str.w	r7, [r9, #4]
 800af62:	6853      	ldr	r3, [r2, #4]
 800af64:	f043 0301 	orr.w	r3, r3, #1
 800af68:	6053      	str	r3, [r2, #4]
 800af6a:	e6fc      	b.n	800ad66 <_realloc_r+0xfa>
 800af6c:	200002bc 	.word	0x200002bc

0800af70 <_sbrk_r>:
 800af70:	b538      	push	{r3, r4, r5, lr}
 800af72:	2300      	movs	r3, #0
 800af74:	4c05      	ldr	r4, [pc, #20]	; (800af8c <_sbrk_r+0x1c>)
 800af76:	4605      	mov	r5, r0
 800af78:	4608      	mov	r0, r1
 800af7a:	6023      	str	r3, [r4, #0]
 800af7c:	f7fb fa20 	bl	80063c0 <_sbrk>
 800af80:	1c43      	adds	r3, r0, #1
 800af82:	d102      	bne.n	800af8a <_sbrk_r+0x1a>
 800af84:	6823      	ldr	r3, [r4, #0]
 800af86:	b103      	cbz	r3, 800af8a <_sbrk_r+0x1a>
 800af88:	602b      	str	r3, [r5, #0]
 800af8a:	bd38      	pop	{r3, r4, r5, pc}
 800af8c:	20002320 	.word	0x20002320

0800af90 <__sread>:
 800af90:	b510      	push	{r4, lr}
 800af92:	460c      	mov	r4, r1
 800af94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af98:	f000 fa54 	bl	800b444 <_read_r>
 800af9c:	2800      	cmp	r0, #0
 800af9e:	bfab      	itete	ge
 800afa0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800afa2:	89a3      	ldrhlt	r3, [r4, #12]
 800afa4:	181b      	addge	r3, r3, r0
 800afa6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800afaa:	bfac      	ite	ge
 800afac:	6563      	strge	r3, [r4, #84]	; 0x54
 800afae:	81a3      	strhlt	r3, [r4, #12]
 800afb0:	bd10      	pop	{r4, pc}

0800afb2 <__swrite>:
 800afb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afb6:	461f      	mov	r7, r3
 800afb8:	898b      	ldrh	r3, [r1, #12]
 800afba:	4605      	mov	r5, r0
 800afbc:	05db      	lsls	r3, r3, #23
 800afbe:	460c      	mov	r4, r1
 800afc0:	4616      	mov	r6, r2
 800afc2:	d505      	bpl.n	800afd0 <__swrite+0x1e>
 800afc4:	2302      	movs	r3, #2
 800afc6:	2200      	movs	r2, #0
 800afc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afcc:	f000 fa28 	bl	800b420 <_lseek_r>
 800afd0:	89a3      	ldrh	r3, [r4, #12]
 800afd2:	4632      	mov	r2, r6
 800afd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800afd8:	81a3      	strh	r3, [r4, #12]
 800afda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afde:	463b      	mov	r3, r7
 800afe0:	4628      	mov	r0, r5
 800afe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afe6:	f000 b8d3 	b.w	800b190 <_write_r>

0800afea <__sseek>:
 800afea:	b510      	push	{r4, lr}
 800afec:	460c      	mov	r4, r1
 800afee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aff2:	f000 fa15 	bl	800b420 <_lseek_r>
 800aff6:	1c43      	adds	r3, r0, #1
 800aff8:	89a3      	ldrh	r3, [r4, #12]
 800affa:	bf15      	itete	ne
 800affc:	6560      	strne	r0, [r4, #84]	; 0x54
 800affe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b002:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b006:	81a3      	strheq	r3, [r4, #12]
 800b008:	bf18      	it	ne
 800b00a:	81a3      	strhne	r3, [r4, #12]
 800b00c:	bd10      	pop	{r4, pc}

0800b00e <__sclose>:
 800b00e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b012:	f000 b8fd 	b.w	800b210 <_close_r>

0800b016 <__ssprint_r>:
 800b016:	6893      	ldr	r3, [r2, #8]
 800b018:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01c:	4681      	mov	r9, r0
 800b01e:	460c      	mov	r4, r1
 800b020:	4617      	mov	r7, r2
 800b022:	2b00      	cmp	r3, #0
 800b024:	d060      	beq.n	800b0e8 <__ssprint_r+0xd2>
 800b026:	f04f 0b00 	mov.w	fp, #0
 800b02a:	465e      	mov	r6, fp
 800b02c:	f8d2 a000 	ldr.w	sl, [r2]
 800b030:	b356      	cbz	r6, 800b088 <__ssprint_r+0x72>
 800b032:	68a3      	ldr	r3, [r4, #8]
 800b034:	429e      	cmp	r6, r3
 800b036:	d344      	bcc.n	800b0c2 <__ssprint_r+0xac>
 800b038:	89a2      	ldrh	r2, [r4, #12]
 800b03a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b03e:	d03e      	beq.n	800b0be <__ssprint_r+0xa8>
 800b040:	2302      	movs	r3, #2
 800b042:	6825      	ldr	r5, [r4, #0]
 800b044:	6921      	ldr	r1, [r4, #16]
 800b046:	eba5 0801 	sub.w	r8, r5, r1
 800b04a:	6965      	ldr	r5, [r4, #20]
 800b04c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b050:	fb95 f5f3 	sdiv	r5, r5, r3
 800b054:	f108 0301 	add.w	r3, r8, #1
 800b058:	4433      	add	r3, r6
 800b05a:	429d      	cmp	r5, r3
 800b05c:	bf38      	it	cc
 800b05e:	461d      	movcc	r5, r3
 800b060:	0553      	lsls	r3, r2, #21
 800b062:	d546      	bpl.n	800b0f2 <__ssprint_r+0xdc>
 800b064:	4629      	mov	r1, r5
 800b066:	4648      	mov	r0, r9
 800b068:	f7ff f8dc 	bl	800a224 <_malloc_r>
 800b06c:	b998      	cbnz	r0, 800b096 <__ssprint_r+0x80>
 800b06e:	230c      	movs	r3, #12
 800b070:	f8c9 3000 	str.w	r3, [r9]
 800b074:	89a3      	ldrh	r3, [r4, #12]
 800b076:	f04f 30ff 	mov.w	r0, #4294967295
 800b07a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b07e:	81a3      	strh	r3, [r4, #12]
 800b080:	2300      	movs	r3, #0
 800b082:	60bb      	str	r3, [r7, #8]
 800b084:	607b      	str	r3, [r7, #4]
 800b086:	e031      	b.n	800b0ec <__ssprint_r+0xd6>
 800b088:	f8da b000 	ldr.w	fp, [sl]
 800b08c:	f8da 6004 	ldr.w	r6, [sl, #4]
 800b090:	f10a 0a08 	add.w	sl, sl, #8
 800b094:	e7cc      	b.n	800b030 <__ssprint_r+0x1a>
 800b096:	4642      	mov	r2, r8
 800b098:	6921      	ldr	r1, [r4, #16]
 800b09a:	9001      	str	r0, [sp, #4]
 800b09c:	f7fb faf9 	bl	8006692 <memcpy>
 800b0a0:	89a2      	ldrh	r2, [r4, #12]
 800b0a2:	9b01      	ldr	r3, [sp, #4]
 800b0a4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b0a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b0ac:	81a2      	strh	r2, [r4, #12]
 800b0ae:	6123      	str	r3, [r4, #16]
 800b0b0:	4443      	add	r3, r8
 800b0b2:	6023      	str	r3, [r4, #0]
 800b0b4:	4633      	mov	r3, r6
 800b0b6:	6165      	str	r5, [r4, #20]
 800b0b8:	eba5 0508 	sub.w	r5, r5, r8
 800b0bc:	60a5      	str	r5, [r4, #8]
 800b0be:	429e      	cmp	r6, r3
 800b0c0:	d200      	bcs.n	800b0c4 <__ssprint_r+0xae>
 800b0c2:	4633      	mov	r3, r6
 800b0c4:	461a      	mov	r2, r3
 800b0c6:	4659      	mov	r1, fp
 800b0c8:	6820      	ldr	r0, [r4, #0]
 800b0ca:	9301      	str	r3, [sp, #4]
 800b0cc:	f7ff fad6 	bl	800a67c <memmove>
 800b0d0:	68a2      	ldr	r2, [r4, #8]
 800b0d2:	9b01      	ldr	r3, [sp, #4]
 800b0d4:	1ad2      	subs	r2, r2, r3
 800b0d6:	60a2      	str	r2, [r4, #8]
 800b0d8:	6822      	ldr	r2, [r4, #0]
 800b0da:	4413      	add	r3, r2
 800b0dc:	6023      	str	r3, [r4, #0]
 800b0de:	68bb      	ldr	r3, [r7, #8]
 800b0e0:	1b9e      	subs	r6, r3, r6
 800b0e2:	60be      	str	r6, [r7, #8]
 800b0e4:	2e00      	cmp	r6, #0
 800b0e6:	d1cf      	bne.n	800b088 <__ssprint_r+0x72>
 800b0e8:	2000      	movs	r0, #0
 800b0ea:	6078      	str	r0, [r7, #4]
 800b0ec:	b003      	add	sp, #12
 800b0ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0f2:	462a      	mov	r2, r5
 800b0f4:	4648      	mov	r0, r9
 800b0f6:	f7ff fdb9 	bl	800ac6c <_realloc_r>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	d1d6      	bne.n	800b0ae <__ssprint_r+0x98>
 800b100:	6921      	ldr	r1, [r4, #16]
 800b102:	4648      	mov	r0, r9
 800b104:	f7fe fdce 	bl	8009ca4 <_free_r>
 800b108:	e7b1      	b.n	800b06e <__ssprint_r+0x58>

0800b10a <__sprint_r>:
 800b10a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b10e:	6893      	ldr	r3, [r2, #8]
 800b110:	4680      	mov	r8, r0
 800b112:	460f      	mov	r7, r1
 800b114:	4614      	mov	r4, r2
 800b116:	b91b      	cbnz	r3, 800b120 <__sprint_r+0x16>
 800b118:	6053      	str	r3, [r2, #4]
 800b11a:	4618      	mov	r0, r3
 800b11c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b120:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b122:	049d      	lsls	r5, r3, #18
 800b124:	d523      	bpl.n	800b16e <__sprint_r+0x64>
 800b126:	6815      	ldr	r5, [r2, #0]
 800b128:	68a0      	ldr	r0, [r4, #8]
 800b12a:	3508      	adds	r5, #8
 800b12c:	b920      	cbnz	r0, 800b138 <__sprint_r+0x2e>
 800b12e:	2300      	movs	r3, #0
 800b130:	60a3      	str	r3, [r4, #8]
 800b132:	6063      	str	r3, [r4, #4]
 800b134:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b138:	f04f 0900 	mov.w	r9, #0
 800b13c:	f855 6c04 	ldr.w	r6, [r5, #-4]
 800b140:	f855 bc08 	ldr.w	fp, [r5, #-8]
 800b144:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b148:	45ca      	cmp	sl, r9
 800b14a:	dc05      	bgt.n	800b158 <__sprint_r+0x4e>
 800b14c:	68a3      	ldr	r3, [r4, #8]
 800b14e:	f026 0603 	bic.w	r6, r6, #3
 800b152:	1b9e      	subs	r6, r3, r6
 800b154:	60a6      	str	r6, [r4, #8]
 800b156:	e7e7      	b.n	800b128 <__sprint_r+0x1e>
 800b158:	463a      	mov	r2, r7
 800b15a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b15e:	4640      	mov	r0, r8
 800b160:	f000 f913 	bl	800b38a <_fputwc_r>
 800b164:	1c43      	adds	r3, r0, #1
 800b166:	d0e2      	beq.n	800b12e <__sprint_r+0x24>
 800b168:	f109 0901 	add.w	r9, r9, #1
 800b16c:	e7ec      	b.n	800b148 <__sprint_r+0x3e>
 800b16e:	f7fe fe55 	bl	8009e1c <__sfvwrite_r>
 800b172:	e7dc      	b.n	800b12e <__sprint_r+0x24>

0800b174 <__ascii_wctomb>:
 800b174:	b149      	cbz	r1, 800b18a <__ascii_wctomb+0x16>
 800b176:	2aff      	cmp	r2, #255	; 0xff
 800b178:	bf8b      	itete	hi
 800b17a:	238a      	movhi	r3, #138	; 0x8a
 800b17c:	700a      	strbls	r2, [r1, #0]
 800b17e:	6003      	strhi	r3, [r0, #0]
 800b180:	2001      	movls	r0, #1
 800b182:	bf88      	it	hi
 800b184:	f04f 30ff 	movhi.w	r0, #4294967295
 800b188:	4770      	bx	lr
 800b18a:	4608      	mov	r0, r1
 800b18c:	4770      	bx	lr
	...

0800b190 <_write_r>:
 800b190:	b538      	push	{r3, r4, r5, lr}
 800b192:	4605      	mov	r5, r0
 800b194:	4608      	mov	r0, r1
 800b196:	4611      	mov	r1, r2
 800b198:	2200      	movs	r2, #0
 800b19a:	4c05      	ldr	r4, [pc, #20]	; (800b1b0 <_write_r+0x20>)
 800b19c:	6022      	str	r2, [r4, #0]
 800b19e:	461a      	mov	r2, r3
 800b1a0:	f7fb f8f2 	bl	8006388 <_write>
 800b1a4:	1c43      	adds	r3, r0, #1
 800b1a6:	d102      	bne.n	800b1ae <_write_r+0x1e>
 800b1a8:	6823      	ldr	r3, [r4, #0]
 800b1aa:	b103      	cbz	r3, 800b1ae <_write_r+0x1e>
 800b1ac:	602b      	str	r3, [r5, #0]
 800b1ae:	bd38      	pop	{r3, r4, r5, pc}
 800b1b0:	20002320 	.word	0x20002320

0800b1b4 <_calloc_r>:
 800b1b4:	b510      	push	{r4, lr}
 800b1b6:	4351      	muls	r1, r2
 800b1b8:	f7ff f834 	bl	800a224 <_malloc_r>
 800b1bc:	4604      	mov	r4, r0
 800b1be:	b198      	cbz	r0, 800b1e8 <_calloc_r+0x34>
 800b1c0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b1c4:	f022 0203 	bic.w	r2, r2, #3
 800b1c8:	3a04      	subs	r2, #4
 800b1ca:	2a24      	cmp	r2, #36	; 0x24
 800b1cc:	d81b      	bhi.n	800b206 <_calloc_r+0x52>
 800b1ce:	2a13      	cmp	r2, #19
 800b1d0:	d917      	bls.n	800b202 <_calloc_r+0x4e>
 800b1d2:	2100      	movs	r1, #0
 800b1d4:	2a1b      	cmp	r2, #27
 800b1d6:	6001      	str	r1, [r0, #0]
 800b1d8:	6041      	str	r1, [r0, #4]
 800b1da:	d807      	bhi.n	800b1ec <_calloc_r+0x38>
 800b1dc:	f100 0308 	add.w	r3, r0, #8
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	601a      	str	r2, [r3, #0]
 800b1e4:	605a      	str	r2, [r3, #4]
 800b1e6:	609a      	str	r2, [r3, #8]
 800b1e8:	4620      	mov	r0, r4
 800b1ea:	bd10      	pop	{r4, pc}
 800b1ec:	2a24      	cmp	r2, #36	; 0x24
 800b1ee:	6081      	str	r1, [r0, #8]
 800b1f0:	60c1      	str	r1, [r0, #12]
 800b1f2:	bf11      	iteee	ne
 800b1f4:	f100 0310 	addne.w	r3, r0, #16
 800b1f8:	6101      	streq	r1, [r0, #16]
 800b1fa:	f100 0318 	addeq.w	r3, r0, #24
 800b1fe:	6141      	streq	r1, [r0, #20]
 800b200:	e7ee      	b.n	800b1e0 <_calloc_r+0x2c>
 800b202:	4603      	mov	r3, r0
 800b204:	e7ec      	b.n	800b1e0 <_calloc_r+0x2c>
 800b206:	2100      	movs	r1, #0
 800b208:	f7fb fa4e 	bl	80066a8 <memset>
 800b20c:	e7ec      	b.n	800b1e8 <_calloc_r+0x34>
	...

0800b210 <_close_r>:
 800b210:	b538      	push	{r3, r4, r5, lr}
 800b212:	2300      	movs	r3, #0
 800b214:	4c05      	ldr	r4, [pc, #20]	; (800b22c <_close_r+0x1c>)
 800b216:	4605      	mov	r5, r0
 800b218:	4608      	mov	r0, r1
 800b21a:	6023      	str	r3, [r4, #0]
 800b21c:	f7fb f8ee 	bl	80063fc <_close>
 800b220:	1c43      	adds	r3, r0, #1
 800b222:	d102      	bne.n	800b22a <_close_r+0x1a>
 800b224:	6823      	ldr	r3, [r4, #0]
 800b226:	b103      	cbz	r3, 800b22a <_close_r+0x1a>
 800b228:	602b      	str	r3, [r5, #0]
 800b22a:	bd38      	pop	{r3, r4, r5, pc}
 800b22c:	20002320 	.word	0x20002320

0800b230 <_fclose_r>:
 800b230:	b570      	push	{r4, r5, r6, lr}
 800b232:	4605      	mov	r5, r0
 800b234:	460c      	mov	r4, r1
 800b236:	b911      	cbnz	r1, 800b23e <_fclose_r+0xe>
 800b238:	2600      	movs	r6, #0
 800b23a:	4630      	mov	r0, r6
 800b23c:	bd70      	pop	{r4, r5, r6, pc}
 800b23e:	b118      	cbz	r0, 800b248 <_fclose_r+0x18>
 800b240:	6983      	ldr	r3, [r0, #24]
 800b242:	b90b      	cbnz	r3, 800b248 <_fclose_r+0x18>
 800b244:	f7fe fc56 	bl	8009af4 <__sinit>
 800b248:	4b2c      	ldr	r3, [pc, #176]	; (800b2fc <_fclose_r+0xcc>)
 800b24a:	429c      	cmp	r4, r3
 800b24c:	d114      	bne.n	800b278 <_fclose_r+0x48>
 800b24e:	686c      	ldr	r4, [r5, #4]
 800b250:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b252:	07d8      	lsls	r0, r3, #31
 800b254:	d405      	bmi.n	800b262 <_fclose_r+0x32>
 800b256:	89a3      	ldrh	r3, [r4, #12]
 800b258:	0599      	lsls	r1, r3, #22
 800b25a:	d402      	bmi.n	800b262 <_fclose_r+0x32>
 800b25c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b25e:	f7fe ff6b 	bl	800a138 <__retarget_lock_acquire_recursive>
 800b262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b266:	b98b      	cbnz	r3, 800b28c <_fclose_r+0x5c>
 800b268:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800b26a:	f016 0601 	ands.w	r6, r6, #1
 800b26e:	d1e3      	bne.n	800b238 <_fclose_r+0x8>
 800b270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b272:	f7fe ff62 	bl	800a13a <__retarget_lock_release_recursive>
 800b276:	e7e0      	b.n	800b23a <_fclose_r+0xa>
 800b278:	4b21      	ldr	r3, [pc, #132]	; (800b300 <_fclose_r+0xd0>)
 800b27a:	429c      	cmp	r4, r3
 800b27c:	d101      	bne.n	800b282 <_fclose_r+0x52>
 800b27e:	68ac      	ldr	r4, [r5, #8]
 800b280:	e7e6      	b.n	800b250 <_fclose_r+0x20>
 800b282:	4b20      	ldr	r3, [pc, #128]	; (800b304 <_fclose_r+0xd4>)
 800b284:	429c      	cmp	r4, r3
 800b286:	bf08      	it	eq
 800b288:	68ec      	ldreq	r4, [r5, #12]
 800b28a:	e7e1      	b.n	800b250 <_fclose_r+0x20>
 800b28c:	4621      	mov	r1, r4
 800b28e:	4628      	mov	r0, r5
 800b290:	f7fe fb0a 	bl	80098a8 <__sflush_r>
 800b294:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b296:	4606      	mov	r6, r0
 800b298:	b133      	cbz	r3, 800b2a8 <_fclose_r+0x78>
 800b29a:	6a21      	ldr	r1, [r4, #32]
 800b29c:	4628      	mov	r0, r5
 800b29e:	4798      	blx	r3
 800b2a0:	2800      	cmp	r0, #0
 800b2a2:	bfb8      	it	lt
 800b2a4:	f04f 36ff 	movlt.w	r6, #4294967295
 800b2a8:	89a3      	ldrh	r3, [r4, #12]
 800b2aa:	061a      	lsls	r2, r3, #24
 800b2ac:	d503      	bpl.n	800b2b6 <_fclose_r+0x86>
 800b2ae:	6921      	ldr	r1, [r4, #16]
 800b2b0:	4628      	mov	r0, r5
 800b2b2:	f7fe fcf7 	bl	8009ca4 <_free_r>
 800b2b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b2b8:	b141      	cbz	r1, 800b2cc <_fclose_r+0x9c>
 800b2ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b2be:	4299      	cmp	r1, r3
 800b2c0:	d002      	beq.n	800b2c8 <_fclose_r+0x98>
 800b2c2:	4628      	mov	r0, r5
 800b2c4:	f7fe fcee 	bl	8009ca4 <_free_r>
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	6363      	str	r3, [r4, #52]	; 0x34
 800b2cc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b2ce:	b121      	cbz	r1, 800b2da <_fclose_r+0xaa>
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	f7fe fce7 	bl	8009ca4 <_free_r>
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	64a3      	str	r3, [r4, #72]	; 0x48
 800b2da:	f7fe fbf3 	bl	8009ac4 <__sfp_lock_acquire>
 800b2de:	2300      	movs	r3, #0
 800b2e0:	81a3      	strh	r3, [r4, #12]
 800b2e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b2e4:	07db      	lsls	r3, r3, #31
 800b2e6:	d402      	bmi.n	800b2ee <_fclose_r+0xbe>
 800b2e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2ea:	f7fe ff26 	bl	800a13a <__retarget_lock_release_recursive>
 800b2ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2f0:	f7fe ff21 	bl	800a136 <__retarget_lock_close_recursive>
 800b2f4:	f7fe fbec 	bl	8009ad0 <__sfp_lock_release>
 800b2f8:	e79f      	b.n	800b23a <_fclose_r+0xa>
 800b2fa:	bf00      	nop
 800b2fc:	0800bb70 	.word	0x0800bb70
 800b300:	0800bb90 	.word	0x0800bb90
 800b304:	0800bb50 	.word	0x0800bb50

0800b308 <__fputwc>:
 800b308:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b30c:	4680      	mov	r8, r0
 800b30e:	460e      	mov	r6, r1
 800b310:	4614      	mov	r4, r2
 800b312:	f7fe feef 	bl	800a0f4 <__locale_mb_cur_max>
 800b316:	2801      	cmp	r0, #1
 800b318:	d11c      	bne.n	800b354 <__fputwc+0x4c>
 800b31a:	1e73      	subs	r3, r6, #1
 800b31c:	2bfe      	cmp	r3, #254	; 0xfe
 800b31e:	d819      	bhi.n	800b354 <__fputwc+0x4c>
 800b320:	4605      	mov	r5, r0
 800b322:	f88d 6004 	strb.w	r6, [sp, #4]
 800b326:	2700      	movs	r7, #0
 800b328:	f10d 0904 	add.w	r9, sp, #4
 800b32c:	42af      	cmp	r7, r5
 800b32e:	d020      	beq.n	800b372 <__fputwc+0x6a>
 800b330:	68a3      	ldr	r3, [r4, #8]
 800b332:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b336:	3b01      	subs	r3, #1
 800b338:	2b00      	cmp	r3, #0
 800b33a:	60a3      	str	r3, [r4, #8]
 800b33c:	da04      	bge.n	800b348 <__fputwc+0x40>
 800b33e:	69a2      	ldr	r2, [r4, #24]
 800b340:	4293      	cmp	r3, r2
 800b342:	db1a      	blt.n	800b37a <__fputwc+0x72>
 800b344:	290a      	cmp	r1, #10
 800b346:	d018      	beq.n	800b37a <__fputwc+0x72>
 800b348:	6823      	ldr	r3, [r4, #0]
 800b34a:	1c5a      	adds	r2, r3, #1
 800b34c:	6022      	str	r2, [r4, #0]
 800b34e:	7019      	strb	r1, [r3, #0]
 800b350:	3701      	adds	r7, #1
 800b352:	e7eb      	b.n	800b32c <__fputwc+0x24>
 800b354:	4632      	mov	r2, r6
 800b356:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800b35a:	a901      	add	r1, sp, #4
 800b35c:	4640      	mov	r0, r8
 800b35e:	f000 f8e1 	bl	800b524 <_wcrtomb_r>
 800b362:	1c42      	adds	r2, r0, #1
 800b364:	4605      	mov	r5, r0
 800b366:	d1de      	bne.n	800b326 <__fputwc+0x1e>
 800b368:	4606      	mov	r6, r0
 800b36a:	89a3      	ldrh	r3, [r4, #12]
 800b36c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b370:	81a3      	strh	r3, [r4, #12]
 800b372:	4630      	mov	r0, r6
 800b374:	b003      	add	sp, #12
 800b376:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b37a:	4622      	mov	r2, r4
 800b37c:	4640      	mov	r0, r8
 800b37e:	f000 f873 	bl	800b468 <__swbuf_r>
 800b382:	1c43      	adds	r3, r0, #1
 800b384:	d1e4      	bne.n	800b350 <__fputwc+0x48>
 800b386:	4606      	mov	r6, r0
 800b388:	e7f3      	b.n	800b372 <__fputwc+0x6a>

0800b38a <_fputwc_r>:
 800b38a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b38c:	b570      	push	{r4, r5, r6, lr}
 800b38e:	07db      	lsls	r3, r3, #31
 800b390:	4605      	mov	r5, r0
 800b392:	460e      	mov	r6, r1
 800b394:	4614      	mov	r4, r2
 800b396:	d405      	bmi.n	800b3a4 <_fputwc_r+0x1a>
 800b398:	8993      	ldrh	r3, [r2, #12]
 800b39a:	0598      	lsls	r0, r3, #22
 800b39c:	d402      	bmi.n	800b3a4 <_fputwc_r+0x1a>
 800b39e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b3a0:	f7fe feca 	bl	800a138 <__retarget_lock_acquire_recursive>
 800b3a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3a8:	0499      	lsls	r1, r3, #18
 800b3aa:	d406      	bmi.n	800b3ba <_fputwc_r+0x30>
 800b3ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b3b0:	81a3      	strh	r3, [r4, #12]
 800b3b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b3b8:	6663      	str	r3, [r4, #100]	; 0x64
 800b3ba:	4622      	mov	r2, r4
 800b3bc:	4628      	mov	r0, r5
 800b3be:	4631      	mov	r1, r6
 800b3c0:	f7ff ffa2 	bl	800b308 <__fputwc>
 800b3c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3c6:	4605      	mov	r5, r0
 800b3c8:	07da      	lsls	r2, r3, #31
 800b3ca:	d405      	bmi.n	800b3d8 <_fputwc_r+0x4e>
 800b3cc:	89a3      	ldrh	r3, [r4, #12]
 800b3ce:	059b      	lsls	r3, r3, #22
 800b3d0:	d402      	bmi.n	800b3d8 <_fputwc_r+0x4e>
 800b3d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3d4:	f7fe feb1 	bl	800a13a <__retarget_lock_release_recursive>
 800b3d8:	4628      	mov	r0, r5
 800b3da:	bd70      	pop	{r4, r5, r6, pc}

0800b3dc <_fstat_r>:
 800b3dc:	b538      	push	{r3, r4, r5, lr}
 800b3de:	2300      	movs	r3, #0
 800b3e0:	4c06      	ldr	r4, [pc, #24]	; (800b3fc <_fstat_r+0x20>)
 800b3e2:	4605      	mov	r5, r0
 800b3e4:	4608      	mov	r0, r1
 800b3e6:	4611      	mov	r1, r2
 800b3e8:	6023      	str	r3, [r4, #0]
 800b3ea:	f7fb f817 	bl	800641c <_fstat>
 800b3ee:	1c43      	adds	r3, r0, #1
 800b3f0:	d102      	bne.n	800b3f8 <_fstat_r+0x1c>
 800b3f2:	6823      	ldr	r3, [r4, #0]
 800b3f4:	b103      	cbz	r3, 800b3f8 <_fstat_r+0x1c>
 800b3f6:	602b      	str	r3, [r5, #0]
 800b3f8:	bd38      	pop	{r3, r4, r5, pc}
 800b3fa:	bf00      	nop
 800b3fc:	20002320 	.word	0x20002320

0800b400 <_isatty_r>:
 800b400:	b538      	push	{r3, r4, r5, lr}
 800b402:	2300      	movs	r3, #0
 800b404:	4c05      	ldr	r4, [pc, #20]	; (800b41c <_isatty_r+0x1c>)
 800b406:	4605      	mov	r5, r0
 800b408:	4608      	mov	r0, r1
 800b40a:	6023      	str	r3, [r4, #0]
 800b40c:	f7fb f818 	bl	8006440 <_isatty>
 800b410:	1c43      	adds	r3, r0, #1
 800b412:	d102      	bne.n	800b41a <_isatty_r+0x1a>
 800b414:	6823      	ldr	r3, [r4, #0]
 800b416:	b103      	cbz	r3, 800b41a <_isatty_r+0x1a>
 800b418:	602b      	str	r3, [r5, #0]
 800b41a:	bd38      	pop	{r3, r4, r5, pc}
 800b41c:	20002320 	.word	0x20002320

0800b420 <_lseek_r>:
 800b420:	b538      	push	{r3, r4, r5, lr}
 800b422:	4605      	mov	r5, r0
 800b424:	4608      	mov	r0, r1
 800b426:	4611      	mov	r1, r2
 800b428:	2200      	movs	r2, #0
 800b42a:	4c05      	ldr	r4, [pc, #20]	; (800b440 <_lseek_r+0x20>)
 800b42c:	6022      	str	r2, [r4, #0]
 800b42e:	461a      	mov	r2, r3
 800b430:	f7fb f816 	bl	8006460 <_lseek>
 800b434:	1c43      	adds	r3, r0, #1
 800b436:	d102      	bne.n	800b43e <_lseek_r+0x1e>
 800b438:	6823      	ldr	r3, [r4, #0]
 800b43a:	b103      	cbz	r3, 800b43e <_lseek_r+0x1e>
 800b43c:	602b      	str	r3, [r5, #0]
 800b43e:	bd38      	pop	{r3, r4, r5, pc}
 800b440:	20002320 	.word	0x20002320

0800b444 <_read_r>:
 800b444:	b538      	push	{r3, r4, r5, lr}
 800b446:	4605      	mov	r5, r0
 800b448:	4608      	mov	r0, r1
 800b44a:	4611      	mov	r1, r2
 800b44c:	2200      	movs	r2, #0
 800b44e:	4c05      	ldr	r4, [pc, #20]	; (800b464 <_read_r+0x20>)
 800b450:	6022      	str	r2, [r4, #0]
 800b452:	461a      	mov	r2, r3
 800b454:	f7fb f816 	bl	8006484 <_read>
 800b458:	1c43      	adds	r3, r0, #1
 800b45a:	d102      	bne.n	800b462 <_read_r+0x1e>
 800b45c:	6823      	ldr	r3, [r4, #0]
 800b45e:	b103      	cbz	r3, 800b462 <_read_r+0x1e>
 800b460:	602b      	str	r3, [r5, #0]
 800b462:	bd38      	pop	{r3, r4, r5, pc}
 800b464:	20002320 	.word	0x20002320

0800b468 <__swbuf_r>:
 800b468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b46a:	460e      	mov	r6, r1
 800b46c:	4614      	mov	r4, r2
 800b46e:	4605      	mov	r5, r0
 800b470:	b118      	cbz	r0, 800b47a <__swbuf_r+0x12>
 800b472:	6983      	ldr	r3, [r0, #24]
 800b474:	b90b      	cbnz	r3, 800b47a <__swbuf_r+0x12>
 800b476:	f7fe fb3d 	bl	8009af4 <__sinit>
 800b47a:	4b27      	ldr	r3, [pc, #156]	; (800b518 <__swbuf_r+0xb0>)
 800b47c:	429c      	cmp	r4, r3
 800b47e:	d12f      	bne.n	800b4e0 <__swbuf_r+0x78>
 800b480:	686c      	ldr	r4, [r5, #4]
 800b482:	69a3      	ldr	r3, [r4, #24]
 800b484:	60a3      	str	r3, [r4, #8]
 800b486:	89a3      	ldrh	r3, [r4, #12]
 800b488:	0719      	lsls	r1, r3, #28
 800b48a:	d533      	bpl.n	800b4f4 <__swbuf_r+0x8c>
 800b48c:	6923      	ldr	r3, [r4, #16]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d030      	beq.n	800b4f4 <__swbuf_r+0x8c>
 800b492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b496:	b2f6      	uxtb	r6, r6
 800b498:	049a      	lsls	r2, r3, #18
 800b49a:	4637      	mov	r7, r6
 800b49c:	d534      	bpl.n	800b508 <__swbuf_r+0xa0>
 800b49e:	6923      	ldr	r3, [r4, #16]
 800b4a0:	6820      	ldr	r0, [r4, #0]
 800b4a2:	1ac0      	subs	r0, r0, r3
 800b4a4:	6963      	ldr	r3, [r4, #20]
 800b4a6:	4298      	cmp	r0, r3
 800b4a8:	db04      	blt.n	800b4b4 <__swbuf_r+0x4c>
 800b4aa:	4621      	mov	r1, r4
 800b4ac:	4628      	mov	r0, r5
 800b4ae:	f7fe fa8d 	bl	80099cc <_fflush_r>
 800b4b2:	bb28      	cbnz	r0, 800b500 <__swbuf_r+0x98>
 800b4b4:	68a3      	ldr	r3, [r4, #8]
 800b4b6:	3001      	adds	r0, #1
 800b4b8:	3b01      	subs	r3, #1
 800b4ba:	60a3      	str	r3, [r4, #8]
 800b4bc:	6823      	ldr	r3, [r4, #0]
 800b4be:	1c5a      	adds	r2, r3, #1
 800b4c0:	6022      	str	r2, [r4, #0]
 800b4c2:	701e      	strb	r6, [r3, #0]
 800b4c4:	6963      	ldr	r3, [r4, #20]
 800b4c6:	4298      	cmp	r0, r3
 800b4c8:	d004      	beq.n	800b4d4 <__swbuf_r+0x6c>
 800b4ca:	89a3      	ldrh	r3, [r4, #12]
 800b4cc:	07db      	lsls	r3, r3, #31
 800b4ce:	d519      	bpl.n	800b504 <__swbuf_r+0x9c>
 800b4d0:	2e0a      	cmp	r6, #10
 800b4d2:	d117      	bne.n	800b504 <__swbuf_r+0x9c>
 800b4d4:	4621      	mov	r1, r4
 800b4d6:	4628      	mov	r0, r5
 800b4d8:	f7fe fa78 	bl	80099cc <_fflush_r>
 800b4dc:	b190      	cbz	r0, 800b504 <__swbuf_r+0x9c>
 800b4de:	e00f      	b.n	800b500 <__swbuf_r+0x98>
 800b4e0:	4b0e      	ldr	r3, [pc, #56]	; (800b51c <__swbuf_r+0xb4>)
 800b4e2:	429c      	cmp	r4, r3
 800b4e4:	d101      	bne.n	800b4ea <__swbuf_r+0x82>
 800b4e6:	68ac      	ldr	r4, [r5, #8]
 800b4e8:	e7cb      	b.n	800b482 <__swbuf_r+0x1a>
 800b4ea:	4b0d      	ldr	r3, [pc, #52]	; (800b520 <__swbuf_r+0xb8>)
 800b4ec:	429c      	cmp	r4, r3
 800b4ee:	bf08      	it	eq
 800b4f0:	68ec      	ldreq	r4, [r5, #12]
 800b4f2:	e7c6      	b.n	800b482 <__swbuf_r+0x1a>
 800b4f4:	4621      	mov	r1, r4
 800b4f6:	4628      	mov	r0, r5
 800b4f8:	f7fd fb08 	bl	8008b0c <__swsetup_r>
 800b4fc:	2800      	cmp	r0, #0
 800b4fe:	d0c8      	beq.n	800b492 <__swbuf_r+0x2a>
 800b500:	f04f 37ff 	mov.w	r7, #4294967295
 800b504:	4638      	mov	r0, r7
 800b506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b508:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b50c:	81a3      	strh	r3, [r4, #12]
 800b50e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b510:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b514:	6663      	str	r3, [r4, #100]	; 0x64
 800b516:	e7c2      	b.n	800b49e <__swbuf_r+0x36>
 800b518:	0800bb70 	.word	0x0800bb70
 800b51c:	0800bb90 	.word	0x0800bb90
 800b520:	0800bb50 	.word	0x0800bb50

0800b524 <_wcrtomb_r>:
 800b524:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b526:	4605      	mov	r5, r0
 800b528:	b085      	sub	sp, #20
 800b52a:	461e      	mov	r6, r3
 800b52c:	460f      	mov	r7, r1
 800b52e:	4c0f      	ldr	r4, [pc, #60]	; (800b56c <_wcrtomb_r+0x48>)
 800b530:	b991      	cbnz	r1, 800b558 <_wcrtomb_r+0x34>
 800b532:	6822      	ldr	r2, [r4, #0]
 800b534:	490e      	ldr	r1, [pc, #56]	; (800b570 <_wcrtomb_r+0x4c>)
 800b536:	6a12      	ldr	r2, [r2, #32]
 800b538:	2a00      	cmp	r2, #0
 800b53a:	bf08      	it	eq
 800b53c:	460a      	moveq	r2, r1
 800b53e:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800b542:	463a      	mov	r2, r7
 800b544:	a901      	add	r1, sp, #4
 800b546:	47a0      	blx	r4
 800b548:	1c43      	adds	r3, r0, #1
 800b54a:	bf01      	itttt	eq
 800b54c:	2300      	moveq	r3, #0
 800b54e:	6033      	streq	r3, [r6, #0]
 800b550:	238a      	moveq	r3, #138	; 0x8a
 800b552:	602b      	streq	r3, [r5, #0]
 800b554:	b005      	add	sp, #20
 800b556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b558:	6824      	ldr	r4, [r4, #0]
 800b55a:	4f05      	ldr	r7, [pc, #20]	; (800b570 <_wcrtomb_r+0x4c>)
 800b55c:	6a24      	ldr	r4, [r4, #32]
 800b55e:	2c00      	cmp	r4, #0
 800b560:	bf08      	it	eq
 800b562:	463c      	moveq	r4, r7
 800b564:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800b568:	e7ed      	b.n	800b546 <_wcrtomb_r+0x22>
 800b56a:	bf00      	nop
 800b56c:	2000005c 	.word	0x2000005c
 800b570:	20000150 	.word	0x20000150

0800b574 <_init>:
 800b574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b576:	bf00      	nop
 800b578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b57a:	bc08      	pop	{r3}
 800b57c:	469e      	mov	lr, r3
 800b57e:	4770      	bx	lr

0800b580 <_fini>:
 800b580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b582:	bf00      	nop
 800b584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b586:	bc08      	pop	{r3}
 800b588:	469e      	mov	lr, r3
 800b58a:	4770      	bx	lr
