# Reading pref.tcl
# do Circuito_D2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/Circuito_D2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:12 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/Circuito_D2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Circuito_D2
# -- Compiling architecture comportamento_Circuto_D2 of Circuito_D2
# End time: 23:00:12 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/FF_D_Serie.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:12 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/FF_D_Serie.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FF_D_Serie
# -- Compiling architecture comportamento_FF_D_Serie of FF_D_Serie
# End time: 23:00:13 on May 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/porta_NAND.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:13 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/porta_NAND.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity porta_NAND
# -- Compiling architecture comport_porta_NAND of porta_NAND
# End time: 23:00:13 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/porta_NOT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:13 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/porta_NOT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity porta_NOT
# -- Compiling architecture inversor of porta_NOT
# End time: 23:00:13 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/porta_OR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:13 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/porta_OR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity porta_OR
# -- Compiling architecture comport_porta_OR of porta_OR
# End time: 23:00:13 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/teste_bench_Circuito_D2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:09 on May 13,2021
# vcom -reportprogress 300 -work work C:/Users/foxpc/Documents/Disciplinas falcudade/2020/Sistemas Digitais/Quartus/Ciruito D2 alterado/teste_bench_Circuito_D2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teste_bench_Circuito_D2
# -- Compiling architecture tb_Circuito_D2 of teste_bench_Circuito_D2
# End time: 23:02:09 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.teste_bench_circuito_d2
# vsim -gui -l msim_transcript work.teste_bench_circuito_d2 
# Start time: 23:02:23 on May 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teste_bench_circuito_d2(tb_circuito_d2)
# Loading work.circuito_d2(comportamento_circuto_d2)
# Loading work.ff_d_serie(comportamento_ff_d_serie)
# Loading work.porta_nand(comport_porta_nand)
# Loading work.porta_not(inversor)
# Loading work.porta_or(comport_porta_or)
add wave -position insertpoint sim:/teste_bench_circuito_d2/*
add wave -position insertpoint sim:/teste_bench_circuito_d2/D2_UUT/C1/*
run
run
run
run
run
run
run
run
run
run
run
# End time: 23:17:57 on May 13,2021, Elapsed time: 0:15:34
# Errors: 0, Warnings: 0
