{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492967773136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492967773137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 12:16:12 2017 " "Processing started: Sun Apr 23 12:16:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492967773137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1492967773137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD --analyze_file=C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD --analyze_file=C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1492967773137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1492967773836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1492967773837 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1492967783743 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGBResampler.sv(11) " "Verilog HDL Expression warning at RGBResampler.sv(11): truncated literal to match 10 bits" {  } { { "RGBResampler.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1492967783747 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGBResampler.sv(17) " "Verilog HDL Expression warning at RGBResampler.sv(17): truncated literal to match 10 bits" {  } { { "RGBResampler.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1492967783748 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGBResampler.sv(23) " "Verilog HDL Expression warning at RGBResampler.sv(23): truncated literal to match 10 bits" {  } { { "RGBResampler.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1492967783748 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"posedge\";  expecting an operand detection.sv(28) " "Verilog HDL syntax error at detection.sv(28) near text: \"posedge\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/detection.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1492967783750 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Detection detection.sv(1) " "Ignored design unit \"Detection\" at detection.sv(1) due to previous errors" {  } { { "detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/detection.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1492967783750 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 2 s 4 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492967783753 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 23 12:16:23 2017 " "Processing ended: Sun Apr 23 12:16:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492967783753 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492967783753 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492967783753 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1492967783753 ""}
