<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>
defines: 
time_elapsed: 1.724s
ram usage: 42224 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp0v5pmafw/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v:1</a>: No timescale set for &#34;signed_assignment_bug&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v:29</a>: No timescale set for &#34;manually_extended_assignment&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v:39</a>: No timescale set for &#34;signed_assignment&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v:29</a>: Compile module &#34;work@manually_extended_assignment&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v:39</a>: Compile module &#34;work@signed_assignment&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v:1</a>: Compile module &#34;work@signed_assignment_bug&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v:29</a>: Implicit port type (wire) for &#34;y&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v:39</a>: Implicit port type (wire) for &#34;y&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v:1</a>: Top level module &#34;work@signed_assignment_bug&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 7
+ cat /tmpfs/tmp/tmp0v5pmafw/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_signed_assignment_bug
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp0v5pmafw/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp0v5pmafw/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@signed_assignment_bug)
 |vpiName:work@signed_assignment_bug
 |uhdmallPackages:
 \_package: builtin, parent:work@signed_assignment_bug
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@manually_extended_assignment, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>, line:29, parent:work@signed_assignment_bug
   |vpiDefName:work@manually_extended_assignment
   |vpiFullName:work@manually_extended_assignment
   |vpiPort:
   \_port: (a), line:29
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:29
         |vpiName:a
         |vpiFullName:work@manually_extended_assignment.a
   |vpiPort:
   \_port: (y), line:29
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:29
         |vpiName:y
         |vpiFullName:work@manually_extended_assignment.y
   |vpiContAssign:
   \_cont_assign: , line:35
     |vpiRhs:
     \_operation: , line:35
       |vpiOpType:33
       |vpiOperand:
       \_operation: , line:35
         |vpiOpType:34
         |vpiOperand:
         \_constant: , line:35
           |vpiConstType:7
           |vpiDecompile:8
           |vpiSize:32
           |INT:8
         |vpiOperand:
         \_bit_select: (a), line:35
           |vpiName:a
           |vpiIndex:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
       |vpiOperand:
       \_ref_obj: (a), line:35
         |vpiName:a
     |vpiLhs:
     \_ref_obj: (y), line:35
       |vpiName:y
       |vpiFullName:work@manually_extended_assignment.y
   |vpiNet:
   \_logic_net: (a), line:29
   |vpiNet:
   \_logic_net: (y), line:29
 |uhdmallModules:
 \_module: work@signed_assignment, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>, line:39, parent:work@signed_assignment_bug
   |vpiDefName:work@signed_assignment
   |vpiFullName:work@signed_assignment
   |vpiPort:
   \_port: (a), line:39
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:39
         |vpiName:a
         |vpiFullName:work@signed_assignment.a
   |vpiPort:
   \_port: (y), line:39
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:39
         |vpiName:y
         |vpiFullName:work@signed_assignment.y
   |vpiContAssign:
   \_cont_assign: , line:45
     |vpiRhs:
     \_sys_func_call: ($signed), line:45
       |vpiName:$signed
       |vpiArgument:
       \_ref_obj: (a), line:45
         |vpiName:a
     |vpiLhs:
     \_ref_obj: (y), line:45
       |vpiName:y
       |vpiFullName:work@signed_assignment.y
   |vpiNet:
   \_logic_net: (a), line:39
   |vpiNet:
   \_logic_net: (y), line:39
 |uhdmallModules:
 \_module: work@signed_assignment_bug, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>, line:1, parent:work@signed_assignment_bug
   |vpiDefName:work@signed_assignment_bug
   |vpiFullName:work@signed_assignment_bug
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:7
       |vpiFullName:work@signed_assignment_bug
       |vpiStmt:
       \_assignment: , line:9
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:9
           |vpiName:a
           |vpiFullName:work@signed_assignment_bug.a
         |vpiRhs:
         \_constant: , line:9
           |vpiConstType:3
           |vpiDecompile:8&#39;b10110110
           |vpiSize:8
           |BIN:8&#39;b10110110
       |vpiStmt:
       \_delay_control: , line:12
         |#1
       |vpiStmt:
       \_sys_func_call: ($display), line:15
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:15
           |vpiConstType:6
           |vpiDecompile:&#34;a = %b&#34;
           |vpiSize:8
           |STRING:&#34;a = %b&#34;
         |vpiArgument:
         \_ref_obj: (a), line:15
           |vpiName:a
       |vpiStmt:
       \_sys_func_call: ($display), line:16
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:16
           |vpiConstType:6
           |vpiDecompile:&#34;y = %b&#34;
           |vpiSize:8
           |STRING:&#34;y = %b&#34;
         |vpiArgument:
         \_ref_obj: (y), line:16
           |vpiName:y
       |vpiStmt:
       \_sys_func_call: ($display), line:17
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:17
           |vpiConstType:6
           |vpiDecompile:&#34;z = %b&#34;
           |vpiSize:8
           |STRING:&#34;z = %b&#34;
         |vpiArgument:
         \_ref_obj: (z), line:17
           |vpiName:z
       |vpiStmt:
       \_sys_func_call: ($finish), line:20
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (a), line:3
     |vpiName:a
     |vpiFullName:work@signed_assignment_bug.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (y), line:4
     |vpiName:y
     |vpiFullName:work@signed_assignment_bug.y
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (z), line:5
     |vpiName:z
     |vpiFullName:work@signed_assignment_bug.z
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@signed_assignment_bug (work@signed_assignment_bug), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>, line:1
   |vpiDefName:work@signed_assignment_bug
   |vpiName:work@signed_assignment_bug
   |vpiModule:
   \_module: work@manually_extended_assignment (INST1), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>, line:24, parent:work@signed_assignment_bug
     |vpiDefName:work@manually_extended_assignment
     |vpiName:INST1
     |vpiFullName:work@signed_assignment_bug.INST1
     |vpiPort:
     \_port: (a), line:29, parent:INST1
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:24
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:3, parent:work@signed_assignment_bug
           |vpiName:a
           |vpiFullName:work@signed_assignment_bug.a
           |vpiNetType:48
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:29, parent:INST1
           |vpiName:a
           |vpiFullName:work@signed_assignment_bug.INST1.a
     |vpiPort:
     \_port: (y), line:29, parent:INST1
       |vpiName:y
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (y), line:24
         |vpiName:y
         |vpiActual:
         \_logic_net: (y), line:4, parent:work@signed_assignment_bug
           |vpiName:y
           |vpiFullName:work@signed_assignment_bug.y
           |vpiNetType:1
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y), line:29, parent:INST1
           |vpiName:y
           |vpiFullName:work@signed_assignment_bug.INST1.y
     |vpiNet:
     \_logic_net: (a), line:29, parent:INST1
     |vpiNet:
     \_logic_net: (y), line:29, parent:INST1
     |vpiInstance:
     \_module: work@signed_assignment_bug (work@signed_assignment_bug), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>, line:1
   |vpiModule:
   \_module: work@signed_assignment (INST2), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>, line:25, parent:work@signed_assignment_bug
     |vpiDefName:work@signed_assignment
     |vpiName:INST2
     |vpiFullName:work@signed_assignment_bug.INST2
     |vpiPort:
     \_port: (a), line:39, parent:INST2
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:25
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:3, parent:work@signed_assignment_bug
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:39, parent:INST2
           |vpiName:a
           |vpiFullName:work@signed_assignment_bug.INST2.a
     |vpiPort:
     \_port: (y), line:39, parent:INST2
       |vpiName:y
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (z), line:25
         |vpiName:z
         |vpiActual:
         \_logic_net: (z), line:5, parent:work@signed_assignment_bug
           |vpiName:z
           |vpiFullName:work@signed_assignment_bug.z
           |vpiNetType:1
           |vpiRange:
           \_range: , line:5
             |vpiLeftRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y), line:39, parent:INST2
           |vpiName:y
           |vpiFullName:work@signed_assignment_bug.INST2.y
     |vpiNet:
     \_logic_net: (a), line:39, parent:INST2
     |vpiNet:
     \_logic_net: (y), line:39, parent:INST2
     |vpiInstance:
     \_module: work@signed_assignment_bug (work@signed_assignment_bug), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2138979c.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979c.v</a>, line:1
   |vpiNet:
   \_logic_net: (a), line:3, parent:work@signed_assignment_bug
   |vpiNet:
   \_logic_net: (y), line:4, parent:work@signed_assignment_bug
   |vpiNet:
   \_logic_net: (z), line:5, parent:work@signed_assignment_bug
Object: \work_signed_assignment_bug of type 3000
Object: \work_signed_assignment_bug of type 32
Object: \INST1 of type 32
Object: \a of type 44
Object: \y of type 44
Object: \a of type 36
Object: \y of type 36
Object: \INST2 of type 32
Object: \a of type 44
Object: \y of type 44
Object: \a of type 36
Object: \y of type 36
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \z of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_manually_extended_assignment of type 32
Object:  of type 8
Object: \y of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object: \a of type 106
Object:  of type 7
Object: \a of type 608
Object: \a of type 36
Object: \y of type 36
Object: \work_signed_assignment of type 32
Object:  of type 8
Object: \y of type 608
Object: \$signed of type 56
Object: \a of type 608
Object: \a of type 36
Object: \y of type 36
Object: \work_signed_assignment_bug of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>