{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635091095581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635091095587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 11:58:15 2021 " "Processing started: Sun Oct 24 11:58:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635091095587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091095587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091095588 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test.qip " "Tcl Script File test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE test.qip " "set_global_assignment -name QIP_FILE test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1635091095683 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1635091095683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635091095846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635091095846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Found entity 1: mux_5" {  } { { "mux_5.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102410 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(28) " "Verilog HDL warning at regfile.v(28): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635091102412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(29) " "Verilog HDL warning at regfile.v(29): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635091102412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sign_extension Sign_extension processor.v(159) " "Verilog HDL Declaration information at processor.v(159): object \"sign_extension\" differs only in case from object \"Sign_extension\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635091102415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_by2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_by2.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_by2 " "Found entity 1: frequency_divider_by2" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/frequency_divider_by2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "sign_extension.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635091102483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_by2 frequency_divider_by2:frediv_1 " "Elaborating entity \"frequency_divider_by2\" for hierarchy \"frequency_divider_by2:frediv_1\"" {  } { { "skeleton.v" "frediv_1" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file halfTestCases.mif " "Parameter \"init_file\" = \"halfTestCases.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102522 ""}  } { { "imem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635091102522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3a1 " "Found entity 1: altsyncram_o3a1" {  } { { "db/altsyncram_o3a1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_o3a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o3a1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated " "Elaborating entity \"altsyncram_o3a1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635091102629 ""}  } { { "dmem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635091102629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9g1 " "Found entity 1: altsyncram_l9g1" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_l9g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635091102659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9g1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated " "Elaborating entity \"altsyncram_l9g1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter processor:my_processor\|pc_counter:Pc_counter " "Elaborating entity \"pc_counter\" for hierarchy \"processor:my_processor\|pc_counter:Pc_counter\"" {  } { { "processor.v" "Pc_counter" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc_counter.v(13) " "Verilog HDL assignment warning at pc_counter.v(13): truncated value with size 32 to match size of target (12)" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635091102667 "|skeleton|processor:my_processor|pc_counter:Pc_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:my_processor\|control:Control " "Elaborating entity \"control\" for hierarchy \"processor:my_processor\|control:Control\"" {  } { { "processor.v" "Control" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102667 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(28) " "Verilog HDL Case Statement warning at control.v(28): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(21) " "Verilog HDL Case Statement warning at control.v(21): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMwe control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"DMwe\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rwe control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"Rwe\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rwd control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"Rwd\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUinB control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"ALUinB\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUinB control.v(20) " "Inferred latch for \"ALUinB\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] control.v(20) " "Inferred latch for \"ALUop\[0\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] control.v(20) " "Inferred latch for \"ALUop\[1\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] control.v(20) " "Inferred latch for \"ALUop\[2\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[3\] control.v(20) " "Inferred latch for \"ALUop\[3\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[4\] control.v(20) " "Inferred latch for \"ALUop\[4\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rwd control.v(20) " "Inferred latch for \"Rwd\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rwe control.v(20) " "Inferred latch for \"Rwe\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMwe control.v(20) " "Inferred latch for \"DMwe\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension processor:my_processor\|sign_extension:Sign_extension " "Elaborating entity \"sign_extension\" for hierarchy \"processor:my_processor\|sign_extension:Sign_extension\"" {  } { { "processor.v" "Sign_extension" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 processor:my_processor\|mux_32:Sign_extention_mux_32 " "Elaborating entity \"mux_32\" for hierarchy \"processor:my_processor\|mux_32:Sign_extention_mux_32\"" {  } { { "processor.v" "Sign_extention_mux_32" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:Alu " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:Alu\"" {  } { { "processor.v" "Alu" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091102671 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1635091102671 "|skeleton|processor:my_processor|alu:Alu"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|control:Control\|ALUinB " "Converted tri-state buffer \"processor:my_processor\|control:Control\|ALUinB\" feeding internal logic into a wire" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635091102862 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635091102862 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[1\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[1\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[2\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[2\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[3\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[3\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[0\] processor:my_processor\|alu:Alu\|ShiftLeft0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[0\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftLeft0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[4\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[4\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[5\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[5\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[6\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[6\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[7\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[7\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[8\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[8\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[9\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[9\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[10\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[10\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[11\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[11\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[12\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[12\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[13\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[13\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[14\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[14\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[15\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[15\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[16\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[16\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[17\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[17\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[18\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[18\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[19\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[19\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[20\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[20\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[21\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[21\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[22\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[22\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[23\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[23\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[24\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[24\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[25\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[25\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[26\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[26\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[27\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[27\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[28\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[28\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[29\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[29\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[30\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[30\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[31\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[31\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[0\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[0\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[1\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[1\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[2\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[2\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[3\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[3\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[4\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[4\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[5\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[5\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[6\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[6\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[7\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[7\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[8\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[8\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[9\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[9\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[10\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[10\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[11\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[11\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[12\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[12\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[13\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[13\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[14\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[14\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[15\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[15\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[16\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[16\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[16\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[17\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[17\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[17\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[18\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[18\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[18\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[19\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[19\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[19\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[20\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[20\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[20\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[21\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[21\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[21\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[22\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[22\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[22\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[23\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[23\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[23\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[24\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[24\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[24\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[25\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[25\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[25\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[26\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[26\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[26\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[27\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[27\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[27\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[28\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[28\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[28\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[29\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[29\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[29\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[30\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[30\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[30\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[31\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[31\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[31\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635091103547 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635091103547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|ALUop\[0\] " "Latch processor:my_processor\|control:Control\|ALUop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_o3a1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_o3a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635091103551 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635091103551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|ALUop\[2\] " "Latch processor:my_processor\|control:Control\|ALUop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_o3a1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_o3a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635091103551 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635091103551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|ALUop\[1\] " "Latch processor:my_processor\|control:Control\|ALUop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_o3a1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_o3a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635091103551 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635091103551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|ALUinB\$latch " "Latch processor:my_processor\|control:Control\|ALUinB\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_o3a1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_o3a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635091103551 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635091103551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|Rwd " "Latch processor:my_processor\|control:Control\|Rwd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_o3a1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_o3a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635091103551 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635091103551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|Rwe " "Latch processor:my_processor\|control:Control\|Rwe has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_o3a1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_o3a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635091103551 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635091103551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|DMwe " "Latch processor:my_processor\|control:Control\|DMwe has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_o3a1:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_o3a1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_o3a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635091103551 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635091103551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635091104207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091105989 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635091106124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635091106124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3424 " "Implemented 3424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635091106257 ""} { "Info" "ICUT_CUT_TM_OPINS" "269 " "Implemented 269 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635091106257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3089 " "Implemented 3089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635091106257 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635091106257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635091106257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635091106283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 11:58:26 2021 " "Processing ended: Sun Oct 24 11:58:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635091106283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635091106283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635091106283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635091106283 ""}
