// Seed: 4027069388
module module_0 ();
  wire id_1;
  wire id_2;
  always @(negedge id_1) begin : LABEL_0
    disable id_3;
  end
  wand id_4 = {id_2, 1, id_4};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  module_0 modCall_1 ();
  output wire id_11;
  output reg id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_10 = #(-1) id_3;
  always @(posedge id_2) begin : LABEL_0
    $clog2(21);
    ;
  end
endmodule
