ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.timer_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	timer_deinit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	timer_deinit:
  27              	.LVL0:
  28              	.LFB116:
  29              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \file    gd32f30x_timer.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief   TIMER driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 2


  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #include "gd32f30x_timer.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      deinit a TIMER
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_deinit(uint32_t timer_periph)
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
  30              		.loc 1 47 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 47 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(timer_periph){
  40              		.loc 1 48 5 is_stmt 1 view .LVU2
  41 0002 5C4B     		ldr	r3, .L25
  42 0004 9842     		cmp	r0, r3
  43 0006 00F0A380 		beq	.L2
  44 000a 1AD9     		bls	.L21
  45 000c 5A4B     		ldr	r3, .L25+4
  46 000e 9842     		cmp	r0, r3
  47 0010 00F08380 		beq	.L12
  48 0014 36D9     		bls	.L22
  49 0016 594B     		ldr	r3, .L25+8
  50 0018 9842     		cmp	r0, r3
  51 001a 00F08780 		beq	.L17
  52 001e 03F58063 		add	r3, r3, #1024
  53 0022 9842     		cmp	r0, r3
  54 0024 00F08B80 		beq	.L18
  55 0028 A3F50063 		sub	r3, r3, #2048
  56 002c 9842     		cmp	r0, r3
  57 002e 18D1     		bne	.L1
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER0 */
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER1:
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER1 */
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 3


  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER2:
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER2 */
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER3:
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER3 */
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER4:
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER4 */
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER5:
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER5 */
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER6:
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER6 */
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER7:
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER7 */
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #ifndef GD32F30X_HD
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER8:
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER8 */
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  58              		.loc 1 92 9 view .LVU3
  59 0030 40F21330 		movw	r0, #787
  60              	.LVL1:
  61              		.loc 1 92 9 is_stmt 0 view .LVU4
  62 0034 FFF7FEFF 		bl	rcu_periph_reset_enable
  63              	.LVL2:
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  64              		.loc 1 93 9 is_stmt 1 view .LVU5
  65 0038 40F21330 		movw	r0, #787
  66 003c FFF7FEFF 		bl	rcu_periph_reset_disable
  67              	.LVL3:
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  68              		.loc 1 94 9 view .LVU6
  69 0040 0FE0     		b	.L1
  70              	.LVL4:
  71              	.L21:
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  72              		.loc 1 48 5 is_stmt 0 view .LVU7
  73 0042 A3F58053 		sub	r3, r3, #4096
  74 0046 9842     		cmp	r0, r3
  75 0048 43D0     		beq	.L4
  76 004a 0BD9     		bls	.L23
  77 004c 4C4B     		ldr	r3, .L25+12
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 4


  78 004e 9842     		cmp	r0, r3
  79 0050 51D0     		beq	.L9
  80 0052 03F58063 		add	r3, r3, #1024
  81 0056 9842     		cmp	r0, r3
  82 0058 56D0     		beq	.L10
  83 005a A3F50063 		sub	r3, r3, #2048
  84 005e 9842     		cmp	r0, r3
  85 0060 40D0     		beq	.L24
  86              	.LVL5:
  87              	.L1:
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER9:
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER9 */
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER10:
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER10 */
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER11:
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER11 */
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER12:
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER12 */
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER13:
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER13 */
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #endif /* GD32F30X_HD */
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
  88              		.loc 1 124 1 view .LVU8
  89 0062 08BD     		pop	{r3, pc}
  90              	.LVL6:
  91              	.L23:
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  92              		.loc 1 48 5 view .LVU9
  93 0064 B0F1804F 		cmp	r0, #1073741824
  94 0068 2AD0     		beq	.L6
  95 006a A3F58063 		sub	r3, r3, #1024
  96 006e 9842     		cmp	r0, r3
  97 0070 F7D1     		bne	.L1
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  98              		.loc 1 61 9 is_stmt 1 view .LVU10
  99 0072 40F20140 		movw	r0, #1025
 100              	.LVL7:
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 101              		.loc 1 61 9 is_stmt 0 view .LVU11
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 5


 102 0076 FFF7FEFF 		bl	rcu_periph_reset_enable
 103              	.LVL8:
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 104              		.loc 1 62 9 is_stmt 1 view .LVU12
 105 007a 40F20140 		movw	r0, #1025
 106 007e FFF7FEFF 		bl	rcu_periph_reset_disable
 107              	.LVL9:
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER3:
 108              		.loc 1 63 9 view .LVU13
 109 0082 EEE7     		b	.L1
 110              	.LVL10:
 111              	.L22:
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
 112              		.loc 1 48 5 is_stmt 0 view .LVU14
 113 0084 A3F58A33 		sub	r3, r3, #70656
 114 0088 9842     		cmp	r0, r3
 115 008a 6AD0     		beq	.L14
 116 008c 03F58633 		add	r3, r3, #68608
 117 0090 9842     		cmp	r0, r3
 118 0092 0CD0     		beq	.L15
 119 0094 A3F58833 		sub	r3, r3, #69632
 120 0098 9842     		cmp	r0, r3
 121 009a E2D1     		bne	.L1
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 122              		.loc 1 112 9 is_stmt 1 view .LVU15
 123 009c 40F20740 		movw	r0, #1031
 124              	.LVL11:
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 125              		.loc 1 112 9 is_stmt 0 view .LVU16
 126 00a0 FFF7FEFF 		bl	rcu_periph_reset_enable
 127              	.LVL12:
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 128              		.loc 1 113 9 is_stmt 1 view .LVU17
 129 00a4 40F20740 		movw	r0, #1031
 130 00a8 FFF7FEFF 		bl	rcu_periph_reset_disable
 131              	.LVL13:
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER13:
 132              		.loc 1 114 9 view .LVU18
 133 00ac D9E7     		b	.L1
 134              	.LVL14:
 135              	.L15:
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 136              		.loc 1 51 9 view .LVU19
 137 00ae 40F20B30 		movw	r0, #779
 138              	.LVL15:
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 139              		.loc 1 51 9 is_stmt 0 view .LVU20
 140 00b2 FFF7FEFF 		bl	rcu_periph_reset_enable
 141              	.LVL16:
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 142              		.loc 1 52 9 is_stmt 1 view .LVU21
 143 00b6 40F20B30 		movw	r0, #779
 144 00ba FFF7FEFF 		bl	rcu_periph_reset_disable
 145              	.LVL17:
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER1:
 146              		.loc 1 53 9 view .LVU22
 147 00be D0E7     		b	.L1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 6


 148              	.LVL18:
 149              	.L6:
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 150              		.loc 1 56 9 view .LVU23
 151 00c0 4FF48060 		mov	r0, #1024
 152              	.LVL19:
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 153              		.loc 1 56 9 is_stmt 0 view .LVU24
 154 00c4 FFF7FEFF 		bl	rcu_periph_reset_enable
 155              	.LVL20:
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 156              		.loc 1 57 9 is_stmt 1 view .LVU25
 157 00c8 4FF48060 		mov	r0, #1024
 158 00cc FFF7FEFF 		bl	rcu_periph_reset_disable
 159              	.LVL21:
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER2:
 160              		.loc 1 58 9 view .LVU26
 161 00d0 C7E7     		b	.L1
 162              	.LVL22:
 163              	.L4:
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 164              		.loc 1 66 9 view .LVU27
 165 00d2 40F20240 		movw	r0, #1026
 166              	.LVL23:
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 167              		.loc 1 66 9 is_stmt 0 view .LVU28
 168 00d6 FFF7FEFF 		bl	rcu_periph_reset_enable
 169              	.LVL24:
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 170              		.loc 1 67 9 is_stmt 1 view .LVU29
 171 00da 40F20240 		movw	r0, #1026
 172 00de FFF7FEFF 		bl	rcu_periph_reset_disable
 173              	.LVL25:
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER4:
 174              		.loc 1 68 9 view .LVU30
 175 00e2 BEE7     		b	.L1
 176              	.LVL26:
 177              	.L24:
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 178              		.loc 1 71 9 view .LVU31
 179 00e4 40F20340 		movw	r0, #1027
 180              	.LVL27:
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 181              		.loc 1 71 9 is_stmt 0 view .LVU32
 182 00e8 FFF7FEFF 		bl	rcu_periph_reset_enable
 183              	.LVL28:
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 184              		.loc 1 72 9 is_stmt 1 view .LVU33
 185 00ec 40F20340 		movw	r0, #1027
 186 00f0 FFF7FEFF 		bl	rcu_periph_reset_disable
 187              	.LVL29:
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER5:
 188              		.loc 1 73 9 view .LVU34
 189 00f4 B5E7     		b	.L1
 190              	.LVL30:
 191              	.L9:
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 7


 192              		.loc 1 76 9 view .LVU35
 193 00f6 40F20440 		movw	r0, #1028
 194              	.LVL31:
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 195              		.loc 1 76 9 is_stmt 0 view .LVU36
 196 00fa FFF7FEFF 		bl	rcu_periph_reset_enable
 197              	.LVL32:
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 198              		.loc 1 77 9 is_stmt 1 view .LVU37
 199 00fe 40F20440 		movw	r0, #1028
 200 0102 FFF7FEFF 		bl	rcu_periph_reset_disable
 201              	.LVL33:
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER6:
 202              		.loc 1 78 9 view .LVU38
 203 0106 ACE7     		b	.L1
 204              	.LVL34:
 205              	.L10:
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 206              		.loc 1 81 9 view .LVU39
 207 0108 40F20540 		movw	r0, #1029
 208              	.LVL35:
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 209              		.loc 1 81 9 is_stmt 0 view .LVU40
 210 010c FFF7FEFF 		bl	rcu_periph_reset_enable
 211              	.LVL36:
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 212              		.loc 1 82 9 is_stmt 1 view .LVU41
 213 0110 40F20540 		movw	r0, #1029
 214 0114 FFF7FEFF 		bl	rcu_periph_reset_disable
 215              	.LVL37:
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER7:
 216              		.loc 1 83 9 view .LVU42
 217 0118 A3E7     		b	.L1
 218              	.LVL38:
 219              	.L12:
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 220              		.loc 1 86 9 view .LVU43
 221 011a 40F20D30 		movw	r0, #781
 222              	.LVL39:
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 223              		.loc 1 86 9 is_stmt 0 view .LVU44
 224 011e FFF7FEFF 		bl	rcu_periph_reset_enable
 225              	.LVL40:
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 226              		.loc 1 87 9 is_stmt 1 view .LVU45
 227 0122 40F20D30 		movw	r0, #781
 228 0126 FFF7FEFF 		bl	rcu_periph_reset_disable
 229              	.LVL41:
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #ifndef GD32F30X_HD
 230              		.loc 1 88 9 view .LVU46
 231 012a 9AE7     		b	.L1
 232              	.LVL42:
 233              	.L17:
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 234              		.loc 1 97 9 view .LVU47
 235 012c 4FF44570 		mov	r0, #788
 236              	.LVL43:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 8


  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 237              		.loc 1 97 9 is_stmt 0 view .LVU48
 238 0130 FFF7FEFF 		bl	rcu_periph_reset_enable
 239              	.LVL44:
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 240              		.loc 1 98 9 is_stmt 1 view .LVU49
 241 0134 4FF44570 		mov	r0, #788
 242 0138 FFF7FEFF 		bl	rcu_periph_reset_disable
 243              	.LVL45:
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER10:
 244              		.loc 1 99 9 view .LVU50
 245 013c 91E7     		b	.L1
 246              	.LVL46:
 247              	.L18:
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 248              		.loc 1 102 9 view .LVU51
 249 013e 40F21530 		movw	r0, #789
 250              	.LVL47:
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 251              		.loc 1 102 9 is_stmt 0 view .LVU52
 252 0142 FFF7FEFF 		bl	rcu_periph_reset_enable
 253              	.LVL48:
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 254              		.loc 1 103 9 is_stmt 1 view .LVU53
 255 0146 40F21530 		movw	r0, #789
 256 014a FFF7FEFF 		bl	rcu_periph_reset_disable
 257              	.LVL49:
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER11:
 258              		.loc 1 104 9 view .LVU54
 259 014e 88E7     		b	.L1
 260              	.LVL50:
 261              	.L2:
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 262              		.loc 1 107 9 view .LVU55
 263 0150 40F20640 		movw	r0, #1030
 264              	.LVL51:
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 265              		.loc 1 107 9 is_stmt 0 view .LVU56
 266 0154 FFF7FEFF 		bl	rcu_periph_reset_enable
 267              	.LVL52:
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 268              		.loc 1 108 9 is_stmt 1 view .LVU57
 269 0158 40F20640 		movw	r0, #1030
 270 015c FFF7FEFF 		bl	rcu_periph_reset_disable
 271              	.LVL53:
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER12:
 272              		.loc 1 109 9 view .LVU58
 273 0160 7FE7     		b	.L1
 274              	.LVL54:
 275              	.L14:
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 276              		.loc 1 117 9 view .LVU59
 277 0162 4FF48160 		mov	r0, #1032
 278              	.LVL55:
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 279              		.loc 1 117 9 is_stmt 0 view .LVU60
 280 0166 FFF7FEFF 		bl	rcu_periph_reset_enable
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 9


 281              	.LVL56:
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 282              		.loc 1 118 9 is_stmt 1 view .LVU61
 283 016a 4FF48160 		mov	r0, #1032
 284 016e FFF7FEFF 		bl	rcu_periph_reset_disable
 285              	.LVL57:
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #endif /* GD32F30X_HD */
 286              		.loc 1 119 9 view .LVU62
 287              		.loc 1 124 1 is_stmt 0 view .LVU63
 288 0172 76E7     		b	.L1
 289              	.L26:
 290              		.align	2
 291              	.L25:
 292 0174 00180040 		.word	1073747968
 293 0178 00340140 		.word	1073820672
 294 017c 00500140 		.word	1073827840
 295 0180 00100040 		.word	1073745920
 296              		.cfi_endproc
 297              	.LFE116:
 299              		.section	.text.timer_struct_para_init,"ax",%progbits
 300              		.align	1
 301              		.global	timer_struct_para_init
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 305              		.fpu fpv4-sp-d16
 307              	timer_struct_para_init:
 308              	.LVL58:
 309              	.LFB117:
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  initpara: init parameter struct
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_struct_para_init(timer_parameter_struct* initpara)
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 310              		.loc 1 133 1 is_stmt 1 view -0
 311              		.cfi_startproc
 312              		@ args = 0, pretend = 0, frame = 0
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 314              		@ link register save eliminated.
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the init parameter struct member with the default value */
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->prescaler         = 0U;
 315              		.loc 1 135 5 view .LVU65
 316              		.loc 1 135 33 is_stmt 0 view .LVU66
 317 0000 0023     		movs	r3, #0
 318 0002 0380     		strh	r3, [r0]	@ movhi
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 319              		.loc 1 136 5 is_stmt 1 view .LVU67
 320              		.loc 1 136 33 is_stmt 0 view .LVU68
 321 0004 4380     		strh	r3, [r0, #2]	@ movhi
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 322              		.loc 1 137 5 is_stmt 1 view .LVU69
 323              		.loc 1 137 33 is_stmt 0 view .LVU70
 324 0006 8380     		strh	r3, [r0, #4]	@ movhi
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 10


 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->period            = 65535U;
 325              		.loc 1 138 5 is_stmt 1 view .LVU71
 326              		.loc 1 138 33 is_stmt 0 view .LVU72
 327 0008 4FF6FF72 		movw	r2, #65535
 328 000c 8260     		str	r2, [r0, #8]
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 329              		.loc 1 139 5 is_stmt 1 view .LVU73
 330              		.loc 1 139 33 is_stmt 0 view .LVU74
 331 000e C380     		strh	r3, [r0, #6]	@ movhi
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->repetitioncounter = 0U;
 332              		.loc 1 140 5 is_stmt 1 view .LVU75
 333              		.loc 1 140 33 is_stmt 0 view .LVU76
 334 0010 0373     		strb	r3, [r0, #12]
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 335              		.loc 1 141 1 view .LVU77
 336 0012 7047     		bx	lr
 337              		.cfi_endproc
 338              	.LFE117:
 340              		.section	.text.timer_init,"ax",%progbits
 341              		.align	1
 342              		.global	timer_init
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 346              		.fpu fpv4-sp-d16
 348              	timer_init:
 349              	.LVL59:
 350              	.LFB118:
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER counter
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  initpara: init parameter struct
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   prescaler: prescaler value of the counter clock, 0~65535
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   alignedmode: TIMER_COUNTER_EDGE, TIMER_COUNTER_CENTER_DOWN, TIMER_COUNTER_CENTER_
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   counterdirection: TIMER_COUNTER_UP, TIMER_COUNTER_DOWN
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   period: counter auto reload value, 0~65535
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   clockdivision: TIMER_CKDIV_DIV1, TIMER_CKDIV_DIV2, TIMER_CKDIV_DIV4
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   repetitioncounter: counter repetition value, 0~255
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 351              		.loc 1 157 1 is_stmt 1 view -0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355              		@ link register save eliminated.
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the counter prescaler value */
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 356              		.loc 1 159 5 view .LVU79
 357              		.loc 1 159 49 is_stmt 0 view .LVU80
 358 0000 0B88     		ldrh	r3, [r1]
 359              		.loc 1 159 29 view .LVU81
 360 0002 8362     		str	r3, [r0, #40]
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 11


 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the counter direction and aligned mode */
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 361              		.loc 1 162 5 is_stmt 1 view .LVU82
 362              		.loc 1 162 7 is_stmt 0 view .LVU83
 363 0004 204B     		ldr	r3, .L34
 364 0006 9842     		cmp	r0, r3
 365 0008 12D0     		beq	.L29
 366              		.loc 1 162 33 discriminator 1 view .LVU84
 367 000a B0F1804F 		cmp	r0, #1073741824
 368 000e 0FD0     		beq	.L29
 369              		.loc 1 162 61 discriminator 2 view .LVU85
 370 0010 A3F59433 		sub	r3, r3, #75776
 371 0014 9842     		cmp	r0, r3
 372 0016 0BD0     		beq	.L29
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) || (TIMER7 == timer_periph)){
 373              		.loc 1 163 9 view .LVU86
 374 0018 03F58063 		add	r3, r3, #1024
 375 001c 9842     		cmp	r0, r3
 376 001e 07D0     		beq	.L29
 377              		.loc 1 163 37 discriminator 1 view .LVU87
 378 0020 03F58063 		add	r3, r3, #1024
 379 0024 9842     		cmp	r0, r3
 380 0026 03D0     		beq	.L29
 381              		.loc 1 163 65 discriminator 2 view .LVU88
 382 0028 03F59433 		add	r3, r3, #75776
 383 002c 9842     		cmp	r0, r3
 384 002e 0BD1     		bne	.L30
 385              	.L29:
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)(TIMER_CTL0_DIR|TIMER_CTL0_CAM);
 386              		.loc 1 164 9 is_stmt 1 view .LVU89
 387              		.loc 1 164 34 is_stmt 0 view .LVU90
 388 0030 0368     		ldr	r3, [r0]
 389 0032 23F07003 		bic	r3, r3, #112
 390 0036 0360     		str	r3, [r0]
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 391              		.loc 1 165 9 is_stmt 1 view .LVU91
 392              		.loc 1 165 34 is_stmt 0 view .LVU92
 393 0038 0368     		ldr	r3, [r0]
 394              		.loc 1 165 55 view .LVU93
 395 003a 4A88     		ldrh	r2, [r1, #2]
 396              		.loc 1 165 34 view .LVU94
 397 003c 1343     		orrs	r3, r3, r2
 398 003e 0360     		str	r3, [r0]
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 399              		.loc 1 166 9 is_stmt 1 view .LVU95
 400              		.loc 1 166 34 is_stmt 0 view .LVU96
 401 0040 0368     		ldr	r3, [r0]
 402              		.loc 1 166 55 view .LVU97
 403 0042 8A88     		ldrh	r2, [r1, #4]
 404              		.loc 1 166 34 view .LVU98
 405 0044 1343     		orrs	r3, r3, r2
 406 0046 0360     		str	r3, [r0]
 407              	.L30:
 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the autoreload value */
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 12


 408              		.loc 1 170 5 is_stmt 1 view .LVU99
 409              		.loc 1 170 49 is_stmt 0 view .LVU100
 410 0048 8B68     		ldr	r3, [r1, #8]
 411              		.loc 1 170 29 view .LVU101
 412 004a C362     		str	r3, [r0, #44]
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)){
 413              		.loc 1 172 5 is_stmt 1 view .LVU102
 414              		.loc 1 172 7 is_stmt 0 view .LVU103
 415 004c 0F4B     		ldr	r3, .L34+4
 416 004e 9842     		cmp	r0, r3
 417 0050 0BD0     		beq	.L31
 418              		.loc 1 172 33 discriminator 1 view .LVU104
 419 0052 03F58063 		add	r3, r3, #1024
 420 0056 9842     		cmp	r0, r3
 421 0058 07D0     		beq	.L31
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CKDIV bit */
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 422              		.loc 1 174 9 is_stmt 1 view .LVU105
 423              		.loc 1 174 34 is_stmt 0 view .LVU106
 424 005a 0368     		ldr	r3, [r0]
 425 005c 23F44073 		bic	r3, r3, #768
 426 0060 0360     		str	r3, [r0]
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 427              		.loc 1 175 9 is_stmt 1 view .LVU107
 428              		.loc 1 175 34 is_stmt 0 view .LVU108
 429 0062 0368     		ldr	r3, [r0]
 430              		.loc 1 175 55 view .LVU109
 431 0064 CA88     		ldrh	r2, [r1, #6]
 432              		.loc 1 175 34 view .LVU110
 433 0066 1343     		orrs	r3, r3, r2
 434 0068 0360     		str	r3, [r0]
 435              	.L31:
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 436              		.loc 1 178 5 is_stmt 1 view .LVU111
 437              		.loc 1 178 7 is_stmt 0 view .LVU112
 438 006a 074B     		ldr	r3, .L34
 439 006c 9842     		cmp	r0, r3
 440 006e 03D0     		beq	.L32
 441              		.loc 1 178 33 discriminator 1 view .LVU113
 442 0070 03F50063 		add	r3, r3, #2048
 443 0074 9842     		cmp	r0, r3
 444 0076 01D1     		bne	.L33
 445              	.L32:
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure the repetition counter value */
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 446              		.loc 1 180 9 is_stmt 1 view .LVU114
 447              		.loc 1 180 54 is_stmt 0 view .LVU115
 448 0078 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 449              		.loc 1 180 34 view .LVU116
 450 007a 0363     		str	r3, [r0, #48]
 451              	.L33:
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* generate an update event */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 13


 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 452              		.loc 1 184 5 is_stmt 1 view .LVU117
 453              		.loc 1 184 31 is_stmt 0 view .LVU118
 454 007c 4369     		ldr	r3, [r0, #20]
 455 007e 43F00103 		orr	r3, r3, #1
 456 0082 4361     		str	r3, [r0, #20]
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 457              		.loc 1 185 1 view .LVU119
 458 0084 7047     		bx	lr
 459              	.L35:
 460 0086 00BF     		.align	2
 461              	.L34:
 462 0088 002C0140 		.word	1073818624
 463 008c 00100040 		.word	1073745920
 464              		.cfi_endproc
 465              	.LFE118:
 467              		.section	.text.timer_enable,"ax",%progbits
 468              		.align	1
 469              		.global	timer_enable
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu fpv4-sp-d16
 475              	timer_enable:
 476              	.LVL60:
 477              	.LFB119:
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable a TIMER
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_enable(uint32_t timer_periph)
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 478              		.loc 1 194 1 is_stmt 1 view -0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 0
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 482              		@ link register save eliminated.
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 483              		.loc 1 195 5 view .LVU121
 484              		.loc 1 195 30 is_stmt 0 view .LVU122
 485 0000 0368     		ldr	r3, [r0]
 486 0002 43F00103 		orr	r3, r3, #1
 487 0006 0360     		str	r3, [r0]
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 488              		.loc 1 196 1 view .LVU123
 489 0008 7047     		bx	lr
 490              		.cfi_endproc
 491              	.LFE119:
 493              		.section	.text.timer_disable,"ax",%progbits
 494              		.align	1
 495              		.global	timer_disable
 496              		.syntax unified
 497              		.thumb
 498              		.thumb_func
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 14


 499              		.fpu fpv4-sp-d16
 501              	timer_disable:
 502              	.LVL61:
 503              	.LFB120:
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable a TIMER
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_disable(uint32_t timer_periph)
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 504              		.loc 1 205 1 is_stmt 1 view -0
 505              		.cfi_startproc
 506              		@ args = 0, pretend = 0, frame = 0
 507              		@ frame_needed = 0, uses_anonymous_args = 0
 508              		@ link register save eliminated.
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 509              		.loc 1 206 5 view .LVU125
 510              		.loc 1 206 30 is_stmt 0 view .LVU126
 511 0000 0368     		ldr	r3, [r0]
 512 0002 23F00103 		bic	r3, r3, #1
 513 0006 0360     		str	r3, [r0]
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 514              		.loc 1 207 1 view .LVU127
 515 0008 7047     		bx	lr
 516              		.cfi_endproc
 517              	.LFE120:
 519              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 520              		.align	1
 521              		.global	timer_auto_reload_shadow_enable
 522              		.syntax unified
 523              		.thumb
 524              		.thumb_func
 525              		.fpu fpv4-sp-d16
 527              	timer_auto_reload_shadow_enable:
 528              	.LVL62:
 529              	.LFB121:
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the auto reload shadow function
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 530              		.loc 1 216 1 is_stmt 1 view -0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 0
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534              		@ link register save eliminated.
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 535              		.loc 1 217 5 view .LVU129
 536              		.loc 1 217 30 is_stmt 0 view .LVU130
 537 0000 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 15


 538 0002 43F08003 		orr	r3, r3, #128
 539 0006 0360     		str	r3, [r0]
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 540              		.loc 1 218 1 view .LVU131
 541 0008 7047     		bx	lr
 542              		.cfi_endproc
 543              	.LFE121:
 545              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 546              		.align	1
 547              		.global	timer_auto_reload_shadow_disable
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 551              		.fpu fpv4-sp-d16
 553              	timer_auto_reload_shadow_disable:
 554              	.LVL63:
 555              	.LFB122:
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the auto reload shadow function
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 556              		.loc 1 227 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 561              		.loc 1 228 5 view .LVU133
 562              		.loc 1 228 30 is_stmt 0 view .LVU134
 563 0000 0368     		ldr	r3, [r0]
 564 0002 23F08003 		bic	r3, r3, #128
 565 0006 0360     		str	r3, [r0]
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 566              		.loc 1 229 1 view .LVU135
 567 0008 7047     		bx	lr
 568              		.cfi_endproc
 569              	.LFE122:
 571              		.section	.text.timer_update_event_enable,"ax",%progbits
 572              		.align	1
 573              		.global	timer_update_event_enable
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 577              		.fpu fpv4-sp-d16
 579              	timer_update_event_enable:
 580              	.LVL64:
 581              	.LFB123:
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the update event
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 16


 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 582              		.loc 1 238 1 is_stmt 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 0
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586              		@ link register save eliminated.
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 587              		.loc 1 239 5 view .LVU137
 588              		.loc 1 239 30 is_stmt 0 view .LVU138
 589 0000 0368     		ldr	r3, [r0]
 590 0002 23F00203 		bic	r3, r3, #2
 591 0006 0360     		str	r3, [r0]
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 592              		.loc 1 240 1 view .LVU139
 593 0008 7047     		bx	lr
 594              		.cfi_endproc
 595              	.LFE123:
 597              		.section	.text.timer_update_event_disable,"ax",%progbits
 598              		.align	1
 599              		.global	timer_update_event_disable
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 603              		.fpu fpv4-sp-d16
 605              	timer_update_event_disable:
 606              	.LVL65:
 607              	.LFB124:
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the update event
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 608              		.loc 1 249 1 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 613              		.loc 1 250 5 view .LVU141
 614              		.loc 1 250 30 is_stmt 0 view .LVU142
 615 0000 0368     		ldr	r3, [r0]
 616 0002 43F00203 		orr	r3, r3, #2
 617 0006 0360     		str	r3, [r0]
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 618              		.loc 1 251 1 view .LVU143
 619 0008 7047     		bx	lr
 620              		.cfi_endproc
 621              	.LFE124:
 623              		.section	.text.timer_counter_alignment,"ax",%progbits
 624              		.align	1
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 17


 625              		.global	timer_counter_alignment
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 629              		.fpu fpv4-sp-d16
 631              	timer_counter_alignment:
 632              	.LVL66:
 633              	.LFB125:
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter alignment mode
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  aligned:
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 634              		.loc 1 266 1 is_stmt 1 view -0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638              		@ link register save eliminated.
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 639              		.loc 1 267 5 view .LVU145
 640              		.loc 1 267 30 is_stmt 0 view .LVU146
 641 0000 0368     		ldr	r3, [r0]
 642 0002 23F06003 		bic	r3, r3, #96
 643 0006 0360     		str	r3, [r0]
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 644              		.loc 1 268 5 is_stmt 1 view .LVU147
 645              		.loc 1 268 30 is_stmt 0 view .LVU148
 646 0008 0368     		ldr	r3, [r0]
 647 000a 1943     		orrs	r1, r1, r3
 648              	.LVL67:
 649              		.loc 1 268 30 view .LVU149
 650 000c 0160     		str	r1, [r0]
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 651              		.loc 1 269 1 view .LVU150
 652 000e 7047     		bx	lr
 653              		.cfi_endproc
 654              	.LFE125:
 656              		.section	.text.timer_counter_up_direction,"ax",%progbits
 657              		.align	1
 658              		.global	timer_counter_up_direction
 659              		.syntax unified
 660              		.thumb
 661              		.thumb_func
 662              		.fpu fpv4-sp-d16
 664              	timer_counter_up_direction:
 665              	.LVL68:
 666              	.LFB126:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 18


 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter up direction
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 667              		.loc 1 278 1 is_stmt 1 view -0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 0
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 671              		@ link register save eliminated.
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 672              		.loc 1 279 5 view .LVU152
 673              		.loc 1 279 30 is_stmt 0 view .LVU153
 674 0000 0368     		ldr	r3, [r0]
 675 0002 23F01003 		bic	r3, r3, #16
 676 0006 0360     		str	r3, [r0]
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 677              		.loc 1 280 1 view .LVU154
 678 0008 7047     		bx	lr
 679              		.cfi_endproc
 680              	.LFE126:
 682              		.section	.text.timer_counter_down_direction,"ax",%progbits
 683              		.align	1
 684              		.global	timer_counter_down_direction
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 688              		.fpu fpv4-sp-d16
 690              	timer_counter_down_direction:
 691              	.LVL69:
 692              	.LFB127:
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter down direction
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 693              		.loc 1 289 1 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              		@ link register save eliminated.
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 698              		.loc 1 290 5 view .LVU156
 699              		.loc 1 290 30 is_stmt 0 view .LVU157
 700 0000 0368     		ldr	r3, [r0]
 701 0002 43F01003 		orr	r3, r3, #16
 702 0006 0360     		str	r3, [r0]
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 703              		.loc 1 291 1 view .LVU158
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 19


 704 0008 7047     		bx	lr
 705              		.cfi_endproc
 706              	.LFE127:
 708              		.section	.text.timer_prescaler_config,"ax",%progbits
 709              		.align	1
 710              		.global	timer_prescaler_config
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 714              		.fpu fpv4-sp-d16
 716              	timer_prescaler_config:
 717              	.LVL70:
 718              	.LFB128:
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER prescaler
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  prescaler: prescaler value,0~65535
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  pscreload: prescaler reload mode
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 719              		.loc 1 305 1 is_stmt 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723              		@ link register save eliminated.
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 724              		.loc 1 306 5 view .LVU160
 725              		.loc 1 306 29 is_stmt 0 view .LVU161
 726 0000 8162     		str	r1, [r0, #40]
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
 727              		.loc 1 308 5 is_stmt 1 view .LVU162
 728              		.loc 1 308 7 is_stmt 0 view .LVU163
 729 0002 1AB9     		cbnz	r2, .L45
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 730              		.loc 1 309 9 is_stmt 1 view .LVU164
 731              		.loc 1 309 35 is_stmt 0 view .LVU165
 732 0004 4369     		ldr	r3, [r0, #20]
 733 0006 43F00103 		orr	r3, r3, #1
 734 000a 4361     		str	r3, [r0, #20]
 735              	.L45:
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 736              		.loc 1 311 1 view .LVU166
 737 000c 7047     		bx	lr
 738              		.cfi_endproc
 739              	.LFE128:
 741              		.section	.text.timer_repetition_value_config,"ax",%progbits
 742              		.align	1
 743              		.global	timer_repetition_value_config
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 20


 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 747              		.fpu fpv4-sp-d16
 749              	timer_repetition_value_config:
 750              	.LVL71:
 751              	.LFB129:
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER repetition register value
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 752              		.loc 1 321 1 is_stmt 1 view -0
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 0
 755              		@ frame_needed = 0, uses_anonymous_args = 0
 756              		@ link register save eliminated.
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 757              		.loc 1 322 5 view .LVU168
 758              		.loc 1 322 30 is_stmt 0 view .LVU169
 759 0000 0163     		str	r1, [r0, #48]
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** } 
 760              		.loc 1 323 1 view .LVU170
 761 0002 7047     		bx	lr
 762              		.cfi_endproc
 763              	.LFE129:
 765              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 766              		.align	1
 767              		.global	timer_autoreload_value_config
 768              		.syntax unified
 769              		.thumb
 770              		.thumb_func
 771              		.fpu fpv4-sp-d16
 773              	timer_autoreload_value_config:
 774              	.LVL72:
 775              	.LFB130:
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****  
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER autoreload register value
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  autoreload: the counter auto-reload value,0~65535
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint16_t autoreload)
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 776              		.loc 1 333 1 is_stmt 1 view -0
 777              		.cfi_startproc
 778              		@ args = 0, pretend = 0, frame = 0
 779              		@ frame_needed = 0, uses_anonymous_args = 0
 780              		@ link register save eliminated.
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 21


 781              		.loc 1 334 5 view .LVU172
 782              		.loc 1 334 29 is_stmt 0 view .LVU173
 783 0000 C162     		str	r1, [r0, #44]
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 784              		.loc 1 335 1 view .LVU174
 785 0002 7047     		bx	lr
 786              		.cfi_endproc
 787              	.LFE130:
 789              		.section	.text.timer_counter_value_config,"ax",%progbits
 790              		.align	1
 791              		.global	timer_counter_value_config
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 795              		.fpu fpv4-sp-d16
 797              	timer_counter_value_config:
 798              	.LVL73:
 799              	.LFB131:
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER counter register value
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  counter: the counter value,0~65535
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint16_t counter)
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 800              		.loc 1 345 1 is_stmt 1 view -0
 801              		.cfi_startproc
 802              		@ args = 0, pretend = 0, frame = 0
 803              		@ frame_needed = 0, uses_anonymous_args = 0
 804              		@ link register save eliminated.
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 805              		.loc 1 346 5 view .LVU176
 806              		.loc 1 346 29 is_stmt 0 view .LVU177
 807 0000 4162     		str	r1, [r0, #36]
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 808              		.loc 1 347 1 view .LVU178
 809 0002 7047     		bx	lr
 810              		.cfi_endproc
 811              	.LFE131:
 813              		.section	.text.timer_counter_read,"ax",%progbits
 814              		.align	1
 815              		.global	timer_counter_read
 816              		.syntax unified
 817              		.thumb
 818              		.thumb_func
 819              		.fpu fpv4-sp-d16
 821              	timer_counter_read:
 822              	.LVL74:
 823              	.LFB132:
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER counter value
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 22


 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     counter value
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 824              		.loc 1 356 1 is_stmt 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828              		@ link register save eliminated.
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t count_value = 0U;
 829              		.loc 1 357 5 view .LVU180
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     count_value = TIMER_CNT(timer_periph);
 830              		.loc 1 358 5 view .LVU181
 831              		.loc 1 358 17 is_stmt 0 view .LVU182
 832 0000 406A     		ldr	r0, [r0, #36]
 833              	.LVL75:
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (count_value);
 834              		.loc 1 359 5 is_stmt 1 view .LVU183
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 835              		.loc 1 360 1 is_stmt 0 view .LVU184
 836 0002 7047     		bx	lr
 837              		.cfi_endproc
 838              	.LFE132:
 840              		.section	.text.timer_prescaler_read,"ax",%progbits
 841              		.align	1
 842              		.global	timer_prescaler_read
 843              		.syntax unified
 844              		.thumb
 845              		.thumb_func
 846              		.fpu fpv4-sp-d16
 848              	timer_prescaler_read:
 849              	.LVL76:
 850              	.LFB133:
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER prescaler value
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     prescaler register value
 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 851              		.loc 1 369 1 is_stmt 1 view -0
 852              		.cfi_startproc
 853              		@ args = 0, pretend = 0, frame = 0
 854              		@ frame_needed = 0, uses_anonymous_args = 0
 855              		@ link register save eliminated.
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t prescaler_value = 0U;
 856              		.loc 1 370 5 view .LVU186
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 857              		.loc 1 371 5 view .LVU187
 858              		.loc 1 371 34 is_stmt 0 view .LVU188
 859 0000 806A     		ldr	r0, [r0, #40]
 860              	.LVL77:
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (prescaler_value);
 861              		.loc 1 372 5 is_stmt 1 view .LVU189
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 23


 862              		.loc 1 373 1 is_stmt 0 view .LVU190
 863 0002 80B2     		uxth	r0, r0
 864              		.loc 1 373 1 view .LVU191
 865 0004 7047     		bx	lr
 866              		.cfi_endproc
 867              	.LFE133:
 869              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 870              		.align	1
 871              		.global	timer_single_pulse_mode_config
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 875              		.fpu fpv4-sp-d16
 877              	timer_single_pulse_mode_config:
 878              	.LVL78:
 879              	.LFB134:
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER single pulse mode
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  spmode:
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 880              		.loc 1 386 1 is_stmt 1 view -0
 881              		.cfi_startproc
 882              		@ args = 0, pretend = 0, frame = 0
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884              		@ link register save eliminated.
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 885              		.loc 1 387 5 view .LVU193
 886              		.loc 1 387 7 is_stmt 0 view .LVU194
 887 0000 21B9     		cbnz	r1, .L53
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 888              		.loc 1 388 9 is_stmt 1 view .LVU195
 889              		.loc 1 388 34 is_stmt 0 view .LVU196
 890 0002 0368     		ldr	r3, [r0]
 891 0004 43F00803 		orr	r3, r3, #8
 892 0008 0360     		str	r3, [r0]
 893 000a 7047     		bx	lr
 894              	.L53:
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 895              		.loc 1 389 11 is_stmt 1 view .LVU197
 896              		.loc 1 389 13 is_stmt 0 view .LVU198
 897 000c 0129     		cmp	r1, #1
 898 000e 00D0     		beq	.L55
 899              	.L52:
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 24


 900              		.loc 1 394 1 view .LVU199
 901 0010 7047     		bx	lr
 902              	.L55:
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 903              		.loc 1 390 9 is_stmt 1 view .LVU200
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 904              		.loc 1 390 34 is_stmt 0 view .LVU201
 905 0012 0368     		ldr	r3, [r0]
 906 0014 23F00803 		bic	r3, r3, #8
 907 0018 0360     		str	r3, [r0]
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 908              		.loc 1 393 5 is_stmt 1 view .LVU202
 909              		.loc 1 394 1 is_stmt 0 view .LVU203
 910 001a F9E7     		b	.L52
 911              		.cfi_endproc
 912              	.LFE134:
 914              		.section	.text.timer_update_source_config,"ax",%progbits
 915              		.align	1
 916              		.global	timer_update_source_config
 917              		.syntax unified
 918              		.thumb
 919              		.thumb_func
 920              		.fpu fpv4-sp-d16
 922              	timer_update_source_config:
 923              	.LVL79:
 924              	.LFB135:
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER update source 
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  update: 
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 925              		.loc 1 407 1 is_stmt 1 view -0
 926              		.cfi_startproc
 927              		@ args = 0, pretend = 0, frame = 0
 928              		@ frame_needed = 0, uses_anonymous_args = 0
 929              		@ link register save eliminated.
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 930              		.loc 1 408 5 view .LVU205
 931              		.loc 1 408 7 is_stmt 0 view .LVU206
 932 0000 21B9     		cbnz	r1, .L57
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 933              		.loc 1 409 9 is_stmt 1 view .LVU207
 934              		.loc 1 409 34 is_stmt 0 view .LVU208
 935 0002 0368     		ldr	r3, [r0]
 936 0004 43F00403 		orr	r3, r3, #4
 937 0008 0360     		str	r3, [r0]
 938 000a 7047     		bx	lr
 939              	.L57:
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 25


 940              		.loc 1 410 11 is_stmt 1 view .LVU209
 941              		.loc 1 410 13 is_stmt 0 view .LVU210
 942 000c 0129     		cmp	r1, #1
 943 000e 00D0     		beq	.L59
 944              	.L56:
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 945              		.loc 1 415 1 view .LVU211
 946 0010 7047     		bx	lr
 947              	.L59:
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 948              		.loc 1 411 9 is_stmt 1 view .LVU212
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 949              		.loc 1 411 34 is_stmt 0 view .LVU213
 950 0012 0368     		ldr	r3, [r0]
 951 0014 23F00403 		bic	r3, r3, #4
 952 0018 0360     		str	r3, [r0]
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 953              		.loc 1 414 5 is_stmt 1 view .LVU214
 954              		.loc 1 415 1 is_stmt 0 view .LVU215
 955 001a F9E7     		b	.L56
 956              		.cfi_endproc
 957              	.LFE135:
 959              		.section	.text.timer_interrupt_enable,"ax",%progbits
 960              		.align	1
 961              		.global	timer_interrupt_enable
 962              		.syntax unified
 963              		.thumb
 964              		.thumb_func
 965              		.fpu fpv4-sp-d16
 967              	timer_interrupt_enable:
 968              	.LVL80:
 969              	.LFB136:
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the TIMER interrupt
 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters 
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: timer interrupt enable source
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 970              		.loc 1 434 1 is_stmt 1 view -0
 971              		.cfi_startproc
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 26


 972              		@ args = 0, pretend = 0, frame = 0
 973              		@ frame_needed = 0, uses_anonymous_args = 0
 974              		@ link register save eliminated.
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 975              		.loc 1 435 5 view .LVU217
 976              		.loc 1 435 34 is_stmt 0 view .LVU218
 977 0000 C368     		ldr	r3, [r0, #12]
 978 0002 1943     		orrs	r1, r1, r3
 979              	.LVL81:
 980              		.loc 1 435 34 view .LVU219
 981 0004 C160     		str	r1, [r0, #12]
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 982              		.loc 1 436 1 view .LVU220
 983 0006 7047     		bx	lr
 984              		.cfi_endproc
 985              	.LFE136:
 987              		.section	.text.timer_interrupt_disable,"ax",%progbits
 988              		.align	1
 989              		.global	timer_interrupt_disable
 990              		.syntax unified
 991              		.thumb
 992              		.thumb_func
 993              		.fpu fpv4-sp-d16
 995              	timer_interrupt_disable:
 996              	.LVL82:
 997              	.LFB137:
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the TIMER interrupt
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: timer interrupt source disable 
 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_UP: update interrupt disable, TIMERx(x=0..13)
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt disable, TIMERx(x=0..4,7..13)
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt disable, TIMERx(x=0..4,7,8,11)
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt disable, TIMERx(x=0..4,7)
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt disable , TIMERx(x=0..4,7)
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt disable, TIMERx(x=0,7)
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt disable, TIMERx(x=0..4,7,8,11)
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,7)
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 998              		.loc 1 455 1 is_stmt 1 view -0
 999              		.cfi_startproc
 1000              		@ args = 0, pretend = 0, frame = 0
 1001              		@ frame_needed = 0, uses_anonymous_args = 0
 1002              		@ link register save eliminated.
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt); 
 1003              		.loc 1 456 5 view .LVU222
 1004              		.loc 1 456 34 is_stmt 0 view .LVU223
 1005 0000 C368     		ldr	r3, [r0, #12]
 1006 0002 23EA0101 		bic	r1, r3, r1
 1007              	.LVL83:
 1008              		.loc 1 456 34 view .LVU224
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 27


 1009 0006 C160     		str	r1, [r0, #12]
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1010              		.loc 1 457 1 view .LVU225
 1011 0008 7047     		bx	lr
 1012              		.cfi_endproc
 1013              	.LFE137:
 1015              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 1016              		.align	1
 1017              		.global	timer_interrupt_flag_get
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1021              		.fpu fpv4-sp-d16
 1023              	timer_interrupt_flag_get:
 1024              	.LVL84:
 1025              	.LFB138:
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      get timer interrupt flag
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     FlagStatus: SET or RESET
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1026              		.loc 1 476 1 is_stmt 1 view -0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030              		@ link register save eliminated.
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t val;
 1031              		.loc 1 477 5 view .LVU227
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 1032              		.loc 1 478 5 view .LVU228
 1033              		.loc 1 478 12 is_stmt 0 view .LVU229
 1034 0000 C368     		ldr	r3, [r0, #12]
 1035              		.loc 1 478 9 view .LVU230
 1036 0002 0B40     		ands	r3, r3, r1
 1037              	.LVL85:
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt) ) && (RESET != val)){
 1038              		.loc 1 479 5 is_stmt 1 view .LVU231
 1039              		.loc 1 479 19 is_stmt 0 view .LVU232
 1040 0004 0269     		ldr	r2, [r0, #16]
 1041              		.loc 1 479 7 view .LVU233
 1042 0006 0A42     		tst	r2, r1
 1043 0008 02D0     		beq	.L64
 1044              		.loc 1 479 59 discriminator 1 view .LVU234
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 28


 1045 000a 1BB9     		cbnz	r3, .L65
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return RESET;
 1046              		.loc 1 482 16 view .LVU235
 1047 000c 0020     		movs	r0, #0
 1048              	.LVL86:
 1049              		.loc 1 482 16 view .LVU236
 1050 000e 7047     		bx	lr
 1051              	.LVL87:
 1052              	.L64:
 1053              		.loc 1 482 16 view .LVU237
 1054 0010 0020     		movs	r0, #0
 1055              	.LVL88:
 1056              		.loc 1 482 16 view .LVU238
 1057 0012 7047     		bx	lr
 1058              	.LVL89:
 1059              	.L65:
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 1060              		.loc 1 480 16 view .LVU239
 1061 0014 0120     		movs	r0, #1
 1062              	.LVL90:
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1063              		.loc 1 484 1 view .LVU240
 1064 0016 7047     		bx	lr
 1065              		.cfi_endproc
 1066              	.LFE138:
 1068              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 1069              		.align	1
 1070              		.global	timer_interrupt_flag_clear
 1071              		.syntax unified
 1072              		.thumb
 1073              		.thumb_func
 1074              		.fpu fpv4-sp-d16
 1076              	timer_interrupt_flag_clear:
 1077              	.LVL91:
 1078              	.LFB139:
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      clear TIMER interrupt flag
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 29


 1079              		.loc 1 503 1 is_stmt 1 view -0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 0, uses_anonymous_args = 0
 1083              		@ link register save eliminated.
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 1084              		.loc 1 504 5 view .LVU242
 1085              		.loc 1 504 33 is_stmt 0 view .LVU243
 1086 0000 C943     		mvns	r1, r1
 1087              	.LVL92:
 1088              		.loc 1 504 30 view .LVU244
 1089 0002 0161     		str	r1, [r0, #16]
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1090              		.loc 1 505 1 view .LVU245
 1091 0004 7047     		bx	lr
 1092              		.cfi_endproc
 1093              	.LFE139:
 1095              		.section	.text.timer_flag_get,"ax",%progbits
 1096              		.align	1
 1097              		.global	timer_flag_get
 1098              		.syntax unified
 1099              		.thumb
 1100              		.thumb_func
 1101              		.fpu fpv4-sp-d16
 1103              	timer_flag_get:
 1104              	.LVL93:
 1105              	.LFB140:
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      get TIMER flags
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  flag: the timer interrupt flags
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     FlagStatus: SET or RESET
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1106              		.loc 1 528 1 is_stmt 1 view -0
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 0
 1109              		@ frame_needed = 0, uses_anonymous_args = 0
 1110              		@ link register save eliminated.
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)){
 1111              		.loc 1 529 5 view .LVU247
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 30


 1112              		.loc 1 529 18 is_stmt 0 view .LVU248
 1113 0000 0369     		ldr	r3, [r0, #16]
 1114              		.loc 1 529 7 view .LVU249
 1115 0002 0B42     		tst	r3, r1
 1116 0004 01D0     		beq	.L69
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 1117              		.loc 1 530 16 view .LVU250
 1118 0006 0120     		movs	r0, #1
 1119              	.LVL94:
 1120              		.loc 1 530 16 view .LVU251
 1121 0008 7047     		bx	lr
 1122              	.LVL95:
 1123              	.L69:
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return RESET;
 1124              		.loc 1 532 16 view .LVU252
 1125 000a 0020     		movs	r0, #0
 1126              	.LVL96:
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1127              		.loc 1 534 1 view .LVU253
 1128 000c 7047     		bx	lr
 1129              		.cfi_endproc
 1130              	.LFE140:
 1132              		.section	.text.timer_flag_clear,"ax",%progbits
 1133              		.align	1
 1134              		.global	timer_flag_clear
 1135              		.syntax unified
 1136              		.thumb
 1137              		.thumb_func
 1138              		.fpu fpv4-sp-d16
 1140              	timer_flag_clear:
 1141              	.LVL97:
 1142              	.LFB141:
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      clear TIMER flags
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  flag: the timer interrupt flags
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 31


 1143              		.loc 1 557 1 is_stmt 1 view -0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 1148              		.loc 1 558 5 view .LVU255
 1149              		.loc 1 558 33 is_stmt 0 view .LVU256
 1150 0000 C943     		mvns	r1, r1
 1151              	.LVL98:
 1152              		.loc 1 558 30 view .LVU257
 1153 0002 0161     		str	r1, [r0, #16]
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1154              		.loc 1 559 1 view .LVU258
 1155 0004 7047     		bx	lr
 1156              		.cfi_endproc
 1157              	.LFE141:
 1159              		.section	.text.timer_dma_enable,"ax",%progbits
 1160              		.align	1
 1161              		.global	timer_dma_enable
 1162              		.syntax unified
 1163              		.thumb
 1164              		.thumb_func
 1165              		.fpu fpv4-sp-d16
 1167              	timer_dma_enable:
 1168              	.LVL99:
 1169              	.LFB142:
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the TIMER DMA
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma: specify which DMA to enable
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable,TIMERx(x=0..7)
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable,TIMERx(x=0..4,7)
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable,TIMERx(x=0..4,7)
 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable,TIMERx(x=0..4,7)
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable,TIMERx(x=0..4,7)
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request enable,TIMERx(x=0,7)
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable,TIMERx(x=0..4,7)
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1170              		.loc 1 577 1 is_stmt 1 view -0
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 0
 1173              		@ frame_needed = 0, uses_anonymous_args = 0
 1174              		@ link register save eliminated.
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 1175              		.loc 1 578 5 view .LVU260
 1176              		.loc 1 578 34 is_stmt 0 view .LVU261
 1177 0000 C368     		ldr	r3, [r0, #12]
 1178 0002 1943     		orrs	r1, r1, r3
 1179              	.LVL100:
 1180              		.loc 1 578 34 view .LVU262
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 32


 1181 0004 C160     		str	r1, [r0, #12]
 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1182              		.loc 1 579 1 view .LVU263
 1183 0006 7047     		bx	lr
 1184              		.cfi_endproc
 1185              	.LFE142:
 1187              		.section	.text.timer_dma_disable,"ax",%progbits
 1188              		.align	1
 1189              		.global	timer_dma_disable
 1190              		.syntax unified
 1191              		.thumb
 1192              		.thumb_func
 1193              		.fpu fpv4-sp-d16
 1195              	timer_dma_disable:
 1196              	.LVL101:
 1197              	.LFB143:
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the TIMER DMA
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma: specify which DMA to enable
 585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 one or more parameters can be selected which are shown as below:
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA ,TIMERx(x=0..7)
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request ,TIMERx(x=0,7)
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1198              		.loc 1 597 1 is_stmt 1 view -0
 1199              		.cfi_startproc
 1200              		@ args = 0, pretend = 0, frame = 0
 1201              		@ frame_needed = 0, uses_anonymous_args = 0
 1202              		@ link register save eliminated.
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 1203              		.loc 1 598 5 view .LVU265
 1204              		.loc 1 598 34 is_stmt 0 view .LVU266
 1205 0000 C368     		ldr	r3, [r0, #12]
 1206 0002 23EA0101 		bic	r1, r3, r1
 1207              	.LVL102:
 1208              		.loc 1 598 34 view .LVU267
 1209 0006 C160     		str	r1, [r0, #12]
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1210              		.loc 1 599 1 view .LVU268
 1211 0008 7047     		bx	lr
 1212              		.cfi_endproc
 1213              	.LFE143:
 1215              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 1216              		.align	1
 1217              		.global	timer_channel_dma_request_source_select
 1218              		.syntax unified
 1219              		.thumb
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 33


 1220              		.thumb_func
 1221              		.fpu fpv4-sp-d16
 1223              	timer_channel_dma_request_source_select:
 1224              	.LVL103:
 1225              	.LFB144:
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      channel DMA request source selection
 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1226              		.loc 1 612 1 is_stmt 1 view -0
 1227              		.cfi_startproc
 1228              		@ args = 0, pretend = 0, frame = 0
 1229              		@ frame_needed = 0, uses_anonymous_args = 0
 1230              		@ link register save eliminated.
 613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 1231              		.loc 1 613 5 view .LVU270
 1232              		.loc 1 613 7 is_stmt 0 view .LVU271
 1233 0000 21B9     		cbnz	r1, .L74
 614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1234              		.loc 1 614 9 is_stmt 1 view .LVU272
 1235              		.loc 1 614 34 is_stmt 0 view .LVU273
 1236 0002 4368     		ldr	r3, [r0, #4]
 1237 0004 43F00803 		orr	r3, r3, #8
 1238 0008 4360     		str	r3, [r0, #4]
 1239 000a 7047     		bx	lr
 1240              	.L74:
 615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1241              		.loc 1 615 11 is_stmt 1 view .LVU274
 1242              		.loc 1 615 13 is_stmt 0 view .LVU275
 1243 000c 0129     		cmp	r1, #1
 1244 000e 00D0     		beq	.L76
 1245              	.L73:
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1246              		.loc 1 620 1 view .LVU276
 1247 0010 7047     		bx	lr
 1248              	.L76:
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1249              		.loc 1 616 9 is_stmt 1 view .LVU277
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1250              		.loc 1 616 34 is_stmt 0 view .LVU278
 1251 0012 4368     		ldr	r3, [r0, #4]
 1252 0014 23F00803 		bic	r3, r3, #8
 1253 0018 4360     		str	r3, [r0, #4]
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 34


 1254              		.loc 1 619 5 is_stmt 1 view .LVU279
 1255              		.loc 1 620 1 is_stmt 0 view .LVU280
 1256 001a F9E7     		b	.L73
 1257              		.cfi_endproc
 1258              	.LFE144:
 1260              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1261              		.align	1
 1262              		.global	timer_dma_transfer_config
 1263              		.syntax unified
 1264              		.thumb
 1265              		.thumb_func
 1266              		.fpu fpv4-sp-d16
 1268              	timer_dma_transfer_config:
 1269              	.LVL104:
 1270              	.LFB145:
 621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure the TIMER DMA transfer
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_baseaddr:
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
 629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0,7)
 645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB,TIMERx(x=0..4,7)
 647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_lenth:
 648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1271              		.loc 1 654 1 is_stmt 1 view -0
 1272              		.cfi_startproc
 1273              		@ args = 0, pretend = 0, frame = 0
 1274              		@ frame_needed = 0, uses_anonymous_args = 0
 1275              		@ link register save eliminated.
 655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1276              		.loc 1 655 5 view .LVU282
 1277              		.loc 1 655 32 is_stmt 0 view .LVU283
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 35


 1278 0000 836C     		ldr	r3, [r0, #72]
 1279 0002 23F4F853 		bic	r3, r3, #7936
 1280 0006 23F01F03 		bic	r3, r3, #31
 1281 000a 8364     		str	r3, [r0, #72]
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1282              		.loc 1 656 5 is_stmt 1 view .LVU284
 1283              		.loc 1 656 32 is_stmt 0 view .LVU285
 1284 000c 836C     		ldr	r3, [r0, #72]
 1285              		.loc 1 656 59 view .LVU286
 1286 000e 0A43     		orrs	r2, r2, r1
 1287              	.LVL105:
 1288              		.loc 1 656 32 view .LVU287
 1289 0010 1343     		orrs	r3, r3, r2
 1290 0012 8364     		str	r3, [r0, #72]
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1291              		.loc 1 657 1 view .LVU288
 1292 0014 7047     		bx	lr
 1293              		.cfi_endproc
 1294              	.LFE145:
 1296              		.section	.text.timer_event_software_generate,"ax",%progbits
 1297              		.align	1
 1298              		.global	timer_event_software_generate
 1299              		.syntax unified
 1300              		.thumb
 1301              		.thumb_func
 1302              		.fpu fpv4-sp-d16
 1304              	timer_event_software_generate:
 1305              	.LVL106:
 1306              	.LFB146:
 658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      software generate events 
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  event: the timer software event generation sources
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 one or more parameters can be selected which are shown as below:
 664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0..13)
 665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation,TIMERx(x=0..4
 666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation,TIMERx(x=0..4
 667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation,TIMERx(x=0..4
 668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation,TIMERx(x=0..4
 669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation,TIMERx(x=0,7) 
 670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation,TIMERx(x=0..4,7,8,11)
 671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation,TIMERx(x=0,7)
 672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1307              		.loc 1 676 1 is_stmt 1 view -0
 1308              		.cfi_startproc
 1309              		@ args = 0, pretend = 0, frame = 0
 1310              		@ frame_needed = 0, uses_anonymous_args = 0
 1311              		@ link register save eliminated.
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1312              		.loc 1 677 5 view .LVU290
 1313              		.loc 1 677 31 is_stmt 0 view .LVU291
 1314 0000 4369     		ldr	r3, [r0, #20]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 36


 1315 0002 1943     		orrs	r1, r1, r3
 1316              	.LVL107:
 1317              		.loc 1 677 31 view .LVU292
 1318 0004 4161     		str	r1, [r0, #20]
 678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1319              		.loc 1 678 1 view .LVU293
 1320 0006 7047     		bx	lr
 1321              		.cfi_endproc
 1322              	.LFE146:
 1324              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1325              		.align	1
 1326              		.global	timer_break_struct_para_init
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1330              		.fpu fpv4-sp-d16
 1332              	timer_break_struct_para_init:
 1333              	.LVL108:
 1334              	.LFB147:
 679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1335              		.loc 1 687 1 is_stmt 1 view -0
 1336              		.cfi_startproc
 1337              		@ args = 0, pretend = 0, frame = 0
 1338              		@ frame_needed = 0, uses_anonymous_args = 0
 1339              		@ link register save eliminated.
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the break parameter struct member with the default value */
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1340              		.loc 1 689 5 view .LVU295
 1341              		.loc 1 689 32 is_stmt 0 view .LVU296
 1342 0000 0023     		movs	r3, #0
 1343 0002 0380     		strh	r3, [r0]	@ movhi
 690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1344              		.loc 1 690 5 is_stmt 1 view .LVU297
 1345              		.loc 1 690 32 is_stmt 0 view .LVU298
 1346 0004 4380     		strh	r3, [r0, #2]	@ movhi
 691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->deadtime        = 0U;
 1347              		.loc 1 691 5 is_stmt 1 view .LVU299
 1348              		.loc 1 691 32 is_stmt 0 view .LVU300
 1349 0006 8380     		strh	r3, [r0, #4]	@ movhi
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1350              		.loc 1 692 5 is_stmt 1 view .LVU301
 1351              		.loc 1 692 32 is_stmt 0 view .LVU302
 1352 0008 C380     		strh	r3, [r0, #6]	@ movhi
 693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1353              		.loc 1 693 5 is_stmt 1 view .LVU303
 1354              		.loc 1 693 32 is_stmt 0 view .LVU304
 1355 000a 0381     		strh	r3, [r0, #8]	@ movhi
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1356              		.loc 1 694 5 is_stmt 1 view .LVU305
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 37


 1357              		.loc 1 694 32 is_stmt 0 view .LVU306
 1358 000c 4381     		strh	r3, [r0, #10]	@ movhi
 695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1359              		.loc 1 695 5 is_stmt 1 view .LVU307
 1360              		.loc 1 695 32 is_stmt 0 view .LVU308
 1361 000e 8381     		strh	r3, [r0, #12]	@ movhi
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1362              		.loc 1 696 1 view .LVU309
 1363 0010 7047     		bx	lr
 1364              		.cfi_endproc
 1365              	.LFE147:
 1367              		.section	.text.timer_break_config,"ax",%progbits
 1368              		.align	1
 1369              		.global	timer_break_config
 1370              		.syntax unified
 1371              		.thumb
 1372              		.thumb_func
 1373              		.fpu fpv4-sp-d16
 1375              	timer_break_config:
 1376              	.LVL109:
 1377              	.LFB148:
 697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER break function 
 700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 deadtime: 0~255
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1378              		.loc 1 713 1 is_stmt 1 view -0
 1379              		.cfi_startproc
 1380              		@ args = 0, pretend = 0, frame = 0
 1381              		@ frame_needed = 0, uses_anonymous_args = 0
 1382              		@ link register save eliminated.
 1383              		.loc 1 713 1 is_stmt 0 view .LVU311
 1384 0000 F0B4     		push	{r4, r5, r6, r7}
 1385              	.LCFI1:
 1386              		.cfi_def_cfa_offset 16
 1387              		.cfi_offset 4, -16
 1388              		.cfi_offset 5, -12
 1389              		.cfi_offset 6, -8
 1390              		.cfi_offset 7, -4
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate))|
 1391              		.loc 1 714 5 is_stmt 1 view .LVU312
 1392              		.loc 1 714 64 is_stmt 0 view .LVU313
 1393 0002 0F88     		ldrh	r7, [r1]
 715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1394              		.loc 1 715 64 view .LVU314
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 38


 1395 0004 B1F802C0 		ldrh	ip, [r1, #2]
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->deadtime))|
 1396              		.loc 1 716 64 view .LVU315
 1397 0008 8E88     		ldrh	r6, [r1, #4]
 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity))|
 1398              		.loc 1 717 64 view .LVU316
 1399 000a CD88     		ldrh	r5, [r1, #6]
 718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1400              		.loc 1 718 64 view .LVU317
 1401 000c 0C89     		ldrh	r4, [r1, #8]
 719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->protectmode))|
 1402              		.loc 1 719 64 view .LVU318
 1403 000e 4A89     		ldrh	r2, [r1, #10]
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 1404              		.loc 1 720 64 view .LVU319
 1405 0010 8B89     		ldrh	r3, [r1, #12]
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1406              		.loc 1 714 32 view .LVU320
 1407 0012 47EA0C07 		orr	r7, r7, ip
 1408 0016 3E43     		orrs	r6, r6, r7
 1409 0018 3543     		orrs	r5, r5, r6
 1410 001a 2C43     		orrs	r4, r4, r5
 1411 001c 2243     		orrs	r2, r2, r4
 1412 001e 1343     		orrs	r3, r3, r2
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1413              		.loc 1 714 30 view .LVU321
 1414 0020 4364     		str	r3, [r0, #68]
 721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1415              		.loc 1 721 1 view .LVU322
 1416 0022 F0BC     		pop	{r4, r5, r6, r7}
 1417              	.LCFI2:
 1418              		.cfi_restore 7
 1419              		.cfi_restore 6
 1420              		.cfi_restore 5
 1421              		.cfi_restore 4
 1422              		.cfi_def_cfa_offset 0
 1423 0024 7047     		bx	lr
 1424              		.cfi_endproc
 1425              	.LFE148:
 1427              		.section	.text.timer_break_enable,"ax",%progbits
 1428              		.align	1
 1429              		.global	timer_break_enable
 1430              		.syntax unified
 1431              		.thumb
 1432              		.thumb_func
 1433              		.fpu fpv4-sp-d16
 1435              	timer_break_enable:
 1436              	.LVL110:
 1437              	.LFB149:
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable TIMER break function
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_enable(uint32_t timer_periph)
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 39


 730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1438              		.loc 1 730 1 is_stmt 1 view -0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		@ link register save eliminated.
 731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1443              		.loc 1 731 5 view .LVU324
 1444              		.loc 1 731 30 is_stmt 0 view .LVU325
 1445 0000 436C     		ldr	r3, [r0, #68]
 1446 0002 43F48053 		orr	r3, r3, #4096
 1447 0006 4364     		str	r3, [r0, #68]
 732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1448              		.loc 1 732 1 view .LVU326
 1449 0008 7047     		bx	lr
 1450              		.cfi_endproc
 1451              	.LFE149:
 1453              		.section	.text.timer_break_disable,"ax",%progbits
 1454              		.align	1
 1455              		.global	timer_break_disable
 1456              		.syntax unified
 1457              		.thumb
 1458              		.thumb_func
 1459              		.fpu fpv4-sp-d16
 1461              	timer_break_disable:
 1462              	.LVL111:
 1463              	.LFB150:
 733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER break function
 736:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 737:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 738:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 739:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 740:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_disable(uint32_t timer_periph)
 741:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1464              		.loc 1 741 1 is_stmt 1 view -0
 1465              		.cfi_startproc
 1466              		@ args = 0, pretend = 0, frame = 0
 1467              		@ frame_needed = 0, uses_anonymous_args = 0
 1468              		@ link register save eliminated.
 742:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1469              		.loc 1 742 5 view .LVU328
 1470              		.loc 1 742 30 is_stmt 0 view .LVU329
 1471 0000 436C     		ldr	r3, [r0, #68]
 1472 0002 23F48053 		bic	r3, r3, #4096
 1473 0006 4364     		str	r3, [r0, #68]
 743:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1474              		.loc 1 743 1 view .LVU330
 1475 0008 7047     		bx	lr
 1476              		.cfi_endproc
 1477              	.LFE150:
 1479              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1480              		.align	1
 1481              		.global	timer_automatic_output_enable
 1482              		.syntax unified
 1483              		.thumb
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 40


 1484              		.thumb_func
 1485              		.fpu fpv4-sp-d16
 1487              	timer_automatic_output_enable:
 1488              	.LVL112:
 1489              	.LFB151:
 744:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 745:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 746:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable TIMER output automatic function
 747:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 748:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 749:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 750:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 751:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 752:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1490              		.loc 1 752 1 is_stmt 1 view -0
 1491              		.cfi_startproc
 1492              		@ args = 0, pretend = 0, frame = 0
 1493              		@ frame_needed = 0, uses_anonymous_args = 0
 1494              		@ link register save eliminated.
 753:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1495              		.loc 1 753 5 view .LVU332
 1496              		.loc 1 753 30 is_stmt 0 view .LVU333
 1497 0000 436C     		ldr	r3, [r0, #68]
 1498 0002 43F48043 		orr	r3, r3, #16384
 1499 0006 4364     		str	r3, [r0, #68]
 754:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1500              		.loc 1 754 1 view .LVU334
 1501 0008 7047     		bx	lr
 1502              		.cfi_endproc
 1503              	.LFE151:
 1505              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1506              		.align	1
 1507              		.global	timer_automatic_output_disable
 1508              		.syntax unified
 1509              		.thumb
 1510              		.thumb_func
 1511              		.fpu fpv4-sp-d16
 1513              	timer_automatic_output_disable:
 1514              	.LVL113:
 1515              	.LFB152:
 755:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 756:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 757:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER output automatic function
 758:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 759:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 760:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 761:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 762:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 763:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1516              		.loc 1 763 1 is_stmt 1 view -0
 1517              		.cfi_startproc
 1518              		@ args = 0, pretend = 0, frame = 0
 1519              		@ frame_needed = 0, uses_anonymous_args = 0
 1520              		@ link register save eliminated.
 764:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1521              		.loc 1 764 5 view .LVU336
 1522              		.loc 1 764 30 is_stmt 0 view .LVU337
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 41


 1523 0000 436C     		ldr	r3, [r0, #68]
 1524 0002 23F48043 		bic	r3, r3, #16384
 1525 0006 4364     		str	r3, [r0, #68]
 765:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1526              		.loc 1 765 1 view .LVU338
 1527 0008 7047     		bx	lr
 1528              		.cfi_endproc
 1529              	.LFE152:
 1531              		.section	.text.timer_primary_output_config,"ax",%progbits
 1532              		.align	1
 1533              		.global	timer_primary_output_config
 1534              		.syntax unified
 1535              		.thumb
 1536              		.thumb_func
 1537              		.fpu fpv4-sp-d16
 1539              	timer_primary_output_config:
 1540              	.LVL114:
 1541              	.LFB153:
 766:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 767:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 768:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER primary output function
 769:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 770:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 771:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 772:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 773:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 774:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 775:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1542              		.loc 1 775 1 is_stmt 1 view -0
 1543              		.cfi_startproc
 1544              		@ args = 0, pretend = 0, frame = 0
 1545              		@ frame_needed = 0, uses_anonymous_args = 0
 1546              		@ link register save eliminated.
 776:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(ENABLE == newvalue){
 1547              		.loc 1 776 5 view .LVU340
 1548              		.loc 1 776 7 is_stmt 0 view .LVU341
 1549 0000 0129     		cmp	r1, #1
 1550 0002 04D0     		beq	.L89
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 778:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 779:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1551              		.loc 1 779 9 is_stmt 1 view .LVU342
 1552              		.loc 1 779 34 is_stmt 0 view .LVU343
 1553 0004 436C     		ldr	r3, [r0, #68]
 1554 0006 23F40043 		bic	r3, r3, #32768
 1555 000a 4364     		str	r3, [r0, #68]
 780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 781:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1556              		.loc 1 781 1 view .LVU344
 1557 000c 7047     		bx	lr
 1558              	.L89:
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1559              		.loc 1 777 9 is_stmt 1 view .LVU345
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1560              		.loc 1 777 34 is_stmt 0 view .LVU346
 1561 000e 436C     		ldr	r3, [r0, #68]
 1562 0010 43F40043 		orr	r3, r3, #32768
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 42


 1563 0014 4364     		str	r3, [r0, #68]
 1564 0016 7047     		bx	lr
 1565              		.cfi_endproc
 1566              	.LFE153:
 1568              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1569              		.align	1
 1570              		.global	timer_channel_control_shadow_config
 1571              		.syntax unified
 1572              		.thumb
 1573              		.thumb_func
 1574              		.fpu fpv4-sp-d16
 1576              	timer_channel_control_shadow_config:
 1577              	.LVL115:
 1578              	.LFB154:
 782:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 784:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
 785:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 786:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 787:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 788:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 789:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 790:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 791:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1579              		.loc 1 791 1 is_stmt 1 view -0
 1580              		.cfi_startproc
 1581              		@ args = 0, pretend = 0, frame = 0
 1582              		@ frame_needed = 0, uses_anonymous_args = 0
 1583              		@ link register save eliminated.
 792:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      if(ENABLE == newvalue){
 1584              		.loc 1 792 6 view .LVU348
 1585              		.loc 1 792 8 is_stmt 0 view .LVU349
 1586 0000 0129     		cmp	r1, #1
 1587 0002 04D0     		beq	.L93
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 794:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 795:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1588              		.loc 1 795 9 is_stmt 1 view .LVU350
 1589              		.loc 1 795 34 is_stmt 0 view .LVU351
 1590 0004 4368     		ldr	r3, [r0, #4]
 1591 0006 23F00103 		bic	r3, r3, #1
 1592 000a 4360     		str	r3, [r0, #4]
 796:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 797:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1593              		.loc 1 797 1 view .LVU352
 1594 000c 7047     		bx	lr
 1595              	.L93:
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1596              		.loc 1 793 9 is_stmt 1 view .LVU353
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1597              		.loc 1 793 34 is_stmt 0 view .LVU354
 1598 000e 4368     		ldr	r3, [r0, #4]
 1599 0010 43F00103 		orr	r3, r3, #1
 1600 0014 4360     		str	r3, [r0, #4]
 1601 0016 7047     		bx	lr
 1602              		.cfi_endproc
 1603              	.LFE154:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 43


 1605              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1606              		.align	1
 1607              		.global	timer_channel_control_shadow_update_config
 1608              		.syntax unified
 1609              		.thumb
 1610              		.thumb_func
 1611              		.fpu fpv4-sp-d16
 1613              	timer_channel_control_shadow_update_config:
 1614              	.LVL116:
 1615              	.LFB155:
 798:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 799:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 800:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel control shadow register update control
 801:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 802:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 803:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 804:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 805:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 806:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 807:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 808:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */              
 809:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 810:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1616              		.loc 1 810 1 is_stmt 1 view -0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 811:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 1621              		.loc 1 811 5 view .LVU356
 1622              		.loc 1 811 7 is_stmt 0 view .LVU357
 1623 0000 21B9     		cbnz	r1, .L95
 812:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1624              		.loc 1 812 9 is_stmt 1 view .LVU358
 1625              		.loc 1 812 34 is_stmt 0 view .LVU359
 1626 0002 4368     		ldr	r3, [r0, #4]
 1627 0004 23F00403 		bic	r3, r3, #4
 1628 0008 4360     		str	r3, [r0, #4]
 1629 000a 7047     		bx	lr
 1630              	.L95:
 813:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1631              		.loc 1 813 11 is_stmt 1 view .LVU360
 1632              		.loc 1 813 13 is_stmt 0 view .LVU361
 1633 000c 0129     		cmp	r1, #1
 1634 000e 00D0     		beq	.L97
 1635              	.L94:
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 815:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 816:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 818:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1636              		.loc 1 818 1 view .LVU362
 1637 0010 7047     		bx	lr
 1638              	.L97:
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1639              		.loc 1 814 9 is_stmt 1 view .LVU363
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 44


 1640              		.loc 1 814 34 is_stmt 0 view .LVU364
 1641 0012 4368     		ldr	r3, [r0, #4]
 1642 0014 43F00403 		orr	r3, r3, #4
 1643 0018 4360     		str	r3, [r0, #4]
 817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1644              		.loc 1 817 5 is_stmt 1 view .LVU365
 1645              		.loc 1 818 1 is_stmt 0 view .LVU366
 1646 001a F9E7     		b	.L94
 1647              		.cfi_endproc
 1648              	.LFE155:
 1650              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 1651              		.align	1
 1652              		.global	timer_channel_output_struct_para_init
 1653              		.syntax unified
 1654              		.thumb
 1655              		.thumb_func
 1656              		.fpu fpv4-sp-d16
 1658              	timer_channel_output_struct_para_init:
 1659              	.LVL117:
 1660              	.LFB156:
 819:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 820:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 821:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 822:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 823:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 824:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 825:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 826:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)
 827:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1661              		.loc 1 827 1 is_stmt 1 view -0
 1662              		.cfi_startproc
 1663              		@ args = 0, pretend = 0, frame = 0
 1664              		@ frame_needed = 0, uses_anonymous_args = 0
 1665              		@ link register save eliminated.
 828:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 829:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->outputstate  = (uint16_t)TIMER_CCX_DISABLE;
 1666              		.loc 1 829 5 view .LVU368
 1667              		.loc 1 829 26 is_stmt 0 view .LVU369
 1668 0000 0023     		movs	r3, #0
 1669 0002 0380     		strh	r3, [r0]	@ movhi
 830:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1670              		.loc 1 830 5 is_stmt 1 view .LVU370
 1671              		.loc 1 830 26 is_stmt 0 view .LVU371
 1672 0004 4380     		strh	r3, [r0, #2]	@ movhi
 831:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1673              		.loc 1 831 5 is_stmt 1 view .LVU372
 1674              		.loc 1 831 26 is_stmt 0 view .LVU373
 1675 0006 8380     		strh	r3, [r0, #4]	@ movhi
 832:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1676              		.loc 1 832 5 is_stmt 1 view .LVU374
 1677              		.loc 1 832 26 is_stmt 0 view .LVU375
 1678 0008 C380     		strh	r3, [r0, #6]	@ movhi
 833:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1679              		.loc 1 833 5 is_stmt 1 view .LVU376
 1680              		.loc 1 833 26 is_stmt 0 view .LVU377
 1681 000a 0381     		strh	r3, [r0, #8]	@ movhi
 834:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 45


 1682              		.loc 1 834 5 is_stmt 1 view .LVU378
 1683              		.loc 1 834 26 is_stmt 0 view .LVU379
 1684 000c 4381     		strh	r3, [r0, #10]	@ movhi
 835:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1685              		.loc 1 835 1 view .LVU380
 1686 000e 7047     		bx	lr
 1687              		.cfi_endproc
 1688              	.LFE156:
 1690              		.section	.text.timer_channel_output_config,"ax",%progbits
 1691              		.align	1
 1692              		.global	timer_channel_output_config
 1693              		.syntax unified
 1694              		.thumb
 1695              		.thumb_func
 1696              		.fpu fpv4-sp-d16
 1698              	timer_channel_output_config:
 1699              	.LVL118:
 1700              	.LFB157:
 836:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 837:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 838:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output function
 839:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 840:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
 841:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 842:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 843:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 844:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 845:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 846:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 847:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 848:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 849:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 850:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 851:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 852:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 853:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 854:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 855:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 856:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 857:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1701              		.loc 1 857 1 is_stmt 1 view -0
 1702              		.cfi_startproc
 1703              		@ args = 0, pretend = 0, frame = 0
 1704              		@ frame_needed = 0, uses_anonymous_args = 0
 1705              		@ link register save eliminated.
 858:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 1706              		.loc 1 858 5 view .LVU382
 1707 0000 0329     		cmp	r1, #3
 1708 0002 00F2EE80 		bhi	.L99
 1709 0006 DFE811F0 		tbh	[pc, r1, lsl #1]
 1710              	.L102:
 1711 000a 0400     		.2byte	(.L105-.L102)/2
 1712 000c 4100     		.2byte	(.L104-.L102)/2
 1713 000e 8400     		.2byte	(.L103-.L102)/2
 1714 0010 C600     		.2byte	(.L101-.L102)/2
 1715              		.p2align 1
 1716              	.L105:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 46


 859:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
 860:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
 861:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
 862:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1717              		.loc 1 862 9 view .LVU383
 1718              		.loc 1 862 36 is_stmt 0 view .LVU384
 1719 0012 036A     		ldr	r3, [r0, #32]
 1720 0014 23F00103 		bic	r3, r3, #1
 1721 0018 0362     		str	r3, [r0, #32]
 863:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1722              		.loc 1 863 9 is_stmt 1 view .LVU385
 1723              		.loc 1 863 36 is_stmt 0 view .LVU386
 1724 001a 8369     		ldr	r3, [r0, #24]
 1725 001c 23F00303 		bic	r3, r3, #3
 1726 0020 8361     		str	r3, [r0, #24]
 864:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 865:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1727              		.loc 1 865 9 is_stmt 1 view .LVU387
 1728              		.loc 1 865 36 is_stmt 0 view .LVU388
 1729 0022 036A     		ldr	r3, [r0, #32]
 1730              		.loc 1 865 55 view .LVU389
 1731 0024 1188     		ldrh	r1, [r2]
 1732              	.LVL119:
 1733              		.loc 1 865 36 view .LVU390
 1734 0026 0B43     		orrs	r3, r3, r1
 1735 0028 0362     		str	r3, [r0, #32]
 866:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P bit */
 867:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 1736              		.loc 1 867 9 is_stmt 1 view .LVU391
 1737              		.loc 1 867 36 is_stmt 0 view .LVU392
 1738 002a 036A     		ldr	r3, [r0, #32]
 1739 002c 23F00203 		bic	r3, r3, #2
 1740 0030 0362     		str	r3, [r0, #32]
 868:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P bit */
 869:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1741              		.loc 1 869 9 is_stmt 1 view .LVU393
 1742              		.loc 1 869 36 is_stmt 0 view .LVU394
 1743 0032 036A     		ldr	r3, [r0, #32]
 1744              		.loc 1 869 55 view .LVU395
 1745 0034 9188     		ldrh	r1, [r2, #4]
 1746              		.loc 1 869 36 view .LVU396
 1747 0036 0B43     		orrs	r3, r3, r1
 1748 0038 0362     		str	r3, [r0, #32]
 870:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 871:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1749              		.loc 1 871 9 is_stmt 1 view .LVU397
 1750              		.loc 1 871 11 is_stmt 0 view .LVU398
 1751 003a 6A4B     		ldr	r3, .L110
 1752 003c 9842     		cmp	r0, r3
 1753 003e 04D0     		beq	.L106
 1754              		.loc 1 871 37 discriminator 1 view .LVU399
 1755 0040 03F50063 		add	r3, r3, #2048
 1756 0044 9842     		cmp	r0, r3
 1757 0046 40F0CC80 		bne	.L99
 1758              	.L106:
 872:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH0NEN bit */
 873:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 47


 1759              		.loc 1 873 13 is_stmt 1 view .LVU400
 1760              		.loc 1 873 40 is_stmt 0 view .LVU401
 1761 004a 036A     		ldr	r3, [r0, #32]
 1762 004c 23F00403 		bic	r3, r3, #4
 1763 0050 0362     		str	r3, [r0, #32]
 874:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH0NEN bit */
 875:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1764              		.loc 1 875 13 is_stmt 1 view .LVU402
 1765              		.loc 1 875 40 is_stmt 0 view .LVU403
 1766 0052 036A     		ldr	r3, [r0, #32]
 1767              		.loc 1 875 59 view .LVU404
 1768 0054 5188     		ldrh	r1, [r2, #2]
 1769              		.loc 1 875 40 view .LVU405
 1770 0056 0B43     		orrs	r3, r3, r1
 1771 0058 0362     		str	r3, [r0, #32]
 876:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH0NP bit */
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 1772              		.loc 1 877 13 is_stmt 1 view .LVU406
 1773              		.loc 1 877 40 is_stmt 0 view .LVU407
 1774 005a 036A     		ldr	r3, [r0, #32]
 1775 005c 23F00803 		bic	r3, r3, #8
 1776 0060 0362     		str	r3, [r0, #32]
 878:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH0NP bit */
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1777              		.loc 1 879 13 is_stmt 1 view .LVU408
 1778              		.loc 1 879 40 is_stmt 0 view .LVU409
 1779 0062 036A     		ldr	r3, [r0, #32]
 1780              		.loc 1 879 59 view .LVU410
 1781 0064 D188     		ldrh	r1, [r2, #6]
 1782              		.loc 1 879 40 view .LVU411
 1783 0066 0B43     		orrs	r3, r3, r1
 1784 0068 0362     		str	r3, [r0, #32]
 880:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO0 bit */
 881:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 1785              		.loc 1 881 13 is_stmt 1 view .LVU412
 1786              		.loc 1 881 38 is_stmt 0 view .LVU413
 1787 006a 4368     		ldr	r3, [r0, #4]
 1788 006c 23F48073 		bic	r3, r3, #256
 1789 0070 4360     		str	r3, [r0, #4]
 882:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO0 bit */
 883:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1790              		.loc 1 883 13 is_stmt 1 view .LVU414
 1791              		.loc 1 883 38 is_stmt 0 view .LVU415
 1792 0072 4368     		ldr	r3, [r0, #4]
 1793              		.loc 1 883 57 view .LVU416
 1794 0074 1189     		ldrh	r1, [r2, #8]
 1795              		.loc 1 883 38 view .LVU417
 1796 0076 0B43     		orrs	r3, r3, r1
 1797 0078 4360     		str	r3, [r0, #4]
 884:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO0N bit */
 885:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 1798              		.loc 1 885 13 is_stmt 1 view .LVU418
 1799              		.loc 1 885 38 is_stmt 0 view .LVU419
 1800 007a 4368     		ldr	r3, [r0, #4]
 1801 007c 23F40073 		bic	r3, r3, #512
 1802 0080 4360     		str	r3, [r0, #4]
 886:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO0N bit */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 48


 887:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1803              		.loc 1 887 13 is_stmt 1 view .LVU420
 1804              		.loc 1 887 38 is_stmt 0 view .LVU421
 1805 0082 4368     		ldr	r3, [r0, #4]
 1806              		.loc 1 887 57 view .LVU422
 1807 0084 5289     		ldrh	r2, [r2, #10]
 1808              	.LVL120:
 1809              		.loc 1 887 38 view .LVU423
 1810 0086 1343     		orrs	r3, r3, r2
 1811 0088 4360     		str	r3, [r0, #4]
 1812 008a 7047     		bx	lr
 1813              	.LVL121:
 1814              	.L104:
 888:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 889:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 890:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 891:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
 892:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
 893:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 1815              		.loc 1 893 9 is_stmt 1 view .LVU424
 1816              		.loc 1 893 36 is_stmt 0 view .LVU425
 1817 008c 036A     		ldr	r3, [r0, #32]
 1818 008e 23F01003 		bic	r3, r3, #16
 1819 0092 0362     		str	r3, [r0, #32]
 894:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1820              		.loc 1 894 9 is_stmt 1 view .LVU426
 1821              		.loc 1 894 36 is_stmt 0 view .LVU427
 1822 0094 8369     		ldr	r3, [r0, #24]
 1823 0096 23F44073 		bic	r3, r3, #768
 1824 009a 8361     		str	r3, [r0, #24]
 895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 4U);
 1825              		.loc 1 896 9 is_stmt 1 view .LVU428
 1826              		.loc 1 896 36 is_stmt 0 view .LVU429
 1827 009c 036A     		ldr	r3, [r0, #32]
 1828              		.loc 1 896 66 view .LVU430
 1829 009e 1188     		ldrh	r1, [r2]
 1830              	.LVL122:
 1831              		.loc 1 896 36 view .LVU431
 1832 00a0 43EA0113 		orr	r3, r3, r1, lsl #4
 1833 00a4 0362     		str	r3, [r0, #32]
 897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P bit */
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 1834              		.loc 1 898 9 is_stmt 1 view .LVU432
 1835              		.loc 1 898 36 is_stmt 0 view .LVU433
 1836 00a6 036A     		ldr	r3, [r0, #32]
 1837 00a8 23F02003 		bic	r3, r3, #32
 1838 00ac 0362     		str	r3, [r0, #32]
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P bit */
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 1839              		.loc 1 900 9 is_stmt 1 view .LVU434
 1840              		.loc 1 900 36 is_stmt 0 view .LVU435
 1841 00ae 036A     		ldr	r3, [r0, #32]
 1842              		.loc 1 900 67 view .LVU436
 1843 00b0 9188     		ldrh	r1, [r2, #4]
 1844              		.loc 1 900 36 view .LVU437
 1845 00b2 43EA0113 		orr	r3, r3, r1, lsl #4
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 49


 1846 00b6 0362     		str	r3, [r0, #32]
 901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1847              		.loc 1 902 9 is_stmt 1 view .LVU438
 1848              		.loc 1 902 11 is_stmt 0 view .LVU439
 1849 00b8 4A4B     		ldr	r3, .L110
 1850 00ba 9842     		cmp	r0, r3
 1851 00bc 04D0     		beq	.L107
 1852              		.loc 1 902 37 discriminator 1 view .LVU440
 1853 00be 03F50063 		add	r3, r3, #2048
 1854 00c2 9842     		cmp	r0, r3
 1855 00c4 40F08D80 		bne	.L99
 1856              	.L107:
 903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH1NEN bit */
 904:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 1857              		.loc 1 904 13 is_stmt 1 view .LVU441
 1858              		.loc 1 904 40 is_stmt 0 view .LVU442
 1859 00c8 036A     		ldr	r3, [r0, #32]
 1860 00ca 23F04003 		bic	r3, r3, #64
 1861 00ce 0362     		str	r3, [r0, #32]
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH1NEN bit */
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 1862              		.loc 1 906 13 is_stmt 1 view .LVU443
 1863              		.loc 1 906 40 is_stmt 0 view .LVU444
 1864 00d0 036A     		ldr	r3, [r0, #32]
 1865              		.loc 1 906 71 view .LVU445
 1866 00d2 5188     		ldrh	r1, [r2, #2]
 1867              		.loc 1 906 40 view .LVU446
 1868 00d4 43EA0113 		orr	r3, r3, r1, lsl #4
 1869 00d8 0362     		str	r3, [r0, #32]
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH1NP bit */
 908:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 1870              		.loc 1 908 13 is_stmt 1 view .LVU447
 1871              		.loc 1 908 40 is_stmt 0 view .LVU448
 1872 00da 036A     		ldr	r3, [r0, #32]
 1873 00dc 23F08003 		bic	r3, r3, #128
 1874 00e0 0362     		str	r3, [r0, #32]
 909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH1NP bit */
 910:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 1875              		.loc 1 910 13 is_stmt 1 view .LVU449
 1876              		.loc 1 910 40 is_stmt 0 view .LVU450
 1877 00e2 036A     		ldr	r3, [r0, #32]
 1878              		.loc 1 910 71 view .LVU451
 1879 00e4 D188     		ldrh	r1, [r2, #6]
 1880              		.loc 1 910 40 view .LVU452
 1881 00e6 43EA0113 		orr	r3, r3, r1, lsl #4
 1882 00ea 0362     		str	r3, [r0, #32]
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO1 bit */
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 1883              		.loc 1 912 13 is_stmt 1 view .LVU453
 1884              		.loc 1 912 38 is_stmt 0 view .LVU454
 1885 00ec 4368     		ldr	r3, [r0, #4]
 1886 00ee 23F48063 		bic	r3, r3, #1024
 1887 00f2 4360     		str	r3, [r0, #4]
 913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO1 bit */
 914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 1888              		.loc 1 914 13 is_stmt 1 view .LVU455
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 50


 1889              		.loc 1 914 38 is_stmt 0 view .LVU456
 1890 00f4 4368     		ldr	r3, [r0, #4]
 1891              		.loc 1 914 69 view .LVU457
 1892 00f6 1189     		ldrh	r1, [r2, #8]
 1893              		.loc 1 914 38 view .LVU458
 1894 00f8 43EA8103 		orr	r3, r3, r1, lsl #2
 1895 00fc 4360     		str	r3, [r0, #4]
 915:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO1N bit */
 916:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 1896              		.loc 1 916 13 is_stmt 1 view .LVU459
 1897              		.loc 1 916 38 is_stmt 0 view .LVU460
 1898 00fe 4368     		ldr	r3, [r0, #4]
 1899 0100 23F40063 		bic	r3, r3, #2048
 1900 0104 4360     		str	r3, [r0, #4]
 917:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO1N bit */
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 1901              		.loc 1 918 13 is_stmt 1 view .LVU461
 1902              		.loc 1 918 38 is_stmt 0 view .LVU462
 1903 0106 4368     		ldr	r3, [r0, #4]
 1904              		.loc 1 918 69 view .LVU463
 1905 0108 5289     		ldrh	r2, [r2, #10]
 1906              	.LVL123:
 1907              		.loc 1 918 38 view .LVU464
 1908 010a 43EA8203 		orr	r3, r3, r2, lsl #2
 1909 010e 4360     		str	r3, [r0, #4]
 1910 0110 7047     		bx	lr
 1911              	.LVL124:
 1912              	.L103:
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 921:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 922:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
 923:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2EN bit */
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 1913              		.loc 1 924 9 is_stmt 1 view .LVU465
 1914              		.loc 1 924 36 is_stmt 0 view .LVU466
 1915 0112 036A     		ldr	r3, [r0, #32]
 1916 0114 23F48073 		bic	r3, r3, #256
 1917 0118 0362     		str	r3, [r0, #32]
 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1918              		.loc 1 925 9 is_stmt 1 view .LVU467
 1919              		.loc 1 925 36 is_stmt 0 view .LVU468
 1920 011a C369     		ldr	r3, [r0, #28]
 1921 011c 23F00303 		bic	r3, r3, #3
 1922 0120 C361     		str	r3, [r0, #28]
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2EN bit */
 927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 8U);
 1923              		.loc 1 927 9 is_stmt 1 view .LVU469
 1924              		.loc 1 927 36 is_stmt 0 view .LVU470
 1925 0122 036A     		ldr	r3, [r0, #32]
 1926              		.loc 1 927 66 view .LVU471
 1927 0124 1188     		ldrh	r1, [r2]
 1928              	.LVL125:
 1929              		.loc 1 927 36 view .LVU472
 1930 0126 43EA0123 		orr	r3, r3, r1, lsl #8
 1931 012a 0362     		str	r3, [r0, #32]
 928:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2P bit */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 51


 929:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 1932              		.loc 1 929 9 is_stmt 1 view .LVU473
 1933              		.loc 1 929 36 is_stmt 0 view .LVU474
 1934 012c 036A     		ldr	r3, [r0, #32]
 1935 012e 23F40073 		bic	r3, r3, #512
 1936 0132 0362     		str	r3, [r0, #32]
 930:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2P bit */
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 1937              		.loc 1 931 9 is_stmt 1 view .LVU475
 1938              		.loc 1 931 36 is_stmt 0 view .LVU476
 1939 0134 036A     		ldr	r3, [r0, #32]
 1940              		.loc 1 931 67 view .LVU477
 1941 0136 9188     		ldrh	r1, [r2, #4]
 1942              		.loc 1 931 36 view .LVU478
 1943 0138 43EA0123 		orr	r3, r3, r1, lsl #8
 1944 013c 0362     		str	r3, [r0, #32]
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1945              		.loc 1 933 9 is_stmt 1 view .LVU479
 1946              		.loc 1 933 11 is_stmt 0 view .LVU480
 1947 013e 294B     		ldr	r3, .L110
 1948 0140 9842     		cmp	r0, r3
 1949 0142 03D0     		beq	.L108
 1950              		.loc 1 933 37 discriminator 1 view .LVU481
 1951 0144 03F50063 		add	r3, r3, #2048
 1952 0148 9842     		cmp	r0, r3
 1953 014a 4AD1     		bne	.L99
 1954              	.L108:
 934:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH2NEN bit */
 935:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 1955              		.loc 1 935 13 is_stmt 1 view .LVU482
 1956              		.loc 1 935 40 is_stmt 0 view .LVU483
 1957 014c 036A     		ldr	r3, [r0, #32]
 1958 014e 23F48063 		bic	r3, r3, #1024
 1959 0152 0362     		str	r3, [r0, #32]
 936:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH2NEN bit */
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 1960              		.loc 1 937 13 is_stmt 1 view .LVU484
 1961              		.loc 1 937 40 is_stmt 0 view .LVU485
 1962 0154 036A     		ldr	r3, [r0, #32]
 1963              		.loc 1 937 71 view .LVU486
 1964 0156 5188     		ldrh	r1, [r2, #2]
 1965              		.loc 1 937 40 view .LVU487
 1966 0158 43EA0123 		orr	r3, r3, r1, lsl #8
 1967 015c 0362     		str	r3, [r0, #32]
 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH2NP bit */
 939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 1968              		.loc 1 939 13 is_stmt 1 view .LVU488
 1969              		.loc 1 939 40 is_stmt 0 view .LVU489
 1970 015e 036A     		ldr	r3, [r0, #32]
 1971 0160 23F40063 		bic	r3, r3, #2048
 1972 0164 0362     		str	r3, [r0, #32]
 940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH2NP bit */
 941:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 1973              		.loc 1 941 13 is_stmt 1 view .LVU490
 1974              		.loc 1 941 40 is_stmt 0 view .LVU491
 1975 0166 036A     		ldr	r3, [r0, #32]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 52


 1976              		.loc 1 941 71 view .LVU492
 1977 0168 D188     		ldrh	r1, [r2, #6]
 1978              		.loc 1 941 40 view .LVU493
 1979 016a 43EA0123 		orr	r3, r3, r1, lsl #8
 1980 016e 0362     		str	r3, [r0, #32]
 942:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO2 bit */
 943:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 1981              		.loc 1 943 13 is_stmt 1 view .LVU494
 1982              		.loc 1 943 38 is_stmt 0 view .LVU495
 1983 0170 4368     		ldr	r3, [r0, #4]
 1984 0172 23F48053 		bic	r3, r3, #4096
 1985 0176 4360     		str	r3, [r0, #4]
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO2 bit */
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 1986              		.loc 1 945 13 is_stmt 1 view .LVU496
 1987              		.loc 1 945 38 is_stmt 0 view .LVU497
 1988 0178 4368     		ldr	r3, [r0, #4]
 1989              		.loc 1 945 69 view .LVU498
 1990 017a 1189     		ldrh	r1, [r2, #8]
 1991              		.loc 1 945 38 view .LVU499
 1992 017c 43EA0113 		orr	r3, r3, r1, lsl #4
 1993 0180 4360     		str	r3, [r0, #4]
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO2N bit */
 947:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 1994              		.loc 1 947 13 is_stmt 1 view .LVU500
 1995              		.loc 1 947 38 is_stmt 0 view .LVU501
 1996 0182 4368     		ldr	r3, [r0, #4]
 1997 0184 23F40053 		bic	r3, r3, #8192
 1998 0188 4360     		str	r3, [r0, #4]
 948:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO2N bit */
 949:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 1999              		.loc 1 949 13 is_stmt 1 view .LVU502
 2000              		.loc 1 949 38 is_stmt 0 view .LVU503
 2001 018a 4368     		ldr	r3, [r0, #4]
 2002              		.loc 1 949 69 view .LVU504
 2003 018c 5289     		ldrh	r2, [r2, #10]
 2004              	.LVL126:
 2005              		.loc 1 949 38 view .LVU505
 2006 018e 43EA0213 		orr	r3, r3, r2, lsl #4
 2007 0192 4360     		str	r3, [r0, #4]
 2008 0194 7047     		bx	lr
 2009              	.LVL127:
 2010              	.L101:
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
 953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
 954:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3EN bit */
 955:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &=(~(uint32_t)TIMER_CHCTL2_CH3EN);
 2011              		.loc 1 955 9 is_stmt 1 view .LVU506
 2012              		.loc 1 955 36 is_stmt 0 view .LVU507
 2013 0196 036A     		ldr	r3, [r0, #32]
 2014 0198 23F48053 		bic	r3, r3, #4096
 2015 019c 0362     		str	r3, [r0, #32]
 956:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 2016              		.loc 1 956 9 is_stmt 1 view .LVU508
 2017              		.loc 1 956 36 is_stmt 0 view .LVU509
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 53


 2018 019e C369     		ldr	r3, [r0, #28]
 2019 01a0 23F44073 		bic	r3, r3, #768
 2020 01a4 C361     		str	r3, [r0, #28]
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3EN bit */
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 12U);
 2021              		.loc 1 958 9 is_stmt 1 view .LVU510
 2022              		.loc 1 958 36 is_stmt 0 view .LVU511
 2023 01a6 036A     		ldr	r3, [r0, #32]
 2024              		.loc 1 958 66 view .LVU512
 2025 01a8 1188     		ldrh	r1, [r2]
 2026              	.LVL128:
 2027              		.loc 1 958 36 view .LVU513
 2028 01aa 43EA0133 		orr	r3, r3, r1, lsl #12
 2029 01ae 0362     		str	r3, [r0, #32]
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3P bit */
 960:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2030              		.loc 1 960 9 is_stmt 1 view .LVU514
 2031              		.loc 1 960 36 is_stmt 0 view .LVU515
 2032 01b0 036A     		ldr	r3, [r0, #32]
 2033 01b2 23F40053 		bic	r3, r3, #8192
 2034 01b6 0362     		str	r3, [r0, #32]
 961:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3P bit */
 962:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 2035              		.loc 1 962 9 is_stmt 1 view .LVU516
 2036              		.loc 1 962 36 is_stmt 0 view .LVU517
 2037 01b8 036A     		ldr	r3, [r0, #32]
 2038              		.loc 1 962 67 view .LVU518
 2039 01ba 9188     		ldrh	r1, [r2, #4]
 2040              		.loc 1 962 36 view .LVU519
 2041 01bc 43EA0133 		orr	r3, r3, r1, lsl #12
 2042 01c0 0362     		str	r3, [r0, #32]
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 2043              		.loc 1 964 9 is_stmt 1 view .LVU520
 2044              		.loc 1 964 11 is_stmt 0 view .LVU521
 2045 01c2 084B     		ldr	r3, .L110
 2046 01c4 9842     		cmp	r0, r3
 2047 01c6 03D0     		beq	.L109
 2048              		.loc 1 964 37 discriminator 1 view .LVU522
 2049 01c8 03F50063 		add	r3, r3, #2048
 2050 01cc 9842     		cmp	r0, r3
 2051 01ce 08D1     		bne	.L99
 2052              	.L109:
 965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO3 bit */
 966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 2053              		.loc 1 966 13 is_stmt 1 view .LVU523
 2054              		.loc 1 966 38 is_stmt 0 view .LVU524
 2055 01d0 4368     		ldr	r3, [r0, #4]
 2056 01d2 23F48043 		bic	r3, r3, #16384
 2057 01d6 4360     		str	r3, [r0, #4]
 967:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO3 bit */
 968:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 2058              		.loc 1 968 13 is_stmt 1 view .LVU525
 2059              		.loc 1 968 38 is_stmt 0 view .LVU526
 2060 01d8 4368     		ldr	r3, [r0, #4]
 2061              		.loc 1 968 69 view .LVU527
 2062 01da 1289     		ldrh	r2, [r2, #8]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 54


 2063              	.LVL129:
 2064              		.loc 1 968 38 view .LVU528
 2065 01dc 43EA8213 		orr	r3, r3, r2, lsl #6
 2066 01e0 4360     		str	r3, [r0, #4]
 2067              	.L99:
 969:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 973:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 974:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2068              		.loc 1 974 1 view .LVU529
 2069 01e2 7047     		bx	lr
 2070              	.L111:
 2071              		.align	2
 2072              	.L110:
 2073 01e4 002C0140 		.word	1073818624
 2074              		.cfi_endproc
 2075              	.LFE157:
 2077              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 2078              		.align	1
 2079              		.global	timer_channel_output_mode_config
 2080              		.syntax unified
 2081              		.thumb
 2082              		.thumb_func
 2083              		.fpu fpv4-sp-d16
 2085              	timer_channel_output_mode_config:
 2086              	.LVL130:
 2087              	.LFB158:
 975:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output compare mode
 978:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 979:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
 980:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 982:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 983:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 984:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 985:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocmode: channel output compare mode
 986:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 987:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 988:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 989:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 990:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 991:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 992:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 993:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 994:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 995:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 996:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 997:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 998:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 999:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2088              		.loc 1 999 1 is_stmt 1 view -0
 2089              		.cfi_startproc
 2090              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 55


 2091              		@ frame_needed = 0, uses_anonymous_args = 0
 2092              		@ link register save eliminated.
1000:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2093              		.loc 1 1000 5 view .LVU531
 2094 0000 0329     		cmp	r1, #3
 2095 0002 24D8     		bhi	.L112
 2096 0004 DFE801F0 		tbb	[pc, r1]
 2097              	.L115:
 2098 0008 02       		.byte	(.L118-.L115)/2
 2099 0009 0A       		.byte	(.L117-.L115)/2
 2100 000a 13       		.byte	(.L116-.L115)/2
 2101 000b 1B       		.byte	(.L114-.L115)/2
 2102              		.p2align 1
 2103              	.L118:
1001:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1002:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1003:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 2104              		.loc 1 1003 9 view .LVU532
 2105              		.loc 1 1003 36 is_stmt 0 view .LVU533
 2106 000c 8369     		ldr	r3, [r0, #24]
 2107 000e 23F07003 		bic	r3, r3, #112
 2108 0012 8361     		str	r3, [r0, #24]
1004:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 2109              		.loc 1 1004 9 is_stmt 1 view .LVU534
 2110              		.loc 1 1004 36 is_stmt 0 view .LVU535
 2111 0014 8369     		ldr	r3, [r0, #24]
 2112 0016 1A43     		orrs	r2, r2, r3
 2113              	.LVL131:
 2114              		.loc 1 1004 36 view .LVU536
 2115 0018 8261     		str	r2, [r0, #24]
1005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2116              		.loc 1 1005 9 is_stmt 1 view .LVU537
 2117 001a 7047     		bx	lr
 2118              	.LVL132:
 2119              	.L117:
1006:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1007:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1008:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 2120              		.loc 1 1008 9 view .LVU538
 2121              		.loc 1 1008 36 is_stmt 0 view .LVU539
 2122 001c 8369     		ldr	r3, [r0, #24]
 2123 001e 23F4E043 		bic	r3, r3, #28672
 2124 0022 8361     		str	r3, [r0, #24]
1009:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 2125              		.loc 1 1009 9 is_stmt 1 view .LVU540
 2126              		.loc 1 1009 36 is_stmt 0 view .LVU541
 2127 0024 8369     		ldr	r3, [r0, #24]
 2128 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2129              	.LVL133:
 2130              		.loc 1 1009 36 view .LVU542
 2131 002a 8261     		str	r2, [r0, #24]
1010:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2132              		.loc 1 1010 9 is_stmt 1 view .LVU543
 2133 002c 7047     		bx	lr
 2134              	.LVL134:
 2135              	.L116:
1011:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 56


1012:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1013:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 2136              		.loc 1 1013 9 view .LVU544
 2137              		.loc 1 1013 36 is_stmt 0 view .LVU545
 2138 002e C369     		ldr	r3, [r0, #28]
 2139 0030 23F07003 		bic	r3, r3, #112
 2140 0034 C361     		str	r3, [r0, #28]
1014:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 2141              		.loc 1 1014 9 is_stmt 1 view .LVU546
 2142              		.loc 1 1014 36 is_stmt 0 view .LVU547
 2143 0036 C369     		ldr	r3, [r0, #28]
 2144 0038 1A43     		orrs	r2, r2, r3
 2145              	.LVL135:
 2146              		.loc 1 1014 36 view .LVU548
 2147 003a C261     		str	r2, [r0, #28]
1015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2148              		.loc 1 1015 9 is_stmt 1 view .LVU549
 2149 003c 7047     		bx	lr
 2150              	.LVL136:
 2151              	.L114:
1016:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1017:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1018:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 2152              		.loc 1 1018 9 view .LVU550
 2153              		.loc 1 1018 36 is_stmt 0 view .LVU551
 2154 003e C369     		ldr	r3, [r0, #28]
 2155 0040 23F4E043 		bic	r3, r3, #28672
 2156 0044 C361     		str	r3, [r0, #28]
1019:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 2157              		.loc 1 1019 9 is_stmt 1 view .LVU552
 2158              		.loc 1 1019 36 is_stmt 0 view .LVU553
 2159 0046 C369     		ldr	r3, [r0, #28]
 2160 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2161              	.LVL137:
 2162              		.loc 1 1019 36 view .LVU554
 2163 004c C261     		str	r2, [r0, #28]
1020:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2164              		.loc 1 1020 9 is_stmt 1 view .LVU555
 2165              	.L112:
1021:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1022:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1023:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1024:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2166              		.loc 1 1024 1 is_stmt 0 view .LVU556
 2167 004e 7047     		bx	lr
 2168              		.cfi_endproc
 2169              	.LFE158:
 2171              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 2172              		.align	1
 2173              		.global	timer_channel_output_pulse_value_config
 2174              		.syntax unified
 2175              		.thumb
 2176              		.thumb_func
 2177              		.fpu fpv4-sp-d16
 2179              	timer_channel_output_pulse_value_config:
 2180              	.LVL138:
 2181              	.LFB159:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 57


1025:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1026:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1027:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output pulse value
1028:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1029:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1030:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1031:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1032:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1033:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1034:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1035:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535
1036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1037:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1038:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1039:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
1040:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2182              		.loc 1 1040 1 is_stmt 1 view -0
 2183              		.cfi_startproc
 2184              		@ args = 0, pretend = 0, frame = 0
 2185              		@ frame_needed = 0, uses_anonymous_args = 0
 2186              		@ link register save eliminated.
1041:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2187              		.loc 1 1041 5 view .LVU558
 2188 0000 0329     		cmp	r1, #3
 2189 0002 0AD8     		bhi	.L119
 2190 0004 DFE801F0 		tbb	[pc, r1]
 2191              	.L122:
 2192 0008 02       		.byte	(.L125-.L122)/2
 2193 0009 04       		.byte	(.L124-.L122)/2
 2194 000a 06       		.byte	(.L123-.L122)/2
 2195 000b 08       		.byte	(.L121-.L122)/2
 2196              		.p2align 1
 2197              	.L125:
1042:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1043:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1044:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 2198              		.loc 1 1044 9 view .LVU559
 2199              		.loc 1 1044 35 is_stmt 0 view .LVU560
 2200 000c 4263     		str	r2, [r0, #52]
1045:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2201              		.loc 1 1045 9 is_stmt 1 view .LVU561
 2202 000e 7047     		bx	lr
 2203              	.L124:
1046:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1047:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1048:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 2204              		.loc 1 1048 9 view .LVU562
 2205              		.loc 1 1048 35 is_stmt 0 view .LVU563
 2206 0010 8263     		str	r2, [r0, #56]
1049:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2207              		.loc 1 1049 9 is_stmt 1 view .LVU564
 2208 0012 7047     		bx	lr
 2209              	.L123:
1050:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1051:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1052:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 2210              		.loc 1 1052 9 view .LVU565
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 58


 2211              		.loc 1 1052 35 is_stmt 0 view .LVU566
 2212 0014 C263     		str	r2, [r0, #60]
1053:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2213              		.loc 1 1053 9 is_stmt 1 view .LVU567
 2214 0016 7047     		bx	lr
 2215              	.L121:
1054:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1055:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1056:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 2216              		.loc 1 1056 10 view .LVU568
 2217              		.loc 1 1056 36 is_stmt 0 view .LVU569
 2218 0018 0264     		str	r2, [r0, #64]
1057:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2219              		.loc 1 1057 9 is_stmt 1 view .LVU570
 2220              	.L119:
1058:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1059:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1060:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1061:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2221              		.loc 1 1061 1 is_stmt 0 view .LVU571
 2222 001a 7047     		bx	lr
 2223              		.cfi_endproc
 2224              	.LFE159:
 2226              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 2227              		.align	1
 2228              		.global	timer_channel_output_shadow_config
 2229              		.syntax unified
 2230              		.thumb
 2231              		.thumb_func
 2232              		.fpu fpv4-sp-d16
 2234              	timer_channel_output_shadow_config:
 2235              	.LVL139:
 2236              	.LFB160:
1062:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1063:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1064:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output shadow function
1065:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1066:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1067:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1068:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1069:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1070:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1071:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1072:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocshadow: channel output shadow state
1073:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1074:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
1075:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
1076:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1077:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1078:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1079:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
1080:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2237              		.loc 1 1080 1 is_stmt 1 view -0
 2238              		.cfi_startproc
 2239              		@ args = 0, pretend = 0, frame = 0
 2240              		@ frame_needed = 0, uses_anonymous_args = 0
 2241              		@ link register save eliminated.
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 59


1081:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2242              		.loc 1 1081 5 view .LVU573
 2243 0000 0329     		cmp	r1, #3
 2244 0002 24D8     		bhi	.L126
 2245 0004 DFE801F0 		tbb	[pc, r1]
 2246              	.L129:
 2247 0008 02       		.byte	(.L132-.L129)/2
 2248 0009 0A       		.byte	(.L131-.L129)/2
 2249 000a 13       		.byte	(.L130-.L129)/2
 2250 000b 1B       		.byte	(.L128-.L129)/2
 2251              		.p2align 1
 2252              	.L132:
1082:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1083:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1084:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 2253              		.loc 1 1084 9 view .LVU574
 2254              		.loc 1 1084 36 is_stmt 0 view .LVU575
 2255 000c 8369     		ldr	r3, [r0, #24]
 2256 000e 23F00803 		bic	r3, r3, #8
 2257 0012 8361     		str	r3, [r0, #24]
1085:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 2258              		.loc 1 1085 9 is_stmt 1 view .LVU576
 2259              		.loc 1 1085 36 is_stmt 0 view .LVU577
 2260 0014 8369     		ldr	r3, [r0, #24]
 2261 0016 1A43     		orrs	r2, r2, r3
 2262              	.LVL140:
 2263              		.loc 1 1085 36 view .LVU578
 2264 0018 8261     		str	r2, [r0, #24]
1086:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2265              		.loc 1 1086 9 is_stmt 1 view .LVU579
 2266 001a 7047     		bx	lr
 2267              	.LVL141:
 2268              	.L131:
1087:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1088:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1089:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 2269              		.loc 1 1089 9 view .LVU580
 2270              		.loc 1 1089 36 is_stmt 0 view .LVU581
 2271 001c 8369     		ldr	r3, [r0, #24]
 2272 001e 23F40063 		bic	r3, r3, #2048
 2273 0022 8361     		str	r3, [r0, #24]
1090:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2274              		.loc 1 1090 9 is_stmt 1 view .LVU582
 2275              		.loc 1 1090 36 is_stmt 0 view .LVU583
 2276 0024 8369     		ldr	r3, [r0, #24]
 2277 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2278              	.LVL142:
 2279              		.loc 1 1090 36 view .LVU584
 2280 002a 8261     		str	r2, [r0, #24]
1091:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2281              		.loc 1 1091 9 is_stmt 1 view .LVU585
 2282 002c 7047     		bx	lr
 2283              	.LVL143:
 2284              	.L130:
1092:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1093:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1094:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 60


 2285              		.loc 1 1094 9 view .LVU586
 2286              		.loc 1 1094 36 is_stmt 0 view .LVU587
 2287 002e C369     		ldr	r3, [r0, #28]
 2288 0030 23F00803 		bic	r3, r3, #8
 2289 0034 C361     		str	r3, [r0, #28]
1095:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 2290              		.loc 1 1095 9 is_stmt 1 view .LVU588
 2291              		.loc 1 1095 36 is_stmt 0 view .LVU589
 2292 0036 C369     		ldr	r3, [r0, #28]
 2293 0038 1A43     		orrs	r2, r2, r3
 2294              	.LVL144:
 2295              		.loc 1 1095 36 view .LVU590
 2296 003a C261     		str	r2, [r0, #28]
1096:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2297              		.loc 1 1096 9 is_stmt 1 view .LVU591
 2298 003c 7047     		bx	lr
 2299              	.LVL145:
 2300              	.L128:
1097:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1098:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1099:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 2301              		.loc 1 1099 9 view .LVU592
 2302              		.loc 1 1099 36 is_stmt 0 view .LVU593
 2303 003e C369     		ldr	r3, [r0, #28]
 2304 0040 23F40063 		bic	r3, r3, #2048
 2305 0044 C361     		str	r3, [r0, #28]
1100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2306              		.loc 1 1100 9 is_stmt 1 view .LVU594
 2307              		.loc 1 1100 36 is_stmt 0 view .LVU595
 2308 0046 C369     		ldr	r3, [r0, #28]
 2309 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2310              	.LVL146:
 2311              		.loc 1 1100 36 view .LVU596
 2312 004c C261     		str	r2, [r0, #28]
1101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2313              		.loc 1 1101 9 is_stmt 1 view .LVU597
 2314              	.L126:
1102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2315              		.loc 1 1105 1 is_stmt 0 view .LVU598
 2316 004e 7047     		bx	lr
 2317              		.cfi_endproc
 2318              	.LFE160:
 2320              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 2321              		.align	1
 2322              		.global	timer_channel_output_fast_config
 2323              		.syntax unified
 2324              		.thumb
 2325              		.thumb_func
 2326              		.fpu fpv4-sp-d16
 2328              	timer_channel_output_fast_config:
 2329              	.LVL147:
 2330              	.LFB161:
1106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 61


1108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output fast function
1109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocfast: channel output fast function
1117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
1119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
1120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
1124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2331              		.loc 1 1124 1 is_stmt 1 view -0
 2332              		.cfi_startproc
 2333              		@ args = 0, pretend = 0, frame = 0
 2334              		@ frame_needed = 0, uses_anonymous_args = 0
 2335              		@ link register save eliminated.
1125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2336              		.loc 1 1125 5 view .LVU600
 2337 0000 0329     		cmp	r1, #3
 2338 0002 24D8     		bhi	.L133
 2339 0004 DFE801F0 		tbb	[pc, r1]
 2340              	.L136:
 2341 0008 02       		.byte	(.L139-.L136)/2
 2342 0009 0A       		.byte	(.L138-.L136)/2
 2343 000a 13       		.byte	(.L137-.L136)/2
 2344 000b 1B       		.byte	(.L135-.L136)/2
 2345              		.p2align 1
 2346              	.L139:
1126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 2347              		.loc 1 1128 9 view .LVU601
 2348              		.loc 1 1128 36 is_stmt 0 view .LVU602
 2349 000c 8369     		ldr	r3, [r0, #24]
 2350 000e 23F00403 		bic	r3, r3, #4
 2351 0012 8361     		str	r3, [r0, #24]
1129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2352              		.loc 1 1129 9 is_stmt 1 view .LVU603
 2353              		.loc 1 1129 36 is_stmt 0 view .LVU604
 2354 0014 8369     		ldr	r3, [r0, #24]
 2355 0016 1A43     		orrs	r2, r2, r3
 2356              	.LVL148:
 2357              		.loc 1 1129 36 view .LVU605
 2358 0018 8261     		str	r2, [r0, #24]
1130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2359              		.loc 1 1130 9 is_stmt 1 view .LVU606
 2360 001a 7047     		bx	lr
 2361              	.LVL149:
 2362              	.L138:
1131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 62


1133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 2363              		.loc 1 1133 9 view .LVU607
 2364              		.loc 1 1133 36 is_stmt 0 view .LVU608
 2365 001c 8369     		ldr	r3, [r0, #24]
 2366 001e 23F48063 		bic	r3, r3, #1024
 2367 0022 8361     		str	r3, [r0, #24]
1134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2368              		.loc 1 1134 9 is_stmt 1 view .LVU609
 2369              		.loc 1 1134 36 is_stmt 0 view .LVU610
 2370 0024 8369     		ldr	r3, [r0, #24]
 2371 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2372              	.LVL150:
 2373              		.loc 1 1134 36 view .LVU611
 2374 002a 8261     		str	r2, [r0, #24]
1135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2375              		.loc 1 1135 9 is_stmt 1 view .LVU612
 2376 002c 7047     		bx	lr
 2377              	.LVL151:
 2378              	.L137:
1136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 2379              		.loc 1 1138 9 view .LVU613
 2380              		.loc 1 1138 36 is_stmt 0 view .LVU614
 2381 002e C369     		ldr	r3, [r0, #28]
 2382 0030 23F00403 		bic	r3, r3, #4
 2383 0034 C361     		str	r3, [r0, #28]
1139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2384              		.loc 1 1139 9 is_stmt 1 view .LVU615
 2385              		.loc 1 1139 36 is_stmt 0 view .LVU616
 2386 0036 C369     		ldr	r3, [r0, #28]
 2387 0038 1A43     		orrs	r2, r2, r3
 2388              	.LVL152:
 2389              		.loc 1 1139 36 view .LVU617
 2390 003a C261     		str	r2, [r0, #28]
1140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2391              		.loc 1 1140 9 is_stmt 1 view .LVU618
 2392 003c 7047     		bx	lr
 2393              	.LVL153:
 2394              	.L135:
1141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 2395              		.loc 1 1143 9 view .LVU619
 2396              		.loc 1 1143 36 is_stmt 0 view .LVU620
 2397 003e C369     		ldr	r3, [r0, #28]
 2398 0040 23F48063 		bic	r3, r3, #1024
 2399 0044 C361     		str	r3, [r0, #28]
1144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2400              		.loc 1 1144 9 is_stmt 1 view .LVU621
 2401              		.loc 1 1144 36 is_stmt 0 view .LVU622
 2402 0046 C369     		ldr	r3, [r0, #28]
 2403 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2404              	.LVL154:
 2405              		.loc 1 1144 36 view .LVU623
 2406 004c C261     		str	r2, [r0, #28]
1145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 63


 2407              		.loc 1 1145 9 is_stmt 1 view .LVU624
 2408              	.L133:
1146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2409              		.loc 1 1149 1 is_stmt 0 view .LVU625
 2410 004e 7047     		bx	lr
 2411              		.cfi_endproc
 2412              	.LFE161:
 2414              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2415              		.align	1
 2416              		.global	timer_channel_output_clear_config
 2417              		.syntax unified
 2418              		.thumb
 2419              		.thumb_func
 2420              		.fpu fpv4-sp-d16
 2422              	timer_channel_output_clear_config:
 2423              	.LVL155:
 2424              	.LFB162:
1150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output clear function
1153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3
1160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  occlear: channel output clear function
1161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2425              		.loc 1 1168 1 is_stmt 1 view -0
 2426              		.cfi_startproc
 2427              		@ args = 0, pretend = 0, frame = 0
 2428              		@ frame_needed = 0, uses_anonymous_args = 0
 2429              		@ link register save eliminated.
1169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2430              		.loc 1 1169 5 view .LVU627
 2431 0000 0329     		cmp	r1, #3
 2432 0002 24D8     		bhi	.L140
 2433 0004 DFE801F0 		tbb	[pc, r1]
 2434              	.L143:
 2435 0008 02       		.byte	(.L146-.L143)/2
 2436 0009 0A       		.byte	(.L145-.L143)/2
 2437 000a 13       		.byte	(.L144-.L143)/2
 2438 000b 1B       		.byte	(.L142-.L143)/2
 2439              		.p2align 1
 2440              	.L146:
1170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 64


1171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 2441              		.loc 1 1172 9 view .LVU628
 2442              		.loc 1 1172 36 is_stmt 0 view .LVU629
 2443 000c 8369     		ldr	r3, [r0, #24]
 2444 000e 23F08003 		bic	r3, r3, #128
 2445 0012 8361     		str	r3, [r0, #24]
1173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2446              		.loc 1 1173 9 is_stmt 1 view .LVU630
 2447              		.loc 1 1173 36 is_stmt 0 view .LVU631
 2448 0014 8369     		ldr	r3, [r0, #24]
 2449 0016 1A43     		orrs	r2, r2, r3
 2450              	.LVL156:
 2451              		.loc 1 1173 36 view .LVU632
 2452 0018 8261     		str	r2, [r0, #24]
1174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2453              		.loc 1 1174 9 is_stmt 1 view .LVU633
 2454 001a 7047     		bx	lr
 2455              	.LVL157:
 2456              	.L145:
1175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 2457              		.loc 1 1177 9 view .LVU634
 2458              		.loc 1 1177 36 is_stmt 0 view .LVU635
 2459 001c 8369     		ldr	r3, [r0, #24]
 2460 001e 23F40043 		bic	r3, r3, #32768
 2461 0022 8361     		str	r3, [r0, #24]
1178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2462              		.loc 1 1178 9 is_stmt 1 view .LVU636
 2463              		.loc 1 1178 36 is_stmt 0 view .LVU637
 2464 0024 8369     		ldr	r3, [r0, #24]
 2465 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2466              	.LVL158:
 2467              		.loc 1 1178 36 view .LVU638
 2468 002a 8261     		str	r2, [r0, #24]
1179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2469              		.loc 1 1179 9 is_stmt 1 view .LVU639
 2470 002c 7047     		bx	lr
 2471              	.LVL159:
 2472              	.L144:
1180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 2473              		.loc 1 1182 9 view .LVU640
 2474              		.loc 1 1182 36 is_stmt 0 view .LVU641
 2475 002e C369     		ldr	r3, [r0, #28]
 2476 0030 23F08003 		bic	r3, r3, #128
 2477 0034 C361     		str	r3, [r0, #28]
1183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2478              		.loc 1 1183 9 is_stmt 1 view .LVU642
 2479              		.loc 1 1183 36 is_stmt 0 view .LVU643
 2480 0036 C369     		ldr	r3, [r0, #28]
 2481 0038 1A43     		orrs	r2, r2, r3
 2482              	.LVL160:
 2483              		.loc 1 1183 36 view .LVU644
 2484 003a C261     		str	r2, [r0, #28]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 65


1184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2485              		.loc 1 1184 9 is_stmt 1 view .LVU645
 2486 003c 7047     		bx	lr
 2487              	.LVL161:
 2488              	.L142:
1185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 2489              		.loc 1 1187 9 view .LVU646
 2490              		.loc 1 1187 36 is_stmt 0 view .LVU647
 2491 003e C369     		ldr	r3, [r0, #28]
 2492 0040 23F40043 		bic	r3, r3, #32768
 2493 0044 C361     		str	r3, [r0, #28]
1188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2494              		.loc 1 1188 9 is_stmt 1 view .LVU648
 2495              		.loc 1 1188 36 is_stmt 0 view .LVU649
 2496 0046 C369     		ldr	r3, [r0, #28]
 2497 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2498              	.LVL162:
 2499              		.loc 1 1188 36 view .LVU650
 2500 004c C261     		str	r2, [r0, #28]
1189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2501              		.loc 1 1189 9 is_stmt 1 view .LVU651
 2502              	.L140:
1190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2503              		.loc 1 1193 1 is_stmt 0 view .LVU652
 2504 004e 7047     		bx	lr
 2505              		.cfi_endproc
 2506              	.LFE162:
 2508              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2509              		.align	1
 2510              		.global	timer_channel_output_polarity_config
 2511              		.syntax unified
 2512              		.thumb
 2513              		.thumb_func
 2514              		.fpu fpv4-sp-d16
 2516              	timer_channel_output_polarity_config:
 2517              	.LVL163:
 2518              	.LFB163:
1194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output polarity 
1197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpolarity: channel output polarity 
1205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 66


1209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2519              		.loc 1 1212 1 is_stmt 1 view -0
 2520              		.cfi_startproc
 2521              		@ args = 0, pretend = 0, frame = 0
 2522              		@ frame_needed = 0, uses_anonymous_args = 0
 2523              		@ link register save eliminated.
1213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2524              		.loc 1 1213 5 view .LVU654
 2525 0000 0329     		cmp	r1, #3
 2526 0002 25D8     		bhi	.L147
 2527 0004 DFE801F0 		tbb	[pc, r1]
 2528              	.L150:
 2529 0008 02       		.byte	(.L153-.L150)/2
 2530 0009 0A       		.byte	(.L152-.L150)/2
 2531 000a 13       		.byte	(.L151-.L150)/2
 2532 000b 1C       		.byte	(.L149-.L150)/2
 2533              		.p2align 1
 2534              	.L153:
1214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2535              		.loc 1 1216 9 view .LVU655
 2536              		.loc 1 1216 36 is_stmt 0 view .LVU656
 2537 000c 036A     		ldr	r3, [r0, #32]
 2538 000e 23F00203 		bic	r3, r3, #2
 2539 0012 0362     		str	r3, [r0, #32]
1217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2540              		.loc 1 1217 9 is_stmt 1 view .LVU657
 2541              		.loc 1 1217 36 is_stmt 0 view .LVU658
 2542 0014 036A     		ldr	r3, [r0, #32]
 2543 0016 1A43     		orrs	r2, r2, r3
 2544              	.LVL164:
 2545              		.loc 1 1217 36 view .LVU659
 2546 0018 0262     		str	r2, [r0, #32]
1218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2547              		.loc 1 1218 9 is_stmt 1 view .LVU660
 2548 001a 7047     		bx	lr
 2549              	.LVL165:
 2550              	.L152:
1219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2551              		.loc 1 1221 9 view .LVU661
 2552              		.loc 1 1221 36 is_stmt 0 view .LVU662
 2553 001c 036A     		ldr	r3, [r0, #32]
 2554 001e 23F02003 		bic	r3, r3, #32
 2555 0022 0362     		str	r3, [r0, #32]
1222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2556              		.loc 1 1222 9 is_stmt 1 view .LVU663
 2557              		.loc 1 1222 36 is_stmt 0 view .LVU664
 2558 0024 036A     		ldr	r3, [r0, #32]
 2559 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2560              	.LVL166:
 2561              		.loc 1 1222 36 view .LVU665
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 67


 2562 002a 0262     		str	r2, [r0, #32]
1223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2563              		.loc 1 1223 9 is_stmt 1 view .LVU666
 2564 002c 7047     		bx	lr
 2565              	.LVL167:
 2566              	.L151:
1224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2567              		.loc 1 1226 9 view .LVU667
 2568              		.loc 1 1226 36 is_stmt 0 view .LVU668
 2569 002e 036A     		ldr	r3, [r0, #32]
 2570 0030 23F40073 		bic	r3, r3, #512
 2571 0034 0362     		str	r3, [r0, #32]
1227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2572              		.loc 1 1227 9 is_stmt 1 view .LVU669
 2573              		.loc 1 1227 36 is_stmt 0 view .LVU670
 2574 0036 036A     		ldr	r3, [r0, #32]
 2575 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2576              	.LVL168:
 2577              		.loc 1 1227 36 view .LVU671
 2578 003c 0262     		str	r2, [r0, #32]
1228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2579              		.loc 1 1228 9 is_stmt 1 view .LVU672
 2580 003e 7047     		bx	lr
 2581              	.LVL169:
 2582              	.L149:
1229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2583              		.loc 1 1231 9 view .LVU673
 2584              		.loc 1 1231 36 is_stmt 0 view .LVU674
 2585 0040 036A     		ldr	r3, [r0, #32]
 2586 0042 23F40053 		bic	r3, r3, #8192
 2587 0046 0362     		str	r3, [r0, #32]
1232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2588              		.loc 1 1232 9 is_stmt 1 view .LVU675
 2589              		.loc 1 1232 36 is_stmt 0 view .LVU676
 2590 0048 036A     		ldr	r3, [r0, #32]
 2591 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2592              	.LVL170:
 2593              		.loc 1 1232 36 view .LVU677
 2594 004e 0262     		str	r2, [r0, #32]
1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2595              		.loc 1 1233 9 is_stmt 1 view .LVU678
 2596              	.L147:
1234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2597              		.loc 1 1237 1 is_stmt 0 view .LVU679
 2598 0050 7047     		bx	lr
 2599              		.cfi_endproc
 2600              	.LFE163:
 2602              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2603              		.align	1
 2604              		.global	timer_channel_complementary_output_polarity_config
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 68


 2605              		.syntax unified
 2606              		.thumb
 2607              		.thumb_func
 2608              		.fpu fpv4-sp-d16
 2610              	timer_channel_complementary_output_polarity_config:
 2611              	.LVL171:
 2612              	.LFB164:
1238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,7..13))
1245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,7,8,11))
1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,7))
1247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity 
1248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2613              		.loc 1 1255 1 is_stmt 1 view -0
 2614              		.cfi_startproc
 2615              		@ args = 0, pretend = 0, frame = 0
 2616              		@ frame_needed = 0, uses_anonymous_args = 0
 2617              		@ link register save eliminated.
1256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2618              		.loc 1 1256 5 view .LVU681
 2619 0000 0129     		cmp	r1, #1
 2620 0002 0CD0     		beq	.L155
 2621 0004 0BB2     		sxth	r3, r1
 2622 0006 13B1     		cbz	r3, .L156
 2623 0008 0229     		cmp	r1, #2
 2624 000a 11D0     		beq	.L157
 2625 000c 7047     		bx	lr
 2626              	.L156:
1257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 2627              		.loc 1 1259 9 view .LVU682
 2628              		.loc 1 1259 36 is_stmt 0 view .LVU683
 2629 000e 036A     		ldr	r3, [r0, #32]
 2630 0010 23F00803 		bic	r3, r3, #8
 2631 0014 0362     		str	r3, [r0, #32]
1260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2632              		.loc 1 1260 9 is_stmt 1 view .LVU684
 2633              		.loc 1 1260 36 is_stmt 0 view .LVU685
 2634 0016 036A     		ldr	r3, [r0, #32]
 2635 0018 1A43     		orrs	r2, r2, r3
 2636              	.LVL172:
 2637              		.loc 1 1260 36 view .LVU686
 2638 001a 0262     		str	r2, [r0, #32]
1261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 69


 2639              		.loc 1 1261 9 is_stmt 1 view .LVU687
 2640 001c 7047     		bx	lr
 2641              	.LVL173:
 2642              	.L155:
1262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 2643              		.loc 1 1264 9 view .LVU688
 2644              		.loc 1 1264 36 is_stmt 0 view .LVU689
 2645 001e 036A     		ldr	r3, [r0, #32]
 2646 0020 23F08003 		bic	r3, r3, #128
 2647 0024 0362     		str	r3, [r0, #32]
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2648              		.loc 1 1265 9 is_stmt 1 view .LVU690
 2649              		.loc 1 1265 36 is_stmt 0 view .LVU691
 2650 0026 036A     		ldr	r3, [r0, #32]
 2651 0028 43EA0212 		orr	r2, r3, r2, lsl #4
 2652              	.LVL174:
 2653              		.loc 1 1265 36 view .LVU692
 2654 002c 0262     		str	r2, [r0, #32]
1266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2655              		.loc 1 1266 9 is_stmt 1 view .LVU693
 2656 002e 7047     		bx	lr
 2657              	.LVL175:
 2658              	.L157:
1267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 2659              		.loc 1 1269 9 view .LVU694
 2660              		.loc 1 1269 36 is_stmt 0 view .LVU695
 2661 0030 036A     		ldr	r3, [r0, #32]
 2662 0032 23F40063 		bic	r3, r3, #2048
 2663 0036 0362     		str	r3, [r0, #32]
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2664              		.loc 1 1270 9 is_stmt 1 view .LVU696
 2665              		.loc 1 1270 36 is_stmt 0 view .LVU697
 2666 0038 036A     		ldr	r3, [r0, #32]
 2667 003a 43EA0222 		orr	r2, r3, r2, lsl #8
 2668              	.LVL176:
 2669              		.loc 1 1270 36 view .LVU698
 2670 003e 0262     		str	r2, [r0, #32]
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2671              		.loc 1 1271 9 is_stmt 1 view .LVU699
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2672              		.loc 1 1275 1 is_stmt 0 view .LVU700
 2673 0040 7047     		bx	lr
 2674              		.cfi_endproc
 2675              	.LFE164:
 2677              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2678              		.align	1
 2679              		.global	timer_channel_output_state_config
 2680              		.syntax unified
 2681              		.thumb
 2682              		.thumb_func
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 70


 2683              		.fpu fpv4-sp-d16
 2685              	timer_channel_output_state_config:
 2686              	.LVL177:
 2687              	.LFB165:
1276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel enable state
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  state: TIMER channel enable state
1287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2688              		.loc 1 1294 1 is_stmt 1 view -0
 2689              		.cfi_startproc
 2690              		@ args = 0, pretend = 0, frame = 0
 2691              		@ frame_needed = 0, uses_anonymous_args = 0
 2692              		@ link register save eliminated.
1295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2693              		.loc 1 1295 5 view .LVU702
 2694 0000 0329     		cmp	r1, #3
 2695 0002 25D8     		bhi	.L159
 2696 0004 DFE801F0 		tbb	[pc, r1]
 2697              	.L162:
 2698 0008 02       		.byte	(.L165-.L162)/2
 2699 0009 0A       		.byte	(.L164-.L162)/2
 2700 000a 13       		.byte	(.L163-.L162)/2
 2701 000b 1C       		.byte	(.L161-.L162)/2
 2702              		.p2align 1
 2703              	.L165:
1296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2704              		.loc 1 1298 9 view .LVU703
 2705              		.loc 1 1298 36 is_stmt 0 view .LVU704
 2706 000c 036A     		ldr	r3, [r0, #32]
 2707 000e 23F00103 		bic	r3, r3, #1
 2708 0012 0362     		str	r3, [r0, #32]
1299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2709              		.loc 1 1299 9 is_stmt 1 view .LVU705
 2710              		.loc 1 1299 36 is_stmt 0 view .LVU706
 2711 0014 036A     		ldr	r3, [r0, #32]
 2712 0016 1A43     		orrs	r2, r2, r3
 2713              	.LVL178:
 2714              		.loc 1 1299 36 view .LVU707
 2715 0018 0262     		str	r2, [r0, #32]
1300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 71


 2716              		.loc 1 1300 9 is_stmt 1 view .LVU708
 2717 001a 7047     		bx	lr
 2718              	.LVL179:
 2719              	.L164:
1301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2720              		.loc 1 1303 9 view .LVU709
 2721              		.loc 1 1303 36 is_stmt 0 view .LVU710
 2722 001c 036A     		ldr	r3, [r0, #32]
 2723 001e 23F01003 		bic	r3, r3, #16
 2724 0022 0362     		str	r3, [r0, #32]
1304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2725              		.loc 1 1304 9 is_stmt 1 view .LVU711
 2726              		.loc 1 1304 36 is_stmt 0 view .LVU712
 2727 0024 036A     		ldr	r3, [r0, #32]
 2728 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2729              	.LVL180:
 2730              		.loc 1 1304 36 view .LVU713
 2731 002a 0262     		str	r2, [r0, #32]
1305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2732              		.loc 1 1305 9 is_stmt 1 view .LVU714
 2733 002c 7047     		bx	lr
 2734              	.LVL181:
 2735              	.L163:
1306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2736              		.loc 1 1308 9 view .LVU715
 2737              		.loc 1 1308 36 is_stmt 0 view .LVU716
 2738 002e 036A     		ldr	r3, [r0, #32]
 2739 0030 23F48073 		bic	r3, r3, #256
 2740 0034 0362     		str	r3, [r0, #32]
1309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2741              		.loc 1 1309 9 is_stmt 1 view .LVU717
 2742              		.loc 1 1309 36 is_stmt 0 view .LVU718
 2743 0036 036A     		ldr	r3, [r0, #32]
 2744 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2745              	.LVL182:
 2746              		.loc 1 1309 36 view .LVU719
 2747 003c 0262     		str	r2, [r0, #32]
1310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2748              		.loc 1 1310 9 is_stmt 1 view .LVU720
 2749 003e 7047     		bx	lr
 2750              	.LVL183:
 2751              	.L161:
1311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2752              		.loc 1 1313 9 view .LVU721
 2753              		.loc 1 1313 36 is_stmt 0 view .LVU722
 2754 0040 036A     		ldr	r3, [r0, #32]
 2755 0042 23F48053 		bic	r3, r3, #4096
 2756 0046 0362     		str	r3, [r0, #32]
1314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2757              		.loc 1 1314 9 is_stmt 1 view .LVU723
 2758              		.loc 1 1314 36 is_stmt 0 view .LVU724
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 72


 2759 0048 036A     		ldr	r3, [r0, #32]
 2760 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2761              	.LVL184:
 2762              		.loc 1 1314 36 view .LVU725
 2763 004e 0262     		str	r2, [r0, #32]
1315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2764              		.loc 1 1315 9 is_stmt 1 view .LVU726
 2765              	.L159:
1316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2766              		.loc 1 1319 1 is_stmt 0 view .LVU727
 2767 0050 7047     		bx	lr
 2768              		.cfi_endproc
 2769              	.LFE165:
 2771              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2772              		.align	1
 2773              		.global	timer_channel_complementary_output_state_config
 2774              		.syntax unified
 2775              		.thumb
 2776              		.thumb_func
 2777              		.fpu fpv4-sp-d16
 2779              	timer_channel_complementary_output_state_config:
 2780              	.LVL185:
 2781              	.LFB166:
1320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel complementary output enable state
1323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,7))
1327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,7))
1328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,7))
1329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2782              		.loc 1 1337 1 is_stmt 1 view -0
 2783              		.cfi_startproc
 2784              		@ args = 0, pretend = 0, frame = 0
 2785              		@ frame_needed = 0, uses_anonymous_args = 0
 2786              		@ link register save eliminated.
1338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2787              		.loc 1 1338 5 view .LVU729
 2788 0000 0129     		cmp	r1, #1
 2789 0002 0CD0     		beq	.L167
 2790 0004 0BB2     		sxth	r3, r1
 2791 0006 13B1     		cbz	r3, .L168
 2792 0008 0229     		cmp	r1, #2
 2793 000a 11D0     		beq	.L169
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 73


 2794 000c 7047     		bx	lr
 2795              	.L168:
1339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 2796              		.loc 1 1341 9 view .LVU730
 2797              		.loc 1 1341 36 is_stmt 0 view .LVU731
 2798 000e 036A     		ldr	r3, [r0, #32]
 2799 0010 23F00403 		bic	r3, r3, #4
 2800 0014 0362     		str	r3, [r0, #32]
1342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2801              		.loc 1 1342 9 is_stmt 1 view .LVU732
 2802              		.loc 1 1342 36 is_stmt 0 view .LVU733
 2803 0016 036A     		ldr	r3, [r0, #32]
 2804 0018 1A43     		orrs	r2, r2, r3
 2805              	.LVL186:
 2806              		.loc 1 1342 36 view .LVU734
 2807 001a 0262     		str	r2, [r0, #32]
1343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2808              		.loc 1 1343 9 is_stmt 1 view .LVU735
 2809 001c 7047     		bx	lr
 2810              	.LVL187:
 2811              	.L167:
1344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 2812              		.loc 1 1346 9 view .LVU736
 2813              		.loc 1 1346 36 is_stmt 0 view .LVU737
 2814 001e 036A     		ldr	r3, [r0, #32]
 2815 0020 23F04003 		bic	r3, r3, #64
 2816 0024 0362     		str	r3, [r0, #32]
1347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2817              		.loc 1 1347 9 is_stmt 1 view .LVU738
 2818              		.loc 1 1347 36 is_stmt 0 view .LVU739
 2819 0026 036A     		ldr	r3, [r0, #32]
 2820 0028 43EA0212 		orr	r2, r3, r2, lsl #4
 2821              	.LVL188:
 2822              		.loc 1 1347 36 view .LVU740
 2823 002c 0262     		str	r2, [r0, #32]
1348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2824              		.loc 1 1348 9 is_stmt 1 view .LVU741
 2825 002e 7047     		bx	lr
 2826              	.LVL189:
 2827              	.L169:
1349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 2828              		.loc 1 1351 9 view .LVU742
 2829              		.loc 1 1351 36 is_stmt 0 view .LVU743
 2830 0030 036A     		ldr	r3, [r0, #32]
 2831 0032 23F48063 		bic	r3, r3, #1024
 2832 0036 0362     		str	r3, [r0, #32]
1352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2833              		.loc 1 1352 9 is_stmt 1 view .LVU744
 2834              		.loc 1 1352 36 is_stmt 0 view .LVU745
 2835 0038 036A     		ldr	r3, [r0, #32]
 2836 003a 43EA0222 		orr	r2, r3, r2, lsl #8
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 74


 2837              	.LVL190:
 2838              		.loc 1 1352 36 view .LVU746
 2839 003e 0262     		str	r2, [r0, #32]
1353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2840              		.loc 1 1353 9 is_stmt 1 view .LVU747
1354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2841              		.loc 1 1357 1 is_stmt 0 view .LVU748
 2842 0040 7047     		bx	lr
 2843              		.cfi_endproc
 2844              	.LFE166:
 2846              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 2847              		.align	1
 2848              		.global	timer_channel_input_struct_para_init
 2849              		.syntax unified
 2850              		.thumb
 2851              		.thumb_func
 2852              		.fpu fpv4-sp-d16
 2854              	timer_channel_input_struct_para_init:
 2855              	.LVL191:
 2856              	.LFB167:
1358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)
1366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2857              		.loc 1 1366 1 is_stmt 1 view -0
 2858              		.cfi_startproc
 2859              		@ args = 0, pretend = 0, frame = 0
 2860              		@ frame_needed = 0, uses_anonymous_args = 0
 2861              		@ link register save eliminated.
1367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2862              		.loc 1 1368 5 view .LVU750
 2863              		.loc 1 1368 25 is_stmt 0 view .LVU751
 2864 0000 0023     		movs	r3, #0
 2865 0002 0380     		strh	r3, [r0]	@ movhi
1369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2866              		.loc 1 1369 5 is_stmt 1 view .LVU752
 2867              		.loc 1 1369 25 is_stmt 0 view .LVU753
 2868 0004 0122     		movs	r2, #1
 2869 0006 4280     		strh	r2, [r0, #2]	@ movhi
1370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2870              		.loc 1 1370 5 is_stmt 1 view .LVU754
 2871              		.loc 1 1370 25 is_stmt 0 view .LVU755
 2872 0008 8380     		strh	r3, [r0, #4]	@ movhi
1371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icfilter    = 0U;
 2873              		.loc 1 1371 5 is_stmt 1 view .LVU756
 2874              		.loc 1 1371 25 is_stmt 0 view .LVU757
 2875 000a C380     		strh	r3, [r0, #6]	@ movhi
1372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 75


 2876              		.loc 1 1372 1 view .LVU758
 2877 000c 7047     		bx	lr
 2878              		.cfi_endproc
 2879              	.LFE167:
 2881              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2882              		.align	1
 2883              		.global	timer_channel_input_capture_prescaler_config
 2884              		.syntax unified
 2885              		.thumb
 2886              		.thumb_func
 2887              		.fpu fpv4-sp-d16
 2889              	timer_channel_input_capture_prescaler_config:
 2890              	.LVL192:
 2891              	.LFB169:
1373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER input capture parameter 
1376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icfilter: 0~15
1388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out]  none
1389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval      none
1390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_capture_config(uint32_t timer_periph,uint16_t channel, timer_ic_parameter_struct* 
1392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
1393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
1394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
1413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 76


1416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2EN bit */
1434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2P and CH2NP bits */
1437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P|TIMER_CHCTL2_CH2NP));
1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2MS bit */
1441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2CAPFLT bit */
1445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2EN bit */
1449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3EN bit */
1454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3P bits */
1457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3MS bit */
1461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3CAPFLT bit */
1465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3EN bit */
1469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 77


1473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER channel input capture prescaler value */
1475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
1477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2892              		.loc 1 1497 1 is_stmt 1 view -0
 2893              		.cfi_startproc
 2894              		@ args = 0, pretend = 0, frame = 0
 2895              		@ frame_needed = 0, uses_anonymous_args = 0
 2896              		@ link register save eliminated.
1498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2897              		.loc 1 1498 5 view .LVU760
 2898 0000 0329     		cmp	r1, #3
 2899 0002 24D8     		bhi	.L172
 2900 0004 DFE801F0 		tbb	[pc, r1]
 2901              	.L175:
 2902 0008 02       		.byte	(.L178-.L175)/2
 2903 0009 0A       		.byte	(.L177-.L175)/2
 2904 000a 13       		.byte	(.L176-.L175)/2
 2905 000b 1B       		.byte	(.L174-.L175)/2
 2906              		.p2align 1
 2907              	.L178:
1499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 2908              		.loc 1 1501 9 view .LVU761
 2909              		.loc 1 1501 36 is_stmt 0 view .LVU762
 2910 000c 8369     		ldr	r3, [r0, #24]
 2911 000e 23F00C03 		bic	r3, r3, #12
 2912 0012 8361     		str	r3, [r0, #24]
1502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2913              		.loc 1 1502 9 is_stmt 1 view .LVU763
 2914              		.loc 1 1502 36 is_stmt 0 view .LVU764
 2915 0014 8369     		ldr	r3, [r0, #24]
 2916 0016 1A43     		orrs	r2, r2, r3
 2917              	.LVL193:
 2918              		.loc 1 1502 36 view .LVU765
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 78


 2919 0018 8261     		str	r2, [r0, #24]
1503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2920              		.loc 1 1503 9 is_stmt 1 view .LVU766
 2921 001a 7047     		bx	lr
 2922              	.LVL194:
 2923              	.L177:
1504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 2924              		.loc 1 1506 9 view .LVU767
 2925              		.loc 1 1506 36 is_stmt 0 view .LVU768
 2926 001c 8369     		ldr	r3, [r0, #24]
 2927 001e 23F44063 		bic	r3, r3, #3072
 2928 0022 8361     		str	r3, [r0, #24]
1507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2929              		.loc 1 1507 9 is_stmt 1 view .LVU769
 2930              		.loc 1 1507 36 is_stmt 0 view .LVU770
 2931 0024 8369     		ldr	r3, [r0, #24]
 2932 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2933              	.LVL195:
 2934              		.loc 1 1507 36 view .LVU771
 2935 002a 8261     		str	r2, [r0, #24]
1508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2936              		.loc 1 1508 9 is_stmt 1 view .LVU772
 2937 002c 7047     		bx	lr
 2938              	.LVL196:
 2939              	.L176:
1509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 2940              		.loc 1 1511 9 view .LVU773
 2941              		.loc 1 1511 36 is_stmt 0 view .LVU774
 2942 002e C369     		ldr	r3, [r0, #28]
 2943 0030 23F00C03 		bic	r3, r3, #12
 2944 0034 C361     		str	r3, [r0, #28]
1512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2945              		.loc 1 1512 9 is_stmt 1 view .LVU775
 2946              		.loc 1 1512 36 is_stmt 0 view .LVU776
 2947 0036 C369     		ldr	r3, [r0, #28]
 2948 0038 1A43     		orrs	r2, r2, r3
 2949              	.LVL197:
 2950              		.loc 1 1512 36 view .LVU777
 2951 003a C261     		str	r2, [r0, #28]
1513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2952              		.loc 1 1513 9 is_stmt 1 view .LVU778
 2953 003c 7047     		bx	lr
 2954              	.LVL198:
 2955              	.L174:
1514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 2956              		.loc 1 1516 9 view .LVU779
 2957              		.loc 1 1516 36 is_stmt 0 view .LVU780
 2958 003e C369     		ldr	r3, [r0, #28]
 2959 0040 23F44063 		bic	r3, r3, #3072
 2960 0044 C361     		str	r3, [r0, #28]
1517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 79


 2961              		.loc 1 1517 9 is_stmt 1 view .LVU781
 2962              		.loc 1 1517 36 is_stmt 0 view .LVU782
 2963 0046 C369     		ldr	r3, [r0, #28]
 2964 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2965              	.LVL199:
 2966              		.loc 1 1517 36 view .LVU783
 2967 004c C261     		str	r2, [r0, #28]
1518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2968              		.loc 1 1518 9 is_stmt 1 view .LVU784
 2969              	.L172:
1519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2970              		.loc 1 1522 1 is_stmt 0 view .LVU785
 2971 004e 7047     		bx	lr
 2972              		.cfi_endproc
 2973              	.LFE169:
 2975              		.section	.text.timer_input_capture_config,"ax",%progbits
 2976              		.align	1
 2977              		.global	timer_input_capture_config
 2978              		.syntax unified
 2979              		.thumb
 2980              		.thumb_func
 2981              		.fpu fpv4-sp-d16
 2983              	timer_input_capture_config:
 2984              	.LVL200:
 2985              	.LFB168:
1392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2986              		.loc 1 1392 1 is_stmt 1 view -0
 2987              		.cfi_startproc
 2988              		@ args = 0, pretend = 0, frame = 0
 2989              		@ frame_needed = 0, uses_anonymous_args = 0
1392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2990              		.loc 1 1392 1 is_stmt 0 view .LVU787
 2991 0000 10B5     		push	{r4, lr}
 2992              	.LCFI3:
 2993              		.cfi_def_cfa_offset 8
 2994              		.cfi_offset 4, -8
 2995              		.cfi_offset 14, -4
1393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
 2996              		.loc 1 1393 5 is_stmt 1 view .LVU788
 2997 0002 0329     		cmp	r1, #3
 2998 0004 24D8     		bhi	.L180
 2999 0006 DFE801F0 		tbb	[pc, r1]
 3000              	.L182:
 3001 000a 02       		.byte	(.L185-.L182)/2
 3002 000b 27       		.byte	(.L184-.L182)/2
 3003 000c 4B       		.byte	(.L183-.L182)/2
 3004 000d 6E       		.byte	(.L181-.L182)/2
 3005              		.p2align 1
 3006              	.L185:
1397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3007              		.loc 1 1397 9 view .LVU789
1397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3008              		.loc 1 1397 36 is_stmt 0 view .LVU790
 3009 000e 036A     		ldr	r3, [r0, #32]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 80


 3010 0010 23F00103 		bic	r3, r3, #1
 3011 0014 0362     		str	r3, [r0, #32]
1400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 3012              		.loc 1 1400 9 is_stmt 1 view .LVU791
1400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 3013              		.loc 1 1400 36 is_stmt 0 view .LVU792
 3014 0016 036A     		ldr	r3, [r0, #32]
 3015 0018 23F00A03 		bic	r3, r3, #10
 3016 001c 0362     		str	r3, [r0, #32]
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3017              		.loc 1 1401 9 is_stmt 1 view .LVU793
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3018              		.loc 1 1401 36 is_stmt 0 view .LVU794
 3019 001e 036A     		ldr	r3, [r0, #32]
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3020              		.loc 1 1401 56 view .LVU795
 3021 0020 1488     		ldrh	r4, [r2]
1401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3022              		.loc 1 1401 36 view .LVU796
 3023 0022 2343     		orrs	r3, r3, r4
 3024 0024 0362     		str	r3, [r0, #32]
1403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 3025              		.loc 1 1403 9 is_stmt 1 view .LVU797
1403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 3026              		.loc 1 1403 36 is_stmt 0 view .LVU798
 3027 0026 8369     		ldr	r3, [r0, #24]
 3028 0028 23F00303 		bic	r3, r3, #3
 3029 002c 8361     		str	r3, [r0, #24]
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3030              		.loc 1 1404 9 is_stmt 1 view .LVU799
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3031              		.loc 1 1404 36 is_stmt 0 view .LVU800
 3032 002e 8369     		ldr	r3, [r0, #24]
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3033              		.loc 1 1404 56 view .LVU801
 3034 0030 5488     		ldrh	r4, [r2, #2]
1404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3035              		.loc 1 1404 36 view .LVU802
 3036 0032 2343     		orrs	r3, r3, r4
 3037 0034 8361     		str	r3, [r0, #24]
1406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 3038              		.loc 1 1406 9 is_stmt 1 view .LVU803
1406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 3039              		.loc 1 1406 36 is_stmt 0 view .LVU804
 3040 0036 8369     		ldr	r3, [r0, #24]
 3041 0038 23F0F003 		bic	r3, r3, #240
 3042 003c 8361     		str	r3, [r0, #24]
1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3043              		.loc 1 1407 9 is_stmt 1 view .LVU805
1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3044              		.loc 1 1407 36 is_stmt 0 view .LVU806
 3045 003e 8369     		ldr	r3, [r0, #24]
1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3046              		.loc 1 1407 67 view .LVU807
 3047 0040 D488     		ldrh	r4, [r2, #6]
1407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3048              		.loc 1 1407 36 view .LVU808
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 81


 3049 0042 43EA0413 		orr	r3, r3, r4, lsl #4
 3050 0046 8361     		str	r3, [r0, #24]
1410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3051              		.loc 1 1410 9 is_stmt 1 view .LVU809
1410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3052              		.loc 1 1410 36 is_stmt 0 view .LVU810
 3053 0048 036A     		ldr	r3, [r0, #32]
 3054 004a 43F00103 		orr	r3, r3, #1
 3055 004e 0362     		str	r3, [r0, #32]
1411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
 3056              		.loc 1 1411 9 is_stmt 1 view .LVU811
 3057              	.L180:
1475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3058              		.loc 1 1475 5 view .LVU812
 3059 0050 9288     		ldrh	r2, [r2, #4]
 3060              	.LVL201:
1475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3061              		.loc 1 1475 5 is_stmt 0 view .LVU813
 3062 0052 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3063              	.LVL202:
1476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3064              		.loc 1 1476 1 view .LVU814
 3065 0056 10BD     		pop	{r4, pc}
 3066              	.LVL203:
 3067              	.L184:
1416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3068              		.loc 1 1416 9 is_stmt 1 view .LVU815
1416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3069              		.loc 1 1416 36 is_stmt 0 view .LVU816
 3070 0058 036A     		ldr	r3, [r0, #32]
 3071 005a 23F01003 		bic	r3, r3, #16
 3072 005e 0362     		str	r3, [r0, #32]
1419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 3073              		.loc 1 1419 9 is_stmt 1 view .LVU817
1419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 3074              		.loc 1 1419 36 is_stmt 0 view .LVU818
 3075 0060 036A     		ldr	r3, [r0, #32]
 3076 0062 23F0A003 		bic	r3, r3, #160
 3077 0066 0362     		str	r3, [r0, #32]
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3078              		.loc 1 1420 9 is_stmt 1 view .LVU819
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3079              		.loc 1 1420 36 is_stmt 0 view .LVU820
 3080 0068 036A     		ldr	r3, [r0, #32]
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3081              		.loc 1 1420 67 view .LVU821
 3082 006a 1488     		ldrh	r4, [r2]
1420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3083              		.loc 1 1420 36 view .LVU822
 3084 006c 43EA0413 		orr	r3, r3, r4, lsl #4
 3085 0070 0362     		str	r3, [r0, #32]
1422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3086              		.loc 1 1422 9 is_stmt 1 view .LVU823
1422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3087              		.loc 1 1422 36 is_stmt 0 view .LVU824
 3088 0072 8369     		ldr	r3, [r0, #24]
 3089 0074 23F44073 		bic	r3, r3, #768
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 82


 3090 0078 8361     		str	r3, [r0, #24]
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3091              		.loc 1 1423 9 is_stmt 1 view .LVU825
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3092              		.loc 1 1423 36 is_stmt 0 view .LVU826
 3093 007a 8369     		ldr	r3, [r0, #24]
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3094              		.loc 1 1423 67 view .LVU827
 3095 007c 5488     		ldrh	r4, [r2, #2]
1423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3096              		.loc 1 1423 36 view .LVU828
 3097 007e 43EA0423 		orr	r3, r3, r4, lsl #8
 3098 0082 8361     		str	r3, [r0, #24]
1425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 3099              		.loc 1 1425 9 is_stmt 1 view .LVU829
1425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 3100              		.loc 1 1425 36 is_stmt 0 view .LVU830
 3101 0084 8369     		ldr	r3, [r0, #24]
 3102 0086 23F47043 		bic	r3, r3, #61440
 3103 008a 8361     		str	r3, [r0, #24]
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3104              		.loc 1 1426 9 is_stmt 1 view .LVU831
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3105              		.loc 1 1426 36 is_stmt 0 view .LVU832
 3106 008c 8369     		ldr	r3, [r0, #24]
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3107              		.loc 1 1426 67 view .LVU833
 3108 008e D488     		ldrh	r4, [r2, #6]
1426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3109              		.loc 1 1426 36 view .LVU834
 3110 0090 43EA0433 		orr	r3, r3, r4, lsl #12
 3111 0094 8361     		str	r3, [r0, #24]
1429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3112              		.loc 1 1429 9 is_stmt 1 view .LVU835
1429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3113              		.loc 1 1429 36 is_stmt 0 view .LVU836
 3114 0096 036A     		ldr	r3, [r0, #32]
 3115 0098 43F01003 		orr	r3, r3, #16
 3116 009c 0362     		str	r3, [r0, #32]
1430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 3117              		.loc 1 1430 9 is_stmt 1 view .LVU837
 3118 009e D7E7     		b	.L180
 3119              	.L183:
1434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3120              		.loc 1 1434 9 view .LVU838
1434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3121              		.loc 1 1434 36 is_stmt 0 view .LVU839
 3122 00a0 036A     		ldr	r3, [r0, #32]
 3123 00a2 23F48073 		bic	r3, r3, #256
 3124 00a6 0362     		str	r3, [r0, #32]
1437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 3125              		.loc 1 1437 9 is_stmt 1 view .LVU840
1437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 3126              		.loc 1 1437 36 is_stmt 0 view .LVU841
 3127 00a8 036A     		ldr	r3, [r0, #32]
 3128 00aa 23F42063 		bic	r3, r3, #2560
 3129 00ae 0362     		str	r3, [r0, #32]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 83


1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3130              		.loc 1 1438 9 is_stmt 1 view .LVU842
1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3131              		.loc 1 1438 36 is_stmt 0 view .LVU843
 3132 00b0 036A     		ldr	r3, [r0, #32]
1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3133              		.loc 1 1438 67 view .LVU844
 3134 00b2 1488     		ldrh	r4, [r2]
1438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3135              		.loc 1 1438 36 view .LVU845
 3136 00b4 43EA0423 		orr	r3, r3, r4, lsl #8
 3137 00b8 0362     		str	r3, [r0, #32]
1441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 3138              		.loc 1 1441 9 is_stmt 1 view .LVU846
1441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 3139              		.loc 1 1441 36 is_stmt 0 view .LVU847
 3140 00ba C369     		ldr	r3, [r0, #28]
 3141 00bc 23F00303 		bic	r3, r3, #3
 3142 00c0 C361     		str	r3, [r0, #28]
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3143              		.loc 1 1442 9 is_stmt 1 view .LVU848
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3144              		.loc 1 1442 36 is_stmt 0 view .LVU849
 3145 00c2 C369     		ldr	r3, [r0, #28]
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3146              		.loc 1 1442 67 view .LVU850
 3147 00c4 5488     		ldrh	r4, [r2, #2]
1442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3148              		.loc 1 1442 36 view .LVU851
 3149 00c6 2343     		orrs	r3, r3, r4
 3150 00c8 C361     		str	r3, [r0, #28]
1445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 3151              		.loc 1 1445 9 is_stmt 1 view .LVU852
1445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 3152              		.loc 1 1445 36 is_stmt 0 view .LVU853
 3153 00ca C369     		ldr	r3, [r0, #28]
 3154 00cc 23F0F003 		bic	r3, r3, #240
 3155 00d0 C361     		str	r3, [r0, #28]
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3156              		.loc 1 1446 9 is_stmt 1 view .LVU854
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3157              		.loc 1 1446 36 is_stmt 0 view .LVU855
 3158 00d2 C369     		ldr	r3, [r0, #28]
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3159              		.loc 1 1446 67 view .LVU856
 3160 00d4 D488     		ldrh	r4, [r2, #6]
1446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3161              		.loc 1 1446 36 view .LVU857
 3162 00d6 43EA0413 		orr	r3, r3, r4, lsl #4
 3163 00da C361     		str	r3, [r0, #28]
1449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3164              		.loc 1 1449 9 is_stmt 1 view .LVU858
1449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3165              		.loc 1 1449 36 is_stmt 0 view .LVU859
 3166 00dc 036A     		ldr	r3, [r0, #32]
 3167 00de 43F48073 		orr	r3, r3, #256
 3168 00e2 0362     		str	r3, [r0, #32]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 84


1450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
 3169              		.loc 1 1450 9 is_stmt 1 view .LVU860
 3170 00e4 B4E7     		b	.L180
 3171              	.L181:
1454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3172              		.loc 1 1454 9 view .LVU861
1454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3173              		.loc 1 1454 36 is_stmt 0 view .LVU862
 3174 00e6 036A     		ldr	r3, [r0, #32]
 3175 00e8 23F48053 		bic	r3, r3, #4096
 3176 00ec 0362     		str	r3, [r0, #32]
1457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 3177              		.loc 1 1457 9 is_stmt 1 view .LVU863
1457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 3178              		.loc 1 1457 36 is_stmt 0 view .LVU864
 3179 00ee 036A     		ldr	r3, [r0, #32]
 3180 00f0 23F40053 		bic	r3, r3, #8192
 3181 00f4 0362     		str	r3, [r0, #32]
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3182              		.loc 1 1458 9 is_stmt 1 view .LVU865
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3183              		.loc 1 1458 36 is_stmt 0 view .LVU866
 3184 00f6 036A     		ldr	r3, [r0, #32]
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3185              		.loc 1 1458 67 view .LVU867
 3186 00f8 1488     		ldrh	r4, [r2]
1458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3187              		.loc 1 1458 36 view .LVU868
 3188 00fa 43EA0433 		orr	r3, r3, r4, lsl #12
 3189 00fe 0362     		str	r3, [r0, #32]
1461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3190              		.loc 1 1461 9 is_stmt 1 view .LVU869
1461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3191              		.loc 1 1461 36 is_stmt 0 view .LVU870
 3192 0100 C369     		ldr	r3, [r0, #28]
 3193 0102 23F44073 		bic	r3, r3, #768
 3194 0106 C361     		str	r3, [r0, #28]
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3195              		.loc 1 1462 9 is_stmt 1 view .LVU871
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3196              		.loc 1 1462 36 is_stmt 0 view .LVU872
 3197 0108 C369     		ldr	r3, [r0, #28]
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3198              		.loc 1 1462 67 view .LVU873
 3199 010a 5488     		ldrh	r4, [r2, #2]
1462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3200              		.loc 1 1462 36 view .LVU874
 3201 010c 43EA0423 		orr	r3, r3, r4, lsl #8
 3202 0110 C361     		str	r3, [r0, #28]
1465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 3203              		.loc 1 1465 9 is_stmt 1 view .LVU875
1465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 3204              		.loc 1 1465 36 is_stmt 0 view .LVU876
 3205 0112 C369     		ldr	r3, [r0, #28]
 3206 0114 23F47043 		bic	r3, r3, #61440
 3207 0118 C361     		str	r3, [r0, #28]
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 85


 3208              		.loc 1 1466 9 is_stmt 1 view .LVU877
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3209              		.loc 1 1466 36 is_stmt 0 view .LVU878
 3210 011a C369     		ldr	r3, [r0, #28]
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3211              		.loc 1 1466 67 view .LVU879
 3212 011c D488     		ldrh	r4, [r2, #6]
1466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3213              		.loc 1 1466 36 view .LVU880
 3214 011e 43EA0433 		orr	r3, r3, r4, lsl #12
 3215 0122 C361     		str	r3, [r0, #28]
1469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3216              		.loc 1 1469 9 is_stmt 1 view .LVU881
1469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3217              		.loc 1 1469 36 is_stmt 0 view .LVU882
 3218 0124 036A     		ldr	r3, [r0, #32]
 3219 0126 43F48053 		orr	r3, r3, #4096
 3220 012a 0362     		str	r3, [r0, #32]
1470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 3221              		.loc 1 1470 9 is_stmt 1 view .LVU883
 3222 012c 90E7     		b	.L180
 3223              		.cfi_endproc
 3224              	.LFE168:
 3226              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 3227              		.align	1
 3228              		.global	timer_channel_capture_value_register_read
 3229              		.syntax unified
 3230              		.thumb
 3231              		.thumb_func
 3232              		.fpu fpv4-sp-d16
 3234              	timer_channel_capture_value_register_read:
 3235              	.LVL204:
 3236              	.LFB170:
1523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER channel capture compare register value
1526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     channel capture compare register value
1535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3237              		.loc 1 1537 1 view -0
 3238              		.cfi_startproc
 3239              		@ args = 0, pretend = 0, frame = 0
 3240              		@ frame_needed = 0, uses_anonymous_args = 0
 3241              		@ link register save eliminated.
1538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t count_value = 0U;
 3242              		.loc 1 1538 5 view .LVU885
1539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 86


 3243              		.loc 1 1540 5 view .LVU886
 3244 0000 0329     		cmp	r1, #3
 3245 0002 0BD8     		bhi	.L194
 3246 0004 DFE801F0 		tbb	[pc, r1]
 3247              	.L190:
 3248 0008 02       		.byte	(.L193-.L190)/2
 3249 0009 04       		.byte	(.L192-.L190)/2
 3250 000a 06       		.byte	(.L191-.L190)/2
 3251 000b 08       		.byte	(.L189-.L190)/2
 3252              		.p2align 1
 3253              	.L193:
1541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 0 capture compare register value */
1542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 3254              		.loc 1 1543 9 view .LVU887
 3255              		.loc 1 1543 21 is_stmt 0 view .LVU888
 3256 000c 406B     		ldr	r0, [r0, #52]
 3257              	.LVL205:
1544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3258              		.loc 1 1544 9 is_stmt 1 view .LVU889
 3259 000e 7047     		bx	lr
 3260              	.LVL206:
 3261              	.L192:
1545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 1 capture compare register value */
1546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 3262              		.loc 1 1547 9 view .LVU890
 3263              		.loc 1 1547 21 is_stmt 0 view .LVU891
 3264 0010 806B     		ldr	r0, [r0, #56]
 3265              	.LVL207:
1548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3266              		.loc 1 1548 9 is_stmt 1 view .LVU892
 3267 0012 7047     		bx	lr
 3268              	.LVL208:
 3269              	.L191:
1549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 2 capture compare register value */
1550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 3270              		.loc 1 1551 9 view .LVU893
 3271              		.loc 1 1551 21 is_stmt 0 view .LVU894
 3272 0014 C06B     		ldr	r0, [r0, #60]
 3273              	.LVL209:
1552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3274              		.loc 1 1552 9 is_stmt 1 view .LVU895
 3275 0016 7047     		bx	lr
 3276              	.LVL210:
 3277              	.L189:
1553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 3 capture compare register value */
1554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 3278              		.loc 1 1555 9 view .LVU896
 3279              		.loc 1 1555 21 is_stmt 0 view .LVU897
 3280 0018 006C     		ldr	r0, [r0, #64]
 3281              	.LVL211:
1556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3282              		.loc 1 1556 9 is_stmt 1 view .LVU898
 3283 001a 7047     		bx	lr
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 87


 3284              	.LVL212:
 3285              	.L194:
1538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3286              		.loc 1 1538 14 is_stmt 0 view .LVU899
 3287 001c 0020     		movs	r0, #0
 3288              	.LVL213:
1557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (count_value);
 3289              		.loc 1 1560 5 is_stmt 1 view .LVU900
1561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3290              		.loc 1 1561 1 is_stmt 0 view .LVU901
 3291 001e 7047     		bx	lr
 3292              		.cfi_endproc
 3293              	.LFE170:
 3295              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 3296              		.align	1
 3297              		.global	timer_input_pwm_capture_config
 3298              		.syntax unified
 3299              		.thumb
 3300              		.thumb_func
 3301              		.fpu fpv4-sp-d16
 3303              	timer_input_pwm_capture_config:
 3304              	.LVL214:
 3305              	.LFB171:
1562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER input pwm capture function 
1565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icfilter: 0~15
1575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3306              		.loc 1 1579 1 is_stmt 1 view -0
 3307              		.cfi_startproc
 3308              		@ args = 0, pretend = 0, frame = 0
 3309              		@ frame_needed = 0, uses_anonymous_args = 0
 3310              		.loc 1 1579 1 is_stmt 0 view .LVU903
 3311 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3312              	.LCFI4:
 3313              		.cfi_def_cfa_offset 24
 3314              		.cfi_offset 3, -24
 3315              		.cfi_offset 4, -20
 3316              		.cfi_offset 5, -16
 3317              		.cfi_offset 6, -12
 3318              		.cfi_offset 7, -8
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 88


 3319              		.cfi_offset 14, -4
 3320 0002 0446     		mov	r4, r0
 3321 0004 1546     		mov	r5, r2
1580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t icpolarity  = 0x0U;
 3322              		.loc 1 1580 5 is_stmt 1 view .LVU904
 3323              	.LVL215:
1581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t icselection = 0x0U;
 3324              		.loc 1 1581 5 view .LVU905
1582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* Set channel input polarity */
1584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 3325              		.loc 1 1584 5 view .LVU906
 3326              		.loc 1 1584 41 is_stmt 0 view .LVU907
 3327 0006 1388     		ldrh	r3, [r2]
 3328              		.loc 1 1584 7 view .LVU908
 3329 0008 002B     		cmp	r3, #0
 3330 000a 52D1     		bne	.L200
1585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 3331              		.loc 1 1585 20 view .LVU909
 3332 000c 0227     		movs	r7, #2
 3333              	.L196:
 3334              	.LVL216:
1586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* Set channel input mode selection */
1591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
 3335              		.loc 1 1591 5 is_stmt 1 view .LVU910
 3336              		.loc 1 1591 44 is_stmt 0 view .LVU911
 3337 000e 6B88     		ldrh	r3, [r5, #2]
 3338              		.loc 1 1591 7 view .LVU912
 3339 0010 012B     		cmp	r3, #1
 3340 0012 50D0     		beq	.L203
1592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 3341              		.loc 1 1594 21 view .LVU913
 3342 0014 0126     		movs	r6, #1
 3343              	.L197:
 3344              	.LVL217:
1595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_CH_0 == channel){
 3345              		.loc 1 1597 5 is_stmt 1 view .LVU914
 3346              		.loc 1 1597 7 is_stmt 0 view .LVU915
 3347 0016 0029     		cmp	r1, #0
 3348 0018 4FD1     		bne	.L198
1598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3349              		.loc 1 1599 9 is_stmt 1 view .LVU916
 3350              		.loc 1 1599 36 is_stmt 0 view .LVU917
 3351 001a 236A     		ldr	r3, [r4, #32]
 3352 001c 23F00103 		bic	r3, r3, #1
 3353 0020 2362     		str	r3, [r4, #32]
1600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 89


 3354              		.loc 1 1601 9 is_stmt 1 view .LVU918
 3355              		.loc 1 1601 36 is_stmt 0 view .LVU919
 3356 0022 236A     		ldr	r3, [r4, #32]
 3357 0024 23F00A03 		bic	r3, r3, #10
 3358 0028 2362     		str	r3, [r4, #32]
1602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 3359              		.loc 1 1603 9 is_stmt 1 view .LVU920
 3360              		.loc 1 1603 36 is_stmt 0 view .LVU921
 3361 002a 236A     		ldr	r3, [r4, #32]
 3362              		.loc 1 1603 55 view .LVU922
 3363 002c 2A88     		ldrh	r2, [r5]
 3364              	.LVL218:
 3365              		.loc 1 1603 36 view .LVU923
 3366 002e 1343     		orrs	r3, r3, r2
 3367 0030 2362     		str	r3, [r4, #32]
1604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3368              		.loc 1 1605 9 is_stmt 1 view .LVU924
 3369              		.loc 1 1605 36 is_stmt 0 view .LVU925
 3370 0032 A369     		ldr	r3, [r4, #24]
 3371 0034 23F00303 		bic	r3, r3, #3
 3372 0038 A361     		str	r3, [r4, #24]
1606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 3373              		.loc 1 1607 9 is_stmt 1 view .LVU926
 3374              		.loc 1 1607 36 is_stmt 0 view .LVU927
 3375 003a A369     		ldr	r3, [r4, #24]
 3376              		.loc 1 1607 55 view .LVU928
 3377 003c 6A88     		ldrh	r2, [r5, #2]
 3378              		.loc 1 1607 36 view .LVU929
 3379 003e 1343     		orrs	r3, r3, r2
 3380 0040 A361     		str	r3, [r4, #24]
1608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3381              		.loc 1 1609 9 is_stmt 1 view .LVU930
 3382              		.loc 1 1609 36 is_stmt 0 view .LVU931
 3383 0042 A369     		ldr	r3, [r4, #24]
 3384 0044 23F0F003 		bic	r3, r3, #240
 3385 0048 A361     		str	r3, [r4, #24]
1610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
1611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 3386              		.loc 1 1611 9 is_stmt 1 view .LVU932
 3387              		.loc 1 1611 36 is_stmt 0 view .LVU933
 3388 004a A369     		ldr	r3, [r4, #24]
 3389              		.loc 1 1611 56 view .LVU934
 3390 004c EA88     		ldrh	r2, [r5, #6]
 3391              		.loc 1 1611 36 view .LVU935
 3392 004e 43EA0213 		orr	r3, r3, r2, lsl #4
 3393 0052 A361     		str	r3, [r4, #24]
1612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3394              		.loc 1 1613 9 is_stmt 1 view .LVU936
 3395              		.loc 1 1613 36 is_stmt 0 view .LVU937
 3396 0054 236A     		ldr	r3, [r4, #32]
 3397 0056 43F00103 		orr	r3, r3, #1
 3398 005a 2362     		str	r3, [r4, #32]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 90


1614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint16_t)(icpwm->icpr
 3399              		.loc 1 1615 9 is_stmt 1 view .LVU938
 3400 005c AA88     		ldrh	r2, [r5, #4]
 3401 005e 2046     		mov	r0, r4
 3402              	.LVL219:
 3403              		.loc 1 1615 9 is_stmt 0 view .LVU939
 3404 0060 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3405              	.LVL220:
1616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 3406              		.loc 1 1618 9 is_stmt 1 view .LVU940
 3407              		.loc 1 1618 36 is_stmt 0 view .LVU941
 3408 0064 236A     		ldr	r3, [r4, #32]
 3409 0066 23F01003 		bic	r3, r3, #16
 3410 006a 2362     		str	r3, [r4, #32]
1619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 3411              		.loc 1 1620 9 is_stmt 1 view .LVU942
 3412              		.loc 1 1620 36 is_stmt 0 view .LVU943
 3413 006c 236A     		ldr	r3, [r4, #32]
 3414 006e 23F0A003 		bic	r3, r3, #160
 3415 0072 2362     		str	r3, [r4, #32]
1621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
1622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4U);
 3416              		.loc 1 1622 9 is_stmt 1 view .LVU944
 3417              		.loc 1 1622 36 is_stmt 0 view .LVU945
 3418 0074 236A     		ldr	r3, [r4, #32]
 3419 0076 43EA0713 		orr	r3, r3, r7, lsl #4
 3420 007a 2362     		str	r3, [r4, #32]
1623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 3421              		.loc 1 1624 9 is_stmt 1 view .LVU946
 3422              		.loc 1 1624 36 is_stmt 0 view .LVU947
 3423 007c A369     		ldr	r3, [r4, #24]
 3424 007e 23F44073 		bic	r3, r3, #768
 3425 0082 A361     		str	r3, [r4, #24]
1625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 3426              		.loc 1 1626 9 is_stmt 1 view .LVU948
 3427              		.loc 1 1626 36 is_stmt 0 view .LVU949
 3428 0084 A369     		ldr	r3, [r4, #24]
 3429 0086 43EA0623 		orr	r3, r3, r6, lsl #8
 3430 008a A361     		str	r3, [r4, #24]
1627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3431              		.loc 1 1628 9 is_stmt 1 view .LVU950
 3432              		.loc 1 1628 36 is_stmt 0 view .LVU951
 3433 008c A369     		ldr	r3, [r4, #24]
 3434 008e 23F47043 		bic	r3, r3, #61440
 3435 0092 A361     		str	r3, [r4, #24]
1629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 3436              		.loc 1 1630 9 is_stmt 1 view .LVU952
 3437              		.loc 1 1630 36 is_stmt 0 view .LVU953
 3438 0094 A369     		ldr	r3, [r4, #24]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 91


 3439              		.loc 1 1630 66 view .LVU954
 3440 0096 EA88     		ldrh	r2, [r5, #6]
 3441              		.loc 1 1630 36 view .LVU955
 3442 0098 43EA0233 		orr	r3, r3, r2, lsl #12
 3443 009c A361     		str	r3, [r4, #24]
1631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3444              		.loc 1 1632 9 is_stmt 1 view .LVU956
 3445              		.loc 1 1632 36 is_stmt 0 view .LVU957
 3446 009e 236A     		ldr	r3, [r4, #32]
 3447 00a0 43F01003 		orr	r3, r3, #16
 3448 00a4 2362     		str	r3, [r4, #32]
1633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint16_t)(icpwm->icpr
 3449              		.loc 1 1634 9 is_stmt 1 view .LVU958
 3450 00a6 AA88     		ldrh	r2, [r5, #4]
 3451 00a8 0121     		movs	r1, #1
 3452 00aa 2046     		mov	r0, r4
 3453 00ac FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3454              	.LVL221:
 3455              	.L195:
1635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 92


1671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3456              		.loc 1 1674 1 is_stmt 0 view .LVU959
 3457 00b0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3458              	.LVL222:
 3459              	.L200:
1587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 3460              		.loc 1 1587 20 view .LVU960
 3461 00b2 0027     		movs	r7, #0
 3462 00b4 ABE7     		b	.L196
 3463              	.LVL223:
 3464              	.L203:
1592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 3465              		.loc 1 1592 21 view .LVU961
 3466 00b6 0226     		movs	r6, #2
 3467 00b8 ADE7     		b	.L197
 3468              	.LVL224:
 3469              	.L198:
1637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
 3470              		.loc 1 1637 9 is_stmt 1 view .LVU962
1637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
 3471              		.loc 1 1637 36 is_stmt 0 view .LVU963
 3472 00ba 236A     		ldr	r3, [r4, #32]
 3473 00bc 23F01003 		bic	r3, r3, #16
 3474 00c0 2362     		str	r3, [r4, #32]
1639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
 3475              		.loc 1 1639 9 is_stmt 1 view .LVU964
1639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
 3476              		.loc 1 1639 36 is_stmt 0 view .LVU965
 3477 00c2 236A     		ldr	r3, [r4, #32]
 3478 00c4 23F0A003 		bic	r3, r3, #160
 3479 00c8 2362     		str	r3, [r4, #32]
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3480              		.loc 1 1641 9 is_stmt 1 view .LVU966
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3481              		.loc 1 1641 36 is_stmt 0 view .LVU967
 3482 00ca 236A     		ldr	r3, [r4, #32]
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3483              		.loc 1 1641 66 view .LVU968
 3484 00cc 2A88     		ldrh	r2, [r5]
 3485              	.LVL225:
1641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3486              		.loc 1 1641 36 view .LVU969
 3487 00ce 43EA0213 		orr	r3, r3, r2, lsl #4
 3488 00d2 2362     		str	r3, [r4, #32]
1643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3489              		.loc 1 1643 9 is_stmt 1 view .LVU970
1643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3490              		.loc 1 1643 36 is_stmt 0 view .LVU971
 3491 00d4 A369     		ldr	r3, [r4, #24]
 3492 00d6 23F44073 		bic	r3, r3, #768
 3493 00da A361     		str	r3, [r4, #24]
1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3494              		.loc 1 1645 9 is_stmt 1 view .LVU972
1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 93


 3495              		.loc 1 1645 36 is_stmt 0 view .LVU973
 3496 00dc A369     		ldr	r3, [r4, #24]
1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3497              		.loc 1 1645 66 view .LVU974
 3498 00de 6A88     		ldrh	r2, [r5, #2]
1645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3499              		.loc 1 1645 36 view .LVU975
 3500 00e0 43EA0223 		orr	r3, r3, r2, lsl #8
 3501 00e4 A361     		str	r3, [r4, #24]
1647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3502              		.loc 1 1647 9 is_stmt 1 view .LVU976
1647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3503              		.loc 1 1647 36 is_stmt 0 view .LVU977
 3504 00e6 A369     		ldr	r3, [r4, #24]
 3505 00e8 23F47043 		bic	r3, r3, #61440
 3506 00ec A361     		str	r3, [r4, #24]
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3507              		.loc 1 1649 9 is_stmt 1 view .LVU978
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3508              		.loc 1 1649 36 is_stmt 0 view .LVU979
 3509 00ee A369     		ldr	r3, [r4, #24]
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3510              		.loc 1 1649 66 view .LVU980
 3511 00f0 EA88     		ldrh	r2, [r5, #6]
1649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3512              		.loc 1 1649 36 view .LVU981
 3513 00f2 43EA0233 		orr	r3, r3, r2, lsl #12
 3514 00f6 A361     		str	r3, [r4, #24]
1651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3515              		.loc 1 1651 9 is_stmt 1 view .LVU982
1651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3516              		.loc 1 1651 36 is_stmt 0 view .LVU983
 3517 00f8 236A     		ldr	r3, [r4, #32]
 3518 00fa 43F01003 		orr	r3, r3, #16
 3519 00fe 2362     		str	r3, [r4, #32]
1653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3520              		.loc 1 1653 9 is_stmt 1 view .LVU984
 3521 0100 AA88     		ldrh	r2, [r5, #4]
 3522 0102 0121     		movs	r1, #1
 3523              	.LVL226:
1653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3524              		.loc 1 1653 9 is_stmt 0 view .LVU985
 3525 0104 2046     		mov	r0, r4
 3526              	.LVL227:
1653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3527              		.loc 1 1653 9 view .LVU986
 3528 0106 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3529              	.LVL228:
1656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3530              		.loc 1 1656 9 is_stmt 1 view .LVU987
1656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3531              		.loc 1 1656 36 is_stmt 0 view .LVU988
 3532 010a 236A     		ldr	r3, [r4, #32]
 3533 010c 23F00103 		bic	r3, r3, #1
 3534 0110 2362     		str	r3, [r4, #32]
1658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
 3535              		.loc 1 1658 9 is_stmt 1 view .LVU989
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 94


1658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
 3536              		.loc 1 1658 36 is_stmt 0 view .LVU990
 3537 0112 236A     		ldr	r3, [r4, #32]
 3538 0114 23F00A03 		bic	r3, r3, #10
 3539 0118 2362     		str	r3, [r4, #32]
1660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3540              		.loc 1 1660 9 is_stmt 1 view .LVU991
1660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3541              		.loc 1 1660 36 is_stmt 0 view .LVU992
 3542 011a 236A     		ldr	r3, [r4, #32]
 3543 011c 3B43     		orrs	r3, r3, r7
 3544 011e 2362     		str	r3, [r4, #32]
1662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
 3545              		.loc 1 1662 9 is_stmt 1 view .LVU993
1662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
 3546              		.loc 1 1662 36 is_stmt 0 view .LVU994
 3547 0120 A369     		ldr	r3, [r4, #24]
 3548 0122 23F00303 		bic	r3, r3, #3
 3549 0126 A361     		str	r3, [r4, #24]
1664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3550              		.loc 1 1664 9 is_stmt 1 view .LVU995
1664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3551              		.loc 1 1664 36 is_stmt 0 view .LVU996
 3552 0128 A369     		ldr	r3, [r4, #24]
 3553 012a 3343     		orrs	r3, r3, r6
 3554 012c A361     		str	r3, [r4, #24]
1666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
 3555              		.loc 1 1666 9 is_stmt 1 view .LVU997
1666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
 3556              		.loc 1 1666 36 is_stmt 0 view .LVU998
 3557 012e A369     		ldr	r3, [r4, #24]
 3558 0130 23F0F003 		bic	r3, r3, #240
 3559 0134 A361     		str	r3, [r4, #24]
1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3560              		.loc 1 1668 9 is_stmt 1 view .LVU999
1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3561              		.loc 1 1668 36 is_stmt 0 view .LVU1000
 3562 0136 A369     		ldr	r3, [r4, #24]
1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3563              		.loc 1 1668 56 view .LVU1001
 3564 0138 EA88     		ldrh	r2, [r5, #6]
1668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3565              		.loc 1 1668 36 view .LVU1002
 3566 013a 43EA0213 		orr	r3, r3, r2, lsl #4
 3567 013e A361     		str	r3, [r4, #24]
1670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3568              		.loc 1 1670 9 is_stmt 1 view .LVU1003
1670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3569              		.loc 1 1670 36 is_stmt 0 view .LVU1004
 3570 0140 236A     		ldr	r3, [r4, #32]
 3571 0142 43F00103 		orr	r3, r3, #1
 3572 0146 2362     		str	r3, [r4, #32]
1672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 3573              		.loc 1 1672 9 is_stmt 1 view .LVU1005
 3574 0148 AA88     		ldrh	r2, [r5, #4]
 3575 014a 0021     		movs	r1, #0
 3576 014c 2046     		mov	r0, r4
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 95


 3577 014e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3578              	.LVL229:
 3579              		.loc 1 1674 1 is_stmt 0 view .LVU1006
 3580 0152 ADE7     		b	.L195
 3581              		.cfi_endproc
 3582              	.LFE171:
 3584              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3585              		.align	1
 3586              		.global	timer_hall_mode_config
 3587              		.syntax unified
 3588              		.thumb
 3589              		.thumb_func
 3590              		.fpu fpv4-sp-d16
 3592              	timer_hall_mode_config:
 3593              	.LVL230:
 3594              	.LFB172:
1675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER hall sensor mode
1678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  hallmode: 
1680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)
1687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3595              		.loc 1 1687 1 is_stmt 1 view -0
 3596              		.cfi_startproc
 3597              		@ args = 0, pretend = 0, frame = 0
 3598              		@ frame_needed = 0, uses_anonymous_args = 0
 3599              		@ link register save eliminated.
1688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 3600              		.loc 1 1688 5 view .LVU1008
 3601              		.loc 1 1688 7 is_stmt 0 view .LVU1009
 3602 0000 21B9     		cbnz	r1, .L205
1689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 3603              		.loc 1 1689 9 is_stmt 1 view .LVU1010
 3604              		.loc 1 1689 34 is_stmt 0 view .LVU1011
 3605 0002 4368     		ldr	r3, [r0, #4]
 3606 0004 43F08003 		orr	r3, r3, #128
 3607 0008 4360     		str	r3, [r0, #4]
 3608 000a 7047     		bx	lr
 3609              	.L205:
1690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3610              		.loc 1 1690 11 is_stmt 1 view .LVU1012
 3611              		.loc 1 1690 13 is_stmt 0 view .LVU1013
 3612 000c 0129     		cmp	r1, #1
 3613 000e 00D0     		beq	.L207
 3614              	.L204:
1691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
1692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
1694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 96


 3615              		.loc 1 1695 1 view .LVU1014
 3616 0010 7047     		bx	lr
 3617              	.L207:
1691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3618              		.loc 1 1691 9 is_stmt 1 view .LVU1015
1691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3619              		.loc 1 1691 34 is_stmt 0 view .LVU1016
 3620 0012 4368     		ldr	r3, [r0, #4]
 3621 0014 23F08003 		bic	r3, r3, #128
 3622 0018 4360     		str	r3, [r0, #4]
1694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3623              		.loc 1 1694 5 is_stmt 1 view .LVU1017
 3624              		.loc 1 1695 1 is_stmt 0 view .LVU1018
 3625 001a F9E7     		b	.L204
 3626              		.cfi_endproc
 3627              	.LFE172:
 3629              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3630              		.align	1
 3631              		.global	timer_input_trigger_source_select
 3632              		.syntax unified
 3633              		.thumb
 3634              		.thumb_func
 3635              		.fpu fpv4-sp-d16
 3637              	timer_input_trigger_source_select:
 3638              	.LVL231:
 3639              	.LFB173:
1696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER input trigger source 
1699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  intrigger:
1701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(x=0..4,7)
1710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3640              		.loc 1 1714 1 is_stmt 1 view -0
 3641              		.cfi_startproc
 3642              		@ args = 0, pretend = 0, frame = 0
 3643              		@ frame_needed = 0, uses_anonymous_args = 0
 3644              		@ link register save eliminated.
1715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3645              		.loc 1 1715 5 view .LVU1020
 3646              		.loc 1 1715 31 is_stmt 0 view .LVU1021
 3647 0000 8368     		ldr	r3, [r0, #8]
 3648 0002 23F07003 		bic	r3, r3, #112
 3649 0006 8360     		str	r3, [r0, #8]
1716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 97


 3650              		.loc 1 1716 5 is_stmt 1 view .LVU1022
 3651              		.loc 1 1716 31 is_stmt 0 view .LVU1023
 3652 0008 8368     		ldr	r3, [r0, #8]
 3653 000a 1943     		orrs	r1, r1, r3
 3654              	.LVL232:
 3655              		.loc 1 1716 31 view .LVU1024
 3656 000c 8160     		str	r1, [r0, #8]
1717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3657              		.loc 1 1717 1 view .LVU1025
 3658 000e 7047     		bx	lr
 3659              		.cfi_endproc
 3660              	.LFE173:
 3662              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3663              		.align	1
 3664              		.global	timer_master_output_trigger_source_select
 3665              		.syntax unified
 3666              		.thumb
 3667              		.thumb_func
 3668              		.fpu fpv4-sp-d16
 3670              	timer_master_output_trigger_source_select:
 3671              	.LVL233:
 3672              	.LFB174:
1718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER master mode output trigger source 
1721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  outrigger: 
1723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output
1725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output
1727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output
1729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output
1730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output
1731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output
1732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1736:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3673              		.loc 1 1736 1 is_stmt 1 view -0
 3674              		.cfi_startproc
 3675              		@ args = 0, pretend = 0, frame = 0
 3676              		@ frame_needed = 0, uses_anonymous_args = 0
 3677              		@ link register save eliminated.
1737:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3678              		.loc 1 1737 5 view .LVU1027
 3679              		.loc 1 1737 30 is_stmt 0 view .LVU1028
 3680 0000 4368     		ldr	r3, [r0, #4]
 3681 0002 23F07003 		bic	r3, r3, #112
 3682 0006 4360     		str	r3, [r0, #4]
1738:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3683              		.loc 1 1738 5 is_stmt 1 view .LVU1029
 3684              		.loc 1 1738 30 is_stmt 0 view .LVU1030
 3685 0008 4368     		ldr	r3, [r0, #4]
 3686 000a 1943     		orrs	r1, r1, r3
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 98


 3687              	.LVL234:
 3688              		.loc 1 1738 30 view .LVU1031
 3689 000c 4160     		str	r1, [r0, #4]
1739:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3690              		.loc 1 1739 1 view .LVU1032
 3691 000e 7047     		bx	lr
 3692              		.cfi_endproc
 3693              	.LFE174:
 3695              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3696              		.align	1
 3697              		.global	timer_slave_mode_select
 3698              		.syntax unified
 3699              		.thumb
 3700              		.thumb_func
 3701              		.fpu fpv4-sp-d16
 3703              	timer_slave_mode_select:
 3704              	.LVL235:
 3705              	.LFB175:
1740:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1741:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1742:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER slave mode 
1743:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1744:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  slavemode:
1745:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1746:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable
1747:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0
1748:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1
1749:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2
1750:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode
1751:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode
1752:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode
1753:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.
1754:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1755:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1756:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1757:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1758:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1759:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3706              		.loc 1 1759 1 is_stmt 1 view -0
 3707              		.cfi_startproc
 3708              		@ args = 0, pretend = 0, frame = 0
 3709              		@ frame_needed = 0, uses_anonymous_args = 0
 3710              		@ link register save eliminated.
1760:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3711              		.loc 1 1760 5 view .LVU1034
 3712              		.loc 1 1760 31 is_stmt 0 view .LVU1035
 3713 0000 8368     		ldr	r3, [r0, #8]
 3714 0002 23F00703 		bic	r3, r3, #7
 3715 0006 8360     		str	r3, [r0, #8]
1761:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1762:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3716              		.loc 1 1762 5 is_stmt 1 view .LVU1036
 3717              		.loc 1 1762 31 is_stmt 0 view .LVU1037
 3718 0008 8368     		ldr	r3, [r0, #8]
 3719 000a 1943     		orrs	r1, r1, r3
 3720              	.LVL236:
 3721              		.loc 1 1762 31 view .LVU1038
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 99


 3722 000c 8160     		str	r1, [r0, #8]
1763:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3723              		.loc 1 1763 1 view .LVU1039
 3724 000e 7047     		bx	lr
 3725              		.cfi_endproc
 3726              	.LFE175:
 3728              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3729              		.align	1
 3730              		.global	timer_master_slave_mode_config
 3731              		.syntax unified
 3732              		.thumb
 3733              		.thumb_func
 3734              		.fpu fpv4-sp-d16
 3736              	timer_master_slave_mode_config:
 3737              	.LVL237:
 3738              	.LFB176:
1764:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1765:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1766:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER master slave mode 
1767:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1768:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  masterslave:
1769:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1770:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1771:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1772:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1773:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1774:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */ 
1775:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1776:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3739              		.loc 1 1776 1 is_stmt 1 view -0
 3740              		.cfi_startproc
 3741              		@ args = 0, pretend = 0, frame = 0
 3742              		@ frame_needed = 0, uses_anonymous_args = 0
 3743              		@ link register save eliminated.
1777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 3744              		.loc 1 1777 5 view .LVU1041
 3745              		.loc 1 1777 7 is_stmt 0 view .LVU1042
 3746 0000 21B9     		cbnz	r1, .L212
1778:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 3747              		.loc 1 1778 9 is_stmt 1 view .LVU1043
 3748              		.loc 1 1778 35 is_stmt 0 view .LVU1044
 3749 0002 8368     		ldr	r3, [r0, #8]
 3750 0004 43F08003 		orr	r3, r3, #128
 3751 0008 8360     		str	r3, [r0, #8]
 3752 000a 7047     		bx	lr
 3753              	.L212:
1779:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3754              		.loc 1 1779 11 is_stmt 1 view .LVU1045
 3755              		.loc 1 1779 13 is_stmt 0 view .LVU1046
 3756 000c 0129     		cmp	r1, #1
 3757 000e 00D0     		beq	.L214
 3758              	.L211:
1780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
1781:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1782:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
1783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1784:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 100


 3759              		.loc 1 1784 1 view .LVU1047
 3760 0010 7047     		bx	lr
 3761              	.L214:
1780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3762              		.loc 1 1780 9 is_stmt 1 view .LVU1048
1780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3763              		.loc 1 1780 35 is_stmt 0 view .LVU1049
 3764 0012 8368     		ldr	r3, [r0, #8]
 3765 0014 23F08003 		bic	r3, r3, #128
 3766 0018 8360     		str	r3, [r0, #8]
1783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3767              		.loc 1 1783 5 is_stmt 1 view .LVU1050
 3768              		.loc 1 1784 1 is_stmt 0 view .LVU1051
 3769 001a F9E7     		b	.L211
 3770              		.cfi_endproc
 3771              	.LFE176:
 3773              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3774              		.align	1
 3775              		.global	timer_external_trigger_config
 3776              		.syntax unified
 3777              		.thumb
 3778              		.thumb_func
 3779              		.fpu fpv4-sp-d16
 3781              	timer_external_trigger_config:
 3782              	.LVL238:
 3783              	.LFB177:
1785:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1786:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1787:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER external trigger input
1788:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1789:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler:
1790:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1791:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1792:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1794:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1795:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity:
1796:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1797:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1798:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1799:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1800:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1801:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1802:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1803:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,
1804:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
1805:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3784              		.loc 1 1805 1 is_stmt 1 view -0
 3785              		.cfi_startproc
 3786              		@ args = 0, pretend = 0, frame = 0
 3787              		@ frame_needed = 0, uses_anonymous_args = 0
 3788              		@ link register save eliminated.
 3789              		.loc 1 1805 1 is_stmt 0 view .LVU1053
 3790 0000 10B4     		push	{r4}
 3791              	.LCFI5:
 3792              		.cfi_def_cfa_offset 4
 3793              		.cfi_offset 4, -4
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 101


1806:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3794              		.loc 1 1806 5 is_stmt 1 view .LVU1054
 3795              		.loc 1 1806 31 is_stmt 0 view .LVU1055
 3796 0002 8468     		ldr	r4, [r0, #8]
 3797 0004 24F43F44 		bic	r4, r4, #48896
 3798 0008 8460     		str	r4, [r0, #8]
1807:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3799              		.loc 1 1807 5 is_stmt 1 view .LVU1056
 3800              		.loc 1 1807 31 is_stmt 0 view .LVU1057
 3801 000a 8468     		ldr	r4, [r0, #8]
 3802              		.loc 1 1807 58 view .LVU1058
 3803 000c 0A43     		orrs	r2, r2, r1
 3804              	.LVL239:
 3805              		.loc 1 1807 31 view .LVU1059
 3806 000e 1443     		orrs	r4, r4, r2
 3807 0010 8460     		str	r4, [r0, #8]
1808:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3808              		.loc 1 1808 5 is_stmt 1 view .LVU1060
 3809              		.loc 1 1808 31 is_stmt 0 view .LVU1061
 3810 0012 8268     		ldr	r2, [r0, #8]
 3811 0014 42EA0323 		orr	r3, r2, r3, lsl #8
 3812              	.LVL240:
 3813              		.loc 1 1808 31 view .LVU1062
 3814 0018 8360     		str	r3, [r0, #8]
1809:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3815              		.loc 1 1809 1 view .LVU1063
 3816 001a 5DF8044B 		ldr	r4, [sp], #4
 3817              	.LCFI6:
 3818              		.cfi_restore 4
 3819              		.cfi_def_cfa_offset 0
 3820 001e 7047     		bx	lr
 3821              		.cfi_endproc
 3822              	.LFE177:
 3824              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3825              		.align	1
 3826              		.global	timer_quadrature_decoder_mode_config
 3827              		.syntax unified
 3828              		.thumb
 3829              		.thumb_func
 3830              		.fpu fpv4-sp-d16
 3832              	timer_quadrature_decoder_mode_config:
 3833              	.LVL241:
 3834              	.LFB178:
1810:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1811:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1812:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER quadrature decoder mode
1813:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  decomode: 
1815:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1816:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1818:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1819:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ic0polarity: 
1820:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1821:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1822:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1823:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ic1polarity:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 102


1824:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1825:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1826:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1827:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1828:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1829:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1830:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,
1831:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                    uint16_t ic0polarity, uint16_t ic1polarity)
1832:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3835              		.loc 1 1832 1 is_stmt 1 view -0
 3836              		.cfi_startproc
 3837              		@ args = 0, pretend = 0, frame = 0
 3838              		@ frame_needed = 0, uses_anonymous_args = 0
 3839              		@ link register save eliminated.
 3840              		.loc 1 1832 1 is_stmt 0 view .LVU1065
 3841 0000 10B4     		push	{r4}
 3842              	.LCFI7:
 3843              		.cfi_def_cfa_offset 4
 3844              		.cfi_offset 4, -4
1833:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3845              		.loc 1 1833 5 is_stmt 1 view .LVU1066
 3846              		.loc 1 1833 31 is_stmt 0 view .LVU1067
 3847 0002 8468     		ldr	r4, [r0, #8]
 3848 0004 24F00704 		bic	r4, r4, #7
 3849 0008 8460     		str	r4, [r0, #8]
1834:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3850              		.loc 1 1834 5 is_stmt 1 view .LVU1068
 3851              		.loc 1 1834 31 is_stmt 0 view .LVU1069
 3852 000a 8468     		ldr	r4, [r0, #8]
 3853 000c 2143     		orrs	r1, r1, r4
 3854              	.LVL242:
 3855              		.loc 1 1834 31 view .LVU1070
 3856 000e 8160     		str	r1, [r0, #8]
1835:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1836:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS))&((~(uint32_t)TIMER_C
 3857              		.loc 1 1836 5 is_stmt 1 view .LVU1071
 3858              		.loc 1 1836 32 is_stmt 0 view .LVU1072
 3859 0010 8169     		ldr	r1, [r0, #24]
 3860 0012 21F44071 		bic	r1, r1, #768
 3861 0016 21F00301 		bic	r1, r1, #3
 3862 001a 8161     		str	r1, [r0, #24]
1837:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI|((uint32_t)TIMER_IC_SELECT
 3863              		.loc 1 1837 5 is_stmt 1 view .LVU1073
 3864              		.loc 1 1837 32 is_stmt 0 view .LVU1074
 3865 001c 8169     		ldr	r1, [r0, #24]
 3866 001e 41F48071 		orr	r1, r1, #256
 3867 0022 41F00101 		orr	r1, r1, #1
 3868 0026 8161     		str	r1, [r0, #24]
1838:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1839:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 3869              		.loc 1 1839 5 is_stmt 1 view .LVU1075
 3870              		.loc 1 1839 32 is_stmt 0 view .LVU1076
 3871 0028 016A     		ldr	r1, [r0, #32]
 3872 002a 21F00A01 		bic	r1, r1, #10
 3873 002e 0162     		str	r1, [r0, #32]
1840:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 3874              		.loc 1 1840 5 is_stmt 1 view .LVU1077
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 103


 3875              		.loc 1 1840 32 is_stmt 0 view .LVU1078
 3876 0030 016A     		ldr	r1, [r0, #32]
 3877 0032 21F0A001 		bic	r1, r1, #160
 3878 0036 0162     		str	r1, [r0, #32]
1841:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity|((uint32_t)ic1polarity << 4U));
 3879              		.loc 1 1841 5 is_stmt 1 view .LVU1079
 3880              		.loc 1 1841 32 is_stmt 0 view .LVU1080
 3881 0038 016A     		ldr	r1, [r0, #32]
 3882              		.loc 1 1841 57 view .LVU1081
 3883 003a 42EA0313 		orr	r3, r2, r3, lsl #4
 3884              	.LVL243:
 3885              		.loc 1 1841 32 view .LVU1082
 3886 003e 1943     		orrs	r1, r1, r3
 3887 0040 0162     		str	r1, [r0, #32]
1842:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3888              		.loc 1 1842 1 view .LVU1083
 3889 0042 5DF8044B 		ldr	r4, [sp], #4
 3890              	.LCFI8:
 3891              		.cfi_restore 4
 3892              		.cfi_def_cfa_offset 0
 3893 0046 7047     		bx	lr
 3894              		.cfi_endproc
 3895              	.LFE178:
 3897              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3898              		.align	1
 3899              		.global	timer_internal_clock_config
 3900              		.syntax unified
 3901              		.thumb
 3902              		.thumb_func
 3903              		.fpu fpv4-sp-d16
 3905              	timer_internal_clock_config:
 3906              	.LVL244:
 3907              	.LFB179:
1843:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1844:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1845:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER internal clock mode
1846:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1847:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1848:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1849:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1850:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1851:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3908              		.loc 1 1851 1 is_stmt 1 view -0
 3909              		.cfi_startproc
 3910              		@ args = 0, pretend = 0, frame = 0
 3911              		@ frame_needed = 0, uses_anonymous_args = 0
 3912              		@ link register save eliminated.
1852:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3913              		.loc 1 1852 5 view .LVU1085
 3914              		.loc 1 1852 31 is_stmt 0 view .LVU1086
 3915 0000 8368     		ldr	r3, [r0, #8]
 3916 0002 23F00703 		bic	r3, r3, #7
 3917 0006 8360     		str	r3, [r0, #8]
1853:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3918              		.loc 1 1853 1 view .LVU1087
 3919 0008 7047     		bx	lr
 3920              		.cfi_endproc
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 104


 3921              	.LFE179:
 3923              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3924              		.align	1
 3925              		.global	timer_internal_trigger_as_external_clock_config
 3926              		.syntax unified
 3927              		.thumb
 3928              		.thumb_func
 3929              		.fpu fpv4-sp-d16
 3931              	timer_internal_trigger_as_external_clock_config:
 3932              	.LVL245:
 3933              	.LFB180:
1854:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1855:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1856:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1857:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1858:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  intrigger:
1859:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1860:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1861:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1862:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1863:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1864:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1865:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1866:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1867:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1868:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3934              		.loc 1 1868 1 is_stmt 1 view -0
 3935              		.cfi_startproc
 3936              		@ args = 0, pretend = 0, frame = 0
 3937              		@ frame_needed = 0, uses_anonymous_args = 0
 3938              		.loc 1 1868 1 is_stmt 0 view .LVU1089
 3939 0000 10B5     		push	{r4, lr}
 3940              	.LCFI9:
 3941              		.cfi_def_cfa_offset 8
 3942              		.cfi_offset 4, -8
 3943              		.cfi_offset 14, -4
 3944 0002 0446     		mov	r4, r0
1869:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3945              		.loc 1 1869 5 is_stmt 1 view .LVU1090
 3946 0004 FFF7FEFF 		bl	timer_input_trigger_source_select
 3947              	.LVL246:
1870:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3948              		.loc 1 1870 5 view .LVU1091
 3949              		.loc 1 1870 31 is_stmt 0 view .LVU1092
 3950 0008 A368     		ldr	r3, [r4, #8]
 3951 000a 23F00703 		bic	r3, r3, #7
 3952 000e A360     		str	r3, [r4, #8]
1871:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3953              		.loc 1 1871 5 is_stmt 1 view .LVU1093
 3954              		.loc 1 1871 31 is_stmt 0 view .LVU1094
 3955 0010 A368     		ldr	r3, [r4, #8]
 3956 0012 43F00703 		orr	r3, r3, #7
 3957 0016 A360     		str	r3, [r4, #8]
1872:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3958              		.loc 1 1872 1 view .LVU1095
 3959 0018 10BD     		pop	{r4, pc}
 3960              		.loc 1 1872 1 view .LVU1096
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 105


 3961              		.cfi_endproc
 3962              	.LFE180:
 3964              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3965              		.align	1
 3966              		.global	timer_external_trigger_as_external_clock_config
 3967              		.syntax unified
 3968              		.thumb
 3969              		.thumb_func
 3970              		.fpu fpv4-sp-d16
 3972              	timer_external_trigger_as_external_clock_config:
 3973              	.LVL247:
 3974              	.LFB181:
1873:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1874:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1875:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1876:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extrigger:
1878:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1880:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1881:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1882:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1883:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1884:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1885:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1886:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1887:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1888:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1889:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1890:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,
1891:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint16_t extpolarity, uint32_t extfilter)
1892:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3975              		.loc 1 1892 1 is_stmt 1 view -0
 3976              		.cfi_startproc
 3977              		@ args = 0, pretend = 0, frame = 0
 3978              		@ frame_needed = 0, uses_anonymous_args = 0
 3979              		.loc 1 1892 1 is_stmt 0 view .LVU1098
 3980 0000 38B5     		push	{r3, r4, r5, lr}
 3981              	.LCFI10:
 3982              		.cfi_def_cfa_offset 16
 3983              		.cfi_offset 3, -16
 3984              		.cfi_offset 4, -12
 3985              		.cfi_offset 5, -8
 3986              		.cfi_offset 14, -4
 3987 0002 0446     		mov	r4, r0
1893:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 3988              		.loc 1 1893 5 is_stmt 1 view .LVU1099
 3989              		.loc 1 1893 7 is_stmt 0 view .LVU1100
 3990 0004 6029     		cmp	r1, #96
 3991 0006 2AD0     		beq	.L226
1894:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
1897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
1899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 106


1901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1904:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1908:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1910:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3992              		.loc 1 1912 9 is_stmt 1 view .LVU1101
 3993              		.loc 1 1912 36 is_stmt 0 view .LVU1102
 3994 0008 056A     		ldr	r5, [r0, #32]
 3995 000a 25F00105 		bic	r5, r5, #1
 3996 000e 0562     		str	r5, [r0, #32]
1913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 3997              		.loc 1 1914 9 is_stmt 1 view .LVU1103
 3998              		.loc 1 1914 36 is_stmt 0 view .LVU1104
 3999 0010 056A     		ldr	r5, [r0, #32]
 4000 0012 25F00A05 		bic	r5, r5, #10
 4001 0016 0562     		str	r5, [r0, #32]
1915:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1916:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 4002              		.loc 1 1916 9 is_stmt 1 view .LVU1105
 4003              		.loc 1 1916 36 is_stmt 0 view .LVU1106
 4004 0018 006A     		ldr	r0, [r0, #32]
 4005              	.LVL248:
 4006              		.loc 1 1916 36 view .LVU1107
 4007 001a 1043     		orrs	r0, r0, r2
 4008 001c 2062     		str	r0, [r4, #32]
1917:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 4009              		.loc 1 1918 9 is_stmt 1 view .LVU1108
 4010              		.loc 1 1918 36 is_stmt 0 view .LVU1109
 4011 001e A069     		ldr	r0, [r4, #24]
 4012 0020 20F00300 		bic	r0, r0, #3
 4013 0024 A061     		str	r0, [r4, #24]
1919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 4014              		.loc 1 1920 9 is_stmt 1 view .LVU1110
 4015              		.loc 1 1920 36 is_stmt 0 view .LVU1111
 4016 0026 A069     		ldr	r0, [r4, #24]
 4017 0028 40F00100 		orr	r0, r0, #1
 4018 002c A061     		str	r0, [r4, #24]
1921:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1922:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 4019              		.loc 1 1922 9 is_stmt 1 view .LVU1112
 4020              		.loc 1 1922 36 is_stmt 0 view .LVU1113
 4021 002e A069     		ldr	r0, [r4, #24]
 4022 0030 20F0F000 		bic	r0, r0, #240
 4023 0034 A061     		str	r0, [r4, #24]
1923:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 4024              		.loc 1 1924 9 is_stmt 1 view .LVU1114
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 107


 4025              		.loc 1 1924 36 is_stmt 0 view .LVU1115
 4026 0036 A269     		ldr	r2, [r4, #24]
 4027              	.LVL249:
 4028              		.loc 1 1924 36 view .LVU1116
 4029 0038 42EA0312 		orr	r2, r2, r3, lsl #4
 4030 003c A261     		str	r2, [r4, #24]
1925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 4031              		.loc 1 1926 9 is_stmt 1 view .LVU1117
 4032              		.loc 1 1926 36 is_stmt 0 view .LVU1118
 4033 003e 236A     		ldr	r3, [r4, #32]
 4034              	.LVL250:
 4035              		.loc 1 1926 36 view .LVU1119
 4036 0040 43F00103 		orr	r3, r3, #1
 4037 0044 2362     		str	r3, [r4, #32]
 4038              	.L224:
1927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1928:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* select TIMER input trigger source */
1929:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_input_trigger_source_select(timer_periph,extrigger);
 4039              		.loc 1 1929 5 is_stmt 1 view .LVU1120
 4040 0046 2046     		mov	r0, r4
 4041 0048 FFF7FEFF 		bl	timer_input_trigger_source_select
 4042              	.LVL251:
1930:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* reset the SMC bit */
1931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 4043              		.loc 1 1931 5 view .LVU1121
 4044              		.loc 1 1931 31 is_stmt 0 view .LVU1122
 4045 004c A368     		ldr	r3, [r4, #8]
 4046 004e 23F00703 		bic	r3, r3, #7
 4047 0052 A360     		str	r3, [r4, #8]
1932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* set the SMC bit */
1933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 4048              		.loc 1 1933 5 is_stmt 1 view .LVU1123
 4049              		.loc 1 1933 31 is_stmt 0 view .LVU1124
 4050 0054 A368     		ldr	r3, [r4, #8]
 4051 0056 43F00703 		orr	r3, r3, #7
 4052 005a A360     		str	r3, [r4, #8]
1934:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4053              		.loc 1 1934 1 view .LVU1125
 4054 005c 38BD     		pop	{r3, r4, r5, pc}
 4055              	.LVL252:
 4056              	.L226:
1895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
 4057              		.loc 1 1895 9 is_stmt 1 view .LVU1126
1895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
 4058              		.loc 1 1895 36 is_stmt 0 view .LVU1127
 4059 005e 006A     		ldr	r0, [r0, #32]
 4060              	.LVL253:
1895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
 4061              		.loc 1 1895 36 view .LVU1128
 4062 0060 20F01000 		bic	r0, r0, #16
 4063 0064 2062     		str	r0, [r4, #32]
1897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
 4064              		.loc 1 1897 9 is_stmt 1 view .LVU1129
1897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
 4065              		.loc 1 1897 36 is_stmt 0 view .LVU1130
 4066 0066 206A     		ldr	r0, [r4, #32]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 108


 4067 0068 20F0A000 		bic	r0, r0, #160
 4068 006c 2062     		str	r0, [r4, #32]
1899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 4069              		.loc 1 1899 9 is_stmt 1 view .LVU1131
1899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 4070              		.loc 1 1899 36 is_stmt 0 view .LVU1132
 4071 006e 206A     		ldr	r0, [r4, #32]
 4072 0070 40EA0210 		orr	r0, r0, r2, lsl #4
 4073 0074 2062     		str	r0, [r4, #32]
1901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 4074              		.loc 1 1901 9 is_stmt 1 view .LVU1133
1901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 4075              		.loc 1 1901 36 is_stmt 0 view .LVU1134
 4076 0076 A269     		ldr	r2, [r4, #24]
 4077              	.LVL254:
1901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 4078              		.loc 1 1901 36 view .LVU1135
 4079 0078 22F44072 		bic	r2, r2, #768
 4080 007c A261     		str	r2, [r4, #24]
1903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 4081              		.loc 1 1903 9 is_stmt 1 view .LVU1136
1903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 4082              		.loc 1 1903 36 is_stmt 0 view .LVU1137
 4083 007e A269     		ldr	r2, [r4, #24]
 4084 0080 42F48072 		orr	r2, r2, #256
 4085 0084 A261     		str	r2, [r4, #24]
1905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 4086              		.loc 1 1905 9 is_stmt 1 view .LVU1138
1905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 4087              		.loc 1 1905 36 is_stmt 0 view .LVU1139
 4088 0086 A269     		ldr	r2, [r4, #24]
 4089 0088 22F47042 		bic	r2, r2, #61440
 4090 008c A261     		str	r2, [r4, #24]
1907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 4091              		.loc 1 1907 9 is_stmt 1 view .LVU1140
1907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 4092              		.loc 1 1907 36 is_stmt 0 view .LVU1141
 4093 008e A269     		ldr	r2, [r4, #24]
 4094 0090 42EA0332 		orr	r2, r2, r3, lsl #12
 4095 0094 A261     		str	r2, [r4, #24]
1909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 4096              		.loc 1 1909 9 is_stmt 1 view .LVU1142
1909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 4097              		.loc 1 1909 36 is_stmt 0 view .LVU1143
 4098 0096 236A     		ldr	r3, [r4, #32]
 4099              	.LVL255:
1909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 4100              		.loc 1 1909 36 view .LVU1144
 4101 0098 43F01003 		orr	r3, r3, #16
 4102 009c 2362     		str	r3, [r4, #32]
 4103 009e D2E7     		b	.L224
 4104              		.cfi_endproc
 4105              	.LFE181:
 4107              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 4108              		.align	1
 4109              		.global	timer_external_clock_mode0_config
 4110              		.syntax unified
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 109


 4111              		.thumb
 4112              		.thumb_func
 4113              		.fpu fpv4-sp-d16
 4115              	timer_external_clock_mode0_config:
 4116              	.LVL256:
 4117              	.LFB182:
1935:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1936:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external clock mode0
1938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler: 
1940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1941:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1942:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1943:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1947:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1948:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1949:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,
1954:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1955:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4118              		.loc 1 1955 1 is_stmt 1 view -0
 4119              		.cfi_startproc
 4120              		@ args = 0, pretend = 0, frame = 0
 4121              		@ frame_needed = 0, uses_anonymous_args = 0
 4122              		.loc 1 1955 1 is_stmt 0 view .LVU1146
 4123 0000 10B5     		push	{r4, lr}
 4124              	.LCFI11:
 4125              		.cfi_def_cfa_offset 8
 4126              		.cfi_offset 4, -8
 4127              		.cfi_offset 14, -4
 4128 0002 0446     		mov	r4, r0
1956:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER external trigger input */
1957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 4129              		.loc 1 1957 5 is_stmt 1 view .LVU1147
 4130 0004 FFF7FEFF 		bl	timer_external_trigger_config
 4131              	.LVL257:
1958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* reset the SMC bit,TRGS bit */
1960:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 4132              		.loc 1 1960 5 view .LVU1148
 4133              		.loc 1 1960 31 is_stmt 0 view .LVU1149
 4134 0008 A368     		ldr	r3, [r4, #8]
 4135 000a 23F07703 		bic	r3, r3, #119
 4136 000e A360     		str	r3, [r4, #8]
1961:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* set the SMC bit,TRGS bit */
1962:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 4137              		.loc 1 1962 5 is_stmt 1 view .LVU1150
 4138              		.loc 1 1962 31 is_stmt 0 view .LVU1151
 4139 0010 A368     		ldr	r3, [r4, #8]
 4140 0012 43F07703 		orr	r3, r3, #119
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 110


 4141 0016 A360     		str	r3, [r4, #8]
1963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4142              		.loc 1 1963 1 view .LVU1152
 4143 0018 10BD     		pop	{r4, pc}
 4144              		.loc 1 1963 1 view .LVU1153
 4145              		.cfi_endproc
 4146              	.LFE182:
 4148              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 4149              		.align	1
 4150              		.global	timer_external_clock_mode1_config
 4151              		.syntax unified
 4152              		.thumb
 4153              		.thumb_func
 4154              		.fpu fpv4-sp-d16
 4156              	timer_external_clock_mode1_config:
 4157              	.LVL258:
 4158              	.LFB183:
1964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external clock mode1
1967:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1968:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler: 
1969:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1973:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1974:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1975:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1978:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1979:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1980:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1982:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
1983:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1984:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4159              		.loc 1 1984 1 is_stmt 1 view -0
 4160              		.cfi_startproc
 4161              		@ args = 0, pretend = 0, frame = 0
 4162              		@ frame_needed = 0, uses_anonymous_args = 0
 4163              		.loc 1 1984 1 is_stmt 0 view .LVU1155
 4164 0000 10B5     		push	{r4, lr}
 4165              	.LCFI12:
 4166              		.cfi_def_cfa_offset 8
 4167              		.cfi_offset 4, -8
 4168              		.cfi_offset 14, -4
 4169 0002 0446     		mov	r4, r0
1985:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER external trigger input */
1986:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 4170              		.loc 1 1986 5 is_stmt 1 view .LVU1156
 4171 0004 FFF7FEFF 		bl	timer_external_trigger_config
 4172              	.LVL259:
1987:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1988:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 4173              		.loc 1 1988 5 view .LVU1157
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 111


 4174              		.loc 1 1988 31 is_stmt 0 view .LVU1158
 4175 0008 A368     		ldr	r3, [r4, #8]
 4176 000a 43F48043 		orr	r3, r3, #16384
 4177 000e A360     		str	r3, [r4, #8]
1989:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4178              		.loc 1 1989 1 view .LVU1159
 4179 0010 10BD     		pop	{r4, pc}
 4180              		.loc 1 1989 1 view .LVU1160
 4181              		.cfi_endproc
 4182              	.LFE183:
 4184              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 4185              		.align	1
 4186              		.global	timer_external_clock_mode1_disable
 4187              		.syntax unified
 4188              		.thumb
 4189              		.thumb_func
 4190              		.fpu fpv4-sp-d16
 4192              	timer_external_clock_mode1_disable:
 4193              	.LVL260:
 4194              	.LFB184:
1990:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1991:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1992:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER the external clock mode1
1993:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1994:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1995:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1996:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1997:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1998:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4195              		.loc 1 1998 1 is_stmt 1 view -0
 4196              		.cfi_startproc
 4197              		@ args = 0, pretend = 0, frame = 0
 4198              		@ frame_needed = 0, uses_anonymous_args = 0
 4199              		@ link register save eliminated.
1999:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 4200              		.loc 1 1999 5 view .LVU1162
 4201              		.loc 1 1999 31 is_stmt 0 view .LVU1163
 4202 0000 8368     		ldr	r3, [r0, #8]
 4203 0002 23F48043 		bic	r3, r3, #16384
 4204 0006 8360     		str	r3, [r0, #8]
2000:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4205              		.loc 1 2000 1 view .LVU1164
 4206 0008 7047     		bx	lr
 4207              		.cfi_endproc
 4208              	.LFE184:
 4210              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 4211              		.align	1
 4212              		.global	timer_write_chxval_register_config
 4213              		.syntax unified
 4214              		.thumb
 4215              		.thumb_func
 4216              		.fpu fpv4-sp-d16
 4218              	timer_write_chxval_register_config:
 4219              	.LVL261:
 4220              	.LFB185:
2001:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
2002:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 112


2003:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER write CHxVAL register selection
2004:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
2005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ccsel:
2006:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
2007:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
2008:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CHVSEL_ENABLE: when write the CHxVAL register, if the write value is same a
2009:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
2010:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
2011:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
2012:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
2013:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4221              		.loc 1 2013 1 is_stmt 1 view -0
 4222              		.cfi_startproc
 4223              		@ args = 0, pretend = 0, frame = 0
 4224              		@ frame_needed = 0, uses_anonymous_args = 0
 4225              		@ link register save eliminated.
2014:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel){
 4226              		.loc 1 2014 5 view .LVU1166
 4227              		.loc 1 2014 7 is_stmt 0 view .LVU1167
 4228 0000 0229     		cmp	r1, #2
 4229 0002 07D0     		beq	.L235
2015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
2016:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 4230              		.loc 1 2016 11 is_stmt 1 view .LVU1168
 4231              		.loc 1 2016 13 is_stmt 0 view .LVU1169
 4232 0004 29B9     		cbnz	r1, .L232
2017:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
 4233              		.loc 1 2017 9 is_stmt 1 view .LVU1170
 4234              		.loc 1 2017 33 is_stmt 0 view .LVU1171
 4235 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4236 000a 23F00203 		bic	r3, r3, #2
 4237 000e C0F8FC30 		str	r3, [r0, #252]
2018:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
2019:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
2020:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 4238              		.loc 1 2020 5 is_stmt 1 view .LVU1172
 4239              	.L232:
2021:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4240              		.loc 1 2021 1 is_stmt 0 view .LVU1173
 4241 0012 7047     		bx	lr
 4242              	.L235:
2015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 4243              		.loc 1 2015 9 is_stmt 1 view .LVU1174
2015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 4244              		.loc 1 2015 33 is_stmt 0 view .LVU1175
 4245 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4246 0018 43F00203 		orr	r3, r3, #2
 4247 001c C0F8FC30 		str	r3, [r0, #252]
 4248 0020 7047     		bx	lr
 4249              		.cfi_endproc
 4250              	.LFE185:
 4252              		.section	.text.timer_output_value_selection_config,"ax",%progbits
 4253              		.align	1
 4254              		.global	timer_output_value_selection_config
 4255              		.syntax unified
 4256              		.thumb
 4257              		.thumb_func
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 113


 4258              		.fpu fpv4-sp-d16
 4260              	timer_output_value_selection_config:
 4261              	.LVL262:
 4262              	.LFB186:
2022:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
2023:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
2024:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER output value selection
2025:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
2026:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  outsel:
2027:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
2028:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
2029:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
2030:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
2031:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
2032:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
2033:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
2034:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4263              		.loc 1 2034 1 is_stmt 1 view -0
 4264              		.cfi_startproc
 4265              		@ args = 0, pretend = 0, frame = 0
 4266              		@ frame_needed = 0, uses_anonymous_args = 0
 4267              		@ link register save eliminated.
2035:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel){
 4268              		.loc 1 2035 5 view .LVU1177
 4269              		.loc 1 2035 7 is_stmt 0 view .LVU1178
 4270 0000 0129     		cmp	r1, #1
 4271 0002 07D0     		beq	.L239
2036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
2037:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 4272              		.loc 1 2037 11 is_stmt 1 view .LVU1179
 4273              		.loc 1 2037 13 is_stmt 0 view .LVU1180
 4274 0004 29B9     		cbnz	r1, .L236
2038:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
 4275              		.loc 1 2038 9 is_stmt 1 view .LVU1181
 4276              		.loc 1 2038 33 is_stmt 0 view .LVU1182
 4277 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4278 000a 23F00103 		bic	r3, r3, #1
 4279 000e C0F8FC30 		str	r3, [r0, #252]
2039:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
2040:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
2041:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 4280              		.loc 1 2041 5 is_stmt 1 view .LVU1183
 4281              	.L236:
2042:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4282              		.loc 1 2042 1 is_stmt 0 view .LVU1184
 4283 0012 7047     		bx	lr
 4284              	.L239:
2036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 4285              		.loc 1 2036 9 is_stmt 1 view .LVU1185
2036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 4286              		.loc 1 2036 33 is_stmt 0 view .LVU1186
 4287 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4288 0018 43F00103 		orr	r3, r3, #1
 4289 001c C0F8FC30 		str	r3, [r0, #252]
 4290 0020 7047     		bx	lr
 4291              		.cfi_endproc
 4292              	.LFE186:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 114


 4294              		.text
 4295              	.Letext0:
 4296              		.file 2 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 4297              		.file 3 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 4298              		.file 4 "Drivers/CMSIS/core_cm4.h"
 4299              		.file 5 "Drivers/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 4300              		.file 6 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 4301              		.file 7 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 4302              		.file 8 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_timer.h"
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 115


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f30x_timer.c
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:18     .text.timer_deinit:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:26     .text.timer_deinit:0000000000000000 timer_deinit
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:292    .text.timer_deinit:0000000000000174 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:300    .text.timer_struct_para_init:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:307    .text.timer_struct_para_init:0000000000000000 timer_struct_para_init
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:341    .text.timer_init:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:348    .text.timer_init:0000000000000000 timer_init
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:462    .text.timer_init:0000000000000088 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:468    .text.timer_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:475    .text.timer_enable:0000000000000000 timer_enable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:494    .text.timer_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:501    .text.timer_disable:0000000000000000 timer_disable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:520    .text.timer_auto_reload_shadow_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:527    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:546    .text.timer_auto_reload_shadow_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:553    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:572    .text.timer_update_event_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:579    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:598    .text.timer_update_event_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:605    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:624    .text.timer_counter_alignment:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:631    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:657    .text.timer_counter_up_direction:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:664    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:683    .text.timer_counter_down_direction:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:690    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:709    .text.timer_prescaler_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:716    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:742    .text.timer_repetition_value_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:749    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:766    .text.timer_autoreload_value_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:773    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:790    .text.timer_counter_value_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:797    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:814    .text.timer_counter_read:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:821    .text.timer_counter_read:0000000000000000 timer_counter_read
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:841    .text.timer_prescaler_read:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:848    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:870    .text.timer_single_pulse_mode_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:877    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:915    .text.timer_update_source_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:922    .text.timer_update_source_config:0000000000000000 timer_update_source_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:960    .text.timer_interrupt_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:967    .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:988    .text.timer_interrupt_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:995    .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1016   .text.timer_interrupt_flag_get:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1023   .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1069   .text.timer_interrupt_flag_clear:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1076   .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1096   .text.timer_flag_get:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1103   .text.timer_flag_get:0000000000000000 timer_flag_get
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1133   .text.timer_flag_clear:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1140   .text.timer_flag_clear:0000000000000000 timer_flag_clear
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1160   .text.timer_dma_enable:0000000000000000 $t
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 116


C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1167   .text.timer_dma_enable:0000000000000000 timer_dma_enable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1188   .text.timer_dma_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1195   .text.timer_dma_disable:0000000000000000 timer_dma_disable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1216   .text.timer_channel_dma_request_source_select:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1223   .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1261   .text.timer_dma_transfer_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1268   .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1297   .text.timer_event_software_generate:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1304   .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1325   .text.timer_break_struct_para_init:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1332   .text.timer_break_struct_para_init:0000000000000000 timer_break_struct_para_init
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1368   .text.timer_break_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1375   .text.timer_break_config:0000000000000000 timer_break_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1428   .text.timer_break_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1435   .text.timer_break_enable:0000000000000000 timer_break_enable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1454   .text.timer_break_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1461   .text.timer_break_disable:0000000000000000 timer_break_disable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1480   .text.timer_automatic_output_enable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1487   .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1506   .text.timer_automatic_output_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1513   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1532   .text.timer_primary_output_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1539   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1569   .text.timer_channel_control_shadow_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1576   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1606   .text.timer_channel_control_shadow_update_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1613   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1651   .text.timer_channel_output_struct_para_init:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1658   .text.timer_channel_output_struct_para_init:0000000000000000 timer_channel_output_struct_para_init
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1691   .text.timer_channel_output_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1698   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1711   .text.timer_channel_output_config:000000000000000a $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:1715   .text.timer_channel_output_config:0000000000000012 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2073   .text.timer_channel_output_config:00000000000001e4 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2078   .text.timer_channel_output_mode_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2085   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2098   .text.timer_channel_output_mode_config:0000000000000008 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2102   .text.timer_channel_output_mode_config:000000000000000c $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2172   .text.timer_channel_output_pulse_value_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2179   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2192   .text.timer_channel_output_pulse_value_config:0000000000000008 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2196   .text.timer_channel_output_pulse_value_config:000000000000000c $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2227   .text.timer_channel_output_shadow_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2234   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2247   .text.timer_channel_output_shadow_config:0000000000000008 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2251   .text.timer_channel_output_shadow_config:000000000000000c $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2321   .text.timer_channel_output_fast_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2328   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2341   .text.timer_channel_output_fast_config:0000000000000008 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2345   .text.timer_channel_output_fast_config:000000000000000c $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2415   .text.timer_channel_output_clear_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2422   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2435   .text.timer_channel_output_clear_config:0000000000000008 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2439   .text.timer_channel_output_clear_config:000000000000000c $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2509   .text.timer_channel_output_polarity_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2516   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2529   .text.timer_channel_output_polarity_config:0000000000000008 $d
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 117


C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2533   .text.timer_channel_output_polarity_config:000000000000000c $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2603   .text.timer_channel_complementary_output_polarity_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2610   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2678   .text.timer_channel_output_state_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2685   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2698   .text.timer_channel_output_state_config:0000000000000008 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2702   .text.timer_channel_output_state_config:000000000000000c $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2772   .text.timer_channel_complementary_output_state_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2779   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2847   .text.timer_channel_input_struct_para_init:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2854   .text.timer_channel_input_struct_para_init:0000000000000000 timer_channel_input_struct_para_init
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2882   .text.timer_channel_input_capture_prescaler_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2889   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2902   .text.timer_channel_input_capture_prescaler_config:0000000000000008 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2906   .text.timer_channel_input_capture_prescaler_config:000000000000000c $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2976   .text.timer_input_capture_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:2983   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3001   .text.timer_input_capture_config:000000000000000a $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3005   .text.timer_input_capture_config:000000000000000e $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3227   .text.timer_channel_capture_value_register_read:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3234   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3248   .text.timer_channel_capture_value_register_read:0000000000000008 $d
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3252   .text.timer_channel_capture_value_register_read:000000000000000c $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3296   .text.timer_input_pwm_capture_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3303   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3585   .text.timer_hall_mode_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3592   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3630   .text.timer_input_trigger_source_select:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3637   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3663   .text.timer_master_output_trigger_source_select:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3670   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3696   .text.timer_slave_mode_select:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3703   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3729   .text.timer_master_slave_mode_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3736   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3774   .text.timer_external_trigger_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3781   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3825   .text.timer_quadrature_decoder_mode_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3832   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3898   .text.timer_internal_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3905   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3924   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3931   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3965   .text.timer_external_trigger_as_external_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:3972   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4108   .text.timer_external_clock_mode0_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4115   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4149   .text.timer_external_clock_mode1_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4156   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4185   .text.timer_external_clock_mode1_disable:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4192   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4211   .text.timer_write_chxval_register_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4218   .text.timer_write_chxval_register_config:0000000000000000 timer_write_chxval_register_config
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4253   .text.timer_output_value_selection_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s:4260   .text.timer_output_value_selection_config:0000000000000000 timer_output_value_selection_config

UNDEFINED SYMBOLS
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccTeHU3l.s 			page 118


rcu_periph_reset_enable
rcu_periph_reset_disable
