
*** Running vivado
    with args -log system.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/data/ip'.
Command: synth_design -top system -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
WARNING: [Synth 8-2611] redeclaration of ansi port ps2_data is not allowed [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:112]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1084.859 ; gain = 175.555 ; free physical = 7397 ; free virtual = 20833
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:44]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:69]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10271]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10271]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (5#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:69]
INFO: [Synth 8-638] synthesizing module 'b01_core' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_core.sv:39]
INFO: [Synth 8-638] synthesizing module 'a25_fetch' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v:45]
INFO: [Synth 8-638] synthesizing module 'a25_icache' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v:46]
INFO: [Synth 8-638] synthesizing module 'generic_sram_line_en' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v:42]
INFO: [Synth 8-256] done synthesizing module 'generic_sram_line_en' (6#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_line_en.v:42]
INFO: [Synth 8-638] synthesizing module 'generic_sram_byte_en' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v:43]
INFO: [Synth 8-256] done synthesizing module 'generic_sram_byte_en' (7#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/lib/generic_sram_byte_en.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v:250]
INFO: [Synth 8-256] done synthesizing module 'a25_icache' (8#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_icache.v:46]
INFO: [Synth 8-256] done synthesizing module 'a25_fetch' (9#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_fetch.v:45]
INFO: [Synth 8-638] synthesizing module 'b01_decode' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_decode.sv:5]
WARNING: [Synth 8-152] case item 12'b00xxxxxxxxxx overlaps with previous case item(s) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_functions.vh:49]
WARNING: [Synth 8-3848] Net irq in module/entity b01_decode does not have driver. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_decode.sv:141]
WARNING: [Synth 8-3848] Net firq in module/entity b01_decode does not have driver. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_decode.sv:142]
WARNING: [Synth 8-3848] Net o_is_swap in module/entity b01_decode does not have driver. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_decode.sv:22]
WARNING: [Synth 8-3848] Net o_daddress_sel in module/entity b01_decode does not have driver. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_decode.sv:39]
WARNING: [Synth 8-3848] Net o_pc_sel in module/entity b01_decode does not have driver. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_decode.sv:40]
INFO: [Synth 8-256] done synthesizing module 'b01_decode' (10#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_decode.sv:5]
INFO: [Synth 8-638] synthesizing module 'b01_dispatch' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:3]
INFO: [Synth 8-638] synthesizing module 'b01_register_bank' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_register_bank.sv:44]
INFO: [Synth 8-256] done synthesizing module 'b01_register_bank' (11#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_register_bank.sv:44]
WARNING: [Synth 8-350] instance 'u_register_bank' of module 'b01_register_bank' requires 46 connections, but only 45 given [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:284]
INFO: [Synth 8-638] synthesizing module 'b01_tagstore' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_tagstore.sv:16]
INFO: [Synth 8-256] done synthesizing module 'b01_tagstore' (12#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_tagstore.sv:16]
INFO: [Synth 8-638] synthesizing module 'b01_reservation' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_reservation.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_reservation.sv:459]
INFO: [Synth 8-256] done synthesizing module 'b01_reservation' (13#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_reservation.sv:80]
INFO: [Synth 8-256] done synthesizing module 'b01_dispatch' (14#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:3]
INFO: [Synth 8-638] synthesizing module 'b01_execute_alu' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_execute_alu.sv:45]
INFO: [Synth 8-638] synthesizing module 'b01_barrel_shift' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_barrel_shift.sv:42]
INFO: [Synth 8-638] synthesizing module 'b01_shifter' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_shifter.sv:42]
INFO: [Synth 8-256] done synthesizing module 'b01_shifter' (15#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_shifter.sv:42]
INFO: [Synth 8-256] done synthesizing module 'b01_barrel_shift' (16#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_barrel_shift.sv:42]
INFO: [Synth 8-638] synthesizing module 'b01_alu' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_alu.sv:43]
INFO: [Synth 8-256] done synthesizing module 'b01_alu' (17#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_alu.sv:43]
INFO: [Synth 8-256] done synthesizing module 'b01_execute_alu' (18#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_execute_alu.sv:45]
INFO: [Synth 8-638] synthesizing module 'b01_execute_multiply' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_execute_multiply.sv:80]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:68]
INFO: [Synth 8-3491] module 'mult_gen_v12_0' declared at '/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:106' bound to instance 'U0' of component 'mult_gen_v12_0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_viv' declared at '/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20722' bound to instance 'i_mult' of component 'mult_gen_v12_0_viv' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20771]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:853]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:874]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:881]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:900]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:922]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:929]
INFO: [Synth 8-638] synthesizing module 'dsp' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1364]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1456]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1457]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1459]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1460]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1475]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1477]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1478]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1390]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:1440]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:8882]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:8903]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (19#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4287]
INFO: [Synth 8-113] binding component instance 'i_fdre' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4299]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:11042]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4243]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4255]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4264]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4276]
INFO: [Synth 8-113] binding component instance 'i_srl16e' to cell 'SRL16E' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4287]
INFO: [Synth 8-113] binding component instance 'i_fdre' to cell 'FDRE' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4299]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized5' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized5' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:11042]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized6' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized6' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:11042]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized7' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized7' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:11042]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized8' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized8' (20#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp' (21#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9906]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv' (22#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20771]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0' (23#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (24#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'b01_execute_multiply' (25#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_execute_multiply.sv:80]
INFO: [Synth 8-638] synthesizing module 'b01_execute_mem' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_execute_mem.sv:43]
INFO: [Synth 8-256] done synthesizing module 'b01_execute_mem' (26#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_execute_mem.sv:43]
INFO: [Synth 8-638] synthesizing module 'a25_wishbone' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v:60]
INFO: [Synth 8-638] synthesizing module 'a25_wishbone_buf' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:52]
INFO: [Synth 8-256] done synthesizing module 'a25_wishbone_buf' (27#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:52]
INFO: [Synth 8-638] synthesizing module 'a25_wishbone_buf__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:52]
INFO: [Synth 8-256] done synthesizing module 'a25_wishbone_buf__parameterized0' (27#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:52]
INFO: [Synth 8-638] synthesizing module 'a25_wishbone_buf__parameterized1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:52]
INFO: [Synth 8-256] done synthesizing module 'a25_wishbone_buf__parameterized1' (27#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:52]
INFO: [Synth 8-256] done synthesizing module 'a25_wishbone' (28#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v:60]
WARNING: [Synth 8-3848] Net reg_write_sel in module/entity b01_core does not have driver. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_core.sv:116]
INFO: [Synth 8-256] done synthesizing module 'b01_core' (29#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_core.sv:39]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_bootrom' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/synth/blk_mem_gen_bootrom.vhd:69]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/synth/blk_mem_gen_bootrom.vhd:225]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (30#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96821]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init' (31#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized0' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized1' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized2' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized2' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized3' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized3' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized4' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized4' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized5' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized5' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized6' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized6' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized7' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized7' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized8' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized8' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized9' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized9' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized10' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized10' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized11' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized11' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized12' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized12' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized13' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:97317]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init__parameterized13' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:96206]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (32#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (33#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (34#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (35#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (36#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (37#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_bootrom' (38#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/synth/blk_mem_gen_bootrom.vhd:69]
INFO: [Synth 8-638] synthesizing module 'uart' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/uart.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/uart.v:723]
INFO: [Synth 8-256] done synthesizing module 'uart' (39#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/uart.v:62]
INFO: [Synth 8-638] synthesizing module 'test_module' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/test_module.v:44]
WARNING: [Synth 8-151] case item 16'b0000000100000000 is unreachable [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/test_module.v:134]
INFO: [Synth 8-256] done synthesizing module 'test_module' (40#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/test_module.v:44]
INFO: [Synth 8-638] synthesizing module 'timer_module' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/timer_module.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/timer_module.v:135]
INFO: [Synth 8-256] done synthesizing module 'timer_module' (41#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/timer_module.v:43]
INFO: [Synth 8-638] synthesizing module 'interrupt_controller' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v:176]
INFO: [Synth 8-256] done synthesizing module 'interrupt_controller' (42#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/interrupt_controller.v:43]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (42#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'bindec' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-256] done synthesizing module 'bindec' (43#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized23' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized23' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized24' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized24' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized25' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized25' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized26' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized26' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized27' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized27' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized28' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized28' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized29' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:14047]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized29' (44#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (45#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (45#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (45#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (45#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (45#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (45#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (45#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (46#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'wishbone_arbiter' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v:45]
INFO: [Synth 8-256] done synthesizing module 'wishbone_arbiter' (47#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/wishbone_arbiter.v:45]
WARNING: [Synth 8-3848] Net ps2_available in module/entity system does not have driver. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:111]
INFO: [Synth 8-256] done synthesizing module 'system' (48#1) [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:44]
WARNING: [Synth 8-3331] design system has unconnected port ps2_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 1834.168 ; gain = 924.863 ; free physical = 6601 ; free virtual = 20066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_register_bank:i_mem_stall to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_dispatch.sv:284]
WARNING: [Synth 8-3295] tying undriven pin u_dispatch:i_reg_write_sel[2] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_core.sv:322]
WARNING: [Synth 8-3295] tying undriven pin u_dispatch:i_reg_write_sel[1] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_core.sv:322]
WARNING: [Synth 8-3295] tying undriven pin u_dispatch:i_reg_write_sel[0] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_core.sv:322]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183623]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[7] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183623]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183623]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[7] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183623]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/blk_mem_gen_bootrom/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
WARNING: [Synth 8-3295] tying undriven pin u_interrupt_controller:i_ps2_available to constant 0 [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:465]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1834.168 ; gain = 924.863 ; free physical = 6616 ; free virtual = 20062
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'merlin/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'merlin/inst'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'merlin/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/constrs_1/imports/drra/amber_constraints_fakeddr3.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/constrs_1/imports/drra/amber_constraints_fakeddr3.xdc]
Parsing XDC File [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1932.191 ; gain = 0.000 ; free physical = 6393 ; free virtual = 20032
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 1932.191 ; gain = 1022.887 ; free physical = 6390 ; free virtual = 20029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 1932.191 ; gain = 1022.887 ; free physical = 6390 ; free virtual = 20029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for merlin/inst. (constraint file  /afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for fake_ddr3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for merlin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_amber/u_execute_multiply/multiplier. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_boot_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 1932.191 ; gain = 1022.887 ; free physical = 6390 ; free virtual = 20029
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'a25_icache'
INFO: [Synth 8-5544] ROM "pick_way" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_bits_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select_way" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pick_way" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_bits_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select_way" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_address" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'o_status_bits_irq_mask_wen_reg' into 'o_status_bits_mode_wen_reg' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_decode.sv:957]
INFO: [Synth 8-5544] ROM "status_bits_firq_mask_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_cin_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iaddress_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_swap_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_wen_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_mode_wen_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_firq_mask_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_cin_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iaddress_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_swap_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_wen_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_mode_wen_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multiply_function_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barrel_shift_data_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_mode_nxt0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r9_firq_reg[data][31:0]' into 'r9_reg[data][31:0]' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_register_bank.sv:821]
INFO: [Synth 8-4471] merging register 'r10_firq_reg[data][31:0]' into 'r10_reg[data][31:0]' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_register_bank.sv:822]
INFO: [Synth 8-4471] merging register 'r11_firq_reg[data][31:0]' into 'r11_reg[data][31:0]' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_register_bank.sv:823]
INFO: [Synth 8-4471] merging register 'r12_firq_reg[data][31:0]' into 'r12_reg[data][31:0]' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_register_bank.sv:824]
INFO: [Synth 8-5544] ROM "p_47_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_47_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_next_insert_idx29" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mult_next_insert_idx13" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_next_insert_idx13" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_next_dispatch_idx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op_in_progress" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'o_wb_cyc_reg' into 'o_wb_stb_reg' [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone.v:211]
INFO: [Synth 8-802] inferred FSM for state register 'txd_state_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'rxd_state_reg' in module 'uart'
INFO: [Synth 8-5544] ROM "rx_fifo_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_fifo_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifo_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "timer0_int_reg" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "timer1_int_reg" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "timer2_int_reg" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
INFO: [Synth 8-5562] The signal mem_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_2 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_3 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_4 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_5 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_6 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_7 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_8 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_9 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_10 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_11 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_12 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_13 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_14 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_15 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_16 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_17 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_18 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_19 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_20 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_21 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_22 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_23 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_24 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_25 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_26 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_27 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_28 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_29 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_30 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_31 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_32 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_33 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_34 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_35 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_36 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_37 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_38 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_39 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_40 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_41 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_42 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_43 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_44 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_45 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_46 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_47 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_48 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_49 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_50 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_51 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_52 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_53 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_54 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_55 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_56 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_57 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_58 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_59 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_60 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_61 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_62 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_63 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_64 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_65 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_66 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_67 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_68 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_69 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_70 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_71 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_72 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_73 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_74 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_75 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_76 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_77 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_78 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_79 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_80 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_81 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_82 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_83 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_84 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_85 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_86 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_87 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_88 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_89 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_90 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_91 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_92 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_93 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_94 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_95 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_96 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_97 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_98 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal mem_reg_99 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-5562' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                 CS_INIT |                              001 |                             0000
          CS_TURN_AROUND |                              010 |                             1000
                 CS_IDLE |                              000 |                             0001
                CS_FILL3 |                              011 |                             0101
        CS_FILL_COMPLETE |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'a25_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                RXD_IDLE |                             0000 |                             0000
               RXD_START |                             0001 |                             0001
          RXD_START_MID1 |                             0010 |                             0011
           RXD_START_MID |                             0011 |                             0010
               RXD_DATA0 |                             0100 |                             0100
               RXD_DATA1 |                             0101 |                             0101
               RXD_DATA2 |                             0110 |                             0110
               RXD_DATA3 |                             0111 |                             0111
               RXD_DATA4 |                             1000 |                             1000
               RXD_DATA5 |                             1001 |                             1001
               RXD_DATA6 |                             1010 |                             1010
               RXD_DATA7 |                             1011 |                             1011
                RXD_STOP |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxd_state_reg' using encoding 'sequential' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                TXD_IDLE |                    0000000000001 |                             0000
               TXD_START |                    0000000000010 |                             0001
               TXD_DATA0 |                    0000000000100 |                             0010
               TXD_DATA1 |                    0000000001000 |                             0011
               TXD_DATA2 |                    0000000010000 |                             0100
               TXD_DATA3 |                    0000000100000 |                             0101
               TXD_DATA4 |                    0000001000000 |                             0110
               TXD_DATA5 |                    0000010000000 |                             0111
               TXD_DATA6 |                    0000100000000 |                             1000
               TXD_DATA7 |                    0001000000000 |                             1001
               TXD_STOP1 |                    0010000000000 |                             1010
               TXD_STOP2 |                    0100000000000 |                             1011
               TXD_STOP3 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txd_state_reg' using encoding 'one-hot' in module 'uart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:29 ; elapsed = 00:02:35 . Memory (MB): peak = 1932.191 ; gain = 1022.887 ; free physical = 6387 ; free virtual = 20026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |generic_sram_line_en   |           4|     15126|
|3     |a25_icache__GC0        |           1|      5774|
|4     |a25_fetch__GC0         |           1|       372|
|5     |b01_reservation__GB0   |           1|     52104|
|6     |b01_reservation__GB1   |           1|     12758|
|7     |b01_reservation__GB2   |           1|     19102|
|8     |b01_reservation__GB3   |           1|     20814|
|9     |b01_reservation__GB4   |           1|     19084|
|10    |b01_reservation__GB5   |           1|     38000|
|11    |b01_dispatch__GC0      |           1|     13592|
|12    |b01_core__GC0          |           1|     10998|
|13    |system__GC0            |           1|     14128|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 1932.191 ; gain = 1022.887 ; free physical = 6385 ; free virtual = 20025
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system has unconnected port ps2_clk
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "timer0_int_reg" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "timer1_int_reg" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "timer2_int_reg" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:03:02 . Memory (MB): peak = 1932.191 ; gain = 1022.887 ; free physical = 4153 ; free virtual = 17955
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:33 ; elapsed = 00:03:02 . Memory (MB): peak = 1932.191 ; gain = 1022.887 ; free physical = 4153 ; free virtual = 17955

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |generic_sram_line_en   |           4|     15125|
|3     |a25_icache__GC0        |           1|      5904|
|4     |a25_fetch__GC0         |           1|       546|
|5     |b01_reservation__GB0   |           1|     55621|
|6     |b01_reservation__GB1   |           1|     13526|
|7     |b01_reservation__GB2   |           1|     19485|
|8     |b01_reservation__GB3   |           1|     21246|
|9     |b01_reservation__GB4   |           1|     19653|
|10    |b01_reservation__GB5   |           1|     48669|
|11    |b01_dispatch__GC0      |           1|     17083|
|12    |b01_core__GC0          |           1|     12290|
|13    |system__GC0            |           1|     12856|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cachei_0/\source_sel_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_iaddress_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_tagstore/mult_tag_available_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_tagstore/mem_tag_available_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_tagstore/alu_tag_available_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_tagstore/alu_tag_available_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_wishbone/u_a25_wishbone_buf_p1/wbuf_wp_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_wishbone/u_a25_wishbone_buf_p1/wbuf_write_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_wishbone/u_a25_wishbone_buf_p1/wbuf_write_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_execute_mem/op_type_current_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_decode/o_barrel_shift_data_sel_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_wp_reg[4] ) is unused and will be removed from module uart__1.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_rp_reg[4] ) is unused and will be removed from module uart__1.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_wp_reg[4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_wp_reg[3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_wp_reg[2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_wp_reg[1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_wp_reg[0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[0][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[0][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[0][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[0][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[0][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[0][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[0][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[0][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[1][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[1][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[1][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[1][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[1][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[1][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[1][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[1][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[2][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[2][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[2][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[2][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[2][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[2][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[2][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[2][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[3][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[3][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[3][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[3][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[3][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[3][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[3][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[3][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[4][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[4][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[4][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[4][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[4][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[4][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[4][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[4][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[5][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[5][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[5][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[5][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[5][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[5][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[5][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[5][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[6][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[6][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[6][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[6][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[6][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[6][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[6][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[6][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[7][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[7][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[7][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[7][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[7][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[7][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[7][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[7][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[8][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[8][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[8][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[8][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[8][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[8][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[8][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[8][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[9][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[9][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[9][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[9][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[9][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[9][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[9][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[9][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[10][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[10][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[10][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[10][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[10][3] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[10][2] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[10][1] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[10][0] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[11][7] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[11][6] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[11][5] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[11][4] ) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (\tx_fifo_reg[11][3] ) is unused and will be removed from module uart.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_uart1/\rxd_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_timer_module/\wb_rdata32_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_uart1/\wb_rdata32_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_uart0/\wb_rdata32_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wishbone_arbiter/m0_wb_hold_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_uart1/\rxd_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_uart1/\rxd_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_uart1/\rxd_d_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:03:27 . Memory (MB): peak = 1935.832 ; gain = 1026.527 ; free physical = 2884 ; free virtual = 16819
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:39 ; elapsed = 00:03:27 . Memory (MB): peak = 1935.832 ; gain = 1026.527 ; free physical = 2884 ; free virtual = 16819

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |generic_sram_line_en   |           4|     11253|
|3     |a25_icache__GC0        |           1|      5215|
|4     |a25_fetch__GC0         |           1|       394|
|5     |b01_reservation__GB0   |           1|     43312|
|6     |b01_reservation__GB1   |           1|      8908|
|7     |b01_reservation__GB2   |           1|     12752|
|8     |b01_reservation__GB3   |           1|     12714|
|9     |b01_reservation__GB4   |           1|     18837|
|10    |b01_reservation__GB5   |           1|     39783|
|11    |b01_dispatch__GC0      |           1|     13730|
|12    |b01_core__GC0          |           1|      4285|
|13    |system__GC0            |           1|      6249|
+------+-----------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:39 ; elapsed = 00:03:27 . Memory (MB): peak = 1935.832 ; gain = 1026.527 ; free physical = 2884 ; free virtual = 16819
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:49 ; elapsed = 00:03:37 . Memory (MB): peak = 2083.195 ; gain = 1173.891 ; free physical = 2620 ; free virtual = 16570
---------------------------------------------------------------------------------
Found timing loop:
     0: u_amberi_9/i_23/i_11/O (GATE_2_2)
     1: u_amberi_9/i_23/i_11/I1 (GATE_2_2)
     2: u_amberi_9/i_23/i_10/O (GATE_2_11)
     3: u_amberi_9/i_23/i_10/I1 (GATE_2_11)
     4: u_amberi_9/i_23/i_19/O (BUF)
     5: u_amberi_9/i_23/i_19/I (BUF)
     6: u_amberi_9/i_23/i_18/O (GATE_2_14_OR)
     7: u_amberi_9/i_23/i_18/I0 (GATE_2_14_OR)
     8: u_amberi_9/i_23/i_17/O (GATE_2_2)
     9: u_amberi_9/i_23/i_17/I1 (GATE_2_2)
    10: u_amberi_9/i_23/i_12/O (GATE_2_14_OR)
    11: u_amberi_9/i_23/i_12/I0 (GATE_2_14_OR)
    12: u_amberi_9/i_23/i_11/O (GATE_2_2)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:94]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing u_amberi_9/i_23/i_19 -from I -to O'
Found timing loop:
     0: u_dispatchi_8/i_47/i_242/O (GATE_2_11)
     1: u_dispatchi_8/i_47/i_242/I1 (GATE_2_11)
      : u_dispatchi_8/i_47/reg_bank_pc_valid
      : u_dispatchi_8/u_register_bank/o_pc_valid
      : u_dispatchi_8/u_register_bank/i_2/O50
     2: u_dispatchi_8/u_register_bank/i_2/i_1369/O (GATE_2_8_AND)
     3: u_dispatchi_8/u_register_bank/i_2/i_1369/I0 (GATE_2_8_AND)
     4: u_dispatchi_8/u_register_bank/i_2/i_1370/O (INV)
     5: u_dispatchi_8/u_register_bank/i_2/i_1370/I (INV)
     6: u_dispatchi_8/u_register_bank/i_2/i_28/O (GATE_2_8_AND)
     7: u_dispatchi_8/u_register_bank/i_2/i_28/I0 (GATE_2_8_AND)
      : u_dispatchi_8/u_register_bank/i_2/i_pc_wen
      : u_dispatchi_8/u_register_bank/i_pc_wen
      : u_dispatchi_8/i_47/i_pc_wen0
     8: u_dispatchi_8/i_47/i_251/O (GATE_2_2)
     9: u_dispatchi_8/i_47/i_251/I1 (GATE_2_2)
    10: u_dispatchi_8/i_47/i_0/O (GATE_2_14_OR)
    11: u_dispatchi_8/i_47/i_0/I0 (GATE_2_14_OR)
    12: u_dispatchi_8/i_47/i_449/O (BUF)
    13: u_dispatchi_8/i_47/i_449/I (BUF)
    14: u_dispatchi_8/i_47/i_242/O (GATE_2_11)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_tagstore.sv:180]
Found timing loop:
     0: u_fetchi_1/cache_stall (a25_fetch__GC0)
     1: u_cachei_0/tag_wdata[20] (a25_icache__GC0)
     2: u_cachei_0/i_wb_ready (a25_icache__GC0)
     3: u_amberi_9/icache_wb_req (b01_core__GC0)
     4: u_fetchi_1/cache_stall (a25_fetch__GC0)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:44]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through u_fetchi_1/o_wb_req'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reservationi_6/\mem_station_reg[15][byte_enable_sel][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_reservationi_6/\alu_station_reg[31][barrel_shift_data_sel][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cachei_0/\wb_address_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cachei_0/\address_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cachei_0/\miss_address_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[255][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[254][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[253][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[252][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[251][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[250][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[249][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[248][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[247][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[246][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[245][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[244][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[243][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[242][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[241][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[240][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[239][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[238][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[237][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[236][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[235][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[234][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[233][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[232][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[231][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[230][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[229][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[228][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[227][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[226][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[225][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[224][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[223][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[222][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[221][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[220][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[219][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[218][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[217][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[216][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[215][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[214][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[213][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[212][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[211][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[210][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[209][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[208][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[199][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[198][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[197][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[196][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[195][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[194][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[193][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[192][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[207][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[206][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[205][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[204][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[203][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[202][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[201][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[200][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[191][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[190][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[189][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[188][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[187][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[186][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[185][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[184][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[183][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[182][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[181][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generic_sram_line_en:/\mem_reg[180][19] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing u_dispatchi_8/i_47/i_449 -from I -to O'
Found timing loop:
     0: u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_2/i_1369/O (GATE_2_8_AND)
     1: u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_2/i_1369/I0 (GATE_2_8_AND)
     2: u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_2/i_1370/O (INV)
     3: u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_2/i_1370/I (INV)
     4: u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_2/i_28/O (GATE_2_8_AND)
     5: u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_2/i_28/I0 (GATE_2_8_AND)
      : u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_2/i_pc_wen
      : u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_pc_wen
      : u_amberi_0/i_7/i_pc_wen0
     6: u_amberi_0/i_7/i_251/O (GATE_2_2)
     7: u_amberi_0/i_7/i_251/I1 (GATE_2_2)
     8: u_amberi_0/i_7/i_0/O (GATE_2_14_OR)
     9: u_amberi_0/i_7/i_0/I0 (GATE_2_14_OR)
    10: u_amberi_0/i_7/i_449/O (BUF)
    11: u_amberi_0/i_7/i_449/I (BUF)
    12: u_amberi_0/i_7/i_242/O (GATE_2_11)
    13: u_amberi_0/i_7/i_242/I1 (GATE_2_11)
      : u_amberi_0/i_7/reg_bank_pc_valid
      : u_amberi_0/\u_amber/u_dispatch/u_register_bank /o_pc_valid
      : u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_2/O50
    14: u_amberi_0/\u_amber/u_dispatch/u_register_bank /i_2/i_1369/O (GATE_2_8_AND)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_register_bank.sv:206]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing u_amberi_0/i_7/i_449 -from I -to O'
Found timing loop:
     0: i_68/i_0/i_242/O (GATE_2_11)
     1: i_68/i_0/i_242/I1 (GATE_2_11)
      : i_68/i_0/reg_bank_pc_valid
      : i_68/\u_amber/u_dispatch/u_register_bank /o_pc_valid
      : i_68/\u_amber/u_dispatch/u_register_bank /i_2/O50
     2: i_68/\u_amber/u_dispatch/u_register_bank /i_2/i_1369/O (GATE_2_8_AND)
     3: i_68/\u_amber/u_dispatch/u_register_bank /i_2/i_1369/I0 (GATE_2_8_AND)
     4: i_68/\u_amber/u_dispatch/u_register_bank /i_2/i_1370/O (INV)
     5: i_68/\u_amber/u_dispatch/u_register_bank /i_2/i_1370/I (INV)
     6: i_68/\u_amber/u_dispatch/u_register_bank /i_2/i_28/O (GATE_2_8_AND)
     7: i_68/\u_amber/u_dispatch/u_register_bank /i_2/i_28/I0 (GATE_2_8_AND)
      : i_68/\u_amber/u_dispatch/u_register_bank /i_2/i_pc_wen
      : i_68/\u_amber/u_dispatch/u_register_bank /i_pc_wen
      : i_68/i_0/i_pc_wen0
     8: i_68/i_0/i_251/O (GATE_2_2)
     9: i_68/i_0/i_251/I1 (GATE_2_2)
    10: i_68/i_0/i_0/O (GATE_2_14_OR)
    11: i_68/i_0/i_0/I0 (GATE_2_14_OR)
    12: i_68/i_0/i_449/O (BUF)
    13: i_68/i_0/i_449/I (BUF)
    14: i_68/i_0/i_242/O (GATE_2_11)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/545/b01_tagstore.sv:180]
Found timing loop:
     0: i_1/i_13/i_7/O (GATE_2_14_OR)
     1: i_1/i_13/i_7/I1 (GATE_2_14_OR)
     2: i_1/i_13/i_6/O (GATE_2_1_NOR)
     3: i_1/i_13/i_6/I1 (GATE_2_1_NOR)
     4: i_1/i_13/i_0/O (GATE_2_11)
     5: i_1/i_13/i_0/I0 (GATE_2_11)
      : i_1/i_13/cache_stall
      : i_1/i_49/o_stall
     6: i_1/i_49/i_440/O (GATE_2_11)
     7: i_1/i_49/i_440/I1 (GATE_2_11)
     8: i_1/i_49/i_439/O (GATE_2_7_NAND)
     9: i_1/i_49/i_439/I1 (GATE_2_7_NAND)
    10: i_1/i_49/i_438/O (GATE_2_7_NAND)
    11: i_1/i_49/i_438/I1 (GATE_2_7_NAND)
    12: i_1/i_49/i_436/O (GATE_2_11)
    13: i_1/i_49/i_436/I0 (GATE_2_11)
    14: i_1/i_49/i_435/O (GATE_2_2)
    15: i_1/i_49/i_435/I0 (GATE_2_2)
    16: i_1/i_49/i_429/O (GATE_2_2)
    17: i_1/i_49/i_429/I0 (GATE_2_2)
      : i_1/i_49/i_wb_ready
      : i_1/i_0/icache_wb_ready
    18: i_1/i_0/i_406/O (BUF)
    19: i_1/i_0/i_406/I (BUF)
    20: i_1/i_0/i_404/O (GATE_2_14_OR)
    21: i_1/i_0/i_404/I1 (GATE_2_14_OR)
    22: i_1/i_0/i_403/O (GATE_2_8_AND)
    23: i_1/i_0/i_403/I1 (GATE_2_8_AND)
    24: i_1/i_0/i_67/O (GATE_2_2)
    25: i_1/i_0/i_67/I1 (GATE_2_2)
    26: i_1/i_0/i_58/O (GATE_2_14_OR)
    27: i_1/i_0/i_58/I1 (GATE_2_14_OR)
    28: i_1/i_0/i_57/O (GATE_2_14_OR)
    29: i_1/i_0/i_57/I0 (GATE_2_14_OR)
    30: i_1/i_0/i_56/O (GATE_2_14_OR)
    31: i_1/i_0/i_56/I1 (GATE_2_14_OR)
    32: i_1/i_0/i_55/O (GATE_2_1_NOR)
    33: i_1/i_0/i_55/I0 (GATE_2_1_NOR)
      : i_1/i_0/icache_wb_req
      : i_1/i_13/o_wb_req
    34: i_1/i_13/i_8/I (BUF)
    35: i_1/i_13/i_7/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/memory_configuration.vh:64]
Found timing loop:
     0: i_1/i_0/i_11/O (GATE_2_2)
     1: i_1/i_0/i_11/I1 (GATE_2_2)
     2: i_1/i_0/i_10/O (GATE_2_11)
     3: i_1/i_0/i_10/I1 (GATE_2_11)
     4: i_1/i_0/i_19/O (BUF)
     5: i_1/i_0/i_19/I (BUF)
     6: i_1/i_0/i_18/O (GATE_2_14_OR)
     7: i_1/i_0/i_18/I0 (GATE_2_14_OR)
     8: i_1/i_0/i_17/O (GATE_2_2)
     9: i_1/i_0/i_17/I1 (GATE_2_2)
    10: i_1/i_0/i_12/O (GATE_2_14_OR)
    11: i_1/i_0/i_12/I0 (GATE_2_14_OR)
    12: i_1/i_0/i_11/O (GATE_2_2)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/amber25/a25_wishbone_buf.v:94]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_1/i_0/i_19 -from I -to O'
Found timing loop:
     0: i_1/tag_wdata[14] (system_GT1)
     1: i_1/i_0/i_55/I0 (system_GT1)
     2: i_1/tag_wdata[14] (system_GT1)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:44]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:41 ; elapsed = 00:05:31 . Memory (MB): peak = 2157.246 ; gain = 1247.941 ; free physical = 2680 ; free virtual = 16643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |generic_sram_line_en   |           4|      8175|
|3     |b01_reservation__GB1   |           1|      8908|
|4     |system_GT0             |           1|        32|
|5     |system_GT1             |           1|     37952|
|6     |system_GT2             |           1|        56|
|7     |system_GT3             |           1|        15|
|8     |system_GT4             |           1|        50|
|9     |system_GT5             |           1|        71|
|10    |system_GT6             |           1|        49|
|11    |system_GT7             |           1|        18|
|12    |system_GT8             |           1|        54|
|13    |system_GT9             |           1|        50|
|14    |system_GT10            |           1|        29|
|15    |system_GT11            |           1|        27|
|16    |system_GT12            |           1|        30|
|17    |system_GT13            |           1|        28|
|18    |system_GT14            |           1|        31|
|19    |system_GT15            |           1|        38|
|20    |system_GT16            |           1|        50|
|21    |system_GT17            |           1|        31|
|22    |system_GT18            |           1|         2|
|23    |system_GT19            |           1|        12|
|24    |system_GT20            |           1|        12|
|25    |system_GT21            |           1|        14|
|26    |system_GT22            |           1|        14|
|27    |system_GT23            |           1|        12|
|28    |system_GT24            |           1|        20|
|29    |system_GT25            |           1|        12|
|30    |system_GT26            |           1|        14|
|31    |system_GT27            |           1|        20|
|32    |system_GT28            |           1|        24|
|33    |system_GT29            |           1|        19|
|34    |system_GT30            |           1|        18|
|35    |system_GT31            |           1|        24|
|36    |system_GT32            |           1|        24|
|37    |system_GT33            |           1|        24|
|38    |system_GT34            |           1|        19|
|39    |system_GT35            |           1|        19|
|40    |system_GT36            |           1|        24|
|41    |system_GT37            |           1|         2|
|42    |system_GT38            |           1|        12|
|43    |system_GT39            |           1|         2|
|44    |system_GT40            |           1|         2|
|45    |system_GT41            |           1|         7|
|46    |system_GT42            |           1|        19|
|47    |system_GT43            |           1|        45|
|48    |system_GT44            |           1|        20|
|49    |system_GT45            |           1|        31|
|50    |system_GT46            |           1|        16|
|51    |system_GT47            |           1|        36|
|52    |system_GT48            |           1|        36|
|53    |system_GT49            |           1|        35|
|54    |system_GT50            |           1|        34|
|55    |system_GT51            |           1|        48|
|56    |system_GT52            |           1|        14|
|57    |system_GT53            |           1|         2|
|58    |system_GT54            |           1|         2|
|59    |system_GT55            |           1|         2|
|60    |system_GT56            |           1|         2|
|61    |system_GT57            |           1|        32|
|62    |system_GT58            |           1|        32|
|63    |system_GT59            |           1|        32|
|64    |system_GT60            |           1|        32|
|65    |system_GT61            |           1|        32|
|66    |system_GT62            |           1|        64|
|67    |system_GT63            |           1|        64|
|68    |system_GT64            |           1|        64|
|69    |system_GT65            |           1|        32|
|70    |system_GT66            |           1|        32|
|71    |system_GT67            |           1|     16803|
|72    |system_GT68            |           1|        53|
|73    |system_GT69            |           1|        48|
|74    |system_GT70            |           1|        71|
|75    |system_GT71            |           1|        50|
|76    |system_GT72            |           1|        52|
|77    |system_GT73            |           1|        36|
|78    |system_GT74            |           1|        74|
|79    |system_GT75            |           1|        33|
|80    |system_GT76            |           1|        21|
|81    |system_GT77            |           1|        21|
|82    |system_GT78            |           1|        21|
|83    |system_GT79            |           1|         7|
|84    |system_GT80            |           1|         7|
|85    |system_GT81            |           1|        25|
|86    |system_GT82            |           1|        25|
|87    |system_GT83            |           1|        25|
|88    |system_GT84            |           1|        25|
|89    |system_GT85            |           1|        25|
|90    |system_GT86            |           1|        12|
|91    |system_GT87            |           1|        32|
|92    |system_GT88            |           1|        64|
|93    |system_GT89            |           1|        64|
|94    |system_GT90            |           1|        32|
|95    |system_GT91            |           1|        32|
|96    |system_GT92            |           1|        32|
|97    |system_GT93            |           1|        32|
|98    |system_GT94            |           1|     41995|
|99    |system_GT95            |           1|     38325|
|100   |case__1921__GD         |           1|         3|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_1/i_9 -from I1 -to O'
Found timing loop:
     0: i_11225/O (LUT2)
     1: i_11225/I1 (LUT2)
     2: i_11057/O (LUT6)
     3: i_11057/I5 (LUT6)
     4: i_11058/O (LUT6)
     5: i_11058/I0 (LUT6)
     6: i_11092/O (LUT4)
     7: i_11092/I0 (LUT4)
     8: i_11225/O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:44]
Found timing loop:
     0: i_11225/O (LUT2)
     1: i_11225/I1 (LUT2)
     2: i_11057/O (LUT6)
     3: i_11057/I0 (LUT6)
     4: i_11225/O (LUT2)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:44]
Found timing loop:
     0: i_22645/O (LUT3)
     1: i_22645/I2 (LUT3)
     2: i_23680/O (LUT5)
     3: i_23680/I4 (LUT5)
     4: i_23677/O (LUT4)
     5: i_23677/I0 (LUT4)
     6: i_22645/O (LUT3)
WARNING: [Synth 8-295] found timing loop. [/afs/ece.cmu.edu/usr/wpe/Private/545/beryl/beryl.srcs/sources_1/imports/system/system.v:44]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_11225/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_23680/O'
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[2].u_data/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[2].u_data/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[2].u_data/mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[2].u_data/mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[2].u_data/mem_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[2].u_data/mem_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[2].u_data/mem_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[2].u_data/mem_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[0].u_data/mem_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[1].u_data/mem_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[3].u_data/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[3].u_data/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[3].u_data/mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[3].u_data/mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[3].u_data/mem_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[3].u_data/mem_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[3].u_data/mem_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \u_amber/u_fetch/u_cache/rams[3].u_data/mem_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:34 ; elapsed = 00:06:26 . Memory (MB): peak = 2401.383 ; gain = 1492.078 ; free physical = 2517 ; free virtual = 16471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:40 ; elapsed = 00:06:32 . Memory (MB): peak = 2401.383 ; gain = 1492.078 ; free physical = 2516 ; free virtual = 16470
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:40 ; elapsed = 00:06:32 . Memory (MB): peak = 2401.383 ; gain = 1492.078 ; free physical = 2517 ; free virtual = 16471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:47 ; elapsed = 00:06:39 . Memory (MB): peak = 2401.383 ; gain = 1492.078 ; free physical = 2512 ; free virtual = 16467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:05:47 ; elapsed = 00:06:39 . Memory (MB): peak = 2401.383 ; gain = 1492.078 ; free physical = 2512 ; free virtual = 16467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:48 ; elapsed = 00:06:40 . Memory (MB): peak = 2401.383 ; gain = 1492.078 ; free physical = 2512 ; free virtual = 16467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     3|
|2     |CARRY4      |   105|
|3     |DSP48E1     |     1|
|4     |DSP48E1_1   |     1|
|5     |DSP48E1_2   |     1|
|6     |DSP48E1_3   |     1|
|7     |LUT1        |   254|
|8     |LUT2        |   972|
|9     |LUT3        |  4263|
|10    |LUT4        |  5668|
|11    |LUT5        |  6278|
|12    |LUT6        | 25135|
|13    |MMCME2_ADV  |     1|
|14    |MUXCY_L     |    77|
|15    |MUXF7       |  2880|
|16    |MUXF8       |  1273|
|17    |RAM32M      |    30|
|18    |RAMB18E1    |    16|
|19    |RAMB18E1_1  |     1|
|20    |RAMB36E1    |     1|
|21    |RAMB36E1_1  |     1|
|22    |RAMB36E1_10 |     1|
|23    |RAMB36E1_11 |     1|
|24    |RAMB36E1_12 |     1|
|25    |RAMB36E1_13 |     1|
|26    |RAMB36E1_14 |    16|
|27    |RAMB36E1_2  |     1|
|28    |RAMB36E1_3  |     1|
|29    |RAMB36E1_4  |     1|
|30    |RAMB36E1_5  |     1|
|31    |RAMB36E1_6  |     1|
|32    |RAMB36E1_7  |     1|
|33    |RAMB36E1_8  |     1|
|34    |RAMB36E1_9  |     1|
|35    |SRL16E      |    73|
|36    |XORCY       |    80|
|37    |FDCE        | 25152|
|38    |FDPE        |    72|
|39    |FDRE        |  1576|
|40    |FDSE        |    22|
|41    |IBUF        |    12|
|42    |IBUFDS      |     1|
|43    |OBUF        |    10|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:57 ; elapsed = 00:06:49 . Memory (MB): peak = 2401.383 ; gain = 1492.078 ; free physical = 2509 ; free virtual = 16468
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2012 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:53 ; elapsed = 00:06:22 . Memory (MB): peak = 2405.297 ; gain = 1281.445 ; free physical = 5653 ; free virtual = 19611
Synthesis Optimization Complete : Time (s): cpu = 00:08:20 ; elapsed = 00:06:49 . Memory (MB): peak = 2405.297 ; gain = 1495.992 ; free physical = 5948 ; free virtual = 19614
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
901 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:28 ; elapsed = 00:06:56 . Memory (MB): peak = 2449.406 ; gain = 1431.582 ; free physical = 5920 ; free virtual = 19591
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2481.426 ; gain = 32.020 ; free physical = 5910 ; free virtual = 19595
report_utilization: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2481.426 ; gain = 0.000 ; free physical = 5905 ; free virtual = 19590
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 20:53:52 2015...
