<!DOCTYPE html><html><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"><title>High-Performance Computer Architecture 1 | The Risc Assembly Refresher</title><style>
      * {
        font-family: Georgia, Cambria, "Times New Roman", Times, serif;
      }
      html, body {
        margin: 0;
        padding: 0;
      }
      h1 {
        font-size: 50px;
        margin-bottom: 17px;
        color: #333;
      }
      h2 {
        font-size: 24px;
        line-height: 1.6;
        margin: 30px 0 0 0;
        margin-bottom: 18px;
        margin-top: 33px;
        color: #333;
      }
      h3 {
        font-size: 30px;
        margin: 10px 0 20px 0;
        color: #333;
      }
      header {
        width: 640px;
        margin: auto;
      }
      section {
        width: 640px;
        margin: auto;
      }
      section p {
        margin-bottom: 27px;
        font-size: 20px;
        line-height: 1.6;
        color: #333;
      }
      section img {
        max-width: 640px;
      }
      footer {
        padding: 0 20px;
        margin: 50px 0;
        text-align: center;
        font-size: 12px;
      }
      .aspectRatioPlaceholder {
        max-width: auto !important;
        max-height: auto !important;
      }
      .aspectRatioPlaceholder-fill {
        padding-bottom: 0 !important;
      }
      header,
      section[data-field=subtitle],
      section[data-field=description] {
        display: none;
      }
      </style></head><body><article class="h-entry">
<header>
<h1 class="p-name">High-Performance Computer Architecture 1 | The Risc Assembly Refresher</h1>
</header>
<section data-field="subtitle" class="p-summary">
Series: High-Performance Computer Architecture
</section>
<section data-field="body" class="e-content">
<section name="08b7" class="section section--body section--first section--last"><div class="section-divider"><hr class="section-divider"></div><div class="section-content"><div class="section-inner sectionLayout--insetColumn"><h3 name="5033" id="5033" class="graf graf--h3 graf--leading graf--title">High-Performance Computer Architecture 1 | The Risc Assembly Refresher</h3><figure name="b988" id="b988" class="graf graf--figure graf-after--h3"><img class="graf-image" data-image-id="1*ZYhktpD2AtV1cZSf08qb1w.png" data-width="1446" data-height="864" data-is-featured="true" src="https://cdn-images-1.medium.com/max/800/1*ZYhktpD2AtV1cZSf08qb1w.png"></figure><p name="cb1f" id="cb1f" class="graf graf--p graf-after--figure">A reduced instruction set computer, or RISC, is a computer with a small, highly optimized set of instructions. Microprocessor without Interlocked Pipelined Stages (MIPS) is a special kind of RISC architecture. The instruction set of the MIPS64 can be found <a href="https://s3-eu-west-1.amazonaws.com/downloads-mips/documents/MIPS_Architecture_MIPS64_InstructionSet_%20AFP_P_MD00087_06.05.pdf" data-href="https://s3-eu-west-1.amazonaws.com/downloads-mips/documents/MIPS_Architecture_MIPS64_InstructionSet_%20AFP_P_MD00087_06.05.pdf" class="markup--anchor markup--p-anchor" rel="noopener" target="_blank">here</a>.</p><ol class="postList"><li name="96e7" id="96e7" class="graf graf--li graf-after--p"><strong class="markup--strong markup--li-strong">Basic Calculation</strong></li></ol><ul class="postList"><li name="dd54" id="dd54" class="graf graf--li graf-after--li"><strong class="markup--strong markup--li-strong">Add </strong>with overflow the values in the register R2 and R3 and put the result in register R1,</li></ul><pre name="3604" id="3604" class="graf graf--pre graf-after--li">ADD R1, R2, R3</pre><p name="c454" id="c454" class="graf graf--p graf-after--pre">Or,</p><pre name="f7aa" id="f7aa" class="graf graf--pre graf-after--p">ADD R1 = R2 + R3</pre><ul class="postList"><li name="1239" id="1239" class="graf graf--li graf-after--pre"><strong class="markup--strong markup--li-strong">Subtract </strong>with overflow the values in registers R1 and R5 and put the result in register R4,</li></ul><pre name="0904" id="0904" class="graf graf--pre graf-after--li">SUB R1, R4, R5</pre><ul class="postList"><li name="f6fd" id="f6fd" class="graf graf--li graf-after--pre"><strong class="markup--strong markup--li-strong">Multiply</strong> the values in registers R8 and R9 and put the result in register R5,</li></ul><pre name="1600" id="1600" class="graf graf--pre graf-after--li">MUL R5, R8, R9</pre><ul class="postList"><li name="ca45" id="ca45" class="graf graf--li graf-after--pre"><strong class="markup--strong markup--li-strong">Divide</strong> the value in register R3 by the value in register R4, store the result in register R1,</li></ul><pre name="da49" id="da49" class="graf graf--pre graf-after--li">DIV R1, R3, R4</pre><ul class="postList"><li name="5965" id="5965" class="graf graf--li graf-after--pre"><strong class="markup--strong markup--li-strong">Exclusive-Or</strong> the bit values in registers R7 and R8 and put the result in register R6,</li></ul><pre name="468f" id="468f" class="graf graf--pre graf-after--li">XOR R6, R7, R8</pre><p name="c414" id="c414" class="graf graf--p graf-after--pre">Note the XOR calculation follows the rules of,</p><pre name="b24a" id="b24a" class="graf graf--pre graf-after--p">      0          0          1          1<br>XOR   0     XOR  1     XOR  0     XOR  0<br>-------     ------    -------    -------<br>      0          1          1          0</pre><p name="3163" id="3163" class="graf graf--p graf-after--pre"><strong class="markup--strong markup--p-strong">2. Bouncing Operations</strong></p><ul class="postList"><li name="aad5" id="aad5" class="graf graf--li graf-after--p">Compare the value in registers R1 and R2. If they are equal, then jump to the instruction labeled “Label”,</li></ul><pre name="a1eb" id="a1eb" class="graf graf--pre graf-after--li">BEQ R1, R2, Label</pre><ul class="postList"><li name="747e" id="747e" class="graf graf--li graf-after--pre">Compare the values in registers R1 and R3. If they are not equal, jump to the instruction labeled “Label”,</li></ul><pre name="58a6" id="58a6" class="graf graf--pre graf-after--li">BNE R1, R3, Label</pre><p name="8e81" id="8e81" class="graf graf--p graf-after--pre"><strong class="markup--strong markup--p-strong">3. Memory Operations</strong></p><ul class="postList"><li name="c11a" id="c11a" class="graf graf--li graf-after--p">Get the value stored in register R6, add 0 to the value. Use this sum as an address, then get the value at this address and store it in register R3,</li></ul><pre name="fbfe" id="fbfe" class="graf graf--pre graf-after--li">LOAD R3 = 0(R6)</pre><ul class="postList"><li name="e66c" id="e66c" class="graf graf--li graf-after--pre">Get the value in the R2 register, add 34 to that value, then use the result of the addition as a memory address to write to that address and put the value of register F6 into that memory location,</li></ul><pre name="e7cb" id="e7cb" class="graf graf--pre graf-after--li">LD F6, 34(R2)</pre><ul class="postList"><li name="562f" id="562f" class="graf graf--li graf-after--pre">Get the value stored in register R7, add 0 to this value. Use the sum as an address, and store the value in R4 at this address,</li></ul><pre name="eafe" id="eafe" class="graf graf--pre graf-after--li">STORE R4 -&gt; 0(R7)</pre><ul class="postList"><li name="5f3e" id="5f3e" class="graf graf--li graf-after--pre">Get the value stored in R2, add 0 to it. This is the address to be accessed. Get the value stored in register R1 and store it in the accessed address,</li></ul><pre name="2fdc" id="2fdc" class="graf graf--pre graf-after--li">SW R1 -&gt; 0(R2)</pre><p name="b915" id="b915" class="graf graf--p graf-after--pre">Or,</p><pre name="3258" id="3258" class="graf graf--pre graf-after--p">SW R1, 0(R2)</pre><ul class="postList"><li name="2154" id="2154" class="graf graf--li graf-after--pre">Get the value stored in R2, add 0 to it. This is the address to be accessed. Get the value at the accessed address and store it in the register R2,</li></ul><pre name="7aa4" id="7aa4" class="graf graf--pre graf-after--li">LW R2 &lt;- 0(R2)</pre><p name="6852" id="6852" class="graf graf--p graf-after--pre">Or,</p><pre name="be5b" id="be5b" class="graf graf--pre graf-after--p graf--trailing">LW R2, 0(R2)</pre></div></div></section>
</section>
<footer><p>By <a href="https://medium.com/@adamedelweiss" class="p-author h-card">Adam Edelweiss</a> on <a href="https://medium.com/p/bcc73bec4b8e"><time class="dt-published" datetime="2021-01-09T06:15:16.671Z">January 9, 2021</time></a>.</p><p><a href="https://medium.com/@adamedelweiss/high-performance-computer-architecture-1-the-risc-assembly-refresher-bcc73bec4b8e" class="p-canonical">Canonical link</a></p><p>Exported from <a href="https://medium.com">Medium</a> on December 15, 2021.</p></footer></article></body></html>