{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707169377793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707169377794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 18:42:57 2024 " "Processing started: Mon Feb 05 18:42:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707169377794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707169377794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_nuevo -c cpu_nuevo " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_nuevo -c cpu_nuevo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707169377794 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707169378238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arepos github/cpu_vhdl/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /arepos github/cpu_vhdl/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-estructural " "Found design unit 1: alu-estructural" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169378710 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169378710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169378710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arepos github/cpu_vhdl/registro8b/registro8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /arepos github/cpu_vhdl/registro8b/registro8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro8b-estructural " "Found design unit 1: registro8b-estructural" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169378712 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro8b " "Found entity 1: registro8b" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169378712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169378712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/arepos github/cpu_vhdl/memoria8b/memoria8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /arepos github/cpu_vhdl/memoria8b/memoria8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria8b-estructural " "Found design unit 1: memoria8b-estructural" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169378714 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria8b " "Found entity 1: memoria8b" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169378714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169378714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_nuevo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_nuevo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_nuevo-cpu " "Found design unit 1: cpu_nuevo-cpu" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169378717 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_nuevo " "Found entity 1: cpu_nuevo" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169378717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169378717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_nuevo " "Elaborating entity \"cpu_nuevo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707169378788 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_status cpu_nuevo.vhd(27) " "Verilog HDL or VHDL warning at cpu_nuevo.vhd(27): object \"out_status\" assigned a value but never read" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1707169378790 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_salida cpu_nuevo.vhd(27) " "VHDL Signal Declaration warning at cpu_nuevo.vhd(27): used implicit default value for signal \"in_salida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1707169378790 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_salida cpu_nuevo.vhd(28) " "Verilog HDL or VHDL warning at cpu_nuevo.vhd(28): object \"out_salida\" assigned a value but never read" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1707169378790 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_pc cpu_nuevo.vhd(189) " "VHDL Process Statement warning at cpu_nuevo.vhd(189): signal \"en_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378795 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_pc cpu_nuevo.vhd(190) " "VHDL Process Statement warning at cpu_nuevo.vhd(190): signal \"wr_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378795 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_ram cpu_nuevo.vhd(191) " "VHDL Process Statement warning at cpu_nuevo.vhd(191): signal \"en_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378795 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram cpu_nuevo.vhd(192) " "VHDL Process Statement warning at cpu_nuevo.vhd(192): signal \"wr_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378795 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_ri cpu_nuevo.vhd(193) " "VHDL Process Statement warning at cpu_nuevo.vhd(193): signal \"en_ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378795 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ri cpu_nuevo.vhd(194) " "VHDL Process Statement warning at cpu_nuevo.vhd(194): signal \"wr_ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378795 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_salida cpu_nuevo.vhd(195) " "VHDL Process Statement warning at cpu_nuevo.vhd(195): signal \"en_salida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_salida cpu_nuevo.vhd(196) " "VHDL Process Statement warning at cpu_nuevo.vhd(196): signal \"wr_salida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_data cpu_nuevo.vhd(197) " "VHDL Process Statement warning at cpu_nuevo.vhd(197): signal \"en_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_data cpu_nuevo.vhd(198) " "VHDL Process Statement warning at cpu_nuevo.vhd(198): signal \"wr_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_op1 cpu_nuevo.vhd(199) " "VHDL Process Statement warning at cpu_nuevo.vhd(199): signal \"en_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_op1 cpu_nuevo.vhd(200) " "VHDL Process Statement warning at cpu_nuevo.vhd(200): signal \"wr_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_op2 cpu_nuevo.vhd(201) " "VHDL Process Statement warning at cpu_nuevo.vhd(201): signal \"en_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_op2 cpu_nuevo.vhd(202) " "VHDL Process Statement warning at cpu_nuevo.vhd(202): signal \"wr_op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_status cpu_nuevo.vhd(203) " "VHDL Process Statement warning at cpu_nuevo.vhd(203): signal \"en_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_status cpu_nuevo.vhd(204) " "VHDL Process Statement warning at cpu_nuevo.vhd(204): signal \"wr_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_resultado cpu_nuevo.vhd(205) " "VHDL Process Statement warning at cpu_nuevo.vhd(205): signal \"en_resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_resultado cpu_nuevo.vhd(206) " "VHDL Process Statement warning at cpu_nuevo.vhd(206): signal \"wr_resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378796 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in cpu_nuevo.vhd(246) " "VHDL Process Statement warning at cpu_nuevo.vhd(246): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(248) " "VHDL Process Statement warning at cpu_nuevo.vhd(248): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(249) " "VHDL Process Statement warning at cpu_nuevo.vhd(249): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ram cpu_nuevo.vhd(256) " "VHDL Process Statement warning at cpu_nuevo.vhd(256): signal \"out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(258) " "VHDL Process Statement warning at cpu_nuevo.vhd(258): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(259) " "VHDL Process Statement warning at cpu_nuevo.vhd(259): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ri cpu_nuevo.vhd(270) " "VHDL Process Statement warning at cpu_nuevo.vhd(270): signal \"out_ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ram cpu_nuevo.vhd(304) " "VHDL Process Statement warning at cpu_nuevo.vhd(304): signal \"out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data cpu_nuevo.vhd(307) " "VHDL Process Statement warning at cpu_nuevo.vhd(307): signal \"out_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data cpu_nuevo.vhd(322) " "VHDL Process Statement warning at cpu_nuevo.vhd(322): signal \"out_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_alu cpu_nuevo.vhd(357) " "VHDL Process Statement warning at cpu_nuevo.vhd(357): signal \"carry_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ov_alu cpu_nuevo.vhd(357) " "VHDL Process Statement warning at cpu_nuevo.vhd(357): signal \"ov_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeta_alu cpu_nuevo.vhd(357) " "VHDL Process Statement warning at cpu_nuevo.vhd(357): signal \"zeta_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378797 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_resultado cpu_nuevo.vhd(377) " "VHDL Process Statement warning at cpu_nuevo.vhd(377): signal \"out_resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378798 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicion_actual cpu_nuevo.vhd(388) " "VHDL Process Statement warning at cpu_nuevo.vhd(388): signal \"posicion_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378798 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicion_actual cpu_nuevo.vhd(389) " "VHDL Process Statement warning at cpu_nuevo.vhd(389): signal \"posicion_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707169378798 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ri_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"en_ri_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378799 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_ri_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"wr_ri_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378799 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_salida_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"en_salida_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378799 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_salida_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"wr_salida_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378799 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_pc_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"en_pc_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_pc_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"wr_pc_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ram_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"en_ram_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_ram_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"wr_ram_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_data_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"en_data_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_data_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"wr_data_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_resultado_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"en_resultado_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_resultado_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"wr_resultado_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_op1_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"en_op1_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_op1_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"wr_op1_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_op2_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"en_op2_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_op2_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"wr_op2_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378800 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_status_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"en_status_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_status_v cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"wr_status_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_pc cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"in_pc\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicion_ram cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"posicion_ram\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicion_actual cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"posicion_actual\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_ram cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"in_ram\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_ri cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"in_ri\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_data cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"in_data\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_op1 cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"in_op1\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_op2 cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"in_op2\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378801 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_status cpu_nuevo.vhd(188) " "VHDL Process Statement warning at cpu_nuevo.vhd(188): inferring latch(es) for signal or variable \"in_status\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1707169378802 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_status\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378804 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_status\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378804 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_status\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378804 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_status\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378804 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_status\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378804 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_status\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378804 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_status\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378804 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_status\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_status\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op2\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op2\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op2\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op2\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op2\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op2\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op2\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op2\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op2\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op1\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op1\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op1\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op1\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op1\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378805 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op1\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op1\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_op1\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_data\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_data\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_data\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_data\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_data\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_data\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_data\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_data\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_data\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"salida\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"salida\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"salida\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378806 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"salida\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"salida\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"salida\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"salida\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"salida\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ri\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ri\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ri\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ri\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ri\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ri\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ri\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ri\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378807 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ram\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ram\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ram\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ram\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ram\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ram\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ram\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_ram\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_actual\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_actual\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_actual\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378808 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_actual\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_actual\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_actual\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_actual\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_actual\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_ram\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_ram\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_ram\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_ram\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_ram\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_ram\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_ram\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378809 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"posicion_ram\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378810 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[0\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_pc\[0\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378810 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[1\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_pc\[1\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378810 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[2\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_pc\[2\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378810 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[3\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_pc\[3\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378810 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[4\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_pc\[4\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378810 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[5\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_pc\[5\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378810 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[6\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_pc\[6\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378810 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[7\] cpu_nuevo.vhd(188) " "Inferred latch for \"in_pc\[7\]\" at cpu_nuevo.vhd(188)" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1707169378810 "|cpu_nuevo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:modulo_alu " "Elaborating entity \"alu\" for hierarchy \"alu:modulo_alu\"" {  } { { "cpu_nuevo.vhd" "modulo_alu" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169378844 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeta alu.vhd(9) " "VHDL Signal Declaration warning at alu.vhd(9): used explicit default value for signal \"zeta\" because signal was never assigned a value" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 9 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1707169378845 "|cpu_nuevo|alu:modulo_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro8b registro8b:r_operador1 " "Elaborating entity \"registro8b\" for hierarchy \"registro8b:r_operador1\"" {  } { { "cpu_nuevo.vhd" "r_operador1" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169378847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria8b memoria8b:r_ram " "Elaborating entity \"memoria8b\" for hierarchy \"memoria8b:r_ram\"" {  } { { "cpu_nuevo.vhd" "r_ram" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169378857 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[0\]~0 " "Converted tri-state buffer \"in_ram\[0\]~0\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[1\]~1 " "Converted tri-state buffer \"in_ram\[1\]~1\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[2\]~2 " "Converted tri-state buffer \"in_ram\[2\]~2\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[3\]~3 " "Converted tri-state buffer \"in_ram\[3\]~3\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[4\]~4 " "Converted tri-state buffer \"in_ram\[4\]~4\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[5\]~5 " "Converted tri-state buffer \"in_ram\[5\]~5\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[6\]~6 " "Converted tri-state buffer \"in_ram\[6\]~6\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[7\]~7 " "Converted tri-state buffer \"in_ram\[7\]~7\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[0\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[1\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[2\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[3\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[4\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[5\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[6\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[7\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_data\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_data\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_resultado\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_resultado\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador2\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_operador2\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_operador1\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_operador1\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[7\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[7\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[6\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[6\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[5\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[5\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[4\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[4\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[3\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[3\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[2\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[2\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[1\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[1\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:modulo_alu\|resultado\[0\] " "Converted tri-state buffer \"alu:modulo_alu\|resultado\[0\]\" feeding internal logic into a wire" {  } { { "../alu/alu.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/alu/alu.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1707169378934 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1707169378934 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoria8b:r_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoria8b:r_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif " "Parameter INIT_FILE set to db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1707169379067 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1707169379067 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1707169379067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria8b:r_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memoria8b:r_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria8b:r_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memoria8b:r_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379128 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1707169379128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kml1 " "Found entity 1: altsyncram_kml1" {  } { { "db/altsyncram_kml1.tdf" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/db/altsyncram_kml1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707169379191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707169379191 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[0\] posicion_ram\[0\] " "Duplicate LATCH primitive \"posicion_actual\[0\]\" merged with LATCH primitive \"posicion_ram\[0\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379403 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[1\] posicion_ram\[1\] " "Duplicate LATCH primitive \"posicion_actual\[1\]\" merged with LATCH primitive \"posicion_ram\[1\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379403 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[2\] posicion_ram\[2\] " "Duplicate LATCH primitive \"posicion_actual\[2\]\" merged with LATCH primitive \"posicion_ram\[2\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379403 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[3\] posicion_ram\[3\] " "Duplicate LATCH primitive \"posicion_actual\[3\]\" merged with LATCH primitive \"posicion_ram\[3\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379403 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[4\] posicion_ram\[4\] " "Duplicate LATCH primitive \"posicion_actual\[4\]\" merged with LATCH primitive \"posicion_ram\[4\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379403 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "posicion_actual\[5\] posicion_ram\[5\] " "Duplicate LATCH primitive \"posicion_actual\[5\]\" merged with LATCH primitive \"posicion_ram\[5\]\"" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707169379403 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1707169379403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[0\]\$latch " "Latch salida\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379403 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[1\]\$latch " "Latch salida\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379403 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[2\]\$latch " "Latch salida\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[3\]\$latch " "Latch salida\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[4\]\$latch " "Latch salida\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[5\]\$latch " "Latch salida\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[6\]\$latch " "Latch salida\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida\[7\]\$latch " "Latch salida\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.mostrar_salida " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[0\] " "Latch in_ri\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[1\] " "Latch in_ri\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[2\] " "Latch in_ri\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[3\] " "Latch in_ri\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379404 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[4\] " "Latch in_ri\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[5\] " "Latch in_ri\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[6\] " "Latch in_ri\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[7\] " "Latch in_ri\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_op1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[0\] " "Latch posicion_ram\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[1\] " "Latch posicion_ram\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[2\] " "Latch posicion_ram\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[3\] " "Latch posicion_ram\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[4\] " "Latch posicion_ram\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_ram\[5\] " "Latch posicion_ram\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[0\] " "Latch in_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[1\] " "Latch in_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[2\] " "Latch in_pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[3\] " "Latch in_pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[4\] " "Latch in_pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[5\] " "Latch in_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_actual\[6\] " "Latch posicion_actual\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posicion_actual\[7\] " "Latch posicion_actual\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.escribir_ram " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.escribir_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[6\] " "Latch in_pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379407 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[7\] " "Latch in_pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1707169379407 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1707169379407 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 " "71 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1707169379497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707169379661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169379661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707169379722 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707169379722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707169379722 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1707169379722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707169379722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707169379759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 18:42:59 2024 " "Processing ended: Mon Feb 05 18:42:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707169379759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707169379759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707169379759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707169379759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707169380808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707169380808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 18:43:00 2024 " "Processing started: Mon Feb 05 18:43:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707169380808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707169380808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu_nuevo -c cpu_nuevo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu_nuevo -c cpu_nuevo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707169380809 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707169380918 ""}
{ "Info" "0" "" "Project  = cpu_nuevo" {  } {  } 0 0 "Project  = cpu_nuevo" 0 0 "Fitter" 0 0 1707169380918 ""}
{ "Info" "0" "" "Revision = cpu_nuevo" {  } {  } 0 0 "Revision = cpu_nuevo" 0 0 "Fitter" 0 0 1707169380918 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1707169380988 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu_nuevo EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"cpu_nuevo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707169380995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707169381015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707169381015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707169381054 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707169381063 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707169381284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707169381284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707169381284 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707169381284 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 706 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1707169381286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 707 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1707169381286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1707169381286 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707169381286 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707169381287 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida\[0\] " "Pin salida\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida[0] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida\[1\] " "Pin salida\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida[1] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida\[2\] " "Pin salida\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida[2] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida\[3\] " "Pin salida\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida[3] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida\[4\] " "Pin salida\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida[4] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida\[5\] " "Pin salida\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida[5] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida\[6\] " "Pin salida\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida[6] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida\[7\] " "Pin salida\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida[7] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 188 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[0\] " "Pin control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { control[0] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[2\] " "Pin control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { control[2] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[0\] " "Pin data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[0] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[1\] " "Pin control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { control[1] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[1\] " "Pin data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[1] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[2\] " "Pin data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[2] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[3\] " "Pin data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[3] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[4\] " "Pin data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[4] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[5\] " "Pin data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[5] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[6\] " "Pin data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[6] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[7\] " "Pin data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_in[7] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707169381314 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1707169381314 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "71 " "TimeQuest Timing Analyzer is analyzing 71 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1707169381402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_nuevo.sdc " "Synopsys Design Constraints File file not found: 'cpu_nuevo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707169381402 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707169381403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector17~2\|combout " "Node \"Selector17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""} { "Warning" "WSTA_SCC_NODE" "Selector17~2\|datab " "Node \"Selector17~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707169381405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector21~1\|combout " "Node \"Selector21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""} { "Warning" "WSTA_SCC_NODE" "Selector21~1\|datab " "Node \"Selector21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707169381405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector15~1\|combout " "Node \"Selector15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""} { "Warning" "WSTA_SCC_NODE" "Selector15~1\|datac " "Node \"Selector15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707169381405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector19~1\|combout " "Node \"Selector19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""} { "Warning" "WSTA_SCC_NODE" "Selector19~1\|datab " "Node \"Selector19~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707169381405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector11~1\|combout " "Node \"Selector11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""} { "Warning" "WSTA_SCC_NODE" "Selector11~1\|datab " "Node \"Selector11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381405 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707169381405 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector13~2\|combout " "Node \"Selector13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381406 ""} { "Warning" "WSTA_SCC_NODE" "Selector13~1\|datab " "Node \"Selector13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381406 ""} { "Warning" "WSTA_SCC_NODE" "Selector13~1\|combout " "Node \"Selector13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381406 ""} { "Warning" "WSTA_SCC_NODE" "Selector13~2\|datac " "Node \"Selector13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707169381406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector8~2\|combout " "Node \"Selector8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381406 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|dataa " "Node \"Selector8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169381406 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707169381406 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707169381410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control\[0\] (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node control\[0\] (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estadoSiguiente.mostrar_salida " "Destination node estadoSiguiente.mostrar_salida" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoSiguiente.mostrar_salida } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estadoSiguiente.leer_ram " "Destination node estadoSiguiente.leer_ram" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoSiguiente.leer_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estadoSiguiente.reset_pc " "Destination node estadoSiguiente.reset_pc" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoSiguiente.reset_pc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707169381427 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { control[0] } } } { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707169381427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estadoSiguiente.escribir_data  " "Automatically promoted node estadoSiguiente.escribir_data " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estadoSiguiente~64 " "Destination node estadoSiguiente~64" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoSiguiente~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707169381427 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoSiguiente.escribir_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707169381427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estadoSiguiente.escribir_op1  " "Automatically promoted node estadoSiguiente.escribir_op1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector27~0 " "Destination node Selector27~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr41~0 " "Destination node WideOr41~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr41~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector8~1 " "Destination node Selector8~1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector8~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estadoSiguiente~43 " "Destination node estadoSiguiente~43" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoSiguiente~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector29~0 " "Destination node Selector29~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector30~0 " "Destination node Selector30~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector30~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector31~0 " "Destination node Selector31~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector32~0 " "Destination node Selector32~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector33~0 " "Destination node Selector33~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector34~0 " "Destination node Selector34~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector34~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1707169381427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707169381427 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoSiguiente.escribir_op1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707169381427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "estadoSiguiente.escribir_op2  " "Automatically promoted node estadoSiguiente.escribir_op2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector27~0 " "Destination node Selector27~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr41~0 " "Destination node WideOr41~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr41~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector8~1 " "Destination node Selector8~1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector8~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estadoSiguiente~44 " "Destination node estadoSiguiente~44" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoSiguiente~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector29~0 " "Destination node Selector29~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector30~0 " "Destination node Selector30~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector30~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector31~0 " "Destination node Selector31~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector32~0 " "Destination node Selector32~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector33~0 " "Destination node Selector33~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector34~0 " "Destination node Selector34~0" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector34~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1707169381428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707169381428 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estadoSiguiente.escribir_op2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707169381428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr38~0  " "Automatically promoted node WideOr38~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707169381429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector11~1 " "Destination node Selector11~1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector11~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector12~1 " "Destination node Selector12~1" {  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector12~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1707169381429 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1707169381429 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr38~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707169381429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr39~0  " "Automatically promoted node WideOr39~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707169381429 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr39~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707169381429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr3~0  " "Automatically promoted node WideOr3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707169381430 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 112 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707169381430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr40~0  " "Automatically promoted node WideOr40~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1707169381430 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr40~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707169381430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707169381485 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707169381486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707169381486 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707169381487 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707169381488 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707169381489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707169381489 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707169381489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707169381490 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1707169381490 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707169381490 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 10 8 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 10 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1707169381492 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1707169381492 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1707169381492 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707169381492 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707169381492 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707169381492 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707169381492 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1707169381492 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1707169381492 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707169381503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707169381820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707169381931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707169381939 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707169382437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707169382437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707169382502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1707169383284 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707169383284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707169383705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1707169383707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707169383707 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1707169383716 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707169383718 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida\[0\] 0 " "Pin \"salida\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1707169383725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida\[1\] 0 " "Pin \"salida\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1707169383725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida\[2\] 0 " "Pin \"salida\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1707169383725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida\[3\] 0 " "Pin \"salida\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1707169383725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida\[4\] 0 " "Pin \"salida\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1707169383725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida\[5\] 0 " "Pin \"salida\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1707169383725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida\[6\] 0 " "Pin \"salida\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1707169383725 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida\[7\] 0 " "Pin \"salida\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1707169383725 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1707169383725 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707169383813 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707169383836 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707169383921 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707169384013 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707169384017 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1707169384040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/output_files/cpu_nuevo.fit.smsg " "Generated suppressed messages file Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/output_files/cpu_nuevo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707169384115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707169384243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 18:43:04 2024 " "Processing ended: Mon Feb 05 18:43:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707169384243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707169384243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707169384243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707169384243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707169385082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707169385082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 18:43:04 2024 " "Processing started: Mon Feb 05 18:43:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707169385082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707169385082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu_nuevo -c cpu_nuevo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu_nuevo -c cpu_nuevo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707169385082 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707169385468 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707169385480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707169385750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 18:43:05 2024 " "Processing ended: Mon Feb 05 18:43:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707169385750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707169385750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707169385750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707169385750 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707169386318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707169386779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707169386780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 18:43:06 2024 " "Processing started: Mon Feb 05 18:43:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707169386780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707169386780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu_nuevo -c cpu_nuevo " "Command: quartus_sta cpu_nuevo -c cpu_nuevo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707169386780 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1707169386896 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707169387060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1707169387083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1707169387083 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "71 " "TimeQuest Timing Analyzer is analyzing 71 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1707169387132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_nuevo.sdc " "Synopsys Design Constraints File file not found: 'cpu_nuevo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1707169387149 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1707169387150 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control\[0\] control\[0\] " "create_clock -period 1.000 -name control\[0\] control\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estadoSiguiente.escribir_ram estadoSiguiente.escribir_ram " "create_clock -period 1.000 -name estadoSiguiente.escribir_ram estadoSiguiente.escribir_ram" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estadoSiguiente.activar_leer_pc estadoSiguiente.activar_leer_pc " "create_clock -period 1.000 -name estadoSiguiente.activar_leer_pc estadoSiguiente.activar_leer_pc" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estadoSiguiente.incrementar_pc estadoSiguiente.incrementar_pc " "create_clock -period 1.000 -name estadoSiguiente.incrementar_pc estadoSiguiente.incrementar_pc" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estadoSiguiente.escribir_op1 estadoSiguiente.escribir_op1 " "create_clock -period 1.000 -name estadoSiguiente.escribir_op1 estadoSiguiente.escribir_op1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estadoSiguiente.activar_leer_ri estadoSiguiente.activar_leer_ri " "create_clock -period 1.000 -name estadoSiguiente.activar_leer_ri estadoSiguiente.activar_leer_ri" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estadoSiguiente.espera estadoSiguiente.espera " "create_clock -period 1.000 -name estadoSiguiente.espera estadoSiguiente.espera" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estadoSiguiente.escribir_op2 estadoSiguiente.escribir_op2 " "create_clock -period 1.000 -name estadoSiguiente.escribir_op2 estadoSiguiente.escribir_op2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estadoSiguiente.escribir_data estadoSiguiente.escribir_data " "create_clock -period 1.000 -name estadoSiguiente.escribir_data estadoSiguiente.escribir_data" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estadoSiguiente.leer_ri estadoSiguiente.leer_ri " "create_clock -period 1.000 -name estadoSiguiente.leer_ri estadoSiguiente.leer_ri" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387151 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector17~2\|combout " "Node \"Selector17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387152 ""} { "Warning" "WSTA_SCC_NODE" "Selector17~2\|dataa " "Node \"Selector17~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387152 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1707169387152 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector19~1\|combout " "Node \"Selector19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""} { "Warning" "WSTA_SCC_NODE" "Selector19~1\|dataa " "Node \"Selector19~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1707169387153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector15~1\|combout " "Node \"Selector15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""} { "Warning" "WSTA_SCC_NODE" "Selector15~1\|dataa " "Node \"Selector15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1707169387153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector21~1\|combout " "Node \"Selector21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""} { "Warning" "WSTA_SCC_NODE" "Selector21~1\|dataa " "Node \"Selector21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1707169387153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector11~1\|combout " "Node \"Selector11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""} { "Warning" "WSTA_SCC_NODE" "Selector11~1\|datab " "Node \"Selector11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1707169387153 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector13~2\|combout " "Node \"Selector13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""} { "Warning" "WSTA_SCC_NODE" "Selector13~1\|datab " "Node \"Selector13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""} { "Warning" "WSTA_SCC_NODE" "Selector13~1\|combout " "Node \"Selector13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""} { "Warning" "WSTA_SCC_NODE" "Selector13~2\|datab " "Node \"Selector13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1707169387153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector8~2\|combout " "Node \"Selector8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|dataa " "Node \"Selector8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707169387153 ""}  } { { "cpu_nuevo.vhd" "" { Text "Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/cpu_nuevo.vhd" 209 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1707169387153 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1707169387157 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1707169387164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1707169387176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.873 " "Worst-case setup slack is -6.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.873       -46.719 estadoSiguiente.escribir_op1  " "   -6.873       -46.719 estadoSiguiente.escribir_op1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.623       -49.086 estadoSiguiente.escribir_op2  " "   -6.623       -49.086 estadoSiguiente.escribir_op2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.363       -42.559 estadoSiguiente.escribir_data  " "   -5.363       -42.559 estadoSiguiente.escribir_data " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.308      -318.607 control\[0\]  " "   -4.308      -318.607 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.193       -28.546 estadoSiguiente.escribir_ram  " "   -4.193       -28.546 estadoSiguiente.escribir_ram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.771       -26.307 estadoSiguiente.incrementar_pc  " "   -3.771       -26.307 estadoSiguiente.incrementar_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199       -17.219 estadoSiguiente.leer_ri  " "   -2.199       -17.219 estadoSiguiente.leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.822 " "Worst-case hold slack is -3.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.822       -22.337 estadoSiguiente.incrementar_pc  " "   -3.822       -22.337 estadoSiguiente.incrementar_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.029       -23.732 estadoSiguiente.escribir_op2  " "   -3.029       -23.732 estadoSiguiente.escribir_op2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.779       -24.157 estadoSiguiente.escribir_op1  " "   -2.779       -24.157 estadoSiguiente.escribir_op1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173       -18.489 control\[0\]  " "   -2.173       -18.489 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.138       -12.510 estadoSiguiente.escribir_ram  " "   -2.138       -12.510 estadoSiguiente.escribir_ram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308        -2.341 estadoSiguiente.leer_ri  " "   -0.308        -2.341 estadoSiguiente.leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.852         0.000 estadoSiguiente.escribir_data  " "    4.852         0.000 estadoSiguiente.escribir_data " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.502 " "Worst-case recovery slack is -5.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.502        -5.502 estadoSiguiente.activar_leer_pc  " "   -5.502        -5.502 estadoSiguiente.activar_leer_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.711       -17.439 estadoSiguiente.espera  " "   -4.711       -17.439 estadoSiguiente.espera " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.278        -4.278 estadoSiguiente.activar_leer_ri  " "   -4.278        -4.278 estadoSiguiente.activar_leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.543 " "Worst-case removal slack is -0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543        -0.543 estadoSiguiente.activar_leer_ri  " "   -0.543        -0.543 estadoSiguiente.activar_leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527         0.000 estadoSiguiente.activar_leer_pc  " "    0.527         0.000 estadoSiguiente.activar_leer_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.745         0.000 estadoSiguiente.espera  " "    2.745         0.000 estadoSiguiente.espera " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.567 " "Worst-case minimum pulse width slack is -2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567      -351.167 control\[0\]  " "   -2.567      -351.167 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.activar_leer_pc  " "    0.500         0.000 estadoSiguiente.activar_leer_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.activar_leer_ri  " "    0.500         0.000 estadoSiguiente.activar_leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.escribir_data  " "    0.500         0.000 estadoSiguiente.escribir_data " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.escribir_op1  " "    0.500         0.000 estadoSiguiente.escribir_op1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.escribir_op2  " "    0.500         0.000 estadoSiguiente.escribir_op2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.escribir_ram  " "    0.500         0.000 estadoSiguiente.escribir_ram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.espera  " "    0.500         0.000 estadoSiguiente.espera " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.incrementar_pc  " "    0.500         0.000 estadoSiguiente.incrementar_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.leer_ri  " "    0.500         0.000 estadoSiguiente.leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387203 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1707169387410 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1707169387412 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1707169387427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.122 " "Worst-case setup slack is -3.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.122       -22.724 estadoSiguiente.escribir_op1  " "   -3.122       -22.724 estadoSiguiente.escribir_op1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.047       -22.192 estadoSiguiente.escribir_op2  " "   -3.047       -22.192 estadoSiguiente.escribir_op2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.345       -18.662 estadoSiguiente.escribir_data  " "   -2.345       -18.662 estadoSiguiente.escribir_data " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -35.976 control\[0\]  " "   -1.460       -35.976 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.023        -6.729 estadoSiguiente.escribir_ram  " "   -1.023        -6.729 estadoSiguiente.escribir_ram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476        -2.377 estadoSiguiente.incrementar_pc  " "   -0.476        -2.377 estadoSiguiente.incrementar_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377        -2.906 estadoSiguiente.leer_ri  " "   -0.377        -2.906 estadoSiguiente.leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.445 " "Worst-case hold slack is -1.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445        -9.276 estadoSiguiente.incrementar_pc  " "   -1.445        -9.276 estadoSiguiente.incrementar_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.280       -31.216 control\[0\]  " "   -1.280       -31.216 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022        -6.872 estadoSiguiente.escribir_ram  " "   -1.022        -6.872 estadoSiguiente.escribir_ram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876        -6.958 estadoSiguiente.escribir_op2  " "   -0.876        -6.958 estadoSiguiente.escribir_op2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801        -6.358 estadoSiguiente.escribir_op1  " "   -0.801        -6.358 estadoSiguiente.escribir_op1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539         0.000 estadoSiguiente.leer_ri  " "    0.539         0.000 estadoSiguiente.leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.925         0.000 estadoSiguiente.escribir_data  " "    2.925         0.000 estadoSiguiente.escribir_data " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.778 " "Worst-case recovery slack is -1.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.778        -1.778 estadoSiguiente.activar_leer_pc  " "   -1.778        -1.778 estadoSiguiente.activar_leer_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.680        -6.330 estadoSiguiente.espera  " "   -1.680        -6.330 estadoSiguiente.espera " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.610        -1.610 estadoSiguiente.activar_leer_ri  " "   -1.610        -1.610 estadoSiguiente.activar_leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.145 " "Worst-case removal slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145        -0.145 estadoSiguiente.activar_leer_ri  " "   -0.145        -0.145 estadoSiguiente.activar_leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159         0.000 estadoSiguiente.activar_leer_pc  " "    0.159         0.000 estadoSiguiente.activar_leer_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.820         0.000 estadoSiguiente.espera  " "    1.820         0.000 estadoSiguiente.espera " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -230.746 control\[0\]  " "   -1.627      -230.746 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.activar_leer_pc  " "    0.500         0.000 estadoSiguiente.activar_leer_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.activar_leer_ri  " "    0.500         0.000 estadoSiguiente.activar_leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.escribir_data  " "    0.500         0.000 estadoSiguiente.escribir_data " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.escribir_op1  " "    0.500         0.000 estadoSiguiente.escribir_op1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.escribir_op2  " "    0.500         0.000 estadoSiguiente.escribir_op2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.escribir_ram  " "    0.500         0.000 estadoSiguiente.escribir_ram " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.espera  " "    0.500         0.000 estadoSiguiente.espera " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.incrementar_pc  " "    0.500         0.000 estadoSiguiente.incrementar_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 estadoSiguiente.leer_ri  " "    0.500         0.000 estadoSiguiente.leer_ri " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707169387460 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1707169387727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1707169387762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1707169387762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707169387895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 18:43:07 2024 " "Processing ended: Mon Feb 05 18:43:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707169387895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707169387895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707169387895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707169387895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707169388804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707169388804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 18:43:08 2024 " "Processing started: Mon Feb 05 18:43:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707169388804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707169388804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu_nuevo -c cpu_nuevo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu_nuevo -c cpu_nuevo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707169388804 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "cpu_nuevo.vho\", \"cpu_nuevo_fast.vho cpu_nuevo_vhd.sdo cpu_nuevo_vhd_fast.sdo Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/simulation/modelsim/ simulation " "Generated files \"cpu_nuevo.vho\", \"cpu_nuevo_fast.vho\", \"cpu_nuevo_vhd.sdo\" and \"cpu_nuevo_vhd_fast.sdo\" in directory \"Z:/aRepos GitHub/cpu_vhdl/cpu_vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1707169389203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4525 " "Peak virtual memory: 4525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707169389237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 18:43:09 2024 " "Processing ended: Mon Feb 05 18:43:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707169389237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707169389237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707169389237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707169389237 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 262 s " "Quartus II Full Compilation was successful. 0 errors, 262 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707169389820 ""}
