// Seed: 674868953
module module_0;
  assign id_1 = 1 & 1 == 1 ? 1'h0 != 1 : 1'h0;
  initial id_1 <= id_1;
  logic [7:0] id_2;
  assign id_2[1] = id_1;
  supply0 id_3, id_4, id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1 ? 1 : id_1[1];
  module_0 modCall_1 ();
endmodule
