/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [21:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire [18:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [13:0] celloutsig_0_58z;
  wire [6:0] celloutsig_0_59z;
  reg [27:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [7:0] celloutsig_0_91z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [42:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_75z = !(celloutsig_0_50z[0] ? 1'h0 : celloutsig_0_64z[8]);
  assign celloutsig_0_21z = !(celloutsig_0_6z[0] ? celloutsig_0_9z[2] : in_data[83]);
  assign celloutsig_0_48z = ~(celloutsig_0_0z | celloutsig_0_18z[3]);
  assign celloutsig_1_12z = ~(celloutsig_1_5z[6] | celloutsig_1_2z[33]);
  assign celloutsig_1_8z = celloutsig_1_0z | ~(_00_);
  assign celloutsig_1_11z = celloutsig_1_0z | ~(_01_);
  assign celloutsig_1_15z = celloutsig_1_3z | ~(in_data[132]);
  assign celloutsig_0_32z = celloutsig_0_17z | ~(celloutsig_0_9z[0]);
  assign celloutsig_0_3z = celloutsig_0_2z | in_data[64];
  assign celloutsig_0_90z = celloutsig_0_82z | celloutsig_0_34z;
  assign celloutsig_1_9z = celloutsig_1_8z | celloutsig_1_0z;
  assign celloutsig_0_30z = celloutsig_0_25z[1] | celloutsig_0_0z;
  assign celloutsig_0_34z = ~(in_data[92] ^ celloutsig_0_33z);
  assign celloutsig_0_20z = ~(celloutsig_0_7z[3] ^ celloutsig_0_14z);
  assign celloutsig_0_58z = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_48z, celloutsig_0_20z } + { celloutsig_0_5z[24:15], celloutsig_0_38z, celloutsig_0_51z, celloutsig_0_44z, celloutsig_0_24z };
  assign celloutsig_0_9z = celloutsig_0_6z[5:0] + { celloutsig_0_7z[7:4], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_2z[15:14], celloutsig_1_4z } + { celloutsig_1_13z[2], 1'h0, celloutsig_1_15z };
  assign celloutsig_0_15z = { celloutsig_0_7z[7:4], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z } + celloutsig_0_5z[26:5];
  reg [5:0] _22_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign { _02_[5:3], _00_, _02_[1:0] } = _22_;
  reg [2:0] _23_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 3'h0;
    else _23_ <= { celloutsig_1_2z[5:4], celloutsig_1_0z };
  assign { _03_[2], _01_, _03_[0] } = _23_;
  assign celloutsig_0_17z = { celloutsig_0_11z[6:0], celloutsig_0_0z } === { celloutsig_0_13z[3:1], celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_7z[4:3], celloutsig_0_4z } === { celloutsig_0_22z[10:9], celloutsig_0_24z };
  assign celloutsig_0_39z = celloutsig_0_10z[15:4] >= { celloutsig_0_15z[16:8], celloutsig_0_28z, celloutsig_0_37z, celloutsig_0_4z };
  assign celloutsig_0_51z = { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_43z, celloutsig_0_2z, celloutsig_0_7z[7:1], 1'h1, celloutsig_0_39z } >= { in_data[26:20], celloutsig_0_9z };
  assign celloutsig_0_82z = celloutsig_0_59z[2:0] >= { celloutsig_0_58z[10:9], celloutsig_0_75z };
  assign celloutsig_1_1z = in_data[140:136] >= in_data[189:185];
  assign celloutsig_0_16z = celloutsig_0_15z[16:13] >= celloutsig_0_7z[5:2];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >= { in_data[1:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_5z[20:16], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_21z } > { celloutsig_0_19z[7:5], celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[182:180] <= in_data[155:153];
  assign celloutsig_0_31z = { celloutsig_0_9z[5], celloutsig_0_28z, celloutsig_0_4z } <= { celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_4z = in_data[29:22] && { in_data[10:4], celloutsig_0_2z };
  assign celloutsig_0_43z = celloutsig_0_42z[5:0] && { celloutsig_0_23z[13:9], celloutsig_0_37z };
  assign celloutsig_0_44z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } && { celloutsig_0_27z[8], celloutsig_0_4z, celloutsig_0_37z };
  assign celloutsig_0_24z = { celloutsig_0_9z[4:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_0z } && { celloutsig_0_6z[7:2], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_33z = in_data[24:21] && { celloutsig_0_13z[2:0], celloutsig_0_32z };
  assign celloutsig_0_0z = in_data[62] & ~(in_data[10]);
  assign celloutsig_1_2z = { in_data[150:113], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[148:107] };
  assign celloutsig_0_23z = { in_data[49:35], celloutsig_0_13z } % { 1'h1, celloutsig_0_5z[21:4] };
  assign celloutsig_0_26z = { celloutsig_0_7z[6:2], celloutsig_0_4z, celloutsig_0_16z } % { 1'h1, celloutsig_0_7z[6:1] };
  assign celloutsig_0_27z = { in_data[31:27], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_13z } % { 1'h1, celloutsig_0_5z[4:2], celloutsig_0_26z, celloutsig_0_26z };
  assign celloutsig_0_29z = celloutsig_0_6z % { 1'h1, celloutsig_0_23z[15:9] };
  assign celloutsig_0_46z = - celloutsig_0_27z[14:11];
  assign celloutsig_0_11z = - { celloutsig_0_10z[1:0], celloutsig_0_9z };
  assign celloutsig_0_6z = in_data[76:69] | { in_data[64:58], celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_5z[18:8] | { in_data[38:29], celloutsig_0_12z };
  assign celloutsig_1_4z = & celloutsig_1_2z[17:0];
  assign celloutsig_0_12z = & { celloutsig_0_9z, celloutsig_0_5z[15:7], celloutsig_0_0z };
  assign celloutsig_0_65z = | celloutsig_0_27z[4:2];
  assign celloutsig_1_3z = ~^ in_data[149:147];
  assign celloutsig_0_14z = ~^ { celloutsig_0_5z[14:13], celloutsig_0_8z };
  assign celloutsig_0_42z = { celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_39z } >> { celloutsig_0_19z[7:0], celloutsig_0_39z, celloutsig_0_31z };
  assign celloutsig_0_50z = celloutsig_0_46z[3:1] >> celloutsig_0_9z[5:3];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } >> { celloutsig_1_2z[16:10], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z[5:4], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z[7:1], 1'h1 } >> celloutsig_0_5z[21:5];
  assign celloutsig_0_25z = { in_data[64:57], celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_3z } >> celloutsig_0_5z[23:6];
  assign celloutsig_0_8z = { celloutsig_0_7z[2:1], celloutsig_0_0z, celloutsig_0_0z } >> { celloutsig_0_7z[3:1], celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_8z >>> celloutsig_0_8z;
  assign celloutsig_0_59z = { celloutsig_0_18z[6:1], celloutsig_0_24z } ~^ celloutsig_0_7z[7:1];
  assign celloutsig_0_91z = celloutsig_0_58z[13:6] ~^ { celloutsig_0_29z[6:0], celloutsig_0_65z };
  assign celloutsig_0_18z = { celloutsig_0_6z[5:2], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z } ~^ { in_data[70], celloutsig_0_9z };
  assign celloutsig_0_64z = { celloutsig_0_29z, celloutsig_0_34z } ^ celloutsig_0_23z[13:5];
  assign celloutsig_1_18z = celloutsig_1_5z[8:6] ^ { in_data[181:180], celloutsig_1_15z };
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 28'h0000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_5z = { in_data[24:7], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_38z = ~((celloutsig_0_33z & celloutsig_0_28z) | (celloutsig_0_23z[10] & celloutsig_0_12z));
  assign celloutsig_0_7z[7:1] = in_data[48:42] ~^ in_data[94:88];
  assign celloutsig_0_22z[10:0] = { celloutsig_0_19z[4:0], celloutsig_0_9z } ^ { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_17z };
  assign { celloutsig_1_13z[4], celloutsig_1_13z[0], celloutsig_1_13z[2], celloutsig_1_13z[3] } = { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z } ^ { in_data[144], celloutsig_1_9z, in_data[142], in_data[143] };
  assign _02_[2] = _00_;
  assign _03_[1] = _01_;
  assign celloutsig_0_22z[16:11] = 6'h00;
  assign celloutsig_0_7z[0] = 1'h1;
  assign celloutsig_1_13z[1] = 1'h0;
  assign { out_data[130:128], out_data[98:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
