[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS8568SPMR production of TEXAS INSTRUMENTS from the text:70727476788082848688909294\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Signal-to-Noise Ratio (dB)ADS8568\nADS8548\nADS8528\nG016 \nSAR ADC\nControl\nLogic\nConfig\nRegister\nI/OSAR ADC\nSAR ADC\nSAR ADC\nSAR ADC\nSAR ADC\nSAR ADC\nSAR ADC\nString DACCH_A0\nCH_A1\nCH_B0\nCH_B1\nCH_C0\nCH_C1\nCH_D0\nCH_D1\nREFIOParallel\nor Serial\nData BusControl\nSignal\nBusClock\nGenerator\n2.5-V, 3-V\nReference\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nADS85x8 12-,14-,and16-Bit, 8-Channel, Simultaneous Sampling ADCs\n11Features\n1•Family of12-, 14-, and16-Bit, Pin- andSoftware-\nCompatible ADCs\n•Maximum Data Rate perChannel:\n–ADS8528: 650kSPS (PAR) or\n480kSPS (SER)\n–ADS8548: 600kSPS (PAR) or\n450kSPS (SER)\n–ADS8568: 510kSPS (PAR) or\n400kSPS (SER)\n•Excellent ACPerformance:\n–Signal-to-Noise Ratio:\nADS8528: 73.9 dB,ADS8548: 85dB,\nADS8568: 91.5 dB\n–Total Harmonic Distortion:\nADS8528: –89dB,ADS8548: –91dB,\nADS8568: –94dB\n•Programmable, Buffered Internal Reference:\n0.5V–2.5Vor0.5V–3.0VSupports Input\nVoltage Ranges upto±12V\n•Selectable Parallel orSerial Interface\n•Scalable Low-Power Operation Using Auto-Sleep\nMode: Only 32mW at10kSPS\n•Fully Specified Over Extended Industrial\nTemperature Range\n2Applications\n•Protection Relays\n•Power Quality Measurement\n•Multi-Axis Motor Controls\n•Programmable Logic Controllers\n•Industrial Data Acquisition\nSNR vsTemperature3Description\nThe ADS85x8 contain eight low-power, 12-, 14-, or\n16-bit, successive approximation register (SAR)-\nbased analog-to-digital converters (ADCs) with true\nbipolar inputs. These channels aregrouped infour\npairs, thus allowing simultaneous high-speed signal\nacquisition ofupto650kSPS.\nThe devices support selectable parallel orserial\ninterface with daisy-chain capability. The\nprogrammable reference allows handling ofanalog\ninput signals with amplitudes upto±12V.\nThe ADS85x8 family supports anauto-sleep mode for\nminimum power dissipation and isavailable inboth\n64-pin VQFN and LQFP packages. The entire family\nisspecified over atemperature range of–40°Cto\n+125 °C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADS85x8VQFN (64) 9.00 mm×9.00 mm\nLQFP (64) 10.00 mm×10.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Block Diagram\n2ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 4\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 9\n7.1 Absolute Maximum Ratings ...................................... 9\n7.2 ESD Ratings .............................................................. 9\n7.3 Recommended Operating Conditions ....................... 9\n7.4 Thermal Information .................................................. 9\n7.5 Electrical Characteristics: General .......................... 10\n7.6 Electrical Characteristics: ADS8528 ....................... 13\n7.7 Electrical Characteristics: ADS8548 ....................... 14\n7.8 Electrical Characteristics: ADS8568 ....................... 15\n7.9 Serial Interface Timing Requirements ..................... 16\n7.10 Parallel Interface Timing Requirements (Read\nAccess) .................................................................... 17\n7.11 Parallel Interface Timing Requirements (Write\nAccess) .................................................................... 17\n7.12 Typical Characteristics .......................................... 20\n8Parameter Measurement information ................ 26\n8.1 Equivalent Circuits .................................................. 269Detailed Description ............................................ 26\n9.1 Overview ................................................................. 26\n9.2 Functional Block Diagram ....................................... 27\n9.3 Feature Description ................................................. 28\n9.4 Device Functional Modes ........................................ 34\n9.5 Register Maps ........................................................ 39\n10Application andImplementation ........................ 41\n10.1 Application Information .......................................... 41\n10.2 Typical Application ................................................ 41\n11Power Supply Recommendations ..................... 46\n12Layout ................................................................... 46\n12.1 Layout Guidelines ................................................. 46\n12.2 Layout Example .................................................... 47\n13Device andDocumentation Support ................. 48\n13.1 Documentation Support ....................................... 48\n13.2 Related Links ........................................................ 48\n13.3 Community Resources .......................................... 48\n13.4 Trademarks ........................................................... 48\n13.5 Electrostatic Discharge Caution ............................ 48\n13.6 Glossary ................................................................ 48\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 48\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(November 2015) toRevision C Page\n•Changed Figure 45:changed capacitor values from 820nFto820pF.............................................................................. 42\nChanges from Revision A(October 2011) toRevision B Page\n•Added ESD Ratings table, Recommended Operating Conditions table, Feature Description section, Device\nFunctional Modes section, Register Maps section, Application andImplementation section, Power Supply\nRecommendations section, Layout section, Device andDocumentation Support section, andMechanical,\nPackaging, andOrderable Information section ...................................................................................................................... 1\n•Changed titleofDevice Comparison Table ,deleted footnote 1............................................................................................ 4\n•Added Storage temperature parameter toAbsolute Maximum Ratings table ........................................................................ 9\n•Changed Clock cycles perconversion tobeasingle parameter instead ofpart oftCONV parameter inSerial Interface\nTiming Requirements table .................................................................................................................................................. 16\n•Changed tBUFS parameter inSerial Interface Timing Requirements table ............................................................................ 16\n•Added footnote 3toSerial Interface Timing Requirements table ......................................................................................... 16\n•Changed Clock cycles perconversion tobeasingle parameter instead ofpart oftCONV parameter inParallel\nInterface Timing Requirements (Read Access) table .......................................................................................................... 17\n•Changed tBUCS parameter inParallel Interface Timing Requirements (Read Access) table ............................................... 17\n•Added footnote 3toParallel Interface Timing Requirements (Read Access) table ............................................................ 17\n•Changed Data Readout andBUSY/INT Signal section ........................................................................................................ 30\n•Added Sequential Operation section .................................................................................................................................... 31\n•Changed description ofinitiating anew conversion inReset andPower-Down Modes section .......................................... 38\n3ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedChanges from Original (August 2011) toRevision A Page\n•Deleted INLcolumn from Family/Ordering Information table ................................................................................................. 4\n•Changed DCAccuracy, INLparameter inADS8568 Electical Chatacteristics table ............................................................ 15\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n1648\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n3264\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n50\n49HVDD\nCH_A1\nREFAN\nAVDD\nAGND\nREFAP\nCH_A0\n/SW\nCONVST_D\nCONVST_C\nCONVST_B\nCONVST_A\nASLEEP\nBUSY/INT\nRANGE/XCLK\nDB0/DCIN_DHWHVSS\nCH_D1\nREFDN\nAVDD\nAGND\nREFDP\nCH_D0\n/SER\nRESET\nREFEN/\n/\nAVDD\nAGND\nDB15/SDO_DSTBY\nRD\nCSPAR\nWR\nFSCH_C0\nREFCP\nAGND\nAVDD\nREFCN\nCH_C1\nAGND\nAVDD\nREFIO\nREFN\nCH_B1\nREFBN\nAVDD\nAGND\nREFBP\nCH_B0\nDB14/SDO_CDB13/SDO_B\nDB12/SDO_A\nDB11/DB10/SCLKDB9/SDI\nDB8/DCENDGNDDVDDDB7\nDB6/SEL_BDB5/SEL_CDDB4\nDB3/DCIN_A\nDB2/DCIN_BDB1/DCIN_CREFBUFEN7.3-mm□x□7.3-mm\nExposed□Thermal□Pad\n4ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated5Device Comparison Table\nPRODUCTRESOLUTION\n(Bits)MAXIMUM DATA RATE: PAR, SER\n(kSPS perChannel)SNR\n(dB, Typ)THD\n(dB, Typ)\nADS8528 12 650, 480 73.9 –89\nADS8548 14 600, 450 85 –91\nADS8568 16 510, 400 91.5 –94\n6PinConfiguration andFunctions\nRGC Package\n64-Pin VQFN\nTopView\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33HVDD\nCH_A1\nREFAN\nAVDD\nAGND\nREFAP\nCH_A0\n/SW\nCONVST_D\nCONVST_C\nCONVST_B\nCONVST_A\nASLEEP\nBUSY/INT\nRANGE/XCLK\nDB0/DCIN_DHW1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16HVSS\nCH_D1\nREFDN\nAVDD\nAGND\nREFDP\nCH_D0\n/SER\nRESET\nREFEN/\n/\nAVDD\nAGND\nDB15/SDO_DSTBY\nRD\nCSPAR\nWR\nFSCH_C0\nREFCP\nAGND\nAVDD\nREFCN\nCH_C1\nAGND\nAVDD\nREFIO\nREFN\nCH_B1\nREFBN\nAVDD\nAGND\nREFBP\nCH_B0\nDB14/SDO_C DB13/SDO_B\nDB12/SDO_A\nDB11/DB10/SCLKDB9/SDI\nDB8/DCENDGND DVDDDB7\nDB6/SEL_BDB5/SEL_CDDB4\nDB3/DCIN_A\nDB2/DCIN_B DB1/DCIN_CREFBUFEN17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n3264\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n50\n49\n5ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedPMPackage\n64-Pin LQFP\nTopView\n6ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) AI=analog input; AIO =analog input/output; DI=digital input; DIO =digital input/output; DO=digital output; andP=power supply.PinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNAME NO. PARALLEL INTERFACE (PAR/SER =0) SERIAL INTERFACE (PAR/SER =1)\nAGND5,15,44,\n51,58,62P Analog ground; connect totheanalog ground plane.\nASLEEP 36 DIAuto-sleep enable input.\nWhen low, thedevice operates innormal mode.\nWhen high, thedevice functions inauto-sleep mode where thehold mode andtheactual conversion isactivated\nsixconversion clock (tCCLK)cycles after issuing aconversion start using aCONVST_x. This mode is\nrecommended tosave power ifthedevice runs atalower data rate; seetheReset andPower-Down Modes\nsection formore details.\nAVDD4,14,45,\n52,57,61PAnalog power supply.\nDecouple according tothePower Supply Recommendations section.\nBUSY/INT 35 DOWhen CONFIG bitC27 =0(BUSY/INT), thispinisaconverter busy status output.\nThis pintransitions high when aconversion isstarted andtransitions lowforasingle conversion clock cycle\n(tCCLK)whenever achannel pairconversion iscompleted andstays lowwhen theconversion ofthelastchannel\npaircompletes.\nWhen bitC27 =1(BUSY/INT inCONFIG), thispinisaninterrupt output. This pintransitions high after a\nconversion completes andremains high until thenext read access. This mode canonly beused ifalleight\nchannels aresampled simultaneously (allCONVST_x tiedtogether). The polarity oftheBUSY/INT output canbe\nchanged using theC26 bit(BUSY L/H) intheConfiguration register.\nCH_A0 42 AIAnalog input ofchannel A0;channel Aisthemaster channel pairthatisalways active.\nThe input voltage range iscontrolled bytheRANGE pininhardware mode orbyConfiguration register (CONFIG)\nbitC24 (RANGE_A) insoftware mode. Incases where channel pairs ofthedevice areused atdifferent data\nrates, channel pairAmust always runatthehighest data rate.\nCH_A1 47 AIAnalog input ofchannel A1;channel Aisthemaster channel pairthatisalways active.\nThe input voltage range iscontrolled bytheRANGE pininhardware mode orbyCONFIG bitC24 (RANGE_A) in\nsoftware mode. Incases where channel pairs ofthedevice areused atdifferent data rates, channel pairAmust\nalways runatthehighest data rate.\nCH_B0 49 AIAnalog input ofchannel B0.The input voltage range iscontrolled bytheRANGE pininhardware mode orby\nCONFIG bitC23 (RANGE_B) insoftware mode.\nCH_B1 54 AIAnalog input ofchannel B1.The input voltage range iscontrolled bytheRANGE pininhardware mode orby\nCONFIG bitC23 (RANGE_B) insoftware mode.\nCH_C0 64 AIAnalog input ofchannel C0.The input voltage range iscontrolled bytheRANGE pininhardware mode orby\nCONFIG bitC21 (RANGE_C) insoftware mode.\nCH_C1 59 AIAnalog input ofchannel C1.The input voltage range iscontrolled bytheRANGE pininhardware mode orby\nCONFIG bitC21 (RANGE_C) insoftware mode.\nCH_D0 7 AIAnalog input ofchannel D0.The input voltage range iscontrolled bytheRANGE pininhardware mode orby\nCONFIG bitC19 (RANGE_D) insoftware mode. This pincanbepowered down using CONFIG bitC18 (PD_D) in\nsoftware mode.\nCH_D1 2 AIAnalog input ofchannel D1.The input voltage range iscontrolled bytheRANGE pininhardware mode orby\nCONFIG bitC19 (RANGE_D) insoftware mode. This pincanbepowered down using CONFIG bitC18 (PD_D) in\nsoftware mode.\nCONVST_A 37 DIConversion start ofchannel pairA.\nThe rising edge ofthissignal initiates simultaneous conversion ofanalog signals atinputs CH_A[1:0].\nThis signal resets theinternal channel state machine thatcauses thedata output tostart with conversion results\nofchannel A0with thenext read access.\nCONVST_B 38 DIConversion start ofchannel pairB.\nThe rising edge ofthissignal initiates simultaneous conversion ofanalog signals atinputs CH_B[1:0].\nCONVST_C 39 DIConversion start ofchannel pairC.\nThe rising edge ofthissignal initiates simultaneous conversion ofanalog signals atinputs CH_C[1:0].\nCONVST_D 40 DIConversion start ofchannel pairD.\nThe rising edge ofthissignal initiates simultaneous conversion ofanalog signals atinputs CH_D[1:0].\nCS/FS 13 DI,DIChip-select input.\nWhen low, theparallel interface isenabled.\nWhen high, theinterface isdisabled.Frame synchronization.\nThe FSfalling edge controls theframe transfer.\nDB0/DCIN_D 33 DIO, DI Data bit0(LSB) input/outputWhen DCEN =1andSEL_CD =1,thispinisthedaisy-chain data\ninput forSDO_D oftheprevious device inthechain.\nWhen DCEN =0,connect toDGND.\nDB1/DCIN_C 32 DIO, DI Data bit1input/outputWhen DCEN =1andSEL_CD =1,thispinisthedaisy-chain data\ninput forSDO_C oftheprevious device inthechain.\nWhen DCEN =0,connect toDGND.\nDB2/DCIN_B 31 DIO, DI Data bit2input/outputWhen DCEN =1andSEL_B =1,thispinisthedaisy-chain data\ninput forSDO_B oftheprevious device inthechain.\nWhen DCEN =0,connect toDGND.\nDB3/DCIN_A 30 DIO, DI Data bit3input/outputWhen DCEN =1,thispinisthedaisy-chain data input forSDO_A\noftheprevious device inthechain. When DCEN =0,connect to\nDGND.\n7ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE(1)DESCRIPTION\nNAME NO. PARALLEL INTERFACE (PAR/SER =0) SERIAL INTERFACE (PAR/SER =1)\nDB4 29 DIO Data bit4input/output Connect toDGND\nDB5/SEL_CD 28 DIO, DI Data bit5input/outputSelect SDO_C andSDO_D input.\nWhen high, data from channel pairCareavailable onSDO_C and\ndata from channel pairDareavailable onSDO_D. When lowand\nSEL_B =1,data from channel pairs AandCareavailable on\nSDO_A anddata from channel pairs BandDareavailable on\nSDO_B. When lowandSEL_B =0,data from alleight channels\nareavailable onSDO_A.\nDB6/SEL_B 27 DIO, DI Data bit6input/outputSelect SDO_B input.\nWhen low, SDO_B isdisabled anddata from alleight channels are\nonly available through SDO_A.\nWhen high andSEL_CD =0,data from channel pairs BandDare\navailable onSDO_B. When SEL_CD =1,data from channel pairB\nareavailable onSDO_B.\nDB7 26 DIO Data bit7input/output Must beconnected toDGND\nDB8/DCEN 23 DIO, DI Data bit8input/outputDaisy-chain enable input.\nWhen high, DB[3:0] serve asdaisy-chain inputs DCIN_[A:D].\nIfdaisy-chain mode isnotused, connect toDGND.\nDB9/SDI 22 DIO, DI Data bit9input/outputHardware mode (HW/SW =0):connect toDGND.\nSoftware mode (HW/SW =1):serial data input.\nDB10/SCLK 21 DIO, DI Data bit10input/output Serial interface clock input.\nDB11/\nREFBUFEN20 DIO, DIData bit11input/output.\nOutput isMSB fortheADS8528.Hardware mode (HW/SW =0):reference buffer enable input.\nWhen low, allinternal reference buffers areenabled (mandatory if\ninternal reference isused).\nWhen high, allreference buffers aredisabled.\nSoftware mode (HW/SW =1):connect toDGND orDVDD.\nThe internal reference buffers arecontrolled byCONFIG bitC14\n(REFBUFEN).\nDB12/SDO_A 19 DIO, DOData bit12input/output.\nOutput issign extension fortheADS8528.Data output forchannel pairA.\nWhen SEL_CD =0,data from channel pairCarealso available on\nthisoutput.\nWhen SEL_CD =0andSEL_B =0,SDO_A functions assingle\ndata output foralleight channels.\nDB13/SDO_B 18 DIO, DOData bit13input/output.\nOutput issign extension fortheADS8528\nandMSB fortheADS8548.When SEL_B =1,thispinisthedata output forchannel pairB.\nWhen SEL_B =0,tiethispintoDGND. When SEL_CD =0,data\nfrom channel pairDarealso available onthisoutput.\nDB14/SDO_C 17 DIO, DOData bit14input/output.\nOutput issign extension fortheADS8528\nandADS8548.When SEL_CD =1,thispinisthedata output forchannel pairC.\nWhen SEL_CD =0,tiethispintoDGND.\nDB15/SDO_D 16 DIO, DOData bit15(MSB) input/output.\nOutput issign extension fortheADS8528\nandADS8548.When SEL_CD =1,thispinisthedata output forchannel pairD.\nWhen SEL_CD =0,tiethispintoDGND.\nDGND 24 P Buffer I/Oground, connect todigital ground plane\nDVDD 25 PBuffer I/Osupply, connect todigital supply.\nDecouple according tothePower Supply Recommendations section.\nHVDD 48 PPositive supply voltage fortheanalog inputs.\nDecouple according tothePower Supply Recommendations section.\nHVSS 1 PNegative supply voltage fortheanalog inputs.\nDecouple according tothePower Supply Recommendations section.\nHW/SW 41 DIMode selection input.\nWhen low, hardware mode isselected andthedevice functions according tothesettings oftheexternal pins.\nWhen high, software mode isselected andthedevice isconfigured bywriting totheConfiguration register\n(CONFIG).\nPAR/SER 8 DIInterface mode selection input.\nWhen low, theparallel interface isselected. When high, theserial interface isenabled.\nRANGE/XCLK 34 DI/DI/DOHardware mode (HW/SW =0):analog input voltage range select input.\nWhen low, theanalog input voltage range is±4VREF. When high, theanalog input voltage range is±2VREF.\nSoftware mode (HW/SW =1):thispinisanexternal conversion clock input ifCONFIG bitC29 =1(CLKSEL); or\naninternal conversion clock output ifCONFIG bitC28 =1(CLKOUT_EN).\nIfthispinisnotused, connect toDGND.\nRD 12 DI/DIRead data input.\nWhen low, theparallel data output is\nenabled (ifCS=0).When high, thedata\noutput isdisabled.Must beconnected toDGND.\n8ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE(1)DESCRIPTION\nNAME NO. PARALLEL INTERFACE (PAR/SER =0) SERIAL INTERFACE (PAR/SER =1)\nREFAN 46 AIDecoupling capacitor input forreference ofchannel pairA.\nConnect tothedecoupling capacitor andAGND according tothePower Supply Recommendations section.\nREFAP 43 AIDecoupling capacitor input forreference ofchannel pairA.\nConnect tothedecoupling capacitor according tothePower Supply Recommendations section.\nREFBN 53 AIDecoupling capacitor input forreference ofchannel pairB.\nConnect tothedecoupling capacitor andAGND according tothePower Supply Recommendations section.\nREFBP 50 AIDecoupling capacitor input forreference ofchannel pairB.\nConnect tothedecoupling capacitor according tothePower Supply Recommendations section.\nREFCN 60 AIDecoupling capacitor input forreference ofchannel pairC.\nConnect tothedecoupling capacitor andAGND according tothePower Supply Recommendations section.\nREFCP 63 AIDecoupling capacitor input forreference ofchannel pairC.\nConnect tothedecoupling capacitor according tothePower Supply Recommendations section.\nREFDN 3 AIDecoupling capacitor input forreference ofchannel pairD.\nConnect tothedecoupling capacitor andAGND according tothePower Supply Recommendations section.\nREFDP 6 AIDecoupling capacitor input forthechannel pairDreference.\nConnect tothedecoupling capacitor according tothePower Supply Recommendations section.\nREFEN/ WR 11 DI/DIHardware mode (HW/SW =0):internal\nreference enable input.\nWhen high, theinternal reference isenabled\n(the reference buffers arealso enabled).\nWhen low, theinternal reference isdisabled\nandanexternal reference isapplied at\nREFIO.Hardware mode (HW/SW =0):internal reference enable input.\nWhen high, theinternal reference isenabled (the reference buffers\narealso enabled).\nWhen low, theinternal reference isdisabled andanexternal\nreference isapplied atREFIO.\nSoftware mode (HW/SW =1):write input.\nThe parallel data input isenabled when CS\nandWRarelow. The internal reference is\nenabled byCONFIG bitC15 (REFEN).Software mode (HW/SW =1):connect toDGND orDVDD. The\ninternal reference isenabled byCONFIG bitC15 (REFEN).\nREFIO 56 AIOReference voltage input/output.\nThe internal reference isenabled bytheREFEN/ WRpininhardware mode orbyCONFIG bitC15 (REFEN) in\nsoftware mode. The output value iscontrolled bytheinternal digital-to-analog converter (DAC), CONFIG bits\nC[9:0]. Connect toadecoupling capacitor according tothePower Supply Recommendations section.\nREFN 55 AINegative reference input/output pin.\nConnect toadecoupling capacitor andAGND according tothePower Supply Recommendations section.\nRESET 10 DIReset input, active high.\nThis pinaborts anyongoing conversions andresets theinternal Configuration register (CONFIG) to000003FFh.\nAvalid reset pulse must beatleast 50nslong.\nSTBY 9 DIHardware mode (HW/SW =0):standby mode input.\nWhen low, theentire device ispowered down (including theinternal conversion clock source andreference).\nWhen high, thedevice operates innormal mode.\nSoftware mode (HW/SW =1):connect toDGND orDVDD.\nThe standby mode canbeactivated using CONFIG bitC25 (STBY).\n9ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltageHVDD toAGND –0.3 18\nVHVSS toAGND –18 0.3\nAVDD toAGND –0.3 6\nDVDD toDGND –0.3 6\nAnalog input voltage HVSS –0.3 HVDD +0.3 V\nReference input voltage with respect toAGND AGND –0.3 AVDD +0.3 V\nDigital input voltage with respect toDGND DGND –0.3 DVDD +0.3 V\nGround voltage difference AGND toDGND ±0.3 V\nInput current toallpins except supply ±10 mA\nMaximum virtual junction temperature, TJ 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nAVDD Analog supply voltage 4.5 5.0 5.5 V\nDVDD Buffer I/Osupply voltage 2.7 3.3 5.5 V\nHVDD Input positive supply voltage 5.0 15.0 16.5 V\nHVSS Input negative supply voltage –16.5 –15.0 –5.0 V\nTA Operating ambient temperature range –40 25 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .7.4 Thermal Information\nTHERMAL METRIC(1)ADS85x8\nUNIT RGC (VQFN) PM(LQFP)\n64PINS 64PINS\nRθJA Junction-to-ambient thermal resistance 22 48.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 9.0 9.4 °C/W\nRθJB Junction-to-board thermal resistance 3.6 21.9 °C/W\nψJT Junction-to-top characterization parameter 0.1 0.3 °C/W\nψJB Junction-to-board characterization parameter 2.9 21.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.3 n/a °C/W\n10ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Reference output current isnotlimited internally.\n(2) Specified bydesign.7.5 Electrical Characteristics: General\nAllminimum andmaximum specifications areatTA=–40°Cto+125 °C,specified supply voltage range, VREF =2.5V\n(internal), VIN=±10V,andfDATA =max, unless otherwise noted. Typical values areatTA=25°C,HVDD =15V,HVSS =\n–15V,AVDD =5V,andDVDD =3.3V.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUT\nCHXX Bipolar full-scale rangeRANGE pin,RANGE bit=0 –4VREF 4VREF\nV\nRANGE pin,RANGE bit=1 –2VREF 2VREF\nInput capacitanceInput range =±4VREF 10\npF\nInput range =±2VREF 20\nInput leakage current Noongoing conversion –1 1μA\nAperture delay 5 ns\nAperture delay matching Common CONVST forallchannels 100 ps\nAperture jitter 50 ps\nPSRR Power-supply rejection ratio Atoutput code FFFFh, related toHVDD andHVSS –78 dB\nREFERENCE VOLTAGE OUTPUT (REF OUT)\nVREF Reference voltage2.5-V operation, REFDAC =3FFh 2.485 2.5 2.515\nV2.5-V operation, REFDAC =3FFh at25°C 2.496 2.5 2.504\n3.0-V operation, REFDAC =3FFh 2.985 3.0 3.015\n3.0-V operation, REFDAC =3FFh at25°C 2.995 3.0 3.005\ndVREF/dT Reference voltage drift ±10 ppm/ °C\nPSRR Power-supply rejection ratio Atoutput code FFFFh, related toAVDD –77 dB\nIREF OUT Output current Atdccurrent –2 2 mA\nIREFSC Short-circuit current(1)50 mA\ntREFON Turn-on settling time 10 ms\nExternal load capacitanceAtREF_xP, REF_xN pins 4.7 10 μF\nAtREFIO pin 100 470 nF\nREFDAC Tuning range Internal reference output voltage range 0.2VREF VREF V\nREFDAC resolution 10 Bits\nDNL DAC REFDAC differential nonlinearity –1 ±0.1 1 LSB\nINL DAC REFDAC integral nonlinearity –2 ±0.1 2 LSB\nVOSDAC REFDAC offset error VREF =0.5V(DAC =0CDh) –4 ±0.65 4 LSB\nREFERENCE VOLTAGE INPUT (REF IN)\nVREF IN Reference input voltage 0.5 2.5 3.025 V\nInput resistance 100 MΩ\nInput capacitance 5 pF\nReference input current 1μA\nDIGITAL INPUTS(2)(CMOS with Schmitt-Trigger Logic Family)\nHigh-level input voltage 0.7DVDDDVDD +\n0.3V\nLow-level input voltageDGND –\n0.30.3DVDD V\nInput current VI=DVDD toDGND –50 50 nA\nInput capacitance 5 pF\nDIGITAL OUTPUTS(2)\nOutput capacitance 5 pF\nLoad capacitance 30 pF\nHigh-impedance-state output current –50 50 nA\nLogic family CMOS\nVOH High-level output voltage IOH=100μADVDD –\n0.6V\nVOL Low-level output voltage IOH=–100μADGND +\n0.4V\n11ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedElectrical Characteristics: General (continued)\nAllminimum andmaximum specifications areatTA=–40°Cto+125 °C,specified supply voltage range, VREF =2.5V\n(internal), VIN=±10V,andfDATA =max, unless otherwise noted. Typical values areatTA=25°C,HVDD =15V,HVSS =\n–15V,AVDD =5V,andDVDD =3.3V.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER-SUPPLY REQUIREMENTS\nAVDD Analog supply voltage 4.5 5.0 5.5 V\nDVDD Buffer I/Osupply voltage 2.7 3.3 5.5 V\nHVDD Input positive supply voltage 5.0 15.0 16.5 V\nHVSS Input negative supply voltage –16.5 –15.0 –5.0 V\nIAVDD Analog supply currentADS8528, fDATA =maximum 37.9 50.1\nmAADS8548, fDATA =maximum 37.3 49.3\nADS8568, fDATA =maximum 36.6 48.4\nfDATA =250kSPS, auto-sleep mode 20.3 30.0\nfDATA =200kSPS, auto-sleep mode 17\nfDATA =10kSPS, normal operation 30\nfDATA =10kSPS, auto-sleep mode 4.6\nAuto-sleep mode, noongoing conversion,\ninternal conversion clock7.0\nPower-down mode 0.03\nIDVDD Buffer I/Osupply currentfDATA =maximum 0.5 2.0\nmAfDATA =250kSPS 0.5 1.4\nfDATA =200kSPS 0.5\nfDATA =10kSPS 0.4\nAuto-sleep mode, noongoing conversion,\ninternal conversion clock0.35\nPower-down mode 0.01\nIHVDD Input positive supply currentADS8528, fDATA =maximum 3.0 4.2\nmAADS8548, fDATA =maximum 2.8 3.9\nADS8568, fDATA =maximum 2.3 3.2\nfDATA =250kSPS 1.8 2.4\nfDATA =200kSPS 1.5\nfDATA =10kSPS 0.4\nAuto-sleep mode, noongoing conversion,\ninternal conversion clock0.45\nPower-down mode 0.01\n12ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedElectrical Characteristics: General (continued)\nAllminimum andmaximum specifications areatTA=–40°Cto+125 °C,specified supply voltage range, VREF =2.5V\n(internal), VIN=±10V,andfDATA =max, unless otherwise noted. Typical values areatTA=25°C,HVDD =15V,HVSS =\n–15V,AVDD =5V,andDVDD =3.3V.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(3) Maximum power dissipation values arespecified with HVDD =15VandHVSS =–15V.POWER-SUPPLY REQUIREMENTS (continued)\nIHVSS Input negative supply currentADS8528, fDATA =maximum 3.4 4.5\nmAADS8548, fDATA =maximum 3.3 4.4\nADS8568, fDATA =maximum 2.7 3.6\nfDATA =250kSPS 2.1 2.6\nfDATA =200kSPS 1.7\nfDATA =10kSPS 0.4\nAuto-sleep mode, noongoing conversion,\ninternal conversion clock0.35\nPower-down mode 0.01\nPower dissipation(3)ADS8528, fDATA =maximum 287.1 430.1\nmWADS8548, fDATA =maximum 279.7 419.1\nADS8568, fDATA =maximum 259.7 389.4\nfDATA =250kSPS, auto-sleep mode 161.7 255.2\nfDATA =200kSPS, auto-sleep mode 151.2\nfDATA =10kSPS, normal operation 163.3\nfDATA =10kSPS, auto-sleep mode 36.3\nAuto-sleep mode, noongoing conversion,\ninternal conversion clock53.6\nPower-down mode 0.6\n13ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Integral nonlinearity isdefined asthemaximum deviation from astraight linepassing through theend-points oftheideal ADC transfer\nfunction expressed asthenumber ofLSBs orpercentage ofthespecified full-scale range.\n(2) Calculated onthefirstnine harmonics oftheinput frequency.7.6 Electrical Characteristics: ADS8528\nAllminimum andmaximum specifications areatTA=–40°Cto+125 °C,specified supply voltage range, VREF =2.5V\n(internal), VIN=±10V,andfDATA =max, unless otherwise noted. Typical values areatTA=25°C,HVDD =15V,HVSS =\n–15V,AVDD =5V,andDVDD =3.3V.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSAMPLING DYNAMICS\nConversion time Internal conversion clock 1.33 μs\nfDATA Throughput rateSerial interface, allfour SDOx active 480\nkSPS\nParallel interface 650\nDCACCURACY\nResolution 12 Bits\nNomissing codes 12 Bits\nINL Integral linearity error(1)–0.75 ±0.2 0.75 LSB\nDNL Differential linearity error –0.5 ±0.2 0.5 LSB\nOffset error –1.5 ±0.5 1.5 mV\nOffset error matching –0.65 0.65 mV\nOffset error drift ±3.5 μV/°C\nGain error Referenced tovoltage atREFIO –0.5% ±0.25% 0.5%\nGain error matchingBetween channels ofanypair –0.2% 0.2%\nBetween anytwochannels –0.4% 0.4%\nGain error drift Referenced tovoltage atREFIO ±6 ppm/ °C\nACACCURACY\nSNR Signal-to-noise ratio AtfIN=10kHz 73 73.9 dB\nSINAD Signal-to-noise ratio +distortion AtfIN=10kHz 73 73.8 dB\nTHD Total harmonic distortion(2)AtfIN=10kHz –89 –84 dB\nSFDR Spurious-free dynamic range AtfIN=10kHz 84 92 dB\nChannel-to-channel isolation AtfIN=10kHz 120 dB\nBW –3-dB small-signal bandwidthIn4-VREF mode 48\nMHz\nIn2-VREF mode 24\n14ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Integral nonlinearity isdefined asthemaximum deviation from astraight linepassing through theend-points oftheideal ADC transfer\nfunction expressed asthenumber ofLSBs orpercentage ofthespecified full-scale range.\n(2) Calculated onthefirstnine harmonics oftheinput frequency.7.7 Electrical Characteristics: ADS8548\nAllminimum andmaximum specifications areatTA=–40°Cto+125 °C,specified supply voltage range, VREF =2.5V\n(internal), VIN=±10V,andfDATA =max, unless otherwise noted. Typical values areatTA=25°C,HVDD =15V,HVSS =\n–15V,AVDD =5V,andDVDD =3.3V.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSAMPLING DYNAMICS\nConversion time Internal conversion clock 1.45 μs\nfDATA Throughput rateSerial interface, allfour SDOx active 450\nkSPS\nParallel interface 600\nDCACCURACY\nResolution 14 Bits\nNomissing codes 14 Bits\nINL Integral linearity error(1)–1 ±0.5 1 LSB\nDNL Differential linearity error –1 ±0.25 1 LSB\nOffset error –1.5 ±0.5 1.5 mV\nOffset error matching –0.65 0.65 mV\nOffset error drift ±3.5 μV/°C\nGain error Referenced tovoltage atREFIO –0.5% ±0.25% 0.5%\nGain error matchingBetween channels ofanypair –0.2% 0.2%\nBetween anytwochannels –0.4% 0.4%\nGain error drift Referenced tovoltage atREFIO ±6 ppm/ °C\nACACCURACY\nSNR Signal-to-noise ratio AtfIN=10kHz 84 85 dB\nSINAD Signal-to-noise ratio +distortion AtfIN=10kHz 83 84 dB\nTHD Total harmonic distortion(2)AtfIN=10kHz –91 –86 dB\nSFDR Spurious-free dynamic range AtfIN=10kHz 86 92 dB\nChannel-to-channel isolation AtfIN=10kHz 120 dB\nBW –3-dB small-signal bandwidthIn4-VREF mode 48\nMHz\nIn2-VREF mode 24\n15ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Integral nonlinearity isdefined asthemaximum deviation from astraight linepassing through theend-points oftheideal ADC transfer\nfunction expressed asthenumber ofLSBs orpercentage ofthespecified full-scale range.\n(2) Calculated onthefirstnine harmonics oftheinput frequency.7.8 Electrical Characteristics: ADS8568\nAllminimum andmaximum specifications areatTA=–40°Cto+125 °C,specified supply voltage range, VREF =2.5V\n(internal), VIN=±10V,andfDATA =max, unless otherwise noted. Typical values areatTA=25°C,HVDD =15V,HVSS =\n–15V,AVDD =5V,andDVDD =3.3V.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSAMPLING DYNAMICS\nConversion time Internal conversion clock 1.7 μs\nfDATA Throughput rateSerial interface, allfour SDOx active 400\nkSPS\nParallel interface 510\nDCACCURACY\nResolution 16 Bits\nNomissing codes 16 Bits\nINL Integral linearity error(1)AtTA=–40°Cto+85°C,VQFN package (RGC) –3 ±1.5 3\nLSBAtTA=–40°Cto+125 °C,VQFN package (RGC) –4 ±1.5 4\nAtTA=–40°Cto+85°C,LQFP package (PM) –4 ±1.5 4\nAtTA=–40°Cto+125 °C,LQFP package (PM) –4.5 ±1.5 4.5\nDNL Differential linearity errorAtTA=–40°Cto+85°C –1 ±0.75 1.75\nLSB\nAtTA=–40°Cto+125 °C –1 ±0.75 2\nOffset error –1.5 ±0.5 1.5 mV\nOffset error matching –0.65 0.65 mV\nOffset error drift ±3.5 μV/°C\nGain error Referenced tovoltage atREFIO –0.5% ±0.25% 0.5%\nGain error matchingBetween channels ofanypair –0.2% 0.2%\nBetween anytwochannels –0.4% 0.4%\nGain error drift Referenced tovoltage atREFIO ±6 ppm/ °C\nACACCURACY\nSNR Signal-to-noise ratioAtfIN=10kHz, TA=–40°Cto+85°C 90 91.5\ndB\nAtfIN=10kHz, TA=–40°Cto+125 °C 89 91.5\nSINAD Signal-to-noise ratio +distortionAtfIN=10kHz, TA=–40°Cto+85°C 87 90\ndB\nAtfIN=10kHz, TA=–40°Cto+125 °C 86.5 90\nTHD Total harmonic distortion(2)AtfIN=10kHz, TA=–40°Cto+85°C –94 –90\ndB\nAtfIN=10kHz, TA=–40°Cto+125 °C –94 –89.5\nSFDR Spurious-free dynamic rangeAtfIN=10kHz, TA=–40°Cto+85°C 90 95\ndB\nAtfIN=10kHz, TA=–40°Cto+125 °C 89.5 95\nChannel-to-channel isolation AtfIN=10kHz 120 dB\nBW –3-dB small-signal bandwidthIn4-VREF mode 48\nMHz\nIn2-VREF mode 24\n16ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Allinput signals arespecified with tR=tF=1.5ns(10% to90% ofDVDD) andtimed from avoltage level of(VIL+VIH)/2.\n(2) The device runs with aninternal conversion clock. Data canberetrieved after themaximum conversion time tCONV(max) ,independently\nfrom theBUSY signal. When referring thedata readout tothefalling edge oftheBUSY signal, tBUFS(min) must betaken intoaccount (see\ntheData Readout andBUSY/INT Signal section).7.9 Serial Interface Timing Requirements\nover recommended operating free-air temperature range (TA),AVDD =5V,andDVDD =2.7Vto5.5V(unless otherwise\nnoted)(1)\nMIN NOM MAX UNIT\ntSCVXCONVST_x high toXCLK rising edge setup time\n(CLKSEL =1)6 ns\ntXCLK External conversion clock periodADS8528 66.67\nns ADS8548 72.46\nADS8568 85.11\nExternal conversion clock frequencyADS8528 1 15.0\nMHz ADS8548 1 13.8\nADS8568 1 11.75\nExternal conversion clock duty cycle 40% 60%\ntCVL CONVST_x lowtime 20 ns\ntACQ Acquisition time 280 ns\nClock cycles perconversionADS85x8,\ntCCLK ortXCLK19 20 Cycles\ntCONV Conversion timeADS8528, CLKSEL =0 1.33\nμs ADS8548, CLKSEL =0 1.45\nADS8568, CLKSEL =0 1.7\ntDCVB CONVST_x high toBUSY high delay 25 ns\ntBUFS BUSY lowtoFSlowtimeADS85x8, CLKSEL =1 0\nnsADS8528, CLKSEL =0(2)67\nADS8548, CLKSEL =0(2)73\nADS8568, CLKSEL =0(2)86\ntFSCVBus access finished tonext conversion\nstart timeADS8528 0\nns ADS8548 20\nADS8568 40\ntSCLK Serial clock period 0.022 10 μs\nSerial clock frequency 0.1 45 MHz\nSerial clock duty cycle 40% 60%\ntDMSB FSlowtoMSB valid delay 12 ns\ntHDO Output data toSCLK falling edge hold time 5 ns\ntPDDO SCLK falling edge tonew data valid propagation delay 17 ns\ntDTRI FShigh toSDO_x three-state delay 10 ns\ntSUDI Input data toSCLK falling edge setup time 3 ns\ntHDI Input data toSCLK falling edge hold time 5 ns\n17ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Allinput signals arespecified with tR=tF=1.5ns(10% to90% ofDVDD) andtimed from avoltage level of(VIL+VIH)/2.\n(2) The device runs with aninternal conversion clock. Data canberetrieved after themaximum conversion time tCONV(max) ,independently\nfrom theBUSY signal. When referring thedata readout tothefalling edge oftheBUSY signal, tBUCS(min) must betaken intoaccount (see\ntheData Readout andBUSY/INT Signal section).\n(3) See theCSsignal orRD, whichever occurs first.7.10 Parallel Interface Timing Requirements (Read Access)\nover recommended operating free-air temperature range (TA),AVDD =5V,andDVDD =2.7Vto5.5V(unless otherwise\nnoted)(1)\nMIN NOM MAX UNIT\ntCVL CONVST_x lowtime 20 ns\ntACQ Acquisition time 280 ns\nClock cycles perconversion ADS85x8, tCCLK ortXCLK 19 20 Cycles\ntCONV Conversion timeADS8528, CLKSEL =0 1.33\nµs ADS8548, CLKSEL =0 1.45\nADS8568, CLKSEL =0 1.7\ntDCVB CONVST_x high toBUSY high delay 25 ns\ntBUCS BUSY lowtoCSlowtimeADS85x8, CLKSEL =1 0\nnsADS8528, CLKSEL =0(2)67\nADS8548, CLKSEL =0(2)73\nADS8568, CLKSEL =0(2)86\ntCSCVBus access finished tonext conversion start\ntime(3)ADS8528 0\nns ADS8548 20\nADS8568 40\ntCSRD CSlowtoRDlowtime 0 ns\ntRDCS RDhigh toCShigh time 0 ns\ntRDL RDpulse duration 20 ns\ntRDH Minimum time between tworead accesses 2 ns\ntPDDO RDorCSfalling edge todata valid propagation delay 15 ns\ntHDO Output data toRDorCSrising edge hold time 5 ns\ntDTRI CShigh toDB[15:0] three-state delay 10 ns\n(1) Allinput signals arespecified with tR=tF=1.5ns(10% to90% ofDVDD) andtimed from avoltage level of(VIL+VIH)/2.7.11 Parallel Interface Timing Requirements (Write Access)\nover recommended ambient temperature range (TA),AVDD =5V,andDVDD =2.7Vto5.5V(unless otherwise noted)(1)\nMIN NOM MAX UNIT\ntCSWR CSlowtoWRlowtime 0 ns\ntWRL WRlowpulse duration 15 ns\ntWRH Minimum time between twowrite accesses 10 ns\ntWRCS WRhigh toCShigh time 0 ns\ntSUDI Output data toWRrising edge setup time 5 ns\ntHDI Data output toWRrising edge hold time 5 ns\ntDCVB\ntBUFS\ntDMSBtHDO\ntDTRItFSCVtCVL\ntSUDI tHDI\nDon’t□Care1 32\ntPDDO\nCH_x1\nLSBCH_x1\nD1CH_x1\nD2CH_x1\nD3\nD31 D0 D1 D2 D3tSCVX\nCH_x0\nMSB\nDon’t□CareCONVST_x\nBUSY\n(C27□=□C26□=□0)\nFS\nSCLK\nSDO_xXCLK\n(C29□=□1)\nSDI□or\nDCIN_xtCONV tACQtXCLK\ntSCLK\n18ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFigure 1.Serial Operation Timing Diagram (AllFour SDO_x Active)\nCS\nDB[15:0]WRtCSWR\ntHDItWRL\ntSUDI\nC\n[31:16]tWRCStWRH\nC\n[15:0]\nCONVST_x\nBUSY\n(C27□=□C26□=□0)\nCS\nDB[15:0]tDCVBtCONV\ntBUCS tCSCVtCVL\nRDtCSRD\nCH\nA0CH\nA1CH\nB0CH\nB1CH\nC0CH\nC1tRDCS\ntPDDOtRDL\ntHDOtRDH\nCH\nD0CH\nD1tDTRItACQ\n19ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFigure 2.Parallel Read Access Timing Diagram\nFigure 3.Parallel Write Access Timing Diagram\n−1−0.8−0.6−0.4−0.200.20.40.60.81\n0 2000 4000 6000 8000 10000 12000 14000 16000\nCodeDNL (LSB)\nG005 \n−1−0.8−0.6−0.4−0.200.20.40.60.81\n0 2000 4000 6000 8000 10000 12000 14000 16000\nCodeDNL (LSB)\nG006 \n−1−0.8−0.6−0.4−0.200.20.40.60.81\n0 2000 4000 6000 8000 10000 12000 14000 16000\nCodeINL (LSB)\nG003 \n−1−0.8−0.6−0.4−0.200.20.40.60.81\n0 2000 4000 6000 8000 10000 12000 14000 16000\nCodeINL (LSB)\nG004 \n−0.75−0.5−0.2500.250.50.75\n0 500 1000 1500 2000 2500 3000 3500 4000\nCodeINL (LSB)\nG001 \n−0.5−0.4−0.3−0.2−0.100.10.20.30.40.5\n0 500 1000 1500 2000 2500 3000 3500 4000\nCodeDNL (LSB)\nG002 \n20ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated7.12 Typical Characteristics\ngraphs arevalid foralldevices ofthefamily, atTA=25°C,HVDD =15V,HVSS =–15V,AVDD =5V,DVDD =3.3V,VREF\n=2.5V(internal), VIN=±10V,andfDATA =maximum (unless otherwise noted)\nFigure 4.Integral Nonlinearity vsCode\n(ADS8528)Figure 5.Differential Nonlinearity vsCode\n(ADS8528)\nFigure 6.Integral Nonlinearity vsCode\n(ADS8548 ±10-V INRange)Figure 7.Integral Nonlinearity vsCode\n(ADS8548 ±5-VINRange)\nFigure 8.Differential Nonlinearity vsCode\n(ADS8548 ±10-V INRange)Figure 9.Differential Nonlinearity vsCode\n(ADS8548 ±5-VINRange)\n−1.5−1−0.500.511.5\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Offset Error (mV)\nG011 \n−1−0.8−0.6−0.4−0.200.20.40.60.81\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Gain Error (%)\nG012 \n−3−2−10123\n0 8190 16380 24570 32760 40950 49140 57330 65520\nCodeDNL (LSB)\nG009 \n−3−2−10123\n0 8190 16380 24570 32760 40950 49140 57330 65520\nCodeDNL (LSB)\nG010 \n−3−2−10123\n0 8190 16380 24570 32760 40950 49140 57330 65520\nCodeINL (LSB)\nG007 \n−3−2−10123\n0 8190 16380 24570 32760 40950 49140 57330 65520\nCodeINL (LSB)\nG008 \n21ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\ngraphs arevalid foralldevices ofthefamily, atTA=25°C,HVDD =15V,HVSS =–15V,AVDD =5V,DVDD =3.3V,VREF\n=2.5V(internal), VIN=±10V,andfDATA =maximum (unless otherwise noted)\nFigure 10.Integral Nonlinearity vsCode\n(ADS8568 ±10-V INRange)Figure 11.Integral Nonlinearity vsCode\n(ADS8568 ±5-VINRange)\nFigure 12.Differential Nonlinearity vsCode\n(ADS8568 ±10-V INRange)Figure 13.Differential Nonlinearity vsCode\n(ADS8568 ±5-VINRange)\nFigure 14.Offset Error vsTemperature Figure 15.Gain Error vsTemperature\n70727476788082848688909294\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Signal-to-Noise Ratio and Distortion (dB)ADS8568\nADS8548\nADS8528\nG017 \n−96−94−92−90−88−86−84−82\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Total Harmonic Distortion (dB)ADS8568\nADS8548\nADS8528\nG018 \n0 846 0 073898947\n70727476788082848688909294\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Signal-to-Noise Ratio (dB)ADS8568\nADS8548\nADS8528\nG016 \n−100−90−80−70−60−50−40\n0 20 40 60 80 100 120 140 160 180 200\nSupply Noise Frequency (kHz)Power-Supply Rejection Ratio (dB)AVDD\nHVDD\nHVSSCSUPPLY = 100nF on AVDD\nCSUPPLY = 1µF on HVDD\nCSUPPLY = 1µF on HVSS\nG013 \n11.11.21.31.41.51.61.71.8\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Conversion Time (µs)\nADS8568\nADS8548\nADS8528\nG014 \n22ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\ngraphs arevalid foralldevices ofthefamily, atTA=25°C,HVDD =15V,HVSS =–15V,AVDD =5V,DVDD =3.3V,VREF\n=2.5V(internal), VIN=±10V,andfDATA =maximum (unless otherwise noted)\nFigure 16.PSRR vsSupply Noise Frequency Figure 17.Conversion Time vsTemperature\nFigure 18.Code Histogram\n(ADS8568, 16390 Hits)Figure 19.SNR vsTemperature\nFigure 20.SINAD vsTemperature Figure 21.THD vsTemperature\n2.4962.4972.4982.4992.52.5012.5022.5032.504\n4.5 4.6 4.7 4.8 4.9 5 5.1 5.2 5.3 5.4 5.5\nAVDD (V)VREF (V)\nG023 \n2.4852.492.4952.52.5052.512.515\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)VREF (V)\nG024 \n−180−160−140−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250\nFrequency (kHz)Amplitude (dB)\nG021 \n100105110115120125130135140\n0 25 50 75 100 125 150 175 200 225 250\nNoise Frequency (kHz)Isolation (dB)\nG022 \n889092949698100\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)Spurious−Free Dynamic Range (dB)ADS8568\nADS8548\nADS8528\nG019 \n−180−160−140−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250\nFrequency (kHz)Amplitude (dB)\nG020 \n23ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\ngraphs arevalid foralldevices ofthefamily, atTA=25°C,HVDD =15V,HVSS =–15V,AVDD =5V,DVDD =3.3V,VREF\n=2.5V(internal), VIN=±10V,andfDATA =maximum (unless otherwise noted)\nFigure 22.SFDR vsTemperature Figure 23.Frequency Spectrum\n(ADS8568, 2048-Point FFT, fIN=10kHz, ±10-V INRange)\nFigure 24.Frequency Spectrum\n(ADS8568, 2048-Point FFT, fIN=10kHz, ±5-VINRange)Figure 25.Channel-to-Channel Isolation vs\nInput Noise Frequency\nFigure 26.Internal Reference Voltage vs\nAnalog Supply Voltage (2.5-V Mode)Figure 27.Internal Reference Voltage vsTemperature\n(2.5-V Mode)\n11.522.533.544.5\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)IHVxx (mA)IHVDD (f DATA = MAX)\nIHVSS (f DATA = MAX)\nIHVDD (f DATA = 250kSPS, Auto-Sleep)\nIHVSS (f DATA = 250kSPS, Auto-Sleep)\nG029 \n00.511.522.533.544.5\n5 6 7 8 9 10 11 12 13 14 15\nHVDD, HVSS (V)IHVxx (mA)IHVDD (f DATA = MAX)\nIHVSS (f DATA = MAX)\nIHVDD (f DATA = 250kSPS, Auto-Sleep)\nIHVSS (f DATA = 250kSPS, Auto-Sleep)\nG030 \n05101520253035404550\n0 51 102 153 204 255 306 357 408 459 510\nSample Rate (kSPS)IAVDD (mA)Normal Operation\nAuto-Sleep Mode\nG027 \n00.20.40.60.811.21.41.61.82\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)IDVDD (mA)fDATA = MAX\nfDATA = 250kSPS (Auto-Sleep)\nG028 \n2.9852.992.99533.0053.013.015\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)VREF (V)\nG025 \n14182226303438424650\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)IAVDD (mA)fDATA = MAX\nfDATA = 250kSPS (Auto-Sleep)\nG026 \n24ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\ngraphs arevalid foralldevices ofthefamily, atTA=25°C,HVDD =15V,HVSS =–15V,AVDD =5V,DVDD =3.3V,VREF\n=2.5V(internal), VIN=±10V,andfDATA =maximum (unless otherwise noted)\nFigure 28.Internal Reference Voltage vsTemperature\n(3.0-V Mode)Figure 29.ADS8568 Analog Supply Current vsTemperature\nFigure 30.ADS8568 Analog Supply Current vsData Rate Figure 31.Buffer I/OSupply Current vsTemperature\nFigure 32.ADS8568 Input Supply Current vsTemperature Figure 33.ADS8568 Input Supply Current vs\nInput Supply Voltage\n00.250.50.7511.251.51.7522.252.52.7533.253.53.7544.254.5\n0 51 102 153 204 255 306 357 408 459 510\nSample Rate (kSPS)IHVxx (mA)IHVDD\nIHVSS\nIHVDD (Auto-Sleep)\nIHVSS (Auto-Sleep)\nG031 \n25ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\ngraphs arevalid foralldevices ofthefamily, atTA=25°C,HVDD =15V,HVSS =–15V,AVDD =5V,DVDD =3.3V,VREF\n=2.5V(internal), VIN=±10V,andfDATA =maximum (unless otherwise noted)\nFigure 34.ADS8568 Input Supply Current vsData Rate\nR = 200SER /c87R = 130SW /c87R = 200SER /c87R = 130SW /c87\nC = 5 pFPARC = 20 pFS\nC = 20 pFSCH_XX\nAGNDInput Range: 2 VREF /c177\nVDC\nR = 200SER /c87R = 130SW /c87R = 200SER /c87R = 130SW /c87\nC = 5 pFPARC = 10 pFS\nC = 10 pFSCH_XX\nAGNDInput Range: 4 VREF /c177\nVDC\n26ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated8Parameter Measurement information\n8.1 Equivalent Circuits\nFigure 35.Equivalent Input Circuits\n9Detailed Description\n9.1 Overview\nThe ADS85x8 series includes eight 12-, 14-, and 16-bit analog-to-digital converters (ADCs) that operate based\nonthesuccessive approximation register (SAR) architecture. This architecture isdesigned onthecharge\nredistribution principle that inherently includes asample-and-hold function. The eight analog inputs aregrouped\ninto four channel pairs. These channel pairs can besampled and converted simultaneously, preserving the\nrelative phase information ofthesignals ofeach pair. Separate conversion start signals allow simultaneous\nsampling oneach channel pairoffour, six,oreight channels. These devices accept single-ended, bipolar analog\ninput signals intheselectable ranges of±4VREF or±2VREF with anabsolute value ofupto±12V;seethe\nAnalog Inputs section.\nThe devices offer aninternal 2.5-V or3-Vreference source followed bya10-bit digital-to-analog converter (DAC)\nthatallows thereference voltage VREF tobeadjusted in2.44-mV or2.93-mV steps, respectively.\nThe ADS85x8 also offer aselectable parallel orserial interface that canbeused inhardware orsoftware mode;\nseetheDevice Configuration section fordetails. The Analog andDigital sections describe thefunctionality and\ncontrol ofthedevice indetail.\nDVDD HVSS AVDD HVDD\nCH_A0\nCONVST_AAGND\nREFAP\nREFIOCH_A1\nAGND\nCH_B0\nCONVST_BAGND\nREFBP\nCH_B1\nAGND\nCH_C0\nCONVST_CAGND\nREFCP\nCH_C1\nAGND\nCH_D0\nAGND\nCH_D1\nAGND\nString\nDAC2.5\nVREFSAR\nADCSAR\nADC\nCONVST_D\nREFDPSAR\nADCSAR\nADCSAR\nADCSAR\nADCSAR\nADCSAR\nADCClock\nGenerator\nControl\nLogic\nConfig\nRegister\nI/OBUSY/INT\nRANGE/XCLK\nSTBY\nRESETREFEN/WRHW/SW\nCS/FS\nRD\nDB[15:0]\nASLEEP\nPAR/SER\nSCLK\nAGND DGND\n27ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated9.2 Functional Block Diagram\nR <SOURCEtACQ\nC ln(2)(n□+□1)S/c45(R +□R )SER SW\nf =3dBln(2)(n□+□1)\n2 t/c112ACQ\n28ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated9.3 Feature Description\n9.3.1 Analog\nThis section addresses theanalog input circuit, theADCs and control signals, and thereference design ofthe\ndevice.\n9.3.1.1 Analog Inputs\nThe inputs and theconverters areofsingle-ended bipolar type. The absolute voltage range can beselected\nusing theRANGE pin(inhardware mode) orRANGE_x bits(insoftware mode) intheConfiguration (CONFIG)\nregister toeither ±4VREF or±2VREF. With theinternal reference setto2.5V(VREF bitC13 =0inthe\nCONFIG register), theinput voltage range canbe±10Vor±5V.With theinternal reference source setto3V\n(CONFIG bitC13 =1),aninput voltage range of±12Vor±6Vcanbeconfigured. The logic state oftheRANGE\npinislatched with thefalling edge ofBUSY (ifCONFIG bitC26 =0).\nThe input current ontheanalog inputs depends ontheactual sample rate, input voltage, and signal source\nimpedance. Essentially, thecurrent into theanalog inputs charges theinternal capacitor array only during the\nsampling period (tACQ).The source oftheanalog input voltage must beable tocharge theinput capacitance of\n10pFin±4-VREF mode orof20pFin±2-VREF mode toa12-, 14-, or16-bit accuracy level within the\nacquisition time; seeFigure 35.During theconversion period, there isnofurther input current flow and theinput\nimpedance isgreater than 1MΩ.Toensure adefined start condition, thesampling capacitors oftheADS85x8\narepre-charged toafixed internal voltage before switching intosampling mode.\nTomaintain thelinearity oftheconverter, theinputs must always remain within thespecified range defined inthe\nElectrical Characteristics table. The minimum –3-dB bandwidth ofthedriving operational amplifier can be\ncalculated using Equation 1:\nwhere\n•n=12,14,or16;nistheresolution oftheADS85x8 (1)\nWith aminimum acquisition time oftACQ=280ns,therequired minimum bandwidth ofthedriving amplifier is5.2\nMHz fortheADS8528, 6.0MHz fortheADS8548, or6.7MHz fortheADS8568. The required bandwidth canbe\nlower iftheapplication allows alonger acquisition time. Again error occurs ifagiven application does notfulfill\nthebandwidth requirement shown inEquation 1.\nAdriving operational amplifier may notberequired iftheimpedance ofthesignal source (RSOURCE )fulfills the\nrequirement ofEquation 2:\nwhere\n•n=12,14,or16;nistheresolution oftheADC\n•CS=10pFisthesample capacitor value inVIN=±4-VREF mode\n•RSER=200Ωistheinput resistor value\n•andRSW=130Ωistheswitch resistance value (2)\nWith aminimum acquisition time oftACQ=280ns,themaximum source impedance must beless than 2.7kΩfor\ntheADS8528, 2.3kΩfortheADS8548, and 2.0kΩfortheADS8568 in±4V-REF mode, orless than 1.2kΩfor\ntheADS8528, 1.0kΩfortheADS8548, and 0.8kΩfortheADS8568 in±2-VREF mode. The source impedance\ncanbehigher iftheapplication allows alonger acquisition time.\n9.3.1.2 Analog-to-Digital Converter (ADC)\nThe device includes eight ADCs thatoperate with either aninternal oranexternal conversion clock.\nCONVST_A,□CBUSY\n(C27□=□C26□=□0)\nCS\nDB[15:0]RD\nCH\nA0CH\nA1CONVST_B\nDB[15:0]CONVST_A,□C,□D\nRDCONVST_B,□D\nCH\nB0CH\nB1CH\nC0CH\nC1CH\nD0CH\nD1\nOld□Data Old□DataOld□Data Old□DataCH\nA0CH\nA1CH\nB0CH\nB1CH\nC0CH\nC1CH\nD0CH\nD1\n29ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\n9.3.1.3 Conversion Clock\nThe device uses either aninternally-generated (CCLK) oranexternal (XCLK) conversion clock signal (in\nsoftware mode only). Indefault mode, thedevice generates aninternal clock. Inthiscase, acomplete conversion\nincluding thepre-charging ofthesample capacitors takes 19to20clock cycles, depending onthesetup time of\ntheincoming CONVST_x signal with relation totheCCLK rising edge.\nWhen theCLKSEL bitissethigh (CONFIG bitC29), anexternal conversion clock canbeapplied onpin34.A\ncomplete conversion process requires 19clock cycles inthiscase ifthetSCVX timing requirement isfulfilled. The\nexternal clock canremain lowbetween conversions.\nIftheapplication requires lowest power dissipation atlowdata rates, using theauto-sleep mode activated with\npin36(ASLEEP) isrecommended. Inthiscase, aconversion cycle takes upto26clock cycles (see theReset\nandPower-Down Modes section formore details).\n9.3.1.4 CONVST_x\nThe analog inputs ofeach channel pair (CH_x0, CH_x1) areheld with therising edge ofthecorresponding\nCONVST_x signal. The conversion automatically starts with thenext rising edge oftheconversion clock.\nCONVST_A isamaster conversion start that resets theinternal state machine and causes thedata output to\nstart with theresult ofchannel A0.Incases where channel pairs ofthedevice areused atdifferent data rates,\nCONVST_A must always betheoneused atthehighest frequency.\nAconversion start must notbeissued during anongoing conversion onthecorresponding channel pair.\nHowever, conversions areallowed tobeinitiated onother input pairs; seetheSequential Operation section for\nmore details.\nIfaparallel interface isused, thecontent oftheoutput port depends onwhich CONVST_x signals areissued.\nFigure 36shows examples ofdifferent scenarios with allchannel pairs active.\nFigure 36.Data Output versus CONVST_x (AllChannels Active)\nCONVST_x\nBUSY\n(C27□=□C26□=□0)\nPAR =\nSER□=RD\nFS\nINT\n(C27□=□1,□C26□=□0)tCONV\n30ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\n9.3.1.5 Data Readout and BUSY/INT Signal\nThe BUSY signal indicates ifaconversion isinprogress. The BUSY signal goes high with arising edge ofany\nCONVST_x signal andreturns lowagain when thelastchannel paircompletes theconversion cycle.\nWhen operating thedevice with anexternal clock (CONFIG bit29,CLKSEL =1),data readout canbeinitiated\nimmediately after thefalling edge oftheBUSY signal orafter 19complete conversion clock cycles (XCLK),\nrespectively.\nWhen using thedevice with aninternal conversion clock (CONFIG bit29,CLKSEL =0),data canberetrieved\nafter tCONV(max) independently from theBUSY signal. Incase thedata readout isreferred tothefalling edge ofthe\nBUSY signal, thereadout sequence cannot start before tBUFS/BUCS after thefalling edge, corresponding to1\nCCLK cycle (forexample, 86nsfortheADS8568).\nIncontrast, theINTsignal goes high when anew conversion result isloaded intheoutput register (which occurs\nwhen theconversion completes) andremains high until thenext read access, asshown inFigure 37.\nThe polarity oftheBUSY/INT signal can bechanged using CONFIG bitC26. The mode ofpin35can be\ncontrolled using CONFIG bitC27.\nFigure 37.BUSY versus INTBehavior ofPin35\nV =REFRange (Code□+□1) /c180\n1024\nCCLK\nCONVST A\nCONVST B\nCONVST C\nCONVST D\nBUSY\n(C27 = 0)EOC\nChannel AEOC\nChannel BEOC\nChannel CEOC\nChannel D\ntCCLK\n31ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\n9.3.1.6 Sequential Operation\nThe four channel pairs oftheADS8528, ADS8548, and ADS8568 can run insequential mode, with the\ncorresponding CONVST_x signals interleaved. Inthis case, theBUSY output transitions low forasingle\nconversion clock cycle (tCCLK)whenever achannel pair completes aconversion. BUSY finally remains lowwhen\ntheconversion ofthelast channel pair completes. Figure 38shows thebehavior oftheBUSY output inthis\nmode.\nNOTE: EOC =endofconversion (internal signal).\nFigure 38.Sequential Operation Timing Diagram\nForbest performance, operation with anexternal clock isrecommended (CONFIG bit29,CLKSEL =1).Initiate\neach conversion start during thehigh phase oftheexternal clock; seeFigure 40.\nThe time between twoCONVST_x pulses must beatleast one conversion clock cycle. Incase theskew ofthe\nCONVST_x signals isless than oneconversion clock cycle, thedata readout cannot bestarted before tCCLK after\nthefalling edge oftheBUSY signal.\n9.3.1.7 Reference\nThe ADS85x8 provides aninternal, low-drift, 2.5-V reference source. Toincrease theinput voltage range, the\nreference voltage canbeswitched to3-Vmode using theVREF bit(CONFIG bitC13). The reference feeds a10-\nbitstring-DAC controlled bytheREFDAC[9:0] bitsintheConfiguration (CONFIG) register .The buffered DAC\noutput isconnected totheREFIO pin. Inthisway, thevoltage atthispinisprogrammable in2.44-mV steps\n(2.92 mVin3-Vmode) and adjustable totheapplications needs without additional external components. The\nactual output voltage canbecalculated using Equation 3:\nwhere\n•Range =thechosen maximum reference voltage output range (2.5 Vor3V)\n•Code =thedecimal value oftheDAC register content (3)\nf =3dBln(2)\n2 t/c112CONV\n32ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\nTable 1lists some examples ofinternal reference DAC settings with areference range setto2.5V.However, to\nensure proper performance, theDAC output voltage must notbeprogrammed below 0.5V.\nDecouple thebuffered output oftheDAC with a100-nF capacitor (minimum); forbest performance, a470-nF\ncapacitor isrecommended. Iftheinternal reference isplaced into power-down (default), anexternal reference\nvoltage candrive theREFIO pin.\nTable 1.DAC Settings Examples (2.5-V Operation)\nVREFOUT DECIMAL CODE BINARY CODE HEXADECIMAL CODE\n0.5V 204 001100 1100 CCh\n1.25 V 511 011111 1111 1FFh\n2.5V 1023 111111 1111 3FFh\nThe voltage attheREFIO pinisbuffered with four internal amplifiers, oneforeach ADC pair. The output ofeach\nbuffer must bedecoupled with a10-µFcapacitor between thepinpairs of3and6,43and46,50and53,and60\nand63.The 10-µFcapacitors areavailable asceramic 0805-SMD components andinX5R quality.\nThe internal reference buffers can bepowered down todecrease thepower dissipation ofthedevice. Inthis\ncase, external reference drivers canbeconnected totheREFAP, REFBP, REFCP, andREFDP pins. With 10-µF\ndecoupling capacitors, theminimum required bandwidth canbecalculated using Equation 4:\n(4)\nWith theminimum tCONV of1.33 µs,theexternal reference buffers require aminimum bandwidth of83kHz.\n9.3.2 Digital\nThis section describes thedigital control andthetiming ofthedevice indetail.\n9.3.2.1 Device Configuration\nDepending onthedesired mode ofoperation, theADS85x8 can beconfigured using theexternal pins orthe\nConfiguration register (CONFIG), asshown inTable 2.\nTable 2.ADS85x8 Configuration Settings\nINTERFACE MODE HARDWARE MODE (HW/SW =0) SOFTWARE MODE (HW/SW =1)\nParallel (PAR/SER =0)Configuration using pins and(optionally) Configuration\nregister bitsC30, C29, C[27:26], C22, C20, C18, C14,\nC13, andC[9:0]Configuration using Configuration register bitsC[31:0]\nonly; status ofpins 9,11,20,and34aredisregarded\n(ifC29 =C28 =0)\nSerial (PAR/SER =1)Configuration using pins and(optionally) Configuration\nregister bitsC30, C29, C[27:26], C22, C20, C18, C13,\nandC[9:0]Configuration using Configuration register bitsC[31:0]\nonly; status ofpins 9,11,20,and34aredisregarded\n(ifC29 =C28 =0)\nBUSY\n(C20 = C21 = 0)\nFS\nSDO_ACHA0\nFSSDO_A\nSDO_B\nSEL_B = SEL_C, D = 0SEL_B = 1, SEL_C, D = 0\nCHA1 CHC0 CHC1\nCHB0 CHB1 CHD0 CHD1\nCHA0 CHA1 CHB0 CHB1 CHC0 CHC1 CHD0 CHD164 SCLKs\n128 SCLKs\n33ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated9.3.2.2 Parallel Interface\nTouse thedevice with theparallel interface, hold thePAR/SER pinlow. The maximum achievable data\nthroughput rate is650 kSPS fortheADS8528, 600 kSPS fortheADS8548, and 510 kSPS fortheADS8568 in\nthiscase.\nAccess totheADS85x8 iscontrolled asillustrated inFigure 2andFigure 3.\n9.3.2.3 Serial Interface\nThe serial interface mode isselected bysetting thePAR/SER pinhigh. Inthiscase, each data transfer starts with\nthefalling edge oftheframe synchronization input (FS). The conversion results arepresented ontheserial data\noutput pins SDO_A (always active), SDO_B, SDO_C, and SDO_D, depending ontheselections made using the\nSEL_xx pins. Starting with themost significant bit(MSB), theoutput data arechanged with theSCLK falling\nedge. The ADS8528 and ADS8548 output data maintain theLSB-aligned, 16-bit format with leading bits\ncontaining theextended sign (see Table 3).Serial data input SDIarelatched with theSCLK falling edge.\nThe serial interface canbeused with one, two, orfour output ports. Port SDO_B canbeenabled using pin27\n(SEL_B) and ports SDO_C and SDO_D areenabled using pin28(SEL_CD). Ifallfour serial data output ports\nareselected, data canberead with either two16-bit data transfers orwith asingle 32-bit data transfer. The data\nofchannels CH_x0 areavailable first, followed bydata from channels CH_x1. The maximum achievable data\nthroughput rate is480 kSPS fortheADS8528, 450 kSPS fortheADS8548, and 400 kSPS fortheADS8568 in\nthiscase.\nIftheapplication allows adata transfer using twoports only, theSDO_A and SDO_B outputs areused. The\ndevice outputs data from channel CH_A0 followed byCH_A1, CH_C0, and CH_C1 onSDO_A; data from\nchannel CH_B0 followed byCH_B1, CH_D0, and CH_D1 occur onSDO_B. Inthiscase, adata transfer offour\n16-bit words, two 32-bit words, orone continuous 64-bit word issupported. The maximum achievable data\nthroughput rate is360 kSPS fortheADS8528, 345 kSPS fortheADS8548, and 315 kSPS fortheADS8568 in\nthiscase.\nThe output SDO_A isalways active and exclusively used ifonly one serial data port isused intheapplication.\nData areavailable inthefollowing order: CH_A0, CH_A1, CH_B0, CH_B1, CH_C0, CH_C1, CH_D0, and\nCH_D1. Data canberead using eight 16-bit transfers, four 32-bit transfers, two64-bit transfers, orasingle 128-\nbittransfer. The maximum achievable data throughput rate is235 kSPS fortheADS8528, 230 kSPS forthe\nADS8548 and215kSPS fortheADS8568 inthiscase. Figure 1andFigure 39illustrate allpossible scenarios in\nmore detail.\nFigure 39.Data Output with One orTwo Active SDOs (AllInput Channels Active andConverted)\n34ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated9.3.2.4 Output Data Format\nThe data output format oftheADS85x8 isbinary twos complement, asshown inTable 3.FortheADS8528 and\nADS8548 (that deliver 12-bit or14-bit conversion results, respectively), theleading bitsofeither the16-bit frame\n(serial interface) ortheoutput pins (DB[15:12] fortheADS8528 orDB[15:14] fortheADS8548 inparallel mode)\ndeliver asign extension.\nTable 3.Output Data Format\nDESCRIPTION INPUT VOLTAGE VALUEBINARY CODE HEXADECIMAL CODE\nADS8528 ADSS8548 ADS8568\nPositive full-scale 4VREF or2VREF0000 0111 1111 1111\n07FFh0001 1111 1111 1111\n1FFFh0111 1111 1111 1111\n7FFFh\nMidscale 0.5LSB VREF /(2×resolution)0000 0000 0000 0000\n0000h0000 0000 0000 0000\n0000h0000 0000 0000 0000\n0000h\nMidscale –0.5LSB –VREF /(2×resolution)1111 1111 1111 1111\nFFFFh1111 1111 1111 1111\nFFFFh1111 1111 1111 1111\nFFFFh\nNegative full-scale –4VREF or–2VREF1111 1000 0000 0000\nF800h1110 0000 0000 0000\nE000h1000 0000 0000 0000\n8000h\n9.4 Device Functional Modes\n9.4.1 Hardware Mode\nWith theHW/SW input (pin 41) setlow, thedevice functions are controlled viathepins and, optionally,\nConfiguration register bitsC30, C29, C[27:26], C22, C20, C18, C14 (inparallel interface mode only), C13, and\nC[9:0].\nThe device cangenerally beused inhardware mode butcanbeswitched tosoftware mode toinitialize oradjust\ntheConfiguration register settings (for example, theinternal reference DAC) and back tohardware mode\nthereafter.\n9.4.2 Software Mode\nWhen theHW/SW input issethigh, thedevice operates insoftware mode with functionality setonly bythe\nConfiguration register bits(corresponding pinsettings areignored).\nIftheparallel interface isused, anupdate ofallConfiguration register settings isperformed byissuing two16-bit\nwrite accesses onpins DB[15:0] (toavoid losing data, theentire sequence must befinished before starting anew\nconversion). Donothold CSlowduring these twoaccesses. Toenable theactual update oftheregister settings,\nthefirstbit(C31) must besetto1during theaccess.\nIftheserial interface isused, theupdate oftheregister contents can beperformed continuously (combined\nread/write access). Optionally, toreduce thedata transfer ontheSDI lineand theelectromagnetic interference\n(EMI) ofthesystem, theSDIinput canbepulled lowwhen aregister update isnotrequired. Figure 40illustrates\nthedifferent Configuration register update options.\nRESET\n(or□Power□Up)\nBUSY\n(C20□=□C21□=□0)\nWR\nDB[15:0]C\n[31:16]PAR/SER□=□0\nCS\nC\n[15:0]Initialization□Data Update\nC\n[31:16]C\n[15:0]FS\nSDIC[31:0]\nInitialization□DataC[31:0]PAR/SER□=□1\nNo□Content□UpdateContent□Update\n35ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 40.Configuration Register Update Options\nCONVST\nBUSY\n(C27 = C26 = 0)\nFS\nSDO_x 3 Don’t Care16-Bit Data CHx0\nDevice 3ADS85x8\n1 Device\nCONVST_A, B, C, D\nFS\nSCLK\nSDO_A\nSDO_B\nSDO_C\nSDO_DADS85x8\n2 DeviceADS85x8\n3 Device\nDCIN_A\nDCIN_B\nDCIN_C\nDCIN_DCONVST_A, B, C, D\nFS\nSCLKCONVST_A, B, C, D\nFS\nSCLKCONVST\nFS\nSCLK\n16-Bit Data CHx1\nDevice 316-Bit Data\n2CHx0\nDevice16-Bit Data\n2CHx1\nDevice16-Bit Data\n1CHx0\nDevice16-Bit Data\n1CHx1\nDeviceDCIN_A\nDCIN_B\nDCIN_C\nDCIN_DTo\nProcessing\nUnit\nDCEN DCENDVDD\nDGNDDCENDVDDSDO_A\nSDO_B\nSDO_C\nSDO_DSDO_A\nSDO_B\nSDO_C\nSDO_D\n36ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.3 Daisy-Chain Mode\nThe serial interface oftheADS85x8 supports adaisy-chain feature that allows cascading ofmultiple devices to\nminimize theboard space requirements and simplify routing ofthedata and control lines. Inthis case, the\nDB3/DCIN_A, DB2/DCIN_B, DB1/DCIN_C, andDB0/DCIN_D pins areused asserial data inputs forchannels A,\nB,C,and D,respectively. Figure 41shows anexample ofadaisy-chain connection ofthree devices sharing a\ncommon CONVST line toallow simultaneous sampling of24analog channels along with thecorresponding\ntiming diagram.\nToactivate thedaisy-chain mode, theDCEN pinmust bepulled high. However, theDCEN ofthefirstdevice in\nthechain must remain low.\nInapplications where notallchannel pairs areused, declaring thedevice with disabled channel pairs tobethe\nfirstinthedaisy-chain isrecommended.\nFigure 41.Example ofDaisy-Chaining Three Devices\n9.4.4 Reset andPower-Down Modes\nThe device supports tworeset mechanisms: apower-on reset (POR) and apin-controlled reset (RESET) that\ncan beissued using pin10.Both thePOR and RESET function asamaster reset that causes any ongoing\nconversion tobeinterrupted, theConfiguration register content tobesettothedefault value, andallchannels to\nbeswitched intosample mode.\nWhen thedevice ispowered up,POR sets thedevice indefault mode when AVDD reaches 1.2V.Innormal\noperation, glitches ontheAVDD supply below thisthreshold trigger adevice reset.\nCONVST_A, B, DBUSY\n(C27 = C26 = 0)\nDB[15:0]RD\nCH\nA0CH\nA1\nCONVST_B\nDB[15:0]CONVST_A, D\nRDCH\nB0CH\nB1CH\nD0CH\nD1CH\nA0CH\nA1\nOld DataSame Data (Reread)\nOld Data Old Data (Reread)CH\nA0CH\nA1CH\nB0CH\nB1CH\nD0CH\nD1CH\nA0CH\nA1\n37ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nThe entire device, except forthedigital interface, canbepowered down bypulling theSTBY pinlow(pin9).Data\ncanberetrieved when instandby mode because thedigital interface section remains active. Topower thedevice\nonagain, theSTBY pinmust bebrought high. The device isready tostart anew conversion after the10ms\nrequired toactivate and settle theinternal circuitry. This user-controlled approach can beused inapplications\nthat require lower data throughput rates atlowest power dissipation. The content ofCONFIG isnotchanged\nduring standby mode andisnotrequired toperform areset after returning tonormal operation.\nAlthough standby mode affects theentire device, each device channel pair (except channel pair A,which isthe\nmaster channel pair and isalways active) can also beindividually switched offbysetting theConfiguration\nregister bitsC22, C20, and C18 (PD_x). Ifacertain channel pair ispowered-down inthismanner, theoutput\nregister isdisabled asshown inFigure 42.When reactivated, therelevant channel pair requires 10mstofully\nsettle before starting anew conversion.\n(1) Channel pairCdisabled (PD_C =1),CS=0.\nNOTE: Boxed areas indicate theminimum required frame toacquire allnew conversion results. The read access can be\ninterrupted, thereafter.\nFigure 42.Example ofData Output Order With Channel Pair CPowered Down(1)\nCONVST_x\nADC CH_x ACQ CONV Power-Down ACQASLEEP\nBUSY\nCONV Power-Down6tCCLK\n38ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nAuto-sleep mode isenabled bypulling pin36(ASLEEP) high. Ifauto-sleep mode isenabled, theADS85x8\nautomatically reduce thecurrent requirement to7mA(IAVDD) after finishing aconversion; thus, theend of\nconversion actually activates this power-down mode. Triggering anew conversion byapplying apositive\nCONVST_x edge starts thewake-up sequence toputthedevice back intonormal operation. Atthebeginning, all\nrequired building blocks power-up and thesampling switches close again. This sequence takes sixtoseven\nconversion clock cycles ofeither theinternal orexternal clock. During thistime, thesampling capacitance must\nberecharged totheinput signal with therequired 12-bit, 14-bit, or16-bit accuracy level. The bandwidth\nrequirements ofthedriving operational amplifier described intheAnalog Inputs section must befulfilled. Atthe\nend ofthesequence, thenew sample istaken and theconversion starts automatically, asshown inFigure 43.\nTherefore, acomplete conversion process takes 25to26conversion clock cycles; thus, themaximum throughput\nrate inauto-sleep mode isreduced toamaximum of400 kSPS fortheADS8528, 375 kSPS fortheADS8548,\nand 330 kSPS fortheADS8568 inserial interface mode. Inparallel mode, themaximum data rates are\n510kSPS fortheADS8528, 470kSPS fortheADS8548, and400kSPS fortheADS8568. Ifenabled, theinternal\nreference remains active during auto-sleep mode. Table 4compares theanalog current requirements ofthe\ndevice indifferent modes.\nFigure 43.Auto-Sleep Power-Down Mode\nTable 4.Maximum Analog Current (IAVDD) Demand oftheADS85x8\nOPERATIONAL\nMODEANALOG\nCURRENT\n(IAVDD)ENABLED,\nDISABLED BYACTIVATED BYNORMAL\nOPERATION TO\nPOWER-DOWN\nDELAYRESUMED BYPOWER-UP TO\nNORMAL\nOPERATION\nDELAYPOWER-UP TO\nNEXT\nCONVERSION\nSTART TIME\nNormal operation12.5 mA/ch pair\natmaximum data\nratePower on\nCONVST_x — — — —\nPower off\nAuto-sleep 1.75 mA/ch pairASLEEP =1 Each endof\nconversionAtBUSY falling\nedgeCONVST_x Immediate 7×tCCLK max\nASLEEP =0\nPower-down of\nchannel pairX16µA\n(channel pairX)HW/SW =1PD_x =1\n(CONFIG bit)ImmediatePD_x =0\n(CONFIG bit)Immediate after\ncompleting\nCONFIG update10ms\nHW/SW =0\nPower-down\n(entire device)30µAPower on\nSTBY =0 Immediate STBY =1 Immediate 10ms\nPower off\n39ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated9.5 Register Maps\n9.5.1 Configuration (CONFIG) Register\nThe Configuration register settings canonly bechanged insoftware mode andarenotaffected when switching to\nhardware mode thereafter. The register values areindependent from input pinsettings. Changes areactive with\nthesecond WR rising edge inparallel interface mode orwith the32nd SCLK falling edge oftheaccess where\ntheregister content isupdated inserial mode. The CONFIG content isdefined inCONFIG: Configuration\nRegister (default =000003FFh) .\n9.5.1.1 CONFIG: Configuration Register (default =000003FFh)\nFigure 44.CONFIG Register\n31 30 29 28 27 26 25 24\nWRITE_EN READ_EN CLKSEL CLKOUT BUSY/INT BUSY POL STBY RANGE_A\n23 22 21 20 19 18 17 16\nRANGE_B PD_B RANGE_C PD_C RANGE_D PD_D Don\'t care Don\'t care\n15 14 13 12 11 10 9 8\nREFEN REFBUF VREF Don\'t care Don\'t care Don\'t care D9 D8\n7 6 5 4 3 2 1 0\nD7 D6 D5 D4 D3 D2 D1 D0\nBit31 WRITE_EN: Register update enable\nThis bitisnotactive inhardware mode.\n0=Register content update disabled (default)\n1=Register content update enabled\nBit30 READ_EN: Register read-out access enable\nThis bitisnotactive inhardware mode.\n0=Normal operation (conversion results available onSDO_A)\n1=Configuration register contents output onSDO_A with next twoaccesses\n(READ_EN automatically resets to0thereafter)\nBit29 CLKSEL: Conversion clock selector\nThis bitisactive inhardware mode.\n0=Normal operation with internal conversion clock; mandatory inhardware mode (default)\n1=External conversion clock applied through pin34(XCLK) isused (conversion takes 19\nclock cycles)\nBit28 CLKOUT: Internal conversion clock output enable\nThis bitisnotactive inhardware mode.\n0=Normal operation (default)\n1=Internal conversion clock isavailable atpin34\nBit27 BUSY/INT: Busy/interrupt selector\nThis bitisactive inhardware mode.\n0=BUSY/INT pinisinBUSY mode (default)\n1=BUSY/INT pinisininterrupt mode (INT); canonly beused ifalleight channels are\nsampled simultaneously (allCONVST_x tiedtogether)\nBit26 BUSY POL: BUSY/INT polarity selector\nThis bitisactive inhardware mode.\n0=BUSY/INT active high (default)\n1=BUSY/INT active low\n40ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedBit25 STBY: Power-down enable\nThis bitisnotactive inhardware mode.\n0=Normal operation (default)\n1=Entire device ispowered down (including theinternal clock andreference)\nBit24 RANGE_A: Input voltage range selector forchannel pairA\nThis bitisnotactive inhardware mode.\n0=Input voltage range: 4VREF (default)\n1=Input voltage range: 2VREF\nBit23 RANGE_B: Input voltage range selector forchannel pairB\nThis bitisnotactive inhardware mode.\n0=Input voltage range: 4VREF (default)\n1=Input voltage range: 2VREF\nBit22 PD_B: Power-down enable forchannel pairB\nThis bitisactive inhardware mode.\n0=Normal operation (default)\n1=Channel pairBispowered down\nBit21 RANGE_C: Input voltage range selector forchannel pairC\nThis bitisnotactive inhardware mode.\n0=Input voltage range: 4VREF (default)\n1=Input voltage range: 2VREF\nBit20 PD_C: Power-down enable forchannel pairC\nThis bitisactive inhardware mode.\n0=Normal operation (default)\n1=Channel pairCispowered down\nBit19 RANGE_D: Input voltage range selector forchannel pairD\nThis bitisnotactive inhardware mode.\n0=Input voltage range: 4VREF (default)\n1=Input voltage range: 2VREF\nBit18 PD_D: Power-down enable forchannel pairD\nThis bitisactive inhardware mode.\n0=Normal operation (default)\n1=Channel pairDispowered down\nBits 17-16 Notused (default =0)\nBit15 REF_EN: Internal reference enable\nThis bitisnotactive inhardware mode.\n0=Internal reference source disabled (default)\n1=Internal reference source enabled\nBit14 REFBUF: Internal reference buffers disable\nThis bitisactive inhardware mode iftheparallel interface isused.\n0=Internal reference buffers enabled (default)\n1=Internal reference buffers disabled\nBit13 VREF: Internal reference voltage selector\nThis bitisactive inhardware mode.\n0=Internal reference voltage setto2.5V(default)\n1=Internal reference voltage setto3.0V\nBits 12-10 Notused (default =0)\n41ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedBits 9-0 D[9:0]: REFDAC setting bits\nThese bitsareactive inhardware mode.\nThese bitscorrespond tothesettings oftheinternal reference DACs (compare tothe\nReference section). Bit9istheMSB oftheDAC. Default value is3FFh (2.5 V,typ).\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe ADS85x8 enables high-precision measurement ofuptoeight analog signals simultaneously. The Typical\nApplication section summarizes some ofthetypical use cases fortheADS85x8 and themain steps and\ncomponents used around theanalog-to-digital converter (ADC).\n10.2 Typical Application\nThe accurate measurement ofelectrical variables inapower gridisextremely critical because thismeasurement\nhelps determine theoperating status and running quality ofthegrid. Such accurate measurements also help\ndiagnose problems with thepower network, thereby enabling prompt solutions and minimizing down time. The\nkeyelectrical variables measured in3-phase power systems arethethree linevoltages, theneutral voltage atthe\nload, thethree linecurrents, andtheneutral return current; seeFigure 45.These variables enable metrology and\npower automation systems todetermine theamplitude, frequency, and phase information inorder toperform\nharmonic analysis, power factor calculations, andpower quality assessment, among others.\nADS8568\nPhase A\nPhase B\nPhase CNeutralHVSSHVDD\nOPA2277\nHVSSHVDD\nOPA2277\nThree Phase \nPower System370 pF49.9 \r\nCH_A1\nCH_B1\nCH_A0\nCH_C0\nCH_B010 \x1dFREFCP\nREFCN\n10 \x1dFREFBP\nREFBN\n10 \x1dFREFAP\nREFANAVDD\nAGND40 \x1dF\nBVDD\nBGND1 \x1dF+5 V\n+3.3 VPT1 PT2 PT3\nCT150 k\r\x03\n100 k\r\x03\n100 k\r\x03\n820 pF50 k\r\x03\n100 k\r\x03\n820 pFCH_C1\n100 k\r\x03\nTo analog front ends of \nCH_B1 and CH_C1.\nCT2\nCT3\nTo analog front ends of \nCH_B0, CH_C0, and CH_D0.From analog front \nends of CH_B1, \nCH_C1 and CH_D1.\nFrom analog front \nend of CH_C0.\nFrom analog front \nend of CH_B0.HW/SW\nPAR/SER\nWORD/BYTESTBY\nRANGE\nREFEN/WRBVDD\nRDCONVST_A\nRESET\nCS\nDB[15:0]CONVST_B\nCONVST_C\nHost \nController0.1 \x1dF\n0.1 \x1dFFrom \nReference \nBlockREFIO\n0.47 \x1dF\nHVSSHVDD\nAGND0.1 \x1dF\n0.1 \x1dF10 \x1dF\n10 \x1dF+15 V\n-15 V370 pF49.9 \r\nLoad\nCT4\nPT4\nTo analog front \nend of CH_D1.CH_D1\nCH_D0From analog front \nend of CH_D0.\n42ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Application (continued)\nFigure 45.Simultaneous Acquisition ofVoltage andCurrent ina3-Phase Power System\nHz Hz fMAX 126060 ) 120 (  \x0e \nin in in\nINF\nfLowout VVkkVRRV \x10 ::\x10 \x10 100100\nHVSSHVDD\nC2R2R1\nRF\nCFRIN\nVIN\nFrom PT \nor CTTo ADS8568 \nInputC1\nVOUT\n43ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Application (continued)\n10.2.1 Design Requirements\nTobegin thedesign process, afewparameters must bedecided upon. The designer must know thefollowing:\n•Output range ofthepotential transformers (elements labeled PT1, PT2, andPT3 inFigure 45)\n•Output range ofthecurrent transformers (elements labeled CT1, CT2, andCT3 inFigure 45)\n•Input impedance required from theanalog front-end foreach channel\n•Fundamental frequency ofthepower system\n•Number ofharmonics thatmust beacquired, and\n•Type ofsignal conditioning required from theanalog front-end foreach channel\n10.2.2 Detailed Design Procedure\nFigure 46shows thetopology chosen tomeet thedesign requirements.\nNOTE\nAfeedback capacitor CFisincluded inorder toprovide alow-pass filter characteristic and\nattenuate signals outside theband ofinterest.\nFigure 46.OpAmp inanInverting Configuration\nThe potential transformers and current transformers used inthesystem depicted inFigure 45provide theeight\ninputs required. These transformers have a±10-V output range. Although thePTand CTelements provide\nisolation from thepower system, thevalue ofRINisselected as100 kΩinorder toprovide anadditional, high-\nimpedance safety element inthecurrent path leading uptotheinput oftheADC. Moreover, selecting alow-\nfrequency gain of–1V/V(asshown inEquation 5)provides a±10-V output that canbefedintotheADS8568;\ntherefore, thevalue ofRFisselected as100kΩtoo.\n(5)\nThe primary goal oftheacquisition system depicted inFigure 45istomeasure upto20harmonics ina60-Hz\npower network. With thisgoal inmind, theanalog front-end must have sufficient bandwidth tomeasure signals\nupto1260 Hzasshown inEquation 6.\n(6)\nBased onthebandwidth from inEquation 6,theADS8568 issettosimultaneously sample allsixchannels at\n15.36 kSPS, thus providing enough samples toclearly resolve even thehighest harmonic required.\nThe passband oftheconfiguration shown inFigure 46isdetermined bythe–3-dB frequency according to\nEquation 7.The value ofCFisselected as820pFbecause CFisastandard capacitance value available in0603\nsize (surface-mount component) and such values, combined with that ofRF,result insufficient bandwidth to\naccommodate therequired 20harmonics (at60Hz).\nREF5025\nAVDDOPA211\n47 \x1dF100 \r10 \r\x03\n10 nF\n49.9 \r\x03To REFIOAVDD\nAGND10 \x1dF0.1 \x1dFVIN\nGNDOUT\nTRIM\n1 \x1dF\n22 \x1dF1 \r\x03\n47 \x1dF47 \x1dF10 nF\nHzpF k CRf\nFFdB 1940)820)(100(21\n21\n3  :  \x10S S\n44ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Application (continued)\n(7)\nThe value ofR1isselected astheparallel combination ofRINand RFtoprevent theinput bias current ofthe\noperational amplifier from generating anoffset error.\nThe value ofcomponent C1ischosen as0.1µFtoprovide alow-impedance path fornoise signals that canbe\npicked upbyR1,thus improving theEMI robustness andnoise performance ofthesystem.\nThe OPA2277 ischosen foritslowinput offset voltage, lowdrift, bipolar swing, sufficient gain-bandwidth product,\nandlowquiescent current. Foradditional information ontheprocedure toselect SAR ADC input drivers, seethe\nTIPD151 verified design guide, 16-Bit 100-KSPS 4-Channel Multiplexed Data Acquisition System Design Guide .\nThe charge injection damping circuit iscomposed byR2(49.9Ω)andC2(370 pF); these components reject high-\nfrequency noise andmeet thesettling requirements oftheADS8568 input.\nFigure 47shows thereference block used inthisdesign.\nFigure 47.Reference Block\nFormore information onthedesign ofcharge injection damping circuits and reference driving circuits forSAR\nADCs, seetheTIPD149 verified design reference guide, Power-Optimized 16-Bit 1-MSPS Data Acquisition Block\nforLowest Distortion andNoise .\n45ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Application (continued)\n10.2.3 Application Curve\nFigure 48shows thefrequency spectrum ofthedata acquired bytheADS8568 forasinusoidal, 20-V PPinput at\n60Hz.\nFigure 48.Frequency Spectrum foraSinusoidal 20-V PPSignal at60Hz\nThe acperformance parameters are:\n•SNR: 91.16 dB\n•THD: –94.34 dB\n•SNDR: 89.45 dB\n•SFDR: 96.56 dB\n46ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated11Power Supply Recommendations\nThe ADS85x8 require four separate supplies: ananalog supply fortheADC (AVDD), thebuffer I/Osupply forthe\ndigital interface (DVDD), and thetwohigh-voltage supplies driving theanalog input circuitry (HVDD and HVSS).\nGenerally, there arenospecific requirements with regard tothepower sequencing ofthedevice. However, when\nHVDD issupplied before AVDD, theinternal electrostatic discharge (ESD) structure conducts, increasing the\nIHVDD beyond thespecified value until AVDD isapplied.\nThe AVDD supply provides power totheinternal circuitry oftheADC. Ifrunatmaximum data rate, theIAVDD is\ntoohigh toallow useofapassive filter between thedigital board supply oftheapplication andtheAVDD pins. A\nlinear regulator isrecommended togenerate theanalog supply voltage. Decouple each AVDD pintoAGND with\na100-nF ceramic capacitor. Inaddition, place asingle 10-µFcapacitor close tothe device but without\ncompromising theplacement ofthesmaller capacitors. Optionally, each supply pincan bedecoupled using a\n1-µFceramic capacitor without therequirement oftheadditional 10-µFcapacitor.\nThe DVDD supply isonly used todrive thedigital I/Obuffers and allows seamless interface with most state-of-\nthe-art processors and controllers. Resulting from thelowIDVDD value, a10-Ωseries resistor canbeused on\ntheDVDD pintoreduce thenoise energy from theexternal digital circuitry influencing theperformance ofthe\ndevice. Place a1-µFbypass ceramic capacitor (oralternatively, apairof100-nF and10-µFcapacitors) between\npins 24and25.\nThe high-voltage supplies (HVSS and HVDD) areconnected totheanalog inputs. These supplies arenot\nrequired tobeofsymmetrical nature with regard toAGND. Noise and glitches onthese supplies directly couple\nintotheinput signals. Place a100-nF ceramic decoupling capacitor, located asclose tothedevice aspossible,\nbetween pins 1,48,and AGND. Anadditional 10-µFcapacitor isused that must beplaced close tothedevice\nbutwithout compromising theplacement ofthesmaller capacitors.\n12Layout\n12.1 Layout Guidelines\nAllground pins must beconnected toaclean ground reference. Keep thisconnection asshort aspossible to\nminimize theinductance ofthese paths. Using vias isrecommended toconnect thepads directly tothe\ncorresponding ground plane. Indesigns without ground planes, keep theground trace aswide and asshort as\npossible toreduce inductance. Avoid connections thataretooclose tothegrounding point ofamicrocontroller or\ndigital signal processor.\nDepending onthecircuit density ontheboard, placement oftheanalog and digital components, and therelated\ncurrent loops, asingle solid ground plane fortheentire printed circuit board (PCB) ordedicated analog and\ndigital ground areas canbeused. Incase ofseparated ground areas, ensure thatalow-impedance connection is\nbetween theanalog and digital ground oftheADC byplacing abridge underneath (ornext to)theADC.\nOtherwise, even short undershoots onthedigital interface with avalue less than –300mVlead totheconduction\nofESD diodes, causing current toflow through thesubstrate and either degrading theanalog performance or\neven damaging thedevice. Using acommon ground plane underneath thedevice isrecommended asalocal\nground reference forallxGND pins; seeFigure 49.During PCB layout, care must betaken toavoid anyreturn\ncurrents crossing sensitive analog areas orsignals.\nTop View\nREFIO REFBN AGND REFNREFCP AGND REFCN CH_C0 CH_C1 AVDD CH_B0 REFBP CH_B1 AGND AVDD AVDD\nRF\nRF10 F/c109CFTo HVDD Tto HVSS\nLEGEND\nTop Layer; Copper Pour and Traces\nLower Layer; AGND Area\nLower Layer; DGND Area\nViaCF10 F/c10910 F/c109 10 F/c109\n10 F/c109\n10 F/c109RF\nCFRF RF RF\nCF CF CF\n0.1 F/c1090.47 F /c109\n0.1 F/c109\nRF\nCF\nRFCFREFANCH_A1HVDD\nAVDD\nAGND\nREFAP\nCH_A0\n41\n40\n39\n38\n37\n36\n35\n34\n33\n17 18 19 20 23 29 2627\nDVDD30 31 32 28 21 22\nDGNDHVSS\nCH_D1\nREFDN\nAVDD\nCH_D0\n8REFDPAGND\n9\n10\n11\n12\nAGND\n16AVDD13\n47ADS8528 ,ADS8548 ,ADS8568\nwww.ti.com SBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated12.2 Layout Example\nFigure 49shows alayout recommendation fortheADS85x8 along with theproper decoupling and reference\ncapacitors placement and connections. The layout recommendation takes into account theactual size ofthe\ncomponents used.\n(1) AllAVDD andDVDD decoupling capacitors areplaced onthebottom layer underneath thedevice power-supply pins\nandareconnected byvias. All100-nF ceramic capacitors areplaced asclose aspossible tothedevice andthe10-µF\ncapacitors arealso placed close butwithout compromising theplacement ofthesmaller capacitors.\nFigure 49.Layout Recommendation\n48ADS8528 ,ADS8548 ,ADS8568\nSBAS543C –AUGUST 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: ADS8528 ADS8548 ADS8568Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•OPA2277 Data Sheet, SBOS079\n•REF5025 Data Sheet, SBOS410\n•TIPD151 Verified Design Guide, 16-Bit 100-KSPS 4-Channel Multiplexed Data Acquisition System Design\nGuide\n•TIPD149 Verified Design Reference Guide, Power-Optimized 16-Bit 1-MSPS Data Acquisition Block for\nLowest Distortion andNoise\n13.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 5.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nADS8528 Click here Click here Click here Click here Click here\nADS8548 Click here Click here Click here Click here Click here\nADS8568 Click here Click here Click here Click here Click here\n13.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS8528SPM ACTIVE LQFP PM64160RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8528\nADS8528SPMR ACTIVE LQFP PM641000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8528\nADS8528SRGCR ACTIVE VQFN RGC 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8528\nADS8528SRGCT ACTIVE VQFN RGC 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8528\nADS8548SPM ACTIVE LQFP PM64160RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8548\nADS8548SPMR ACTIVE LQFP PM641000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8548\nADS8548SRGCR ACTIVE VQFN RGC 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8548\nADS8548SRGCT ACTIVE VQFN RGC 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8548\nADS8568SPM ACTIVE LQFP PM64160RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8568\nADS8568SPMR ACTIVE LQFP PM641000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8568\nADS8568SRGCR ACTIVE VQFN RGC 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8568\nADS8568SRGCT ACTIVE VQFN RGC 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS8568\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Oct-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS8528SPMR LQFP PM641000 330.0 24.413.013.02.116.024.0 Q2\nADS8528SRGCR VQFN RGC 642000 330.0 16.4 9.39.31.112.016.0 Q2\nADS8528SRGCT VQFN RGC 64250 180.0 16.4 9.39.31.112.016.0 Q2\nADS8548SPMR LQFP PM641000 330.0 24.413.013.02.116.024.0 Q2\nADS8548SRGCR VQFN RGC 642000 330.0 16.4 9.39.31.112.016.0 Q2\nADS8548SRGCT VQFN RGC 64250 180.0 16.4 9.39.31.112.016.0 Q2\nADS8568SPMR LQFP PM641000 330.0 24.413.013.02.116.024.0 Q2\nADS8568SRGCR VQFN RGC 642000 330.0 16.4 9.39.31.112.016.0 Q2\nADS8568SRGCT VQFN RGC 64250 180.0 16.4 9.39.31.112.016.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Oct-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS8528SPMR LQFP PM 641000 350.0 350.0 43.0\nADS8528SRGCR VQFN RGC 642000 367.0 367.0 38.0\nADS8528SRGCT VQFN RGC 64250 210.0 185.0 35.0\nADS8548SPMR LQFP PM 641000 350.0 350.0 43.0\nADS8548SRGCR VQFN RGC 642000 367.0 367.0 38.0\nADS8548SRGCT VQFN RGC 64250 210.0 185.0 35.0\nADS8568SPMR LQFP PM 641000 350.0 350.0 43.0\nADS8568SRGCR VQFN RGC 642000 367.0 367.0 38.0\nADS8568SRGCT VQFN RGC 64250 210.0 185.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Oct-2022\nTRAY\n \n \nL - Outer tray length without tabs KO - \nOuter \ntray \nheight\nW - \nOuter \ntray \nwidth\nP1 - Tray unit pocket pitch\nCW - Measurement for tray edge (Y direction) to corner pocket center\nCL - Measurement for tray edge (X direction) to corner pocket centerText\n \n \nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n \n \n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nADS8528SPM PM LQFP 641608 X 20 150 315135.9762015.213.113\nADS8548SPM PM LQFP 641608 X 20 150 315135.9762015.213.113\nADS8568SPM PM LQFP 641608 X 20 150 315135.9762015.213.113\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC64X 0.27\n0.17 60X 0.5PIN 1 ID\n0.05 MIN4X 7.5\n0.08 TYP12.211.8\n(0.13) TYP\n1.6 MAXB\nNOTE 310.29.8\nANOTE 310.29.8\n0.750.450.25\nGAGE PLANE\n-70(1.4)PLASTIC QUAD FLATPACKLQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MS-026. 1\n16\n17 32334849 64\n0.08 C A B\nSEE DETAIL A0.08SEATING PLANE\nDETAIL A\nSCALE: 14DETAIL  A\nTYPICALSCALE  1.400\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND64X (1.5)\n64X (0.3)\n(11.4)(11.4) 60X (0.5)\n(R0.05) TYPLQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\nSYMM64 49\n17 3233481\n16\nMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METAL\nSOLDER MASK METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n64X (1.5)\n64X (0.3)\n60X (0.5)\n(R0.05) TYP(11.4)\n(11.4)LQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM64 49\n17 3233481\n16\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:8X\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGC 64\nPLASTIC QUAD FLATPACK - NO LEAD 9 x 9, 0.5 mm pitch\n4224597/A\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.PACKAGE OUTLINE\n4219009 /A   10/2018\nwww.ti.comVQFN  - 1 mm max height\nPLASTIC QUADFLAT PACK- NO LEADRGC0064A\nA\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMMPIN 1 INDEX AREA\n1 MAX\n0.05\n0.00SEATING PLANEC\nPIN1 ID\n(OPTIONAL)11617 32\n33\n48\n49 649.15\n8.85\n9.15\n8.85\n60X\n0.5\n2X\n7.5   7.25±0.12X\n7.5\n64X0.5\n0.364X0.3\n0.1865EXPOSED\nTHERMAL PAD\nSEE DETAIL \'A\'(0.1)TYP (0.2)TYP\nDETAIL \'A\'\nOPTION1DETAIL \'A\'\nOPTION2\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271  (www.ti.com/lit/slua271) .\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\n          on this view. It is recommended that vias under paste be filled, plugged or tented.EXAMPLE BOARD LAYOUT\n4219009 /A   10/2018\nwww.ti.comVQFN  - 1 mm max height RGC0064A\nPLASTIC QUADFLAT PACK- NO LEAD\nLAND PATTERN EXAMPLE\nSCALE: 10X\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINEDMETAL\nSOLDER MASK\nOPENINGEXPOSED METAL\nSOLDER MASK DETAILSSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASKEXPOSED METAL0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND64X(0.24)\n2X(7.5)60X(0.5)64X(0.6)2X(8.8)\n2X\n(8.8)\n2X\n(1.1)4X\n(1.14)\n4X\n(1.14)\n2X\n(1.1)(     7.25)\n45X (Ø0.2)\n(TYP) VIA(0.05)\n(TYP)SYMM\nSYMM1\n16\n17 32334849 64\n65SEE SOLDER MASK\nDETAIL2X(7.5)\nNOTES: (continued)\n6.  Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4219009 /A   10/2018\nwww.ti.comVQFN  - 1 mm max height RGC0064A\nPLASTIC QUADFLAT PACK- NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n60% PRINTED COVERAGE BY AREA\nSCALE: 12XSYMMSYMM\n(R0.05)\nTYP64x(0.6)\n64X(0.24)2X (8.8)\n60X(0.5)\n2X(8.8)36X\n(0.94)\n2X(0.57) 4X(1.14)2X(0.57)\n4X(1.14)2X(7.5)2X(7.5)\nEXPOSED METAL1\n16\n17 32334849 64\n65\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS8568SPMR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 4.5V to 5.5V
  - Digital Supply Voltage (DVDD): 2.7V to 5.5V
  - Positive Input Supply Voltage (HVDD): 5.0V to 16.5V
  - Negative Input Supply Voltage (HVSS): -16.5V to -5.0V

- **Current Ratings:**
  - Maximum Analog Supply Current (IAVDD) at maximum data rate: 36.6 mA
  - Buffer I/O Supply Current (IDVDD) at maximum data rate: 0.5 to 2.0 mA
  - Input Positive Supply Current (IHVDD) at maximum data rate: 2.3 to 3.2 mA
  - Input Negative Supply Current (IHVSS) at maximum data rate: 2.7 to 3.6 mA

- **Power Consumption:**
  - Maximum Power Dissipation: 259.7 mW at maximum data rate
  - Power-down mode: 0.6 mW

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - Available in 64-pin LQFP and VQFN packages.

- **Special Features:**
  - 16-bit resolution with a maximum data rate of 510 kSPS (Parallel) or 400 kSPS (Serial).
  - Excellent AC performance with a Signal-to-Noise Ratio (SNR) of 91.5 dB and Total Harmonic Distortion (THD) of -94 dB.
  - Programmable, buffered internal reference voltage (0.5V to 3.0V).
  - Supports selectable parallel or serial interface.
  - Auto-sleep mode for low-power operation.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

**Description:**
The ADS8568 is a 16-bit, 8-channel, successive approximation register (SAR) analog-to-digital converter (ADC) designed for high-speed signal acquisition. It features true bipolar inputs and allows simultaneous sampling of multiple channels, making it suitable for applications requiring precise and rapid data conversion.

**Typical Applications:**
- **Protection Relays:** Used in electrical systems to monitor and protect against faults.
- **Power Quality Measurement:** Essential for analyzing the quality of electrical power in industrial and commercial settings.
- **Multi-Axis Motor Controls:** Provides feedback for precise control in motor applications.
- **Programmable Logic Controllers (PLCs):** Integrates into automation systems for data acquisition and control.
- **Industrial Data Acquisition:** Collects data from various sensors and instruments for monitoring and analysis.

The ADS8568 is particularly well-suited for applications in industrial automation, power management, and any system requiring high-resolution data acquisition with multiple input channels.