Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  5 17:55:29 2019
| Host         : BEASTMODE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_game_timing_summary_routed.rpt -pb snake_game_timing_summary_routed.pb -rpx snake_game_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: head_dir_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: head_dir_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: head_dir_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: snake_vga_controller/pixel_clk_gen/counter_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.108        0.000                      0                   72        0.200        0.000                      0                   72        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.108        0.000                      0                   72        0.200        0.000                      0                   72        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 head_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 2.211ns (31.599%)  route 4.786ns (68.401%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  head_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  head_dir_reg[0]/Q
                         net (fo=23, routed)          1.021     6.525    head_dir_reg_n_0_[0]
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.299     6.824 r  head_row[6]_i_12/O
                         net (fo=10, routed)          0.806     7.630    head_row[6]_i_12_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.754 r  head_row[3]_i_14/O
                         net (fo=3, routed)           0.649     8.403    head_row[3]_i_14_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124     8.527 r  head_row[3]_i_8/O
                         net (fo=3, routed)           1.058     9.586    head_row[2]
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.710 f  game_over_i_10/O
                         net (fo=2, routed)           0.316    10.025    game_over_i_10_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_row[6]_i_2/O
                         net (fo=13, routed)          0.422    10.571    head_row[6]_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.695 r  head_row[3]_i_2/O
                         net (fo=1, routed)           0.514    11.209    head_row[3]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.759 r  head_row_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.759    head_row_reg[3]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.082 r  head_row_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.082    head_row_reg[6]_i_1_n_6
    SLICE_X6Y41          FDRE                                         r  head_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  head_row_reg[5]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.109    15.191    head_row_reg[5]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 head_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 2.127ns (30.767%)  route 4.786ns (69.233%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  head_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  head_dir_reg[0]/Q
                         net (fo=23, routed)          1.021     6.525    head_dir_reg_n_0_[0]
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.299     6.824 r  head_row[6]_i_12/O
                         net (fo=10, routed)          0.806     7.630    head_row[6]_i_12_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.754 r  head_row[3]_i_14/O
                         net (fo=3, routed)           0.649     8.403    head_row[3]_i_14_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124     8.527 r  head_row[3]_i_8/O
                         net (fo=3, routed)           1.058     9.586    head_row[2]
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.710 f  game_over_i_10/O
                         net (fo=2, routed)           0.316    10.025    game_over_i_10_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_row[6]_i_2/O
                         net (fo=13, routed)          0.422    10.571    head_row[6]_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.695 r  head_row[3]_i_2/O
                         net (fo=1, routed)           0.514    11.209    head_row[3]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.759 r  head_row_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.759    head_row_reg[3]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.998 r  head_row_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.998    head_row_reg[6]_i_1_n_5
    SLICE_X6Y41          FDRE                                         r  head_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  head_row_reg[6]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.109    15.191    head_row_reg[6]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 head_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.107ns (30.567%)  route 4.786ns (69.433%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  head_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  head_dir_reg[0]/Q
                         net (fo=23, routed)          1.021     6.525    head_dir_reg_n_0_[0]
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.299     6.824 r  head_row[6]_i_12/O
                         net (fo=10, routed)          0.806     7.630    head_row[6]_i_12_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.754 r  head_row[3]_i_14/O
                         net (fo=3, routed)           0.649     8.403    head_row[3]_i_14_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124     8.527 r  head_row[3]_i_8/O
                         net (fo=3, routed)           1.058     9.586    head_row[2]
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.710 f  game_over_i_10/O
                         net (fo=2, routed)           0.316    10.025    game_over_i_10_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_row[6]_i_2/O
                         net (fo=13, routed)          0.422    10.571    head_row[6]_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.695 r  head_row[3]_i_2/O
                         net (fo=1, routed)           0.514    11.209    head_row[3]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.759 r  head_row_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.759    head_row_reg[3]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.978 r  head_row_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.978    head_row_reg[6]_i_1_n_7
    SLICE_X6Y41          FDRE                                         r  head_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  head_row_reg[4]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.109    15.191    head_row_reg[4]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 head_col_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 2.241ns (32.961%)  route 4.558ns (67.039%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  head_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDSE (Prop_fdse_C_Q)         0.456     5.539 f  head_col_reg[2]/Q
                         net (fo=24, routed)          1.186     6.726    head_col_reg_n_0_[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.146     6.872 r  head_col[6]_i_23/O
                         net (fo=5, routed)           0.707     7.579    head_col[6]_i_23_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.328     7.907 f  head_col[6]_i_12/O
                         net (fo=1, routed)           0.466     8.373    head_col[6]_i_12_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.497 f  head_col[6]_i_3/O
                         net (fo=9, routed)           1.157     9.654    head_col[6]_i_3_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.778 r  game_over_i_4/O
                         net (fo=5, routed)           0.519    10.297    game_over_i_4_n_0
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  head_col[3]_i_4/O
                         net (fo=1, routed)           0.000    10.421    head_col[3]_i_4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.819 r  head_col_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.819    head_col_reg[3]_i_2_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.058 r  head_col_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.522    11.580    head_col_reg[6]_i_7_n_5
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.302    11.882 r  head_col[6]_i_1/O
                         net (fo=1, routed)           0.000    11.882    head_col[6]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  head_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  head_col_reg[6]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.081    15.104    head_col_reg[6]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 head_col_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 2.337ns (34.722%)  route 4.394ns (65.278%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  head_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDSE (Prop_fdse_C_Q)         0.456     5.539 f  head_col_reg[2]/Q
                         net (fo=24, routed)          1.186     6.726    head_col_reg_n_0_[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.146     6.872 r  head_col[6]_i_23/O
                         net (fo=5, routed)           0.707     7.579    head_col[6]_i_23_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.328     7.907 f  head_col[6]_i_12/O
                         net (fo=1, routed)           0.466     8.373    head_col[6]_i_12_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.497 f  head_col[6]_i_3/O
                         net (fo=9, routed)           1.157     9.654    head_col[6]_i_3_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.778 r  game_over_i_4/O
                         net (fo=5, routed)           0.519    10.297    game_over_i_4_n_0
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  head_col[3]_i_4/O
                         net (fo=1, routed)           0.000    10.421    head_col[3]_i_4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.819 r  head_col_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.819    head_col_reg[3]_i_2_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.153 r  head_col_reg[6]_i_7/O[1]
                         net (fo=1, routed)           0.358    11.511    head_col_reg[6]_i_7_n_6
    SLICE_X8Y33          LUT5 (Prop_lut5_I3_O)        0.303    11.814 r  head_col[5]_i_1/O
                         net (fo=1, routed)           0.000    11.814    head_col[5]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  head_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  head_col_reg[5]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.077    15.100    head_col_reg[5]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 head_col_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.248ns (33.840%)  route 4.395ns (66.160%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  head_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDSE (Prop_fdse_C_Q)         0.456     5.539 f  head_col_reg[2]/Q
                         net (fo=24, routed)          1.186     6.726    head_col_reg_n_0_[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.146     6.872 r  head_col[6]_i_23/O
                         net (fo=5, routed)           0.707     7.579    head_col[6]_i_23_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.328     7.907 f  head_col[6]_i_12/O
                         net (fo=1, routed)           0.466     8.373    head_col[6]_i_12_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.497 f  head_col[6]_i_3/O
                         net (fo=9, routed)           1.157     9.654    head_col[6]_i_3_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.778 r  game_over_i_4/O
                         net (fo=5, routed)           0.331    10.110    game_over_i_4_n_0
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.124    10.234 r  head_col[3]_i_5/O
                         net (fo=1, routed)           0.000    10.234    head_col[3]_i_5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.874 r  head_col_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.547    11.420    head_col_reg[3]_i_2_n_4
    SLICE_X9Y35          LUT5 (Prop_lut5_I3_O)        0.306    11.726 r  head_col[3]_i_1/O
                         net (fo=1, routed)           0.000    11.726    head_col[3]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  head_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  head_col_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.029    15.054    head_col_reg[3]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 head_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 1.980ns (29.263%)  route 4.786ns (70.737%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  head_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  head_dir_reg[0]/Q
                         net (fo=23, routed)          1.021     6.525    head_dir_reg_n_0_[0]
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.299     6.824 r  head_row[6]_i_12/O
                         net (fo=10, routed)          0.806     7.630    head_row[6]_i_12_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.754 r  head_row[3]_i_14/O
                         net (fo=3, routed)           0.649     8.403    head_row[3]_i_14_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124     8.527 r  head_row[3]_i_8/O
                         net (fo=3, routed)           1.058     9.586    head_row[2]
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.710 f  game_over_i_10/O
                         net (fo=2, routed)           0.316    10.025    game_over_i_10_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_row[6]_i_2/O
                         net (fo=13, routed)          0.422    10.571    head_row[6]_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.695 r  head_row[3]_i_2/O
                         net (fo=1, routed)           0.514    11.209    head_row[3]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    11.851 r  head_row_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.851    head_row_reg[3]_i_1_n_4
    SLICE_X6Y40          FDRE                                         r  head_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  head_row_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)        0.109    15.190    head_row_reg[3]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 head_col_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 2.184ns (32.898%)  route 4.455ns (67.102%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  head_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDSE (Prop_fdse_C_Q)         0.456     5.539 f  head_col_reg[2]/Q
                         net (fo=24, routed)          1.186     6.726    head_col_reg_n_0_[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.146     6.872 r  head_col[6]_i_23/O
                         net (fo=5, routed)           0.707     7.579    head_col[6]_i_23_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.328     7.907 f  head_col[6]_i_12/O
                         net (fo=1, routed)           0.466     8.373    head_col[6]_i_12_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.497 f  head_col[6]_i_3/O
                         net (fo=9, routed)           1.157     9.654    head_col[6]_i_3_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.778 r  game_over_i_4/O
                         net (fo=5, routed)           0.331    10.110    game_over_i_4_n_0
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.124    10.234 r  head_col[3]_i_5/O
                         net (fo=1, routed)           0.000    10.234    head_col[3]_i_5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.814 r  head_col_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.606    11.420    head_col_reg[3]_i_2_n_5
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.302    11.722 r  head_col[2]_i_1/O
                         net (fo=1, routed)           0.000    11.722    head_col[2]_i_1_n_0
    SLICE_X9Y34          FDSE                                         r  head_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  head_col_reg[2]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y34          FDSE (Setup_fdse_C_D)        0.031    15.079    head_col_reg[2]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 head_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 1.917ns (28.598%)  route 4.786ns (71.402%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  head_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  head_dir_reg[0]/Q
                         net (fo=23, routed)          1.021     6.525    head_dir_reg_n_0_[0]
    SLICE_X6Y38          LUT3 (Prop_lut3_I1_O)        0.299     6.824 r  head_row[6]_i_12/O
                         net (fo=10, routed)          0.806     7.630    head_row[6]_i_12_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.754 r  head_row[3]_i_14/O
                         net (fo=3, routed)           0.649     8.403    head_row[3]_i_14_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124     8.527 r  head_row[3]_i_8/O
                         net (fo=3, routed)           1.058     9.586    head_row[2]
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.710 f  game_over_i_10/O
                         net (fo=2, routed)           0.316    10.025    game_over_i_10_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_row[6]_i_2/O
                         net (fo=13, routed)          0.422    10.571    head_row[6]_i_2_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.695 r  head_row[3]_i_2/O
                         net (fo=1, routed)           0.514    11.209    head_row[3]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.788 r  head_row_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.788    head_row_reg[3]_i_1_n_5
    SLICE_X6Y40          FDRE                                         r  head_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  head_row_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)        0.109    15.190    head_row_reg[2]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 head_col_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 2.221ns (33.885%)  route 4.334ns (66.115%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X9Y34          FDSE                                         r  head_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDSE (Prop_fdse_C_Q)         0.456     5.539 f  head_col_reg[2]/Q
                         net (fo=24, routed)          1.186     6.726    head_col_reg_n_0_[2]
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.146     6.872 r  head_col[6]_i_23/O
                         net (fo=5, routed)           0.707     7.579    head_col[6]_i_23_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.328     7.907 f  head_col[6]_i_12/O
                         net (fo=1, routed)           0.466     8.373    head_col[6]_i_12_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.497 f  head_col[6]_i_3/O
                         net (fo=9, routed)           1.157     9.654    head_col[6]_i_3_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     9.778 r  game_over_i_4/O
                         net (fo=5, routed)           0.519    10.297    game_over_i_4_n_0
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  head_col[3]_i_4/O
                         net (fo=1, routed)           0.000    10.421    head_col[3]_i_4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.819 r  head_col_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.819    head_col_reg[3]_i_2_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.041 r  head_col_reg[6]_i_7/O[0]
                         net (fo=1, routed)           0.298    11.339    head_col_reg[6]_i_7_n_7
    SLICE_X9Y34          LUT6 (Prop_lut6_I0_O)        0.299    11.638 r  head_col[4]_i_1/O
                         net (fo=1, routed)           0.000    11.638    head_col[4]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  head_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  head_col_reg[4]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.032    15.080    head_col_reg[4]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  3.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 game_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.720%)  route 0.064ns (20.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  game_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  game_counter_reg[26]/Q
                         net (fo=2, routed)           0.064     1.676    game_counter_reg[26]
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.786 r  game_clk_reg_i_3/O[1]
                         net (fo=3, routed)           0.000     1.786    p_1_in
    SLICE_X5Y33          FDRE                                         r  game_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  game_clk_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.102     1.586    game_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 game_paused_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_paused_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  game_paused_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  game_paused_reg/Q
                         net (fo=2, routed)           0.170     1.757    game_paused_reg_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  game_paused_i_1/O
                         net (fo=1, routed)           0.000     1.802    game_paused_i_1_n_0
    SLICE_X11Y37         FDRE                                         r  game_paused_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  game_paused_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.091     1.537    game_paused_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 game_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  game_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  game_counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.744    game_counter_reg[22]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  game_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    game_counter_reg[20]_i_1_n_5
    SLICE_X4Y32          FDRE                                         r  game_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  game_counter_reg[22]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105     1.575    game_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 game_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  game_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  game_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.741    game_counter_reg[10]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  game_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    game_counter_reg[8]_i_1_n_5
    SLICE_X4Y29          FDRE                                         r  game_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  game_counter_reg[10]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    game_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 game_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  game_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  game_counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.745    game_counter_reg[26]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  game_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    game_counter_reg[24]_i_1_n_5
    SLICE_X4Y33          FDRE                                         r  game_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  game_counter_reg[26]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.105     1.576    game_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 game_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  game_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  game_counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.740    game_counter_reg[2]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  game_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    game_counter_reg[0]_i_1_n_5
    SLICE_X4Y27          FDRE                                         r  game_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  game_counter_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    game_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 game_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  game_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  game_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.740    game_counter_reg[6]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  game_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    game_counter_reg[4]_i_1_n_5
    SLICE_X4Y28          FDRE                                         r  game_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  game_counter_reg[6]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    game_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 game_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  game_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  game_counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.742    game_counter_reg[14]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  game_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    game_counter_reg[12]_i_1_n_5
    SLICE_X4Y30          FDRE                                         r  game_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  game_counter_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.105     1.573    game_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 game_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  game_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  game_counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.743    game_counter_reg[18]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  game_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    game_counter_reg[16]_i_1_n_5
    SLICE_X4Y31          FDRE                                         r  game_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  game_counter_reg[18]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.105     1.574    game_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  game_over_reg/Q
                         net (fo=8, routed)           0.211     1.822    game_over_reg_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.867 r  game_over_i_1/O
                         net (fo=1, routed)           0.000     1.867    game_over_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  game_over_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.120     1.567    game_over_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    game_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    game_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29    game_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29    game_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    game_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    game_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    game_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    game_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    game_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    head_dir_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    head_dir_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    head_dir_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   game_paused_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   game_stopped_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    head_col_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    game_over_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    game_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    game_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    game_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    game_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    game_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    game_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    head_col_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    snake_vga_controller/pixel_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    snake_vga_controller/pixel_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    game_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    head_col_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    game_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    game_counter_reg[0]/C



