merge -out cov_merged_output test*
load -run ./cov_work/scope/cov_merged_output/

exclude -inst mul_top.DUT.vedic_64x64_inst -expression 1.1 
exclude -inst mul_top.DUT.vedic_64x64_inst -expression 2.1

exclude -inst mul_top.DUT.vedic_64x64_inst -toggle  {a_in[63]} 
exclude -inst mul_top.DUT.vedic_64x64_inst -toggle  {b_in[63]}


exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -expression 3.1


exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_0.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_1.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_2.cla_adder_6bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.vedic_4x4_3.cla_adder_6bit_inst1 -toggle {co[0]} 


exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst1 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst0 -expression 3.1
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst1 -expression 3.1


exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_0.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_1.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_2.cla_adder_12bit_inst1 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst0 -toggle {co[0]} 
exclude -inst  mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.vedic_8x8_3.cla_adder_12bit_inst1 -toggle {co[0]} 

exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.cla_adder_24bit_inst1 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.cla_adder_24bit_inst0 -expression 3.1
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.cla_adder_24bit_inst1 -expression 3.1

exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_0.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_1.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_2.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_0.vedic_16x16_3.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_0.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_1.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_2.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_1.vedic_16x16_3.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_0.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_1.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_2.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_2.vedic_16x16_3.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_0.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_1.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_2.cla_adder_24bit_inst1 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.cla_adder_24bit_inst0 -toggle {co[0]} 
exclude -inst mul_top.DUT.vedic_64x64_inst.vedic_32x32_3.vedic_16x16_3.cla_adder_24bit_inst1 -toggle {co[0]} 

exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[63].FA -expression 1.1 
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[64].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[65].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[66].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[67].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[68].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[69].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[70].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[71].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[72].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[73].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[74].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[75].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[76].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[77].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[78].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[79].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[80].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[81].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[82].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[83].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[84].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[85].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[86].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[87].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[88].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[89].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[90].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[91].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[92].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[93].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[94].FA -expression 1.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[95].FA -expression 1.1

exclude -inst FA -expression 2.1 
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[64].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[65].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[66].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[67].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[68].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[69].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[70].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[71].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[72].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[73].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[74].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[75].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[76].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[77].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[78].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[79].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[80].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[81].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[82].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[83].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[84].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[85].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[86].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[87].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[88].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[89].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[90].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[91].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[92].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[93].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[94].FA -expression 2.1
exclude -inst mul_top.DUT.vedic_64x64_inst.csa_inst.csa_loop[95].FA -expression 2.1


report -detail -all -text -out cov_report.txt
report -detail -text -out cov_uncovered_report.txt
report -detail -html -out ./cov_report_html





