$date
2025-12-28T12:58+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module AXI4LiteTest_Anon $end
 $var wire 1 A reset $end
 $var wire 1 F slave $end
 $var wire 1 L clock $end
 $var wire 1 N io_done $end
 $var wire 1 O master $end
  $scope module slave $end
   $var wire 1 ! io_channels_write_data_channel_WREADY $end
   $var wire 1 " io_channels_write_address_channel_AWVALID $end
   $var wire 1 # ARREADY $end
   $var wire 1 % io_channels_write_data_channel_WVALID $end
   $var wire 1 & io_channels_write_address_channel_AWREADY $end
   $var wire 1 ' read $end
   $var wire 1 ( io_channels_read_data_channel_RVALID $end
   $var wire 1 * io_channels_read_data_channel_RREADY $end
   $var wire 1 . io_bundle_read_valid $end
   $var wire 1 / RVALID $end
   $var wire 1 1 io_channels_write_response_channel_BREADY $end
   $var wire 1 2 AWREADY $end
   $var wire 1 4 io_bundle_read $end
   $var wire 1 6 io_channels_read_address_channel_ARREADY $end
   $var wire 3 : state $end
   $var wire 1 B reset $end
   $var wire 1 G clock $end
   $var wire 1 H WREADY $end
   $var wire 1 I BVALID $end
   $var wire 1 K io_channels_read_address_channel_ARVALID $end
   $var wire 1 M io_channels_write_response_channel_BVALID $end
  $upscope $end
  $scope module master $end
   $var wire 1 $ ARVALID $end
   $var wire 1 ) RREADY $end
   $var wire 1 + clock $end
   $var wire 1 , read_valid $end
   $var wire 1 - reset $end
   $var wire 1 0 io_channels_write_data_channel_WREADY $end
   $var wire 1 3 io_channels_write_data_channel_WVALID $end
   $var wire 3 5 state $end
   $var wire 1 7 WVALID $end
   $var wire 1 8 io_channels_read_data_channel_RREADY $end
   $var wire 1 9 AWVALID $end
   $var wire 1 ; io_bundle_read_valid $end
   $var wire 1 < io_channels_read_data_channel_RVALID $end
   $var wire 1 = io_channels_write_address_channel_AWREADY $end
   $var wire 1 > io_bundle_read $end
   $var wire 1 ? io_channels_read_address_channel_ARVALID $end
   $var wire 1 @ io_channels_read_address_channel_ARREADY $end
   $var wire 1 C io_channels_write_address_channel_AWVALID $end
   $var wire 1 D io_bundle_write $end
   $var wire 1 E io_channels_write_response_channel_BREADY $end
   $var wire 1 J BREADY $end
   $var wire 1 P io_channels_write_response_channel_BVALID $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
00
01
02
03
04
06
07
08
09
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
b000 5
b000 :
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
$end
#0
1A
1B
1-
1>
#1
1G
1+
1L
#6
0A
0B
0G
0+
0L
0-
#11
1$
b010 5
1G
18
1)
1*
1+
1K
1L
1?
#16
0G
0+
0L
#21
1@
1#
16
1G
b001 :
1+
1L
#26
0G
0+
0L
#31
0@
0#
0$
1'
1G
1+
0K
1L
1.
14
06
b010 :
0?
#36
0G
0+
0L
#41
04
0'
1G
1(
1+
1<
1L
0.
1/
#46
0G
0+
0L
#51
1G
0(
0)
0*
1+
1,
1L
1N
0/
b000 5
08
b000 :
1;
0<
#56
0G
0+
0L
