
Disposable_Sigfox_ST_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002774  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08002834  08002834  00012834  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080028c8  080028c8  000128c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080028cc  080028cc  000128cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  080028d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000fc0  20000008  080028d8  00020008  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000fc8  080028d8  00020fc8  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002642f  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004937  00000000  00000000  0004645f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000094a9  00000000  00000000  0004ad96  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ee8  00000000  00000000  00054240  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001378  00000000  00000000  00055128  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009225  00000000  00000000  000564a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000530b  00000000  00000000  0005f6c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000649d0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000027fc  00000000  00000000  00064a4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800281c 	.word	0x0800281c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	0800281c 	.word	0x0800281c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000258:	b510      	push	{r4, lr}
 800025a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800025c:	f000 fc2a 	bl	8000ab4 <HAL_RCC_GetHCLKFreq>
 8000260:	21fa      	movs	r1, #250	; 0xfa
 8000262:	0089      	lsls	r1, r1, #2
 8000264:	f7ff ff6c 	bl	8000140 <__udivsi3>
 8000268:	f000 f860 	bl	800032c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800026c:	2001      	movs	r0, #1
 800026e:	2200      	movs	r2, #0
 8000270:	0021      	movs	r1, r4
 8000272:	4240      	negs	r0, r0
 8000274:	f000 f820 	bl	80002b8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000278:	2000      	movs	r0, #0
 800027a:	bd10      	pop	{r4, pc}

0800027c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800027c:	2310      	movs	r3, #16
 800027e:	4a06      	ldr	r2, [pc, #24]	; (8000298 <HAL_Init+0x1c>)
{
 8000280:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000282:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000284:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000286:	430b      	orrs	r3, r1
 8000288:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800028a:	f7ff ffe5 	bl	8000258 <HAL_InitTick>
  HAL_MspInit();
 800028e:	f002 f983 	bl	8002598 <HAL_MspInit>
}
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	40022000 	.word	0x40022000

0800029c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800029c:	4a02      	ldr	r2, [pc, #8]	; (80002a8 <HAL_IncTick+0xc>)
 800029e:	6813      	ldr	r3, [r2, #0]
 80002a0:	3301      	adds	r3, #1
 80002a2:	6013      	str	r3, [r2, #0]
}
 80002a4:	4770      	bx	lr
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000d8c 	.word	0x20000d8c

080002ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002ac:	4b01      	ldr	r3, [pc, #4]	; (80002b4 <HAL_GetTick+0x8>)
 80002ae:	6818      	ldr	r0, [r3, #0]
}
 80002b0:	4770      	bx	lr
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	20000d8c 	.word	0x20000d8c

080002b8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002b8:	b570      	push	{r4, r5, r6, lr}
 80002ba:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002bc:	2800      	cmp	r0, #0
 80002be:	da14      	bge.n	80002ea <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c0:	230f      	movs	r3, #15
 80002c2:	b2c0      	uxtb	r0, r0
 80002c4:	4003      	ands	r3, r0
 80002c6:	3b08      	subs	r3, #8
 80002c8:	4a11      	ldr	r2, [pc, #68]	; (8000310 <HAL_NVIC_SetPriority+0x58>)
 80002ca:	089b      	lsrs	r3, r3, #2
 80002cc:	009b      	lsls	r3, r3, #2
 80002ce:	189b      	adds	r3, r3, r2
 80002d0:	2203      	movs	r2, #3
 80002d2:	4010      	ands	r0, r2
 80002d4:	4090      	lsls	r0, r2
 80002d6:	32fc      	adds	r2, #252	; 0xfc
 80002d8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002da:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002dc:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002de:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002e0:	69dc      	ldr	r4, [r3, #28]
 80002e2:	43ac      	bics	r4, r5
 80002e4:	4321      	orrs	r1, r4
 80002e6:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002e8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ea:	2503      	movs	r5, #3
 80002ec:	0883      	lsrs	r3, r0, #2
 80002ee:	4028      	ands	r0, r5
 80002f0:	40a8      	lsls	r0, r5
 80002f2:	35fc      	adds	r5, #252	; 0xfc
 80002f4:	002e      	movs	r6, r5
 80002f6:	4a07      	ldr	r2, [pc, #28]	; (8000314 <HAL_NVIC_SetPriority+0x5c>)
 80002f8:	009b      	lsls	r3, r3, #2
 80002fa:	189b      	adds	r3, r3, r2
 80002fc:	22c0      	movs	r2, #192	; 0xc0
 80002fe:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000300:	4029      	ands	r1, r5
 8000302:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000304:	0092      	lsls	r2, r2, #2
 8000306:	589c      	ldr	r4, [r3, r2]
 8000308:	43b4      	bics	r4, r6
 800030a:	4321      	orrs	r1, r4
 800030c:	5099      	str	r1, [r3, r2]
 800030e:	e7eb      	b.n	80002e8 <HAL_NVIC_SetPriority+0x30>
 8000310:	e000ed00 	.word	0xe000ed00
 8000314:	e000e100 	.word	0xe000e100

08000318 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000318:	231f      	movs	r3, #31
 800031a:	4018      	ands	r0, r3
 800031c:	3b1e      	subs	r3, #30
 800031e:	4083      	lsls	r3, r0
 8000320:	4a01      	ldr	r2, [pc, #4]	; (8000328 <HAL_NVIC_EnableIRQ+0x10>)
 8000322:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000324:	4770      	bx	lr
 8000326:	46c0      	nop			; (mov r8, r8)
 8000328:	e000e100 	.word	0xe000e100

0800032c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800032c:	4a09      	ldr	r2, [pc, #36]	; (8000354 <HAL_SYSTICK_Config+0x28>)
 800032e:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000330:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000332:	4293      	cmp	r3, r2
 8000334:	d80d      	bhi.n	8000352 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000336:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000338:	4a07      	ldr	r2, [pc, #28]	; (8000358 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033a:	4808      	ldr	r0, [pc, #32]	; (800035c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800033c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033e:	6a03      	ldr	r3, [r0, #32]
 8000340:	0609      	lsls	r1, r1, #24
 8000342:	021b      	lsls	r3, r3, #8
 8000344:	0a1b      	lsrs	r3, r3, #8
 8000346:	430b      	orrs	r3, r1
 8000348:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800034a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800034c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800034e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000350:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000352:	4770      	bx	lr
 8000354:	00ffffff 	.word	0x00ffffff
 8000358:	e000e010 	.word	0xe000e010
 800035c:	e000ed00 	.word	0xe000ed00

08000360 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000360:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000362:	f001 fd85 	bl	8001e70 <HAL_SYSTICK_Callback>
}
 8000366:	bd10      	pop	{r4, pc}

08000368 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000368:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800036a:	1c84      	adds	r4, r0, #2
 800036c:	7fe3      	ldrb	r3, [r4, #31]
 800036e:	2b02      	cmp	r3, #2
 8000370:	d004      	beq.n	800037c <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000372:	2304      	movs	r3, #4
 8000374:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000376:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000378:	0018      	movs	r0, r3
 800037a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800037c:	210e      	movs	r1, #14
 800037e:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000380:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000382:	681a      	ldr	r2, [r3, #0]
 8000384:	438a      	bics	r2, r1
 8000386:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000388:	2201      	movs	r2, #1
 800038a:	6819      	ldr	r1, [r3, #0]
 800038c:	4391      	bics	r1, r2
 800038e:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000390:	0011      	movs	r1, r2
 8000392:	40a9      	lsls	r1, r5
 8000394:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000396:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000398:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 800039a:	2400      	movs	r4, #0
 800039c:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 800039e:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80003a0:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 80003a2:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 80003a4:	42a2      	cmp	r2, r4
 80003a6:	d0e7      	beq.n	8000378 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80003a8:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80003aa:	0023      	movs	r3, r4
 80003ac:	e7e4      	b.n	8000378 <HAL_DMA_Abort_IT+0x10>
	...

080003b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80003b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003b2:	680b      	ldr	r3, [r1, #0]
{ 
 80003b4:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003b6:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 80003b8:	2300      	movs	r3, #0
{ 
 80003ba:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003bc:	9a02      	ldr	r2, [sp, #8]
 80003be:	40da      	lsrs	r2, r3
 80003c0:	d101      	bne.n	80003c6 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 80003c2:	b007      	add	sp, #28
 80003c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80003c6:	2201      	movs	r2, #1
 80003c8:	409a      	lsls	r2, r3
 80003ca:	9203      	str	r2, [sp, #12]
 80003cc:	9903      	ldr	r1, [sp, #12]
 80003ce:	9a02      	ldr	r2, [sp, #8]
 80003d0:	400a      	ands	r2, r1
 80003d2:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80003d4:	d100      	bne.n	80003d8 <HAL_GPIO_Init+0x28>
 80003d6:	e08c      	b.n	80004f2 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80003d8:	9a01      	ldr	r2, [sp, #4]
 80003da:	2110      	movs	r1, #16
 80003dc:	6852      	ldr	r2, [r2, #4]
 80003de:	0016      	movs	r6, r2
 80003e0:	438e      	bics	r6, r1
 80003e2:	2e02      	cmp	r6, #2
 80003e4:	d10e      	bne.n	8000404 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003e6:	2507      	movs	r5, #7
 80003e8:	401d      	ands	r5, r3
 80003ea:	00ad      	lsls	r5, r5, #2
 80003ec:	3901      	subs	r1, #1
 80003ee:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 80003f0:	08dc      	lsrs	r4, r3, #3
 80003f2:	00a4      	lsls	r4, r4, #2
 80003f4:	1904      	adds	r4, r0, r4
 80003f6:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003f8:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003fa:	9901      	ldr	r1, [sp, #4]
 80003fc:	6909      	ldr	r1, [r1, #16]
 80003fe:	40a9      	lsls	r1, r5
 8000400:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8000402:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000404:	2403      	movs	r4, #3
 8000406:	005f      	lsls	r7, r3, #1
 8000408:	40bc      	lsls	r4, r7
 800040a:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 800040c:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800040e:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000410:	4025      	ands	r5, r4
 8000412:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000414:	2503      	movs	r5, #3
 8000416:	4015      	ands	r5, r2
 8000418:	40bd      	lsls	r5, r7
 800041a:	4661      	mov	r1, ip
 800041c:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 800041e:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000420:	2e01      	cmp	r6, #1
 8000422:	d80f      	bhi.n	8000444 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000424:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 8000426:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000428:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800042a:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800042c:	40bd      	lsls	r5, r7
 800042e:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000430:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8000432:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000434:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000436:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000438:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800043a:	2101      	movs	r1, #1
 800043c:	400d      	ands	r5, r1
 800043e:	409d      	lsls	r5, r3
 8000440:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000442:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000444:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000446:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000448:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800044a:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800044c:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800044e:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000450:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000452:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000454:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000456:	420a      	tst	r2, r1
 8000458:	d04b      	beq.n	80004f2 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800045a:	2101      	movs	r1, #1
 800045c:	4c26      	ldr	r4, [pc, #152]	; (80004f8 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800045e:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000460:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000462:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000464:	430d      	orrs	r5, r1
 8000466:	61a5      	str	r5, [r4, #24]
 8000468:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 800046a:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800046c:	400c      	ands	r4, r1
 800046e:	9405      	str	r4, [sp, #20]
 8000470:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000472:	240f      	movs	r4, #15
 8000474:	4921      	ldr	r1, [pc, #132]	; (80004fc <HAL_GPIO_Init+0x14c>)
 8000476:	00ad      	lsls	r5, r5, #2
 8000478:	00b6      	lsls	r6, r6, #2
 800047a:	186d      	adds	r5, r5, r1
 800047c:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800047e:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000480:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000482:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000484:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000486:	2400      	movs	r4, #0
 8000488:	4288      	cmp	r0, r1
 800048a:	d00c      	beq.n	80004a6 <HAL_GPIO_Init+0xf6>
 800048c:	491c      	ldr	r1, [pc, #112]	; (8000500 <HAL_GPIO_Init+0x150>)
 800048e:	3401      	adds	r4, #1
 8000490:	4288      	cmp	r0, r1
 8000492:	d008      	beq.n	80004a6 <HAL_GPIO_Init+0xf6>
 8000494:	491b      	ldr	r1, [pc, #108]	; (8000504 <HAL_GPIO_Init+0x154>)
 8000496:	3401      	adds	r4, #1
 8000498:	4288      	cmp	r0, r1
 800049a:	d004      	beq.n	80004a6 <HAL_GPIO_Init+0xf6>
 800049c:	491a      	ldr	r1, [pc, #104]	; (8000508 <HAL_GPIO_Init+0x158>)
 800049e:	3403      	adds	r4, #3
 80004a0:	4288      	cmp	r0, r1
 80004a2:	d100      	bne.n	80004a6 <HAL_GPIO_Init+0xf6>
 80004a4:	3c02      	subs	r4, #2
 80004a6:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004a8:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004aa:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 80004ac:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 80004ae:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 80004b0:	4c16      	ldr	r4, [pc, #88]	; (800050c <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004b2:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 80004b4:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 80004b6:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004b8:	03d1      	lsls	r1, r2, #15
 80004ba:	d401      	bmi.n	80004c0 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004bc:	003e      	movs	r6, r7
 80004be:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 80004c0:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 80004c2:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 80004c4:	9e00      	ldr	r6, [sp, #0]
 80004c6:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004c8:	0391      	lsls	r1, r2, #14
 80004ca:	d401      	bmi.n	80004d0 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80004cc:	003e      	movs	r6, r7
 80004ce:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 80004d0:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 80004d2:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 80004d4:	9e00      	ldr	r6, [sp, #0]
 80004d6:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004d8:	02d1      	lsls	r1, r2, #11
 80004da:	d401      	bmi.n	80004e0 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004dc:	003e      	movs	r6, r7
 80004de:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80004e0:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80004e2:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 80004e4:	9f00      	ldr	r7, [sp, #0]
 80004e6:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004e8:	0292      	lsls	r2, r2, #10
 80004ea:	d401      	bmi.n	80004f0 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004ec:	402e      	ands	r6, r5
 80004ee:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004f0:	60e7      	str	r7, [r4, #12]
    position++;
 80004f2:	3301      	adds	r3, #1
 80004f4:	e762      	b.n	80003bc <HAL_GPIO_Init+0xc>
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	40021000 	.word	0x40021000
 80004fc:	40010000 	.word	0x40010000
 8000500:	48000400 	.word	0x48000400
 8000504:	48000800 	.word	0x48000800
 8000508:	48000c00 	.word	0x48000c00
 800050c:	40010400 	.word	0x40010400

08000510 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000510:	6900      	ldr	r0, [r0, #16]
 8000512:	4008      	ands	r0, r1
 8000514:	1e41      	subs	r1, r0, #1
 8000516:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8000518:	b2c0      	uxtb	r0, r0
  }
 800051a:	4770      	bx	lr

0800051c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800051c:	2a00      	cmp	r2, #0
 800051e:	d001      	beq.n	8000524 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000520:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000522:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000524:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000526:	e7fc      	b.n	8000522 <HAL_GPIO_WritePin+0x6>

08000528 <HAL_PWR_EnableWakeUpPin>:
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8000528:	4a02      	ldr	r2, [pc, #8]	; (8000534 <HAL_PWR_EnableWakeUpPin+0xc>)
 800052a:	6853      	ldr	r3, [r2, #4]
 800052c:	4318      	orrs	r0, r3
 800052e:	6050      	str	r0, [r2, #4]
}
 8000530:	4770      	bx	lr
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	40007000 	.word	0x40007000

08000538 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Select STANDBY mode */
  PWR->CR |= (uint32_t)PWR_CR_PDDS;
 8000538:	2302      	movs	r3, #2
 800053a:	4a05      	ldr	r2, [pc, #20]	; (8000550 <HAL_PWR_EnterSTANDBYMode+0x18>)
 800053c:	6811      	ldr	r1, [r2, #0]
 800053e:	430b      	orrs	r3, r1
 8000540:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8000542:	2304      	movs	r3, #4
 8000544:	4a03      	ldr	r2, [pc, #12]	; (8000554 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8000546:	6911      	ldr	r1, [r2, #16]
 8000548:	430b      	orrs	r3, r1
 800054a:	6113      	str	r3, [r2, #16]
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800054c:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 800054e:	4770      	bx	lr
 8000550:	40007000 	.word	0x40007000
 8000554:	e000ed00 	.word	0xe000ed00

08000558 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000558:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800055a:	6803      	ldr	r3, [r0, #0]
{
 800055c:	b085      	sub	sp, #20
 800055e:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000560:	07db      	lsls	r3, r3, #31
 8000562:	d42f      	bmi.n	80005c4 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000564:	682b      	ldr	r3, [r5, #0]
 8000566:	079b      	lsls	r3, r3, #30
 8000568:	d500      	bpl.n	800056c <HAL_RCC_OscConfig+0x14>
 800056a:	e086      	b.n	800067a <HAL_RCC_OscConfig+0x122>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800056c:	682b      	ldr	r3, [r5, #0]
 800056e:	071b      	lsls	r3, r3, #28
 8000570:	d500      	bpl.n	8000574 <HAL_RCC_OscConfig+0x1c>
 8000572:	e0c6      	b.n	8000702 <HAL_RCC_OscConfig+0x1aa>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000574:	682b      	ldr	r3, [r5, #0]
 8000576:	075b      	lsls	r3, r3, #29
 8000578:	d500      	bpl.n	800057c <HAL_RCC_OscConfig+0x24>
 800057a:	e0e9      	b.n	8000750 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800057c:	682b      	ldr	r3, [r5, #0]
 800057e:	06db      	lsls	r3, r3, #27
 8000580:	d51a      	bpl.n	80005b8 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000582:	696a      	ldr	r2, [r5, #20]
 8000584:	4cba      	ldr	r4, [pc, #744]	; (8000870 <HAL_RCC_OscConfig+0x318>)
 8000586:	2304      	movs	r3, #4
 8000588:	2a01      	cmp	r2, #1
 800058a:	d000      	beq.n	800058e <HAL_RCC_OscConfig+0x36>
 800058c:	e155      	b.n	800083a <HAL_RCC_OscConfig+0x2e2>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800058e:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000590:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000592:	430b      	orrs	r3, r1
 8000594:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000596:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000598:	431a      	orrs	r2, r3
 800059a:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800059c:	f7ff fe86 	bl	80002ac <HAL_GetTick>
 80005a0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80005a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80005a4:	4233      	tst	r3, r6
 80005a6:	d100      	bne.n	80005aa <HAL_RCC_OscConfig+0x52>
 80005a8:	e140      	b.n	800082c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80005aa:	21f8      	movs	r1, #248	; 0xf8
 80005ac:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80005ae:	69ab      	ldr	r3, [r5, #24]
 80005b0:	438a      	bics	r2, r1
 80005b2:	00db      	lsls	r3, r3, #3
 80005b4:	4313      	orrs	r3, r2
 80005b6:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80005b8:	6a29      	ldr	r1, [r5, #32]
 80005ba:	2900      	cmp	r1, #0
 80005bc:	d000      	beq.n	80005c0 <HAL_RCC_OscConfig+0x68>
 80005be:	e163      	b.n	8000888 <HAL_RCC_OscConfig+0x330>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80005c0:	2000      	movs	r0, #0
 80005c2:	e018      	b.n	80005f6 <HAL_RCC_OscConfig+0x9e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80005c4:	210c      	movs	r1, #12
 80005c6:	4caa      	ldr	r4, [pc, #680]	; (8000870 <HAL_RCC_OscConfig+0x318>)
 80005c8:	6862      	ldr	r2, [r4, #4]
 80005ca:	400a      	ands	r2, r1
 80005cc:	2a04      	cmp	r2, #4
 80005ce:	d00b      	beq.n	80005e8 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80005d0:	6863      	ldr	r3, [r4, #4]
 80005d2:	400b      	ands	r3, r1
 80005d4:	2b08      	cmp	r3, #8
 80005d6:	d110      	bne.n	80005fa <HAL_RCC_OscConfig+0xa2>
 80005d8:	22c0      	movs	r2, #192	; 0xc0
 80005da:	6863      	ldr	r3, [r4, #4]
 80005dc:	0252      	lsls	r2, r2, #9
 80005de:	4013      	ands	r3, r2
 80005e0:	2280      	movs	r2, #128	; 0x80
 80005e2:	0252      	lsls	r2, r2, #9
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d108      	bne.n	80005fa <HAL_RCC_OscConfig+0xa2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005e8:	6823      	ldr	r3, [r4, #0]
 80005ea:	039b      	lsls	r3, r3, #14
 80005ec:	d5ba      	bpl.n	8000564 <HAL_RCC_OscConfig+0xc>
 80005ee:	686b      	ldr	r3, [r5, #4]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d1b7      	bne.n	8000564 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80005f4:	2001      	movs	r0, #1
}
 80005f6:	b005      	add	sp, #20
 80005f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005fa:	686b      	ldr	r3, [r5, #4]
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d113      	bne.n	8000628 <HAL_RCC_OscConfig+0xd0>
 8000600:	2380      	movs	r3, #128	; 0x80
 8000602:	6822      	ldr	r2, [r4, #0]
 8000604:	025b      	lsls	r3, r3, #9
 8000606:	4313      	orrs	r3, r2
 8000608:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800060a:	f7ff fe4f 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800060e:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000610:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000612:	02b6      	lsls	r6, r6, #10
 8000614:	6823      	ldr	r3, [r4, #0]
 8000616:	4233      	tst	r3, r6
 8000618:	d1a4      	bne.n	8000564 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800061a:	f7ff fe47 	bl	80002ac <HAL_GetTick>
 800061e:	1bc0      	subs	r0, r0, r7
 8000620:	2864      	cmp	r0, #100	; 0x64
 8000622:	d9f7      	bls.n	8000614 <HAL_RCC_OscConfig+0xbc>
            return HAL_TIMEOUT;
 8000624:	2003      	movs	r0, #3
 8000626:	e7e6      	b.n	80005f6 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000628:	2b00      	cmp	r3, #0
 800062a:	d116      	bne.n	800065a <HAL_RCC_OscConfig+0x102>
 800062c:	6823      	ldr	r3, [r4, #0]
 800062e:	4a91      	ldr	r2, [pc, #580]	; (8000874 <HAL_RCC_OscConfig+0x31c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000630:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000632:	4013      	ands	r3, r2
 8000634:	6023      	str	r3, [r4, #0]
 8000636:	6823      	ldr	r3, [r4, #0]
 8000638:	4a8f      	ldr	r2, [pc, #572]	; (8000878 <HAL_RCC_OscConfig+0x320>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800063a:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800063c:	4013      	ands	r3, r2
 800063e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000640:	f7ff fe34 	bl	80002ac <HAL_GetTick>
 8000644:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000646:	6823      	ldr	r3, [r4, #0]
 8000648:	4233      	tst	r3, r6
 800064a:	d100      	bne.n	800064e <HAL_RCC_OscConfig+0xf6>
 800064c:	e78a      	b.n	8000564 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800064e:	f7ff fe2d 	bl	80002ac <HAL_GetTick>
 8000652:	1bc0      	subs	r0, r0, r7
 8000654:	2864      	cmp	r0, #100	; 0x64
 8000656:	d9f6      	bls.n	8000646 <HAL_RCC_OscConfig+0xee>
 8000658:	e7e4      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800065a:	2b05      	cmp	r3, #5
 800065c:	d105      	bne.n	800066a <HAL_RCC_OscConfig+0x112>
 800065e:	2380      	movs	r3, #128	; 0x80
 8000660:	6822      	ldr	r2, [r4, #0]
 8000662:	02db      	lsls	r3, r3, #11
 8000664:	4313      	orrs	r3, r2
 8000666:	6023      	str	r3, [r4, #0]
 8000668:	e7ca      	b.n	8000600 <HAL_RCC_OscConfig+0xa8>
 800066a:	6823      	ldr	r3, [r4, #0]
 800066c:	4a81      	ldr	r2, [pc, #516]	; (8000874 <HAL_RCC_OscConfig+0x31c>)
 800066e:	4013      	ands	r3, r2
 8000670:	6023      	str	r3, [r4, #0]
 8000672:	6823      	ldr	r3, [r4, #0]
 8000674:	4a80      	ldr	r2, [pc, #512]	; (8000878 <HAL_RCC_OscConfig+0x320>)
 8000676:	4013      	ands	r3, r2
 8000678:	e7c6      	b.n	8000608 <HAL_RCC_OscConfig+0xb0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800067a:	220c      	movs	r2, #12
 800067c:	4c7c      	ldr	r4, [pc, #496]	; (8000870 <HAL_RCC_OscConfig+0x318>)
 800067e:	6863      	ldr	r3, [r4, #4]
 8000680:	4213      	tst	r3, r2
 8000682:	d00b      	beq.n	800069c <HAL_RCC_OscConfig+0x144>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000684:	6863      	ldr	r3, [r4, #4]
 8000686:	4013      	ands	r3, r2
 8000688:	2b08      	cmp	r3, #8
 800068a:	d115      	bne.n	80006b8 <HAL_RCC_OscConfig+0x160>
 800068c:	22c0      	movs	r2, #192	; 0xc0
 800068e:	6863      	ldr	r3, [r4, #4]
 8000690:	0252      	lsls	r2, r2, #9
 8000692:	4013      	ands	r3, r2
 8000694:	2280      	movs	r2, #128	; 0x80
 8000696:	0212      	lsls	r2, r2, #8
 8000698:	4293      	cmp	r3, r2
 800069a:	d10d      	bne.n	80006b8 <HAL_RCC_OscConfig+0x160>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800069c:	6823      	ldr	r3, [r4, #0]
 800069e:	079b      	lsls	r3, r3, #30
 80006a0:	d502      	bpl.n	80006a8 <HAL_RCC_OscConfig+0x150>
 80006a2:	68eb      	ldr	r3, [r5, #12]
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d1a5      	bne.n	80005f4 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80006a8:	21f8      	movs	r1, #248	; 0xf8
 80006aa:	6822      	ldr	r2, [r4, #0]
 80006ac:	692b      	ldr	r3, [r5, #16]
 80006ae:	438a      	bics	r2, r1
 80006b0:	00db      	lsls	r3, r3, #3
 80006b2:	4313      	orrs	r3, r2
 80006b4:	6023      	str	r3, [r4, #0]
 80006b6:	e759      	b.n	800056c <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80006b8:	68ea      	ldr	r2, [r5, #12]
 80006ba:	2301      	movs	r3, #1
 80006bc:	2a00      	cmp	r2, #0
 80006be:	d00f      	beq.n	80006e0 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_ENABLE();
 80006c0:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006c2:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 80006c4:	4313      	orrs	r3, r2
 80006c6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006c8:	f7ff fdf0 	bl	80002ac <HAL_GetTick>
 80006cc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006ce:	6823      	ldr	r3, [r4, #0]
 80006d0:	4233      	tst	r3, r6
 80006d2:	d1e9      	bne.n	80006a8 <HAL_RCC_OscConfig+0x150>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006d4:	f7ff fdea 	bl	80002ac <HAL_GetTick>
 80006d8:	1bc0      	subs	r0, r0, r7
 80006da:	2802      	cmp	r0, #2
 80006dc:	d9f7      	bls.n	80006ce <HAL_RCC_OscConfig+0x176>
 80006de:	e7a1      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
        __HAL_RCC_HSI_DISABLE();
 80006e0:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006e2:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 80006e4:	439a      	bics	r2, r3
 80006e6:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 80006e8:	f7ff fde0 	bl	80002ac <HAL_GetTick>
 80006ec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006ee:	6823      	ldr	r3, [r4, #0]
 80006f0:	4233      	tst	r3, r6
 80006f2:	d100      	bne.n	80006f6 <HAL_RCC_OscConfig+0x19e>
 80006f4:	e73a      	b.n	800056c <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006f6:	f7ff fdd9 	bl	80002ac <HAL_GetTick>
 80006fa:	1bc0      	subs	r0, r0, r7
 80006fc:	2802      	cmp	r0, #2
 80006fe:	d9f6      	bls.n	80006ee <HAL_RCC_OscConfig+0x196>
 8000700:	e790      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000702:	69ea      	ldr	r2, [r5, #28]
 8000704:	2301      	movs	r3, #1
 8000706:	4c5a      	ldr	r4, [pc, #360]	; (8000870 <HAL_RCC_OscConfig+0x318>)
 8000708:	2a00      	cmp	r2, #0
 800070a:	d010      	beq.n	800072e <HAL_RCC_OscConfig+0x1d6>
      __HAL_RCC_LSI_ENABLE();
 800070c:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800070e:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000710:	4313      	orrs	r3, r2
 8000712:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000714:	f7ff fdca 	bl	80002ac <HAL_GetTick>
 8000718:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800071a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800071c:	4233      	tst	r3, r6
 800071e:	d000      	beq.n	8000722 <HAL_RCC_OscConfig+0x1ca>
 8000720:	e728      	b.n	8000574 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000722:	f7ff fdc3 	bl	80002ac <HAL_GetTick>
 8000726:	1bc0      	subs	r0, r0, r7
 8000728:	2802      	cmp	r0, #2
 800072a:	d9f6      	bls.n	800071a <HAL_RCC_OscConfig+0x1c2>
 800072c:	e77a      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_LSI_DISABLE();
 800072e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000730:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000732:	439a      	bics	r2, r3
 8000734:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000736:	f7ff fdb9 	bl	80002ac <HAL_GetTick>
 800073a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800073c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800073e:	4233      	tst	r3, r6
 8000740:	d100      	bne.n	8000744 <HAL_RCC_OscConfig+0x1ec>
 8000742:	e717      	b.n	8000574 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000744:	f7ff fdb2 	bl	80002ac <HAL_GetTick>
 8000748:	1bc0      	subs	r0, r0, r7
 800074a:	2802      	cmp	r0, #2
 800074c:	d9f6      	bls.n	800073c <HAL_RCC_OscConfig+0x1e4>
 800074e:	e769      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000750:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000752:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000754:	4c46      	ldr	r4, [pc, #280]	; (8000870 <HAL_RCC_OscConfig+0x318>)
 8000756:	0552      	lsls	r2, r2, #21
 8000758:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 800075a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800075c:	4213      	tst	r3, r2
 800075e:	d108      	bne.n	8000772 <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000760:	69e3      	ldr	r3, [r4, #28]
 8000762:	4313      	orrs	r3, r2
 8000764:	61e3      	str	r3, [r4, #28]
 8000766:	69e3      	ldr	r3, [r4, #28]
 8000768:	4013      	ands	r3, r2
 800076a:	9303      	str	r3, [sp, #12]
 800076c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800076e:	2301      	movs	r3, #1
 8000770:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000772:	2780      	movs	r7, #128	; 0x80
 8000774:	4e41      	ldr	r6, [pc, #260]	; (800087c <HAL_RCC_OscConfig+0x324>)
 8000776:	007f      	lsls	r7, r7, #1
 8000778:	6833      	ldr	r3, [r6, #0]
 800077a:	423b      	tst	r3, r7
 800077c:	d006      	beq.n	800078c <HAL_RCC_OscConfig+0x234>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800077e:	68ab      	ldr	r3, [r5, #8]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d113      	bne.n	80007ac <HAL_RCC_OscConfig+0x254>
 8000784:	6a22      	ldr	r2, [r4, #32]
 8000786:	4313      	orrs	r3, r2
 8000788:	6223      	str	r3, [r4, #32]
 800078a:	e030      	b.n	80007ee <HAL_RCC_OscConfig+0x296>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800078c:	6833      	ldr	r3, [r6, #0]
 800078e:	433b      	orrs	r3, r7
 8000790:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000792:	f7ff fd8b 	bl	80002ac <HAL_GetTick>
 8000796:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000798:	6833      	ldr	r3, [r6, #0]
 800079a:	423b      	tst	r3, r7
 800079c:	d1ef      	bne.n	800077e <HAL_RCC_OscConfig+0x226>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800079e:	f7ff fd85 	bl	80002ac <HAL_GetTick>
 80007a2:	9b01      	ldr	r3, [sp, #4]
 80007a4:	1ac0      	subs	r0, r0, r3
 80007a6:	2864      	cmp	r0, #100	; 0x64
 80007a8:	d9f6      	bls.n	8000798 <HAL_RCC_OscConfig+0x240>
 80007aa:	e73b      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
 80007ac:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d114      	bne.n	80007dc <HAL_RCC_OscConfig+0x284>
 80007b2:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80007b4:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007b6:	4393      	bics	r3, r2
 80007b8:	6223      	str	r3, [r4, #32]
 80007ba:	6a23      	ldr	r3, [r4, #32]
 80007bc:	3203      	adds	r2, #3
 80007be:	4393      	bics	r3, r2
 80007c0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80007c2:	f7ff fd73 	bl	80002ac <HAL_GetTick>
 80007c6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80007c8:	6a23      	ldr	r3, [r4, #32]
 80007ca:	423b      	tst	r3, r7
 80007cc:	d025      	beq.n	800081a <HAL_RCC_OscConfig+0x2c2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007ce:	f7ff fd6d 	bl	80002ac <HAL_GetTick>
 80007d2:	4b2b      	ldr	r3, [pc, #172]	; (8000880 <HAL_RCC_OscConfig+0x328>)
 80007d4:	1b80      	subs	r0, r0, r6
 80007d6:	4298      	cmp	r0, r3
 80007d8:	d9f6      	bls.n	80007c8 <HAL_RCC_OscConfig+0x270>
 80007da:	e723      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007dc:	2b05      	cmp	r3, #5
 80007de:	d10b      	bne.n	80007f8 <HAL_RCC_OscConfig+0x2a0>
 80007e0:	6a21      	ldr	r1, [r4, #32]
 80007e2:	3b01      	subs	r3, #1
 80007e4:	430b      	orrs	r3, r1
 80007e6:	6223      	str	r3, [r4, #32]
 80007e8:	6a23      	ldr	r3, [r4, #32]
 80007ea:	431a      	orrs	r2, r3
 80007ec:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 80007ee:	f7ff fd5d 	bl	80002ac <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007f2:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80007f4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007f6:	e00d      	b.n	8000814 <HAL_RCC_OscConfig+0x2bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007f8:	6a23      	ldr	r3, [r4, #32]
 80007fa:	4393      	bics	r3, r2
 80007fc:	2204      	movs	r2, #4
 80007fe:	6223      	str	r3, [r4, #32]
 8000800:	6a23      	ldr	r3, [r4, #32]
 8000802:	4393      	bics	r3, r2
 8000804:	e7c0      	b.n	8000788 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000806:	f7ff fd51 	bl	80002ac <HAL_GetTick>
 800080a:	4b1d      	ldr	r3, [pc, #116]	; (8000880 <HAL_RCC_OscConfig+0x328>)
 800080c:	1b80      	subs	r0, r0, r6
 800080e:	4298      	cmp	r0, r3
 8000810:	d900      	bls.n	8000814 <HAL_RCC_OscConfig+0x2bc>
 8000812:	e707      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000814:	6a23      	ldr	r3, [r4, #32]
 8000816:	423b      	tst	r3, r7
 8000818:	d0f5      	beq.n	8000806 <HAL_RCC_OscConfig+0x2ae>
    if(pwrclkchanged == SET)
 800081a:	9b00      	ldr	r3, [sp, #0]
 800081c:	2b01      	cmp	r3, #1
 800081e:	d000      	beq.n	8000822 <HAL_RCC_OscConfig+0x2ca>
 8000820:	e6ac      	b.n	800057c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000822:	69e3      	ldr	r3, [r4, #28]
 8000824:	4a17      	ldr	r2, [pc, #92]	; (8000884 <HAL_RCC_OscConfig+0x32c>)
 8000826:	4013      	ands	r3, r2
 8000828:	61e3      	str	r3, [r4, #28]
 800082a:	e6a7      	b.n	800057c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800082c:	f7ff fd3e 	bl	80002ac <HAL_GetTick>
 8000830:	1bc0      	subs	r0, r0, r7
 8000832:	2802      	cmp	r0, #2
 8000834:	d800      	bhi.n	8000838 <HAL_RCC_OscConfig+0x2e0>
 8000836:	e6b4      	b.n	80005a2 <HAL_RCC_OscConfig+0x4a>
 8000838:	e6f4      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800083a:	3205      	adds	r2, #5
 800083c:	d103      	bne.n	8000846 <HAL_RCC_OscConfig+0x2ee>
      __HAL_RCC_HSI14ADC_ENABLE();
 800083e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000840:	439a      	bics	r2, r3
 8000842:	6362      	str	r2, [r4, #52]	; 0x34
 8000844:	e6b1      	b.n	80005aa <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000846:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000848:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800084a:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 800084c:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800084e:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000850:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000852:	4393      	bics	r3, r2
 8000854:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000856:	f7ff fd29 	bl	80002ac <HAL_GetTick>
 800085a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800085c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800085e:	4233      	tst	r3, r6
 8000860:	d100      	bne.n	8000864 <HAL_RCC_OscConfig+0x30c>
 8000862:	e6a9      	b.n	80005b8 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000864:	f7ff fd22 	bl	80002ac <HAL_GetTick>
 8000868:	1bc0      	subs	r0, r0, r7
 800086a:	2802      	cmp	r0, #2
 800086c:	d9f6      	bls.n	800085c <HAL_RCC_OscConfig+0x304>
 800086e:	e6d9      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
 8000870:	40021000 	.word	0x40021000
 8000874:	fffeffff 	.word	0xfffeffff
 8000878:	fffbffff 	.word	0xfffbffff
 800087c:	40007000 	.word	0x40007000
 8000880:	00001388 	.word	0x00001388
 8000884:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000888:	220c      	movs	r2, #12
 800088a:	4c26      	ldr	r4, [pc, #152]	; (8000924 <HAL_RCC_OscConfig+0x3cc>)
      return HAL_ERROR;
 800088c:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800088e:	6863      	ldr	r3, [r4, #4]
 8000890:	4013      	ands	r3, r2
 8000892:	2b08      	cmp	r3, #8
 8000894:	d100      	bne.n	8000898 <HAL_RCC_OscConfig+0x340>
 8000896:	e6ae      	b.n	80005f6 <HAL_RCC_OscConfig+0x9e>
        __HAL_RCC_PLL_DISABLE();
 8000898:	6823      	ldr	r3, [r4, #0]
 800089a:	4a23      	ldr	r2, [pc, #140]	; (8000928 <HAL_RCC_OscConfig+0x3d0>)
 800089c:	4013      	ands	r3, r2
 800089e:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008a0:	2902      	cmp	r1, #2
 80008a2:	d12f      	bne.n	8000904 <HAL_RCC_OscConfig+0x3ac>
        tickstart = HAL_GetTick();
 80008a4:	f7ff fd02 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008a8:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80008aa:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008ac:	04b6      	lsls	r6, r6, #18
 80008ae:	6823      	ldr	r3, [r4, #0]
 80008b0:	4233      	tst	r3, r6
 80008b2:	d121      	bne.n	80008f8 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80008b4:	220f      	movs	r2, #15
 80008b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80008b8:	4393      	bics	r3, r2
 80008ba:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80008bc:	4313      	orrs	r3, r2
 80008be:	62e3      	str	r3, [r4, #44]	; 0x2c
 80008c0:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80008c2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80008c4:	6862      	ldr	r2, [r4, #4]
 80008c6:	430b      	orrs	r3, r1
 80008c8:	4918      	ldr	r1, [pc, #96]	; (800092c <HAL_RCC_OscConfig+0x3d4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80008ca:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80008cc:	400a      	ands	r2, r1
 80008ce:	4313      	orrs	r3, r2
 80008d0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80008d2:	2380      	movs	r3, #128	; 0x80
 80008d4:	6822      	ldr	r2, [r4, #0]
 80008d6:	045b      	lsls	r3, r3, #17
 80008d8:	4313      	orrs	r3, r2
 80008da:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80008dc:	f7ff fce6 	bl	80002ac <HAL_GetTick>
 80008e0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80008e2:	04ad      	lsls	r5, r5, #18
 80008e4:	6823      	ldr	r3, [r4, #0]
 80008e6:	422b      	tst	r3, r5
 80008e8:	d000      	beq.n	80008ec <HAL_RCC_OscConfig+0x394>
 80008ea:	e669      	b.n	80005c0 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008ec:	f7ff fcde 	bl	80002ac <HAL_GetTick>
 80008f0:	1b80      	subs	r0, r0, r6
 80008f2:	2802      	cmp	r0, #2
 80008f4:	d9f6      	bls.n	80008e4 <HAL_RCC_OscConfig+0x38c>
 80008f6:	e695      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008f8:	f7ff fcd8 	bl	80002ac <HAL_GetTick>
 80008fc:	1bc0      	subs	r0, r0, r7
 80008fe:	2802      	cmp	r0, #2
 8000900:	d9d5      	bls.n	80008ae <HAL_RCC_OscConfig+0x356>
 8000902:	e68f      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
        tickstart = HAL_GetTick();
 8000904:	f7ff fcd2 	bl	80002ac <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000908:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 800090a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800090c:	04ad      	lsls	r5, r5, #18
 800090e:	6823      	ldr	r3, [r4, #0]
 8000910:	422b      	tst	r3, r5
 8000912:	d100      	bne.n	8000916 <HAL_RCC_OscConfig+0x3be>
 8000914:	e654      	b.n	80005c0 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000916:	f7ff fcc9 	bl	80002ac <HAL_GetTick>
 800091a:	1b80      	subs	r0, r0, r6
 800091c:	2802      	cmp	r0, #2
 800091e:	d9f6      	bls.n	800090e <HAL_RCC_OscConfig+0x3b6>
 8000920:	e680      	b.n	8000624 <HAL_RCC_OscConfig+0xcc>
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	40021000 	.word	0x40021000
 8000928:	feffffff 	.word	0xfeffffff
 800092c:	ffc27fff 	.word	0xffc27fff

08000930 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000930:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000932:	4d12      	ldr	r5, [pc, #72]	; (800097c <HAL_RCC_GetSysClockFreq+0x4c>)
{
 8000934:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000936:	2210      	movs	r2, #16
 8000938:	0029      	movs	r1, r5
 800093a:	4668      	mov	r0, sp
 800093c:	f001 ff54 	bl	80027e8 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000940:	0029      	movs	r1, r5
 8000942:	ac04      	add	r4, sp, #16
 8000944:	3110      	adds	r1, #16
 8000946:	2210      	movs	r2, #16
 8000948:	0020      	movs	r0, r4
 800094a:	f001 ff4d 	bl	80027e8 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800094e:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000950:	490b      	ldr	r1, [pc, #44]	; (8000980 <HAL_RCC_GetSysClockFreq+0x50>)
 8000952:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000954:	401a      	ands	r2, r3
 8000956:	2a08      	cmp	r2, #8
 8000958:	d10d      	bne.n	8000976 <HAL_RCC_GetSysClockFreq+0x46>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800095a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800095c:	210f      	movs	r1, #15
 800095e:	4668      	mov	r0, sp
 8000960:	0c9b      	lsrs	r3, r3, #18
 8000962:	400b      	ands	r3, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000964:	400a      	ands	r2, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000966:	5cc5      	ldrb	r5, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000968:	5ca1      	ldrb	r1, [r4, r2]
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800096a:	4806      	ldr	r0, [pc, #24]	; (8000984 <HAL_RCC_GetSysClockFreq+0x54>)
 800096c:	f7ff fbe8 	bl	8000140 <__udivsi3>
 8000970:	4368      	muls	r0, r5
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000972:	b009      	add	sp, #36	; 0x24
 8000974:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 8000976:	4803      	ldr	r0, [pc, #12]	; (8000984 <HAL_RCC_GetSysClockFreq+0x54>)
  return sysclockfreq;
 8000978:	e7fb      	b.n	8000972 <HAL_RCC_GetSysClockFreq+0x42>
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	08002834 	.word	0x08002834
 8000980:	40021000 	.word	0x40021000
 8000984:	007a1200 	.word	0x007a1200

08000988 <HAL_RCC_ClockConfig>:
{
 8000988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800098a:	2201      	movs	r2, #1
 800098c:	4c43      	ldr	r4, [pc, #268]	; (8000a9c <HAL_RCC_ClockConfig+0x114>)
{
 800098e:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000990:	6823      	ldr	r3, [r4, #0]
{
 8000992:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000994:	4013      	ands	r3, r2
 8000996:	428b      	cmp	r3, r1
 8000998:	d31c      	bcc.n	80009d4 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800099a:	6832      	ldr	r2, [r6, #0]
 800099c:	0793      	lsls	r3, r2, #30
 800099e:	d423      	bmi.n	80009e8 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80009a0:	07d3      	lsls	r3, r2, #31
 80009a2:	d429      	bmi.n	80009f8 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80009a4:	2301      	movs	r3, #1
 80009a6:	6822      	ldr	r2, [r4, #0]
 80009a8:	401a      	ands	r2, r3
 80009aa:	4297      	cmp	r7, r2
 80009ac:	d367      	bcc.n	8000a7e <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009ae:	6833      	ldr	r3, [r6, #0]
 80009b0:	4c3b      	ldr	r4, [pc, #236]	; (8000aa0 <HAL_RCC_ClockConfig+0x118>)
 80009b2:	075b      	lsls	r3, r3, #29
 80009b4:	d46a      	bmi.n	8000a8c <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80009b6:	f7ff ffbb 	bl	8000930 <HAL_RCC_GetSysClockFreq>
 80009ba:	6863      	ldr	r3, [r4, #4]
 80009bc:	4a39      	ldr	r2, [pc, #228]	; (8000aa4 <HAL_RCC_ClockConfig+0x11c>)
 80009be:	061b      	lsls	r3, r3, #24
 80009c0:	0f1b      	lsrs	r3, r3, #28
 80009c2:	5cd3      	ldrb	r3, [r2, r3]
 80009c4:	40d8      	lsrs	r0, r3
 80009c6:	4b38      	ldr	r3, [pc, #224]	; (8000aa8 <HAL_RCC_ClockConfig+0x120>)
 80009c8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80009ca:	2003      	movs	r0, #3
 80009cc:	f7ff fc44 	bl	8000258 <HAL_InitTick>
  return HAL_OK;
 80009d0:	2000      	movs	r0, #0
 80009d2:	e008      	b.n	80009e6 <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009d4:	6823      	ldr	r3, [r4, #0]
 80009d6:	4393      	bics	r3, r2
 80009d8:	430b      	orrs	r3, r1
 80009da:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80009dc:	6823      	ldr	r3, [r4, #0]
 80009de:	4013      	ands	r3, r2
 80009e0:	4299      	cmp	r1, r3
 80009e2:	d0da      	beq.n	800099a <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 80009e4:	2001      	movs	r0, #1
}
 80009e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009e8:	20f0      	movs	r0, #240	; 0xf0
 80009ea:	492d      	ldr	r1, [pc, #180]	; (8000aa0 <HAL_RCC_ClockConfig+0x118>)
 80009ec:	684b      	ldr	r3, [r1, #4]
 80009ee:	4383      	bics	r3, r0
 80009f0:	68b0      	ldr	r0, [r6, #8]
 80009f2:	4303      	orrs	r3, r0
 80009f4:	604b      	str	r3, [r1, #4]
 80009f6:	e7d3      	b.n	80009a0 <HAL_RCC_ClockConfig+0x18>
 80009f8:	4d29      	ldr	r5, [pc, #164]	; (8000aa0 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009fa:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009fc:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009fe:	2a01      	cmp	r2, #1
 8000a00:	d11a      	bne.n	8000a38 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a02:	039b      	lsls	r3, r3, #14
 8000a04:	d5ee      	bpl.n	80009e4 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a06:	2103      	movs	r1, #3
 8000a08:	686b      	ldr	r3, [r5, #4]
 8000a0a:	438b      	bics	r3, r1
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000a10:	f7ff fc4c 	bl	80002ac <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a14:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000a16:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d115      	bne.n	8000a48 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a1c:	220c      	movs	r2, #12
 8000a1e:	686b      	ldr	r3, [r5, #4]
 8000a20:	4013      	ands	r3, r2
 8000a22:	2b04      	cmp	r3, #4
 8000a24:	d0be      	beq.n	80009a4 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a26:	f7ff fc41 	bl	80002ac <HAL_GetTick>
 8000a2a:	9b01      	ldr	r3, [sp, #4]
 8000a2c:	1ac0      	subs	r0, r0, r3
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	; (8000aac <HAL_RCC_ClockConfig+0x124>)
 8000a30:	4298      	cmp	r0, r3
 8000a32:	d9f3      	bls.n	8000a1c <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000a34:	2003      	movs	r0, #3
 8000a36:	e7d6      	b.n	80009e6 <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a38:	2a02      	cmp	r2, #2
 8000a3a:	d102      	bne.n	8000a42 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a3c:	019b      	lsls	r3, r3, #6
 8000a3e:	d4e2      	bmi.n	8000a06 <HAL_RCC_ClockConfig+0x7e>
 8000a40:	e7d0      	b.n	80009e4 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a42:	079b      	lsls	r3, r3, #30
 8000a44:	d4df      	bmi.n	8000a06 <HAL_RCC_ClockConfig+0x7e>
 8000a46:	e7cd      	b.n	80009e4 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a48:	2b02      	cmp	r3, #2
 8000a4a:	d012      	beq.n	8000a72 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a4c:	220c      	movs	r2, #12
 8000a4e:	686b      	ldr	r3, [r5, #4]
 8000a50:	4213      	tst	r3, r2
 8000a52:	d0a7      	beq.n	80009a4 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a54:	f7ff fc2a 	bl	80002ac <HAL_GetTick>
 8000a58:	9b01      	ldr	r3, [sp, #4]
 8000a5a:	1ac0      	subs	r0, r0, r3
 8000a5c:	4b13      	ldr	r3, [pc, #76]	; (8000aac <HAL_RCC_ClockConfig+0x124>)
 8000a5e:	4298      	cmp	r0, r3
 8000a60:	d9f4      	bls.n	8000a4c <HAL_RCC_ClockConfig+0xc4>
 8000a62:	e7e7      	b.n	8000a34 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a64:	f7ff fc22 	bl	80002ac <HAL_GetTick>
 8000a68:	9b01      	ldr	r3, [sp, #4]
 8000a6a:	1ac0      	subs	r0, r0, r3
 8000a6c:	4b0f      	ldr	r3, [pc, #60]	; (8000aac <HAL_RCC_ClockConfig+0x124>)
 8000a6e:	4298      	cmp	r0, r3
 8000a70:	d8e0      	bhi.n	8000a34 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a72:	220c      	movs	r2, #12
 8000a74:	686b      	ldr	r3, [r5, #4]
 8000a76:	4013      	ands	r3, r2
 8000a78:	2b08      	cmp	r3, #8
 8000a7a:	d1f3      	bne.n	8000a64 <HAL_RCC_ClockConfig+0xdc>
 8000a7c:	e792      	b.n	80009a4 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a7e:	6822      	ldr	r2, [r4, #0]
 8000a80:	439a      	bics	r2, r3
 8000a82:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a84:	6822      	ldr	r2, [r4, #0]
 8000a86:	421a      	tst	r2, r3
 8000a88:	d1ac      	bne.n	80009e4 <HAL_RCC_ClockConfig+0x5c>
 8000a8a:	e790      	b.n	80009ae <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000a8c:	6863      	ldr	r3, [r4, #4]
 8000a8e:	4a08      	ldr	r2, [pc, #32]	; (8000ab0 <HAL_RCC_ClockConfig+0x128>)
 8000a90:	4013      	ands	r3, r2
 8000a92:	68f2      	ldr	r2, [r6, #12]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	6063      	str	r3, [r4, #4]
 8000a98:	e78d      	b.n	80009b6 <HAL_RCC_ClockConfig+0x2e>
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	40022000 	.word	0x40022000
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	080028b0 	.word	0x080028b0
 8000aa8:	20000004 	.word	0x20000004
 8000aac:	00001388 	.word	0x00001388
 8000ab0:	fffff8ff 	.word	0xfffff8ff

08000ab4 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000ab4:	4b01      	ldr	r3, [pc, #4]	; (8000abc <HAL_RCC_GetHCLKFreq+0x8>)
 8000ab6:	6818      	ldr	r0, [r3, #0]
}
 8000ab8:	4770      	bx	lr
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	20000004 	.word	0x20000004

08000ac0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000ac0:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000ac2:	4a05      	ldr	r2, [pc, #20]	; (8000ad8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	055b      	lsls	r3, r3, #21
 8000ac8:	0f5b      	lsrs	r3, r3, #29
 8000aca:	5cd3      	ldrb	r3, [r2, r3]
 8000acc:	4a03      	ldr	r2, [pc, #12]	; (8000adc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000ace:	6810      	ldr	r0, [r2, #0]
 8000ad0:	40d8      	lsrs	r0, r3
}    
 8000ad2:	4770      	bx	lr
 8000ad4:	40021000 	.word	0x40021000
 8000ad8:	080028c0 	.word	0x080028c0
 8000adc:	20000004 	.word	0x20000004

08000ae0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000ae0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000ae2:	6803      	ldr	r3, [r0, #0]
{
 8000ae4:	b085      	sub	sp, #20
 8000ae6:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000ae8:	03db      	lsls	r3, r3, #15
 8000aea:	d528      	bpl.n	8000b3e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000aec:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000aee:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000af0:	4c3b      	ldr	r4, [pc, #236]	; (8000be0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000af2:	0552      	lsls	r2, r2, #21
 8000af4:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000af6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000af8:	4213      	tst	r3, r2
 8000afa:	d108      	bne.n	8000b0e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000afc:	69e3      	ldr	r3, [r4, #28]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	61e3      	str	r3, [r4, #28]
 8000b02:	69e3      	ldr	r3, [r4, #28]
 8000b04:	4013      	ands	r3, r2
 8000b06:	9303      	str	r3, [sp, #12]
 8000b08:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b0e:	2780      	movs	r7, #128	; 0x80
 8000b10:	4e34      	ldr	r6, [pc, #208]	; (8000be4 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000b12:	007f      	lsls	r7, r7, #1
 8000b14:	6833      	ldr	r3, [r6, #0]
 8000b16:	423b      	tst	r3, r7
 8000b18:	d02f      	beq.n	8000b7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000b1a:	22c0      	movs	r2, #192	; 0xc0
 8000b1c:	6a23      	ldr	r3, [r4, #32]
 8000b1e:	0092      	lsls	r2, r2, #2
 8000b20:	4013      	ands	r3, r2
 8000b22:	4e31      	ldr	r6, [pc, #196]	; (8000be8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000b24:	d13b      	bne.n	8000b9e <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000b26:	6a23      	ldr	r3, [r4, #32]
 8000b28:	401e      	ands	r6, r3
 8000b2a:	686b      	ldr	r3, [r5, #4]
 8000b2c:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000b2e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000b30:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d103      	bne.n	8000b3e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b36:	69e3      	ldr	r3, [r4, #28]
 8000b38:	4a2c      	ldr	r2, [pc, #176]	; (8000bec <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000b3e:	682a      	ldr	r2, [r5, #0]
 8000b40:	07d3      	lsls	r3, r2, #31
 8000b42:	d506      	bpl.n	8000b52 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000b44:	2003      	movs	r0, #3
 8000b46:	4926      	ldr	r1, [pc, #152]	; (8000be0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000b48:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000b4a:	4383      	bics	r3, r0
 8000b4c:	68a8      	ldr	r0, [r5, #8]
 8000b4e:	4303      	orrs	r3, r0
 8000b50:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000b52:	0693      	lsls	r3, r2, #26
 8000b54:	d506      	bpl.n	8000b64 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000b56:	2010      	movs	r0, #16
 8000b58:	4921      	ldr	r1, [pc, #132]	; (8000be0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000b5a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000b5c:	4383      	bics	r3, r0
 8000b5e:	68e8      	ldr	r0, [r5, #12]
 8000b60:	4303      	orrs	r3, r0
 8000b62:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000b64:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000b66:	0393      	lsls	r3, r2, #14
 8000b68:	d517      	bpl.n	8000b9a <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000b6a:	2180      	movs	r1, #128	; 0x80
 8000b6c:	4a1c      	ldr	r2, [pc, #112]	; (8000be0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000b6e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000b70:	438b      	bics	r3, r1
 8000b72:	6929      	ldr	r1, [r5, #16]
 8000b74:	430b      	orrs	r3, r1
 8000b76:	6313      	str	r3, [r2, #48]	; 0x30
 8000b78:	e00f      	b.n	8000b9a <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b7a:	6833      	ldr	r3, [r6, #0]
 8000b7c:	433b      	orrs	r3, r7
 8000b7e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000b80:	f7ff fb94 	bl	80002ac <HAL_GetTick>
 8000b84:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b86:	6833      	ldr	r3, [r6, #0]
 8000b88:	423b      	tst	r3, r7
 8000b8a:	d1c6      	bne.n	8000b1a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b8c:	f7ff fb8e 	bl	80002ac <HAL_GetTick>
 8000b90:	9b01      	ldr	r3, [sp, #4]
 8000b92:	1ac0      	subs	r0, r0, r3
 8000b94:	2864      	cmp	r0, #100	; 0x64
 8000b96:	d9f6      	bls.n	8000b86 <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 8000b98:	2003      	movs	r0, #3
}
 8000b9a:	b005      	add	sp, #20
 8000b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000b9e:	6869      	ldr	r1, [r5, #4]
 8000ba0:	400a      	ands	r2, r1
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d0bf      	beq.n	8000b26 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000ba6:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000ba8:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000baa:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000bac:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000bae:	025b      	lsls	r3, r3, #9
 8000bb0:	4303      	orrs	r3, r0
 8000bb2:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000bb4:	6a23      	ldr	r3, [r4, #32]
 8000bb6:	480e      	ldr	r0, [pc, #56]	; (8000bf0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000bb8:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000bba:	4003      	ands	r3, r0
 8000bbc:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000bbe:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000bc0:	07d3      	lsls	r3, r2, #31
 8000bc2:	d5b0      	bpl.n	8000b26 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000bc4:	f7ff fb72 	bl	80002ac <HAL_GetTick>
 8000bc8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bca:	2202      	movs	r2, #2
 8000bcc:	6a23      	ldr	r3, [r4, #32]
 8000bce:	4213      	tst	r3, r2
 8000bd0:	d1a9      	bne.n	8000b26 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000bd2:	f7ff fb6b 	bl	80002ac <HAL_GetTick>
 8000bd6:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000bd8:	1bc0      	subs	r0, r0, r7
 8000bda:	4298      	cmp	r0, r3
 8000bdc:	d9f5      	bls.n	8000bca <HAL_RCCEx_PeriphCLKConfig+0xea>
 8000bde:	e7db      	b.n	8000b98 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8000be0:	40021000 	.word	0x40021000
 8000be4:	40007000 	.word	0x40007000
 8000be8:	fffffcff 	.word	0xfffffcff
 8000bec:	efffffff 	.word	0xefffffff
 8000bf0:	fffeffff 	.word	0xfffeffff
 8000bf4:	00001388 	.word	0x00001388

08000bf8 <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8000bf8:	6803      	ldr	r3, [r0, #0]
{  
 8000bfa:	b510      	push	{r4, lr}
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8000bfc:	689a      	ldr	r2, [r3, #8]
{  
 8000bfe:	0004      	movs	r4, r0
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8000c00:	04d2      	lsls	r2, r2, #19
 8000c02:	d50a      	bpl.n	8000c1a <HAL_RTC_AlarmIRQHandler+0x22>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8000c04:	68db      	ldr	r3, [r3, #12]
 8000c06:	05db      	lsls	r3, r3, #23
 8000c08:	d507      	bpl.n	8000c1a <HAL_RTC_AlarmIRQHandler+0x22>
    {
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8000c0a:	f001 fb21 	bl	8002250 <HAL_RTC_AlarmAEventCallback>

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8000c0e:	6821      	ldr	r1, [r4, #0]
 8000c10:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <HAL_RTC_AlarmIRQHandler+0x30>)
 8000c12:	68ca      	ldr	r2, [r1, #12]
 8000c14:	b2d2      	uxtb	r2, r2
 8000c16:	4313      	orrs	r3, r2
 8000c18:	60cb      	str	r3, [r1, #12]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8000c1a:	2280      	movs	r2, #128	; 0x80
 8000c1c:	4b03      	ldr	r3, [pc, #12]	; (8000c2c <HAL_RTC_AlarmIRQHandler+0x34>)
 8000c1e:	0292      	lsls	r2, r2, #10
 8000c20:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8000c22:	2301      	movs	r3, #1
 8000c24:	7763      	strb	r3, [r4, #29]
}
 8000c26:	bd10      	pop	{r4, pc}
 8000c28:	fffffe7f 	.word	0xfffffe7f
 8000c2c:	40010400 	.word	0x40010400

08000c30 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8000c30:	21a0      	movs	r1, #160	; 0xa0
 8000c32:	6802      	ldr	r2, [r0, #0]
{
 8000c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8000c36:	68d3      	ldr	r3, [r2, #12]
{
 8000c38:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8000c3a:	438b      	bics	r3, r1
 8000c3c:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8000c3e:	f7ff fb35 	bl	80002ac <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
  {
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c42:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 8000c44:	0006      	movs	r6, r0
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8000c46:	2520      	movs	r5, #32
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c48:	00bf      	lsls	r7, r7, #2
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8000c4a:	6823      	ldr	r3, [r4, #0]
 8000c4c:	68db      	ldr	r3, [r3, #12]
 8000c4e:	422b      	tst	r3, r5
 8000c50:	d001      	beq.n	8000c56 <HAL_RTC_WaitForSynchro+0x26>
    {       
      return HAL_TIMEOUT;
    } 
  }

  return HAL_OK;
 8000c52:	2000      	movs	r0, #0
}
 8000c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c56:	f7ff fb29 	bl	80002ac <HAL_GetTick>
 8000c5a:	1b80      	subs	r0, r0, r6
 8000c5c:	42b8      	cmp	r0, r7
 8000c5e:	d9f4      	bls.n	8000c4a <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 8000c60:	2003      	movs	r0, #3
 8000c62:	e7f7      	b.n	8000c54 <HAL_RTC_WaitForSynchro+0x24>

08000c64 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8000c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8000c66:	2440      	movs	r4, #64	; 0x40
 8000c68:	6803      	ldr	r3, [r0, #0]
{
 8000c6a:	0005      	movs	r5, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8000c6c:	68da      	ldr	r2, [r3, #12]
 8000c6e:	4222      	tst	r2, r4
 8000c70:	d001      	beq.n	8000c76 <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 8000c72:	2000      	movs	r0, #0
}
 8000c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8000c76:	2201      	movs	r2, #1
 8000c78:	4252      	negs	r2, r2
 8000c7a:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8000c7c:	f7ff fb16 	bl	80002ac <HAL_GetTick>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c80:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 8000c82:	0006      	movs	r6, r0
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c84:	00bf      	lsls	r7, r7, #2
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8000c86:	682b      	ldr	r3, [r5, #0]
 8000c88:	68db      	ldr	r3, [r3, #12]
 8000c8a:	4223      	tst	r3, r4
 8000c8c:	d1f1      	bne.n	8000c72 <RTC_EnterInitMode+0xe>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8000c8e:	f7ff fb0d 	bl	80002ac <HAL_GetTick>
 8000c92:	1b80      	subs	r0, r0, r6
 8000c94:	42b8      	cmp	r0, r7
 8000c96:	d9f6      	bls.n	8000c86 <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 8000c98:	2003      	movs	r0, #3
 8000c9a:	e7eb      	b.n	8000c74 <RTC_EnterInitMode+0x10>

08000c9c <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8000c9c:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 8000c9e:	2809      	cmp	r0, #9
 8000ca0:	d803      	bhi.n	8000caa <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8000ca2:	011b      	lsls	r3, r3, #4
 8000ca4:	4318      	orrs	r0, r3
 8000ca6:	b2c0      	uxtb	r0, r0
}
 8000ca8:	4770      	bx	lr
    Value -= 10U;
 8000caa:	380a      	subs	r0, #10
    bcdhigh++;
 8000cac:	3301      	adds	r3, #1
    Value -= 10U;
 8000cae:	b2c0      	uxtb	r0, r0
 8000cb0:	e7f5      	b.n	8000c9e <RTC_ByteToBcd2+0x2>
	...

08000cb4 <HAL_RTC_SetTime>:
{
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000cb8:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8000cba:	7f01      	ldrb	r1, [r0, #28]
{
 8000cbc:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8000cbe:	001f      	movs	r7, r3
 8000cc0:	2901      	cmp	r1, #1
 8000cc2:	d032      	beq.n	8000d2a <HAL_RTC_SetTime+0x76>
 8000cc4:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8000cc6:	7743      	strb	r3, [r0, #29]
 8000cc8:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hrtc);
 8000cca:	7701      	strb	r1, [r0, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000ccc:	689b      	ldr	r3, [r3, #8]
 8000cce:	313f      	adds	r1, #63	; 0x3f
 8000cd0:	7828      	ldrb	r0, [r5, #0]
 8000cd2:	786e      	ldrb	r6, [r5, #1]
 8000cd4:	78af      	ldrb	r7, [r5, #2]
 8000cd6:	400b      	ands	r3, r1
  if(Format == RTC_FORMAT_BIN)
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	d128      	bne.n	8000d2e <HAL_RTC_SetTime+0x7a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d100      	bne.n	8000ce2 <HAL_RTC_SetTime+0x2e>
      sTime->TimeFormat = 0x00U;
 8000ce0:	70eb      	strb	r3, [r5, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8000ce2:	f7ff ffdb 	bl	8000c9c <RTC_ByteToBcd2>
 8000ce6:	9001      	str	r0, [sp, #4]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8000ce8:	0030      	movs	r0, r6
 8000cea:	f7ff ffd7 	bl	8000c9c <RTC_ByteToBcd2>
 8000cee:	0006      	movs	r6, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8000cf0:	0038      	movs	r0, r7
 8000cf2:	f7ff ffd3 	bl	8000c9c <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8000cf6:	78ef      	ldrb	r7, [r5, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8000cf8:	9b01      	ldr	r3, [sp, #4]
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8000cfa:	043f      	lsls	r7, r7, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8000cfc:	4307      	orrs	r7, r0
 8000cfe:	0418      	lsls	r0, r3, #16
 8000d00:	4307      	orrs	r7, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8000d02:	0236      	lsls	r6, r6, #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000d04:	22ca      	movs	r2, #202	; 0xca
 8000d06:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000d08:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8000d0a:	625a      	str	r2, [r3, #36]	; 0x24
 8000d0c:	3a77      	subs	r2, #119	; 0x77
 8000d0e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000d10:	f7ff ffa8 	bl	8000c64 <RTC_EnterInitMode>
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8000d14:	433e      	orrs	r6, r7
 8000d16:	6823      	ldr	r3, [r4, #0]
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8000d18:	1e07      	subs	r7, r0, #0
 8000d1a:	d012      	beq.n	8000d42 <HAL_RTC_SetTime+0x8e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8000d1c:	22ff      	movs	r2, #255	; 0xff
 8000d1e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8000d20:	2304      	movs	r3, #4
 8000d22:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8000d24:	2300      	movs	r3, #0
 8000d26:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8000d28:	2701      	movs	r7, #1
}
 8000d2a:	0038      	movs	r0, r7
 8000d2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d100      	bne.n	8000d34 <HAL_RTC_SetTime+0x80>
      sTime->TimeFormat = 0x00U;
 8000d32:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8000d34:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8000d36:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8000d38:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8000d3a:	4337      	orrs	r7, r6
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 8000d3c:	78ee      	ldrb	r6, [r5, #3]
 8000d3e:	0436      	lsls	r6, r6, #16
 8000d40:	e7e0      	b.n	8000d04 <HAL_RTC_SetTime+0x50>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8000d42:	4814      	ldr	r0, [pc, #80]	; (8000d94 <HAL_RTC_SetTime+0xe0>)
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8000d44:	4914      	ldr	r1, [pc, #80]	; (8000d98 <HAL_RTC_SetTime+0xe4>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8000d46:	4006      	ands	r6, r0
 8000d48:	601e      	str	r6, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8000d4a:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000d4c:	6928      	ldr	r0, [r5, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8000d4e:	400a      	ands	r2, r1
 8000d50:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000d52:	68ea      	ldr	r2, [r5, #12]
 8000d54:	6899      	ldr	r1, [r3, #8]
 8000d56:	4302      	orrs	r2, r0
 8000d58:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000d5a:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8000d5c:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8000d5e:	68da      	ldr	r2, [r3, #12]
 8000d60:	438a      	bics	r2, r1
 8000d62:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	069b      	lsls	r3, r3, #26
 8000d68:	d40b      	bmi.n	8000d82 <HAL_RTC_SetTime+0xce>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8000d6a:	0020      	movs	r0, r4
 8000d6c:	f7ff ff60 	bl	8000c30 <HAL_RTC_WaitForSynchro>
 8000d70:	2800      	cmp	r0, #0
 8000d72:	d006      	beq.n	8000d82 <HAL_RTC_SetTime+0xce>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8000d74:	22ff      	movs	r2, #255	; 0xff
 8000d76:	6823      	ldr	r3, [r4, #0]
 8000d78:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000d7a:	2304      	movs	r3, #4
        __HAL_UNLOCK(hrtc);
 8000d7c:	7727      	strb	r7, [r4, #28]
        hrtc->State = HAL_RTC_STATE_ERROR;
 8000d7e:	7763      	strb	r3, [r4, #29]
 8000d80:	e7d2      	b.n	8000d28 <HAL_RTC_SetTime+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8000d82:	22ff      	movs	r2, #255	; 0xff
 8000d84:	6823      	ldr	r3, [r4, #0]
 8000d86:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc); 
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	7723      	strb	r3, [r4, #28]
   return HAL_OK;
 8000d90:	e7cb      	b.n	8000d2a <HAL_RTC_SetTime+0x76>
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	007f7f7f 	.word	0x007f7f7f
 8000d98:	fffbffff 	.word	0xfffbffff

08000d9c <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8000d9c:	230a      	movs	r3, #10
 8000d9e:	0902      	lsrs	r2, r0, #4
 8000da0:	4353      	muls	r3, r2
  return (tmp + (Value & (uint8_t)0x0FU));
 8000da2:	220f      	movs	r2, #15
 8000da4:	4010      	ands	r0, r2
 8000da6:	1818      	adds	r0, r3, r0
 8000da8:	b2c0      	uxtb	r0, r0
}
 8000daa:	4770      	bx	lr

08000dac <HAL_RTC_GetTime>:
{
 8000dac:	b570      	push	{r4, r5, r6, lr}
 8000dae:	000c      	movs	r4, r1
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8000db0:	257f      	movs	r5, #127	; 0x7f
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8000db2:	6801      	ldr	r1, [r0, #0]
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8000db4:	203f      	movs	r0, #63	; 0x3f
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8000db6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8000db8:	6063      	str	r3, [r4, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8000dba:	690b      	ldr	r3, [r1, #16]
 8000dbc:	045b      	lsls	r3, r3, #17
 8000dbe:	0c5b      	lsrs	r3, r3, #17
 8000dc0:	60a3      	str	r3, [r4, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 8000dc2:	680b      	ldr	r3, [r1, #0]
 8000dc4:	490d      	ldr	r1, [pc, #52]	; (8000dfc <HAL_RTC_GetTime+0x50>)
 8000dc6:	400b      	ands	r3, r1
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8000dc8:	0a1e      	lsrs	r6, r3, #8
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8000dca:	0c19      	lsrs	r1, r3, #16
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8000dcc:	402e      	ands	r6, r5
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8000dce:	401d      	ands	r5, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8000dd0:	2340      	movs	r3, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8000dd2:	4008      	ands	r0, r1
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8000dd4:	4019      	ands	r1, r3
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8000dd6:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8000dd8:	7066      	strb	r6, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8000dda:	70a5      	strb	r5, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8000ddc:	70e1      	strb	r1, [r4, #3]
  if(Format == RTC_FORMAT_BIN)
 8000dde:	2a00      	cmp	r2, #0
 8000de0:	d10a      	bne.n	8000df8 <HAL_RTC_GetTime+0x4c>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8000de2:	f7ff ffdb 	bl	8000d9c <RTC_Bcd2ToByte>
 8000de6:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8000de8:	0030      	movs	r0, r6
 8000dea:	f7ff ffd7 	bl	8000d9c <RTC_Bcd2ToByte>
 8000dee:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);  
 8000df0:	0028      	movs	r0, r5
 8000df2:	f7ff ffd3 	bl	8000d9c <RTC_Bcd2ToByte>
 8000df6:	70a0      	strb	r0, [r4, #2]
}
 8000df8:	2000      	movs	r0, #0
 8000dfa:	bd70      	pop	{r4, r5, r6, pc}
 8000dfc:	007f7f7f 	.word	0x007f7f7f

08000e00 <HAL_RTC_GetDate>:
{
 8000e00:	b570      	push	{r4, r5, r6, lr}
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8000e02:	253f      	movs	r5, #63	; 0x3f
{
 8000e04:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); 
 8000e06:	6803      	ldr	r3, [r0, #0]
 8000e08:	490d      	ldr	r1, [pc, #52]	; (8000e40 <HAL_RTC_GetDate+0x40>)
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	400b      	ands	r3, r1
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8000e0e:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8000e10:	04de      	lsls	r6, r3, #19
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8000e12:	401d      	ands	r5, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8000e14:	041b      	lsls	r3, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8000e16:	0ef6      	lsrs	r6, r6, #27
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8000e18:	0f5b      	lsrs	r3, r3, #29
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8000e1a:	70e0      	strb	r0, [r4, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8000e1c:	7066      	strb	r6, [r4, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8000e1e:	70a5      	strb	r5, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8000e20:	7023      	strb	r3, [r4, #0]
  if(Format == RTC_FORMAT_BIN)
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d10a      	bne.n	8000e3c <HAL_RTC_GetDate+0x3c>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8000e26:	f7ff ffb9 	bl	8000d9c <RTC_Bcd2ToByte>
 8000e2a:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8000e2c:	0030      	movs	r0, r6
 8000e2e:	f7ff ffb5 	bl	8000d9c <RTC_Bcd2ToByte>
 8000e32:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);  
 8000e34:	0028      	movs	r0, r5
 8000e36:	f7ff ffb1 	bl	8000d9c <RTC_Bcd2ToByte>
 8000e3a:	70a0      	strb	r0, [r4, #2]
}
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	bd70      	pop	{r4, r5, r6, pc}
 8000e40:	00ffff3f 	.word	0x00ffff3f

08000e44 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000e44:	6803      	ldr	r3, [r0, #0]
 8000e46:	4906      	ldr	r1, [pc, #24]	; (8000e60 <UART_EndRxTransfer+0x1c>)
 8000e48:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000e4a:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000e4c:	400a      	ands	r2, r1
 8000e4e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000e50:	689a      	ldr	r2, [r3, #8]
 8000e52:	3123      	adds	r1, #35	; 0x23
 8000e54:	31ff      	adds	r1, #255	; 0xff
 8000e56:	438a      	bics	r2, r1
 8000e58:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8000e5a:	2320      	movs	r3, #32
 8000e5c:	7003      	strb	r3, [r0, #0]
}
 8000e5e:	4770      	bx	lr
 8000e60:	fffffedf 	.word	0xfffffedf

08000e64 <HAL_UART_Receive_IT>:
{
 8000e64:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 8000e66:	0006      	movs	r6, r0
 8000e68:	366a      	adds	r6, #106	; 0x6a
 8000e6a:	7834      	ldrb	r4, [r6, #0]
{
 8000e6c:	0003      	movs	r3, r0
    return HAL_BUSY;
 8000e6e:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8000e70:	2c20      	cmp	r4, #32
 8000e72:	d135      	bne.n	8000ee0 <HAL_UART_Receive_IT+0x7c>
      return HAL_ERROR;
 8000e74:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8000e76:	2900      	cmp	r1, #0
 8000e78:	d032      	beq.n	8000ee0 <HAL_UART_Receive_IT+0x7c>
 8000e7a:	2a00      	cmp	r2, #0
 8000e7c:	d030      	beq.n	8000ee0 <HAL_UART_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000e7e:	2580      	movs	r5, #128	; 0x80
 8000e80:	689c      	ldr	r4, [r3, #8]
 8000e82:	016d      	lsls	r5, r5, #5
 8000e84:	42ac      	cmp	r4, r5
 8000e86:	d104      	bne.n	8000e92 <HAL_UART_Receive_IT+0x2e>
 8000e88:	691d      	ldr	r5, [r3, #16]
 8000e8a:	2d00      	cmp	r5, #0
 8000e8c:	d101      	bne.n	8000e92 <HAL_UART_Receive_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8000e8e:	4201      	tst	r1, r0
 8000e90:	d126      	bne.n	8000ee0 <HAL_UART_Receive_IT+0x7c>
    __HAL_LOCK(huart);
 8000e92:	001d      	movs	r5, r3
 8000e94:	3568      	adds	r5, #104	; 0x68
 8000e96:	782f      	ldrb	r7, [r5, #0]
    return HAL_BUSY;
 8000e98:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8000e9a:	2f01      	cmp	r7, #1
 8000e9c:	d020      	beq.n	8000ee0 <HAL_UART_Receive_IT+0x7c>
 8000e9e:	3801      	subs	r0, #1
 8000ea0:	7028      	strb	r0, [r5, #0]
    huart->pRxBuffPtr = pData;
 8000ea2:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8000ea4:	0019      	movs	r1, r3
 8000ea6:	3158      	adds	r1, #88	; 0x58
 8000ea8:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 8000eaa:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0152      	lsls	r2, r2, #5
 8000eb0:	4294      	cmp	r4, r2
 8000eb2:	d118      	bne.n	8000ee6 <HAL_UART_Receive_IT+0x82>
 8000eb4:	691a      	ldr	r2, [r3, #16]
 8000eb6:	2a00      	cmp	r2, #0
 8000eb8:	d113      	bne.n	8000ee2 <HAL_UART_Receive_IT+0x7e>
 8000eba:	4913      	ldr	r1, [pc, #76]	; (8000f08 <HAL_UART_Receive_IT+0xa4>)
 8000ebc:	001a      	movs	r2, r3
 8000ebe:	325c      	adds	r2, #92	; 0x5c
 8000ec0:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ec2:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000ec4:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ec6:	66d8      	str	r0, [r3, #108]	; 0x6c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000ec8:	681b      	ldr	r3, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000eca:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000ecc:	6899      	ldr	r1, [r3, #8]
 8000ece:	3a21      	subs	r2, #33	; 0x21
 8000ed0:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 8000ed2:	7028      	strb	r0, [r5, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000ed4:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8000ed6:	2290      	movs	r2, #144	; 0x90
 8000ed8:	6819      	ldr	r1, [r3, #0]
 8000eda:	0052      	lsls	r2, r2, #1
 8000edc:	430a      	orrs	r2, r1
 8000ede:	601a      	str	r2, [r3, #0]
}
 8000ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 8000ee2:	21ff      	movs	r1, #255	; 0xff
 8000ee4:	e7ea      	b.n	8000ebc <HAL_UART_Receive_IT+0x58>
 8000ee6:	2c00      	cmp	r4, #0
 8000ee8:	d104      	bne.n	8000ef4 <HAL_UART_Receive_IT+0x90>
 8000eea:	691a      	ldr	r2, [r3, #16]
 8000eec:	2a00      	cmp	r2, #0
 8000eee:	d0f8      	beq.n	8000ee2 <HAL_UART_Receive_IT+0x7e>
 8000ef0:	217f      	movs	r1, #127	; 0x7f
 8000ef2:	e7e3      	b.n	8000ebc <HAL_UART_Receive_IT+0x58>
 8000ef4:	2280      	movs	r2, #128	; 0x80
 8000ef6:	0552      	lsls	r2, r2, #21
 8000ef8:	4294      	cmp	r4, r2
 8000efa:	d1e2      	bne.n	8000ec2 <HAL_UART_Receive_IT+0x5e>
 8000efc:	691a      	ldr	r2, [r3, #16]
 8000efe:	2a00      	cmp	r2, #0
 8000f00:	d0f6      	beq.n	8000ef0 <HAL_UART_Receive_IT+0x8c>
 8000f02:	213f      	movs	r1, #63	; 0x3f
 8000f04:	e7da      	b.n	8000ebc <HAL_UART_Receive_IT+0x58>
 8000f06:	46c0      	nop			; (mov r8, r8)
 8000f08:	000001ff 	.word	0x000001ff

08000f0c <HAL_UART_TxCpltCallback>:
 8000f0c:	4770      	bx	lr

08000f0e <HAL_UART_ErrorCallback>:
 8000f0e:	4770      	bx	lr

08000f10 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8000f10:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	0002      	movs	r2, r0
{
 8000f16:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8000f18:	325a      	adds	r2, #90	; 0x5a
 8000f1a:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8000f1c:	3a08      	subs	r2, #8
 8000f1e:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8000f20:	f7ff fff5 	bl	8000f0e <HAL_UART_ErrorCallback>
}
 8000f24:	bd10      	pop	{r4, pc}
	...

08000f28 <UART_SetConfig>:
{
 8000f28:	b570      	push	{r4, r5, r6, lr}
 8000f2a:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000f2c:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000f2e:	69c2      	ldr	r2, [r0, #28]
 8000f30:	6883      	ldr	r3, [r0, #8]
 8000f32:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000f34:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000f36:	4303      	orrs	r3, r0
 8000f38:	6960      	ldr	r0, [r4, #20]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000f3a:	4e3f      	ldr	r6, [pc, #252]	; (8001038 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000f3c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000f3e:	483f      	ldr	r0, [pc, #252]	; (800103c <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000f40:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000f42:	4001      	ands	r1, r0
 8000f44:	430b      	orrs	r3, r1
 8000f46:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000f48:	686b      	ldr	r3, [r5, #4]
 8000f4a:	493d      	ldr	r1, [pc, #244]	; (8001040 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000f4c:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000f4e:	400b      	ands	r3, r1
 8000f50:	68e1      	ldr	r1, [r4, #12]
 8000f52:	430b      	orrs	r3, r1
 8000f54:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000f56:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000f58:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000f5a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000f5c:	4839      	ldr	r0, [pc, #228]	; (8001044 <UART_SetConfig+0x11c>)
 8000f5e:	4001      	ands	r1, r0
 8000f60:	430b      	orrs	r3, r1
 8000f62:	60ab      	str	r3, [r5, #8]
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000f68:	42b5      	cmp	r5, r6
 8000f6a:	d110      	bne.n	8000f8e <UART_SetConfig+0x66>
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	4936      	ldr	r1, [pc, #216]	; (8001048 <UART_SetConfig+0x120>)
 8000f70:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8000f72:	4001      	ands	r1, r0
 8000f74:	4835      	ldr	r0, [pc, #212]	; (800104c <UART_SetConfig+0x124>)
 8000f76:	5c40      	ldrb	r0, [r0, r1]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d013      	beq.n	8000fa4 <UART_SetConfig+0x7c>
    switch (clocksource)
 8000f7c:	2808      	cmp	r0, #8
 8000f7e:	d858      	bhi.n	8001032 <UART_SetConfig+0x10a>
 8000f80:	f7ff f8d4 	bl	800012c <__gnu_thumb1_case_uqi>
 8000f84:	57425737 	.word	0x57425737
 8000f88:	5757574b 	.word	0x5757574b
 8000f8c:	50          	.byte	0x50
 8000f8d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000f8e:	4930      	ldr	r1, [pc, #192]	; (8001050 <UART_SetConfig+0x128>)
 8000f90:	428d      	cmp	r5, r1
 8000f92:	d14c      	bne.n	800102e <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d12c      	bne.n	8000ff2 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000f98:	f7ff fd92 	bl	8000ac0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000f9c:	6863      	ldr	r3, [r4, #4]
 8000f9e:	0040      	lsls	r0, r0, #1
 8000fa0:	085b      	lsrs	r3, r3, #1
 8000fa2:	e00b      	b.n	8000fbc <UART_SetConfig+0x94>
    switch (clocksource)
 8000fa4:	2808      	cmp	r0, #8
 8000fa6:	d821      	bhi.n	8000fec <UART_SetConfig+0xc4>
 8000fa8:	f7ff f8b6 	bl	8000118 <__gnu_thumb1_case_sqi>
 8000fac:	200520f6 	.word	0x200520f6
 8000fb0:	20202018 	.word	0x20202018
 8000fb4:	1b          	.byte	0x1b
 8000fb5:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8000fb6:	6863      	ldr	r3, [r4, #4]
 8000fb8:	0858      	lsrs	r0, r3, #1
 8000fba:	4b26      	ldr	r3, [pc, #152]	; (8001054 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000fbc:	18c0      	adds	r0, r0, r3
 8000fbe:	6861      	ldr	r1, [r4, #4]
 8000fc0:	f7ff f8be 	bl	8000140 <__udivsi3>
 8000fc4:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8000fc6:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8000fc8:	220f      	movs	r2, #15
 8000fca:	0019      	movs	r1, r3
 8000fcc:	4391      	bics	r1, r2
 8000fce:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000fd0:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8000fd2:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000fd4:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	60cb      	str	r3, [r1, #12]
}
 8000fda:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000fdc:	f7ff fca8 	bl	8000930 <HAL_RCC_GetSysClockFreq>
 8000fe0:	e7dc      	b.n	8000f9c <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000fe2:	6863      	ldr	r3, [r4, #4]
 8000fe4:	0858      	lsrs	r0, r3, #1
 8000fe6:	2380      	movs	r3, #128	; 0x80
 8000fe8:	025b      	lsls	r3, r3, #9
 8000fea:	e7e7      	b.n	8000fbc <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 8000fec:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	e7ea      	b.n	8000fc8 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000ff2:	f7ff fd65 	bl	8000ac0 <HAL_RCC_GetPCLK1Freq>
 8000ff6:	6861      	ldr	r1, [r4, #4]
 8000ff8:	084b      	lsrs	r3, r1, #1
 8000ffa:	1818      	adds	r0, r3, r0
 8000ffc:	f7ff f8a0 	bl	8000140 <__udivsi3>
 8001000:	b280      	uxth	r0, r0
 8001002:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001004:	2000      	movs	r0, #0
        break;
 8001006:	e7e8      	b.n	8000fda <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001008:	6861      	ldr	r1, [r4, #4]
 800100a:	4b13      	ldr	r3, [pc, #76]	; (8001058 <UART_SetConfig+0x130>)
 800100c:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800100e:	18c0      	adds	r0, r0, r3
 8001010:	f7ff f896 	bl	8000140 <__udivsi3>
 8001014:	b280      	uxth	r0, r0
 8001016:	60f0      	str	r0, [r6, #12]
 8001018:	e7f4      	b.n	8001004 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800101a:	f7ff fc89 	bl	8000930 <HAL_RCC_GetSysClockFreq>
 800101e:	6861      	ldr	r1, [r4, #4]
 8001020:	084b      	lsrs	r3, r1, #1
 8001022:	e7f4      	b.n	800100e <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001024:	2380      	movs	r3, #128	; 0x80
 8001026:	6861      	ldr	r1, [r4, #4]
 8001028:	021b      	lsls	r3, r3, #8
 800102a:	0848      	lsrs	r0, r1, #1
 800102c:	e7ef      	b.n	800100e <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800102e:	429a      	cmp	r2, r3
 8001030:	d0dc      	beq.n	8000fec <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8001032:	2001      	movs	r0, #1
  return ret;
 8001034:	e7d1      	b.n	8000fda <UART_SetConfig+0xb2>
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	40013800 	.word	0x40013800
 800103c:	efff69f3 	.word	0xefff69f3
 8001040:	ffffcfff 	.word	0xffffcfff
 8001044:	fffff4ff 	.word	0xfffff4ff
 8001048:	40021000 	.word	0x40021000
 800104c:	08002854 	.word	0x08002854
 8001050:	40004400 	.word	0x40004400
 8001054:	00f42400 	.word	0x00f42400
 8001058:	007a1200 	.word	0x007a1200

0800105c <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800105c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800105e:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001060:	07da      	lsls	r2, r3, #31
 8001062:	d506      	bpl.n	8001072 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001064:	6801      	ldr	r1, [r0, #0]
 8001066:	4c28      	ldr	r4, [pc, #160]	; (8001108 <UART_AdvFeatureConfig+0xac>)
 8001068:	684a      	ldr	r2, [r1, #4]
 800106a:	4022      	ands	r2, r4
 800106c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800106e:	4322      	orrs	r2, r4
 8001070:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001072:	079a      	lsls	r2, r3, #30
 8001074:	d506      	bpl.n	8001084 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001076:	6801      	ldr	r1, [r0, #0]
 8001078:	4c24      	ldr	r4, [pc, #144]	; (800110c <UART_AdvFeatureConfig+0xb0>)
 800107a:	684a      	ldr	r2, [r1, #4]
 800107c:	4022      	ands	r2, r4
 800107e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001080:	4322      	orrs	r2, r4
 8001082:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001084:	075a      	lsls	r2, r3, #29
 8001086:	d506      	bpl.n	8001096 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001088:	6801      	ldr	r1, [r0, #0]
 800108a:	4c21      	ldr	r4, [pc, #132]	; (8001110 <UART_AdvFeatureConfig+0xb4>)
 800108c:	684a      	ldr	r2, [r1, #4]
 800108e:	4022      	ands	r2, r4
 8001090:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001092:	4322      	orrs	r2, r4
 8001094:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001096:	071a      	lsls	r2, r3, #28
 8001098:	d506      	bpl.n	80010a8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800109a:	6801      	ldr	r1, [r0, #0]
 800109c:	4c1d      	ldr	r4, [pc, #116]	; (8001114 <UART_AdvFeatureConfig+0xb8>)
 800109e:	684a      	ldr	r2, [r1, #4]
 80010a0:	4022      	ands	r2, r4
 80010a2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80010a4:	4322      	orrs	r2, r4
 80010a6:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80010a8:	06da      	lsls	r2, r3, #27
 80010aa:	d506      	bpl.n	80010ba <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80010ac:	6801      	ldr	r1, [r0, #0]
 80010ae:	4c1a      	ldr	r4, [pc, #104]	; (8001118 <UART_AdvFeatureConfig+0xbc>)
 80010b0:	688a      	ldr	r2, [r1, #8]
 80010b2:	4022      	ands	r2, r4
 80010b4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80010b6:	4322      	orrs	r2, r4
 80010b8:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80010ba:	069a      	lsls	r2, r3, #26
 80010bc:	d506      	bpl.n	80010cc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80010be:	6801      	ldr	r1, [r0, #0]
 80010c0:	4c16      	ldr	r4, [pc, #88]	; (800111c <UART_AdvFeatureConfig+0xc0>)
 80010c2:	688a      	ldr	r2, [r1, #8]
 80010c4:	4022      	ands	r2, r4
 80010c6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80010c8:	4322      	orrs	r2, r4
 80010ca:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80010cc:	065a      	lsls	r2, r3, #25
 80010ce:	d510      	bpl.n	80010f2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80010d0:	6801      	ldr	r1, [r0, #0]
 80010d2:	4d13      	ldr	r5, [pc, #76]	; (8001120 <UART_AdvFeatureConfig+0xc4>)
 80010d4:	684a      	ldr	r2, [r1, #4]
 80010d6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80010d8:	402a      	ands	r2, r5
 80010da:	4322      	orrs	r2, r4
 80010dc:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80010de:	2280      	movs	r2, #128	; 0x80
 80010e0:	0352      	lsls	r2, r2, #13
 80010e2:	4294      	cmp	r4, r2
 80010e4:	d105      	bne.n	80010f2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80010e6:	684a      	ldr	r2, [r1, #4]
 80010e8:	4c0e      	ldr	r4, [pc, #56]	; (8001124 <UART_AdvFeatureConfig+0xc8>)
 80010ea:	4022      	ands	r2, r4
 80010ec:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80010ee:	4322      	orrs	r2, r4
 80010f0:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80010f2:	061b      	lsls	r3, r3, #24
 80010f4:	d506      	bpl.n	8001104 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80010f6:	6802      	ldr	r2, [r0, #0]
 80010f8:	490b      	ldr	r1, [pc, #44]	; (8001128 <UART_AdvFeatureConfig+0xcc>)
 80010fa:	6853      	ldr	r3, [r2, #4]
 80010fc:	400b      	ands	r3, r1
 80010fe:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001100:	430b      	orrs	r3, r1
 8001102:	6053      	str	r3, [r2, #4]
}
 8001104:	bd30      	pop	{r4, r5, pc}
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	fffdffff 	.word	0xfffdffff
 800110c:	fffeffff 	.word	0xfffeffff
 8001110:	fffbffff 	.word	0xfffbffff
 8001114:	ffff7fff 	.word	0xffff7fff
 8001118:	ffffefff 	.word	0xffffefff
 800111c:	ffffdfff 	.word	0xffffdfff
 8001120:	ffefffff 	.word	0xffefffff
 8001124:	ff9fffff 	.word	0xff9fffff
 8001128:	fff7ffff 	.word	0xfff7ffff

0800112c <HAL_UART_Init>:
{
 800112c:	b570      	push	{r4, r5, r6, lr}
 800112e:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8001130:	d101      	bne.n	8001136 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001132:	2001      	movs	r0, #1
}
 8001134:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8001136:	0005      	movs	r5, r0
 8001138:	3569      	adds	r5, #105	; 0x69
 800113a:	782b      	ldrb	r3, [r5, #0]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d104      	bne.n	800114c <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8001142:	0002      	movs	r2, r0
 8001144:	3268      	adds	r2, #104	; 0x68
 8001146:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8001148:	f001 fa42 	bl	80025d0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800114c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800114e:	2101      	movs	r1, #1
 8001150:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001152:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8001154:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001156:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8001158:	438b      	bics	r3, r1
 800115a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800115c:	f7ff fee4 	bl	8000f28 <UART_SetConfig>
 8001160:	2801      	cmp	r0, #1
 8001162:	d0e6      	beq.n	8001132 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001164:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001166:	2b00      	cmp	r3, #0
 8001168:	d002      	beq.n	8001170 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 800116a:	0020      	movs	r0, r4
 800116c:	f7ff ff76 	bl	800105c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001170:	6823      	ldr	r3, [r4, #0]
 8001172:	490b      	ldr	r1, [pc, #44]	; (80011a0 <HAL_UART_Init+0x74>)
 8001174:	685a      	ldr	r2, [r3, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001176:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001178:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800117a:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800117c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800117e:	689a      	ldr	r2, [r3, #8]
 8001180:	438a      	bics	r2, r1
 8001182:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001184:	2201      	movs	r2, #1
 8001186:	6819      	ldr	r1, [r3, #0]
 8001188:	430a      	orrs	r2, r1
 800118a:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800118c:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 800118e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001190:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 8001192:	326a      	adds	r2, #106	; 0x6a
  __HAL_UNLOCK(huart);
 8001194:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8001196:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8001198:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 800119a:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 800119c:	e7ca      	b.n	8001134 <HAL_UART_Init+0x8>
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	fffff7ff 	.word	0xfffff7ff

080011a4 <UART_WaitOnFlagUntilTimeout>:
{
 80011a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011a6:	0004      	movs	r4, r0
 80011a8:	000e      	movs	r6, r1
 80011aa:	0015      	movs	r5, r2
 80011ac:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80011ae:	6822      	ldr	r2, [r4, #0]
 80011b0:	69d3      	ldr	r3, [r2, #28]
 80011b2:	4033      	ands	r3, r6
 80011b4:	1b9b      	subs	r3, r3, r6
 80011b6:	4259      	negs	r1, r3
 80011b8:	414b      	adcs	r3, r1
 80011ba:	42ab      	cmp	r3, r5
 80011bc:	d001      	beq.n	80011c2 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80011be:	2000      	movs	r0, #0
 80011c0:	e018      	b.n	80011f4 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 80011c2:	9b06      	ldr	r3, [sp, #24]
 80011c4:	3301      	adds	r3, #1
 80011c6:	d0f3      	beq.n	80011b0 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80011c8:	9b06      	ldr	r3, [sp, #24]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d113      	bne.n	80011f6 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80011ce:	6823      	ldr	r3, [r4, #0]
 80011d0:	490c      	ldr	r1, [pc, #48]	; (8001204 <UART_WaitOnFlagUntilTimeout+0x60>)
 80011d2:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 80011d4:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80011d6:	400a      	ands	r2, r1
 80011d8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80011da:	689a      	ldr	r2, [r3, #8]
 80011dc:	31a3      	adds	r1, #163	; 0xa3
 80011de:	31ff      	adds	r1, #255	; 0xff
 80011e0:	438a      	bics	r2, r1
 80011e2:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 80011e4:	0022      	movs	r2, r4
 80011e6:	2320      	movs	r3, #32
 80011e8:	3269      	adds	r2, #105	; 0x69
 80011ea:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 80011ec:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 80011ee:	2300      	movs	r3, #0
 80011f0:	3468      	adds	r4, #104	; 0x68
 80011f2:	7023      	strb	r3, [r4, #0]
}
 80011f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80011f6:	f7ff f859 	bl	80002ac <HAL_GetTick>
 80011fa:	9b06      	ldr	r3, [sp, #24]
 80011fc:	1bc0      	subs	r0, r0, r7
 80011fe:	4283      	cmp	r3, r0
 8001200:	d2d5      	bcs.n	80011ae <UART_WaitOnFlagUntilTimeout+0xa>
 8001202:	e7e4      	b.n	80011ce <UART_WaitOnFlagUntilTimeout+0x2a>
 8001204:	fffffe5f 	.word	0xfffffe5f

08001208 <HAL_UART_Transmit>:
{
 8001208:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 800120a:	0007      	movs	r7, r0
{
 800120c:	b085      	sub	sp, #20
 800120e:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 8001210:	3769      	adds	r7, #105	; 0x69
 8001212:	783b      	ldrb	r3, [r7, #0]
{
 8001214:	0004      	movs	r4, r0
 8001216:	000d      	movs	r5, r1
 8001218:	0016      	movs	r6, r2
    return HAL_BUSY;
 800121a:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 800121c:	2b20      	cmp	r3, #32
 800121e:	d146      	bne.n	80012ae <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 8001220:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8001222:	2900      	cmp	r1, #0
 8001224:	d043      	beq.n	80012ae <HAL_UART_Transmit+0xa6>
 8001226:	2a00      	cmp	r2, #0
 8001228:	d041      	beq.n	80012ae <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800122a:	2380      	movs	r3, #128	; 0x80
 800122c:	68a2      	ldr	r2, [r4, #8]
 800122e:	015b      	lsls	r3, r3, #5
 8001230:	429a      	cmp	r2, r3
 8001232:	d104      	bne.n	800123e <HAL_UART_Transmit+0x36>
 8001234:	6923      	ldr	r3, [r4, #16]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d101      	bne.n	800123e <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 800123a:	4201      	tst	r1, r0
 800123c:	d137      	bne.n	80012ae <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 800123e:	0023      	movs	r3, r4
 8001240:	3368      	adds	r3, #104	; 0x68
 8001242:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8001244:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8001246:	2a01      	cmp	r2, #1
 8001248:	d031      	beq.n	80012ae <HAL_UART_Transmit+0xa6>
 800124a:	2201      	movs	r2, #1
 800124c:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800124e:	2300      	movs	r3, #0
 8001250:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001252:	3321      	adds	r3, #33	; 0x21
 8001254:	703b      	strb	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8001256:	f7ff f829 	bl	80002ac <HAL_GetTick>
    huart->TxXferSize = Size;
 800125a:	0023      	movs	r3, r4
 800125c:	3350      	adds	r3, #80	; 0x50
 800125e:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8001260:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001262:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 8001264:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001266:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 8001268:	0021      	movs	r1, r4
 800126a:	3152      	adds	r1, #82	; 0x52
 800126c:	880a      	ldrh	r2, [r1, #0]
 800126e:	b292      	uxth	r2, r2
 8001270:	2a00      	cmp	r2, #0
 8001272:	d10d      	bne.n	8001290 <HAL_UART_Transmit+0x88>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001274:	9b03      	ldr	r3, [sp, #12]
 8001276:	2140      	movs	r1, #64	; 0x40
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	0020      	movs	r0, r4
 800127c:	9b02      	ldr	r3, [sp, #8]
 800127e:	f7ff ff91 	bl	80011a4 <UART_WaitOnFlagUntilTimeout>
 8001282:	2800      	cmp	r0, #0
 8001284:	d112      	bne.n	80012ac <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 8001286:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001288:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 800128a:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 800128c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800128e:	e00e      	b.n	80012ae <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 8001290:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001292:	2200      	movs	r2, #0
      huart->TxXferCount--;
 8001294:	3b01      	subs	r3, #1
 8001296:	b29b      	uxth	r3, r3
 8001298:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800129a:	9b03      	ldr	r3, [sp, #12]
 800129c:	2180      	movs	r1, #128	; 0x80
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	0020      	movs	r0, r4
 80012a2:	9b02      	ldr	r3, [sp, #8]
 80012a4:	f7ff ff7e 	bl	80011a4 <UART_WaitOnFlagUntilTimeout>
 80012a8:	2800      	cmp	r0, #0
 80012aa:	d002      	beq.n	80012b2 <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 80012ac:	2003      	movs	r0, #3
}
 80012ae:	b005      	add	sp, #20
 80012b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80012b2:	68a3      	ldr	r3, [r4, #8]
 80012b4:	6822      	ldr	r2, [r4, #0]
 80012b6:	42b3      	cmp	r3, r6
 80012b8:	d108      	bne.n	80012cc <HAL_UART_Transmit+0xc4>
 80012ba:	6923      	ldr	r3, [r4, #16]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d105      	bne.n	80012cc <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80012c0:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 80012c2:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80012c4:	05db      	lsls	r3, r3, #23
 80012c6:	0ddb      	lsrs	r3, r3, #23
 80012c8:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 80012ca:	e7cd      	b.n	8001268 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80012cc:	782b      	ldrb	r3, [r5, #0]
 80012ce:	3501      	adds	r5, #1
 80012d0:	8513      	strh	r3, [r2, #40]	; 0x28
 80012d2:	e7c9      	b.n	8001268 <HAL_UART_Transmit+0x60>

080012d4 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80012d4:	0003      	movs	r3, r0
{
 80012d6:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80012d8:	3369      	adds	r3, #105	; 0x69
 80012da:	781b      	ldrb	r3, [r3, #0]
{
 80012dc:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 80012de:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80012e0:	2b21      	cmp	r3, #33	; 0x21
 80012e2:	d10f      	bne.n	8001304 <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 80012e4:	0014      	movs	r4, r2
 80012e6:	3452      	adds	r4, #82	; 0x52
 80012e8:	8823      	ldrh	r3, [r4, #0]
 80012ea:	6811      	ldr	r1, [r2, #0]
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d109      	bne.n	8001306 <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80012f2:	680a      	ldr	r2, [r1, #0]
 80012f4:	307e      	adds	r0, #126	; 0x7e
 80012f6:	4382      	bics	r2, r0
 80012f8:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80012fa:	2240      	movs	r2, #64	; 0x40
 80012fc:	6808      	ldr	r0, [r1, #0]
 80012fe:	4302      	orrs	r2, r0
 8001300:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 8001302:	2000      	movs	r0, #0
  }
}
 8001304:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001306:	2080      	movs	r0, #128	; 0x80
 8001308:	6895      	ldr	r5, [r2, #8]
 800130a:	0140      	lsls	r0, r0, #5
 800130c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800130e:	4285      	cmp	r5, r0
 8001310:	d10d      	bne.n	800132e <UART_Transmit_IT+0x5a>
 8001312:	6910      	ldr	r0, [r2, #16]
 8001314:	2800      	cmp	r0, #0
 8001316:	d10a      	bne.n	800132e <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001318:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 800131a:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800131c:	05c0      	lsls	r0, r0, #23
 800131e:	0dc0      	lsrs	r0, r0, #23
 8001320:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8001322:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 8001324:	8823      	ldrh	r3, [r4, #0]
 8001326:	3b01      	subs	r3, #1
 8001328:	b29b      	uxth	r3, r3
 800132a:	8023      	strh	r3, [r4, #0]
 800132c:	e7e9      	b.n	8001302 <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 800132e:	1c58      	adds	r0, r3, #1
 8001330:	64d0      	str	r0, [r2, #76]	; 0x4c
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	850b      	strh	r3, [r1, #40]	; 0x28
 8001336:	e7f5      	b.n	8001324 <UART_Transmit_IT+0x50>

08001338 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001338:	2140      	movs	r1, #64	; 0x40
 800133a:	6802      	ldr	r2, [r0, #0]
{
 800133c:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800133e:	6813      	ldr	r3, [r2, #0]
 8001340:	438b      	bics	r3, r1
 8001342:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001344:	0003      	movs	r3, r0
 8001346:	2220      	movs	r2, #32
 8001348:	3369      	adds	r3, #105	; 0x69
 800134a:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 800134c:	f7ff fdde 	bl	8000f0c <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8001350:	2000      	movs	r0, #0
 8001352:	bd10      	pop	{r4, pc}

08001354 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001354:	0002      	movs	r2, r0
{
 8001356:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001358:	326a      	adds	r2, #106	; 0x6a
 800135a:	7811      	ldrb	r1, [r2, #0]
 800135c:	6803      	ldr	r3, [r0, #0]
 800135e:	2922      	cmp	r1, #34	; 0x22
 8001360:	d12d      	bne.n	80013be <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 8001362:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001364:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 8001366:	315c      	adds	r1, #92	; 0x5c
 8001368:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800136a:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800136c:	0164      	lsls	r4, r4, #5
 800136e:	4029      	ands	r1, r5
 8001370:	6885      	ldr	r5, [r0, #8]
 8001372:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001374:	42a5      	cmp	r5, r4
 8001376:	d11e      	bne.n	80013b6 <UART_Receive_IT+0x62>
 8001378:	6904      	ldr	r4, [r0, #16]
 800137a:	2c00      	cmp	r4, #0
 800137c:	d11b      	bne.n	80013b6 <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 800137e:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8001380:	3302      	adds	r3, #2
 8001382:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8001384:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 8001386:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 8001388:	315a      	adds	r1, #90	; 0x5a
 800138a:	880b      	ldrh	r3, [r1, #0]
 800138c:	3b01      	subs	r3, #1
 800138e:	b29b      	uxth	r3, r3
 8001390:	800b      	strh	r3, [r1, #0]
 8001392:	42a3      	cmp	r3, r4
 8001394:	d10d      	bne.n	80013b2 <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001396:	6803      	ldr	r3, [r0, #0]
 8001398:	4d0c      	ldr	r5, [pc, #48]	; (80013cc <UART_Receive_IT+0x78>)
 800139a:	6819      	ldr	r1, [r3, #0]
 800139c:	4029      	ands	r1, r5
 800139e:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80013a0:	6899      	ldr	r1, [r3, #8]
 80013a2:	3523      	adds	r5, #35	; 0x23
 80013a4:	35ff      	adds	r5, #255	; 0xff
 80013a6:	43a9      	bics	r1, r5
 80013a8:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80013aa:	2320      	movs	r3, #32
 80013ac:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 80013ae:	f000 ff9b 	bl	80022e8 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 80013b2:	0020      	movs	r0, r4
 80013b4:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80013b6:	1c5c      	adds	r4, r3, #1
 80013b8:	6544      	str	r4, [r0, #84]	; 0x54
 80013ba:	7019      	strb	r1, [r3, #0]
 80013bc:	e7e2      	b.n	8001384 <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80013be:	2208      	movs	r2, #8
 80013c0:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 80013c2:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80013c4:	430a      	orrs	r2, r1
 80013c6:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 80013c8:	e7f3      	b.n	80013b2 <UART_Receive_IT+0x5e>
 80013ca:	46c0      	nop			; (mov r8, r8)
 80013cc:	fffffedf 	.word	0xfffffedf

080013d0 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80013d0:	220f      	movs	r2, #15
{
 80013d2:	b570      	push	{r4, r5, r6, lr}
 80013d4:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80013d6:	6800      	ldr	r0, [r0, #0]
 80013d8:	69c3      	ldr	r3, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80013da:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80013dc:	401a      	ands	r2, r3
  if (errorflags == RESET)
 80013de:	d108      	bne.n	80013f2 <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80013e0:	2520      	movs	r5, #32
 80013e2:	422b      	tst	r3, r5
 80013e4:	d005      	beq.n	80013f2 <HAL_UART_IRQHandler+0x22>
 80013e6:	4229      	tst	r1, r5
 80013e8:	d003      	beq.n	80013f2 <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 80013ea:	0020      	movs	r0, r4
 80013ec:	f7ff ffb2 	bl	8001354 <UART_Receive_IT>
}
 80013f0:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 80013f2:	6885      	ldr	r5, [r0, #8]
  if(   (errorflags != RESET)
 80013f4:	2a00      	cmp	r2, #0
 80013f6:	d060      	beq.n	80014ba <HAL_UART_IRQHandler+0xea>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80013f8:	2201      	movs	r2, #1
 80013fa:	4015      	ands	r5, r2
 80013fc:	d103      	bne.n	8001406 <HAL_UART_IRQHandler+0x36>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80013fe:	2690      	movs	r6, #144	; 0x90
 8001400:	0076      	lsls	r6, r6, #1
 8001402:	4231      	tst	r1, r6
 8001404:	d059      	beq.n	80014ba <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001406:	4213      	tst	r3, r2
 8001408:	d005      	beq.n	8001416 <HAL_UART_IRQHandler+0x46>
 800140a:	05ce      	lsls	r6, r1, #23
 800140c:	d503      	bpl.n	8001416 <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 800140e:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001410:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001412:	4332      	orrs	r2, r6
 8001414:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001416:	2202      	movs	r2, #2
 8001418:	4213      	tst	r3, r2
 800141a:	d006      	beq.n	800142a <HAL_UART_IRQHandler+0x5a>
 800141c:	2d00      	cmp	r5, #0
 800141e:	d004      	beq.n	800142a <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8001420:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001422:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001424:	1892      	adds	r2, r2, r2
 8001426:	4332      	orrs	r2, r6
 8001428:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800142a:	2204      	movs	r2, #4
 800142c:	4213      	tst	r3, r2
 800142e:	d006      	beq.n	800143e <HAL_UART_IRQHandler+0x6e>
 8001430:	2d00      	cmp	r5, #0
 8001432:	d004      	beq.n	800143e <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8001434:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001436:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001438:	3a02      	subs	r2, #2
 800143a:	4332      	orrs	r2, r6
 800143c:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800143e:	071a      	lsls	r2, r3, #28
 8001440:	d508      	bpl.n	8001454 <HAL_UART_IRQHandler+0x84>
 8001442:	068a      	lsls	r2, r1, #26
 8001444:	d401      	bmi.n	800144a <HAL_UART_IRQHandler+0x7a>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001446:	2d00      	cmp	r5, #0
 8001448:	d004      	beq.n	8001454 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800144a:	2208      	movs	r2, #8
 800144c:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800144e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001450:	4302      	orrs	r2, r0
 8001452:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001454:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001456:	2a00      	cmp	r2, #0
 8001458:	d0ca      	beq.n	80013f0 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800145a:	2220      	movs	r2, #32
 800145c:	4213      	tst	r3, r2
 800145e:	d004      	beq.n	800146a <HAL_UART_IRQHandler+0x9a>
 8001460:	4211      	tst	r1, r2
 8001462:	d002      	beq.n	800146a <HAL_UART_IRQHandler+0x9a>
        UART_Receive_IT(huart);
 8001464:	0020      	movs	r0, r4
 8001466:	f7ff ff75 	bl	8001354 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800146a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 800146c:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800146e:	071b      	lsls	r3, r3, #28
 8001470:	d404      	bmi.n	800147c <HAL_UART_IRQHandler+0xac>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8001472:	6823      	ldr	r3, [r4, #0]
 8001474:	689d      	ldr	r5, [r3, #8]
 8001476:	2340      	movs	r3, #64	; 0x40
 8001478:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800147a:	d01a      	beq.n	80014b2 <HAL_UART_IRQHandler+0xe2>
        UART_EndRxTransfer(huart);
 800147c:	f7ff fce2 	bl	8000e44 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001480:	2140      	movs	r1, #64	; 0x40
 8001482:	6823      	ldr	r3, [r4, #0]
 8001484:	689a      	ldr	r2, [r3, #8]
 8001486:	420a      	tst	r2, r1
 8001488:	d00f      	beq.n	80014aa <HAL_UART_IRQHandler+0xda>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800148a:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 800148c:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800148e:	438a      	bics	r2, r1
 8001490:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001492:	2800      	cmp	r0, #0
 8001494:	d009      	beq.n	80014aa <HAL_UART_IRQHandler+0xda>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001496:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <HAL_UART_IRQHandler+0x114>)
 8001498:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800149a:	f7fe ff65 	bl	8000368 <HAL_DMA_Abort_IT>
 800149e:	2800      	cmp	r0, #0
 80014a0:	d0a6      	beq.n	80013f0 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80014a2:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80014a4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80014a6:	4798      	blx	r3
 80014a8:	e7a2      	b.n	80013f0 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 80014aa:	0020      	movs	r0, r4
 80014ac:	f7ff fd2f 	bl	8000f0e <HAL_UART_ErrorCallback>
 80014b0:	e79e      	b.n	80013f0 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 80014b2:	f7ff fd2c 	bl	8000f0e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014b6:	66e5      	str	r5, [r4, #108]	; 0x6c
 80014b8:	e79a      	b.n	80013f0 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80014ba:	2280      	movs	r2, #128	; 0x80
 80014bc:	4213      	tst	r3, r2
 80014be:	d005      	beq.n	80014cc <HAL_UART_IRQHandler+0xfc>
 80014c0:	4211      	tst	r1, r2
 80014c2:	d003      	beq.n	80014cc <HAL_UART_IRQHandler+0xfc>
    UART_Transmit_IT(huart);
 80014c4:	0020      	movs	r0, r4
 80014c6:	f7ff ff05 	bl	80012d4 <UART_Transmit_IT>
    return;
 80014ca:	e791      	b.n	80013f0 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80014cc:	2240      	movs	r2, #64	; 0x40
 80014ce:	4213      	tst	r3, r2
 80014d0:	d100      	bne.n	80014d4 <HAL_UART_IRQHandler+0x104>
 80014d2:	e78d      	b.n	80013f0 <HAL_UART_IRQHandler+0x20>
 80014d4:	4211      	tst	r1, r2
 80014d6:	d100      	bne.n	80014da <HAL_UART_IRQHandler+0x10a>
 80014d8:	e78a      	b.n	80013f0 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 80014da:	0020      	movs	r0, r4
 80014dc:	f7ff ff2c 	bl	8001338 <UART_EndTransmit_IT>
    return;
 80014e0:	e786      	b.n	80013f0 <HAL_UART_IRQHandler+0x20>
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	08000f11 	.word	0x08000f11

080014e8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80014e8:	b510      	push	{r4, lr}
  vTaskStartScheduler();
 80014ea:	f000 faf5 	bl	8001ad8 <vTaskStartScheduler>
  
  return osOK;
}
 80014ee:	2000      	movs	r0, #0
 80014f0:	bd10      	pop	{r4, pc}

080014f2 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80014f2:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80014f4:	f000 fcac 	bl	8001e50 <xTaskGetSchedulerState>
 80014f8:	2801      	cmp	r0, #1
 80014fa:	d001      	beq.n	8001500 <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80014fc:	f000 f8d2 	bl	80016a4 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8001500:	bd10      	pop	{r4, pc}

08001502 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001502:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001504:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001506:	3308      	adds	r3, #8
 8001508:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800150a:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800150c:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800150e:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001510:	4252      	negs	r2, r2
 8001512:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001514:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001516:	4770      	bx	lr

08001518 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001518:	2300      	movs	r3, #0
 800151a:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800151c:	4770      	bx	lr

0800151e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800151e:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001520:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8001522:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001524:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800152a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800152c:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800152e:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001530:	3301      	adds	r3, #1
 8001532:	6003      	str	r3, [r0, #0]
}
 8001534:	4770      	bx	lr

08001536 <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001536:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001538:	680a      	ldr	r2, [r1, #0]
{
 800153a:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800153c:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 800153e:	1c54      	adds	r4, r2, #1
 8001540:	d10b      	bne.n	800155a <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 8001542:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001544:	685a      	ldr	r2, [r3, #4]
 8001546:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001548:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800154a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800154c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800154e:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001550:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001552:	3301      	adds	r3, #1
 8001554:	6003      	str	r3, [r0, #0]
}
 8001556:	bd30      	pop	{r4, r5, pc}
 8001558:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800155a:	685c      	ldr	r4, [r3, #4]
 800155c:	6825      	ldr	r5, [r4, #0]
 800155e:	42aa      	cmp	r2, r5
 8001560:	d2fa      	bcs.n	8001558 <vListInsert+0x22>
 8001562:	e7ef      	b.n	8001544 <vListInsert+0xe>

08001564 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001564:	6841      	ldr	r1, [r0, #4]
 8001566:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001568:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800156a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800156c:	6882      	ldr	r2, [r0, #8]
 800156e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001570:	6859      	ldr	r1, [r3, #4]
 8001572:	4288      	cmp	r0, r1
 8001574:	d100      	bne.n	8001578 <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001576:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001578:	2200      	movs	r2, #0
 800157a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	1e50      	subs	r0, r2, #1
 8001580:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001582:	4770      	bx	lr

08001584 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001584:	4b03      	ldr	r3, [pc, #12]	; (8001594 <prvTaskExitError+0x10>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	3301      	adds	r3, #1
 800158a:	d001      	beq.n	8001590 <prvTaskExitError+0xc>
 800158c:	b672      	cpsid	i
 800158e:	e7fe      	b.n	800158e <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 8001590:	b672      	cpsid	i
 8001592:	e7fe      	b.n	8001592 <prvTaskExitError+0xe>
 8001594:	20000000 	.word	0x20000000
	...

080015a0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80015a0:	4a0b      	ldr	r2, [pc, #44]	; (80015d0 <pxCurrentTCBConst2>)
 80015a2:	6813      	ldr	r3, [r2, #0]
 80015a4:	6818      	ldr	r0, [r3, #0]
 80015a6:	3020      	adds	r0, #32
 80015a8:	f380 8809 	msr	PSP, r0
 80015ac:	2002      	movs	r0, #2
 80015ae:	f380 8814 	msr	CONTROL, r0
 80015b2:	f3bf 8f6f 	isb	sy
 80015b6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80015b8:	46ae      	mov	lr, r5
 80015ba:	bc08      	pop	{r3}
 80015bc:	bc04      	pop	{r2}
 80015be:	b662      	cpsie	i
 80015c0:	4718      	bx	r3
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	46c0      	nop			; (mov r8, r8)
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	46c0      	nop			; (mov r8, r8)
 80015ca:	46c0      	nop			; (mov r8, r8)
 80015cc:	46c0      	nop			; (mov r8, r8)
 80015ce:	46c0      	nop			; (mov r8, r8)

080015d0 <pxCurrentTCBConst2>:
 80015d0:	20000c3c 	.word	0x20000c3c

080015d4 <pxPortInitialiseStack>:
{
 80015d4:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80015d6:	2480      	movs	r4, #128	; 0x80
 80015d8:	1f03      	subs	r3, r0, #4
 80015da:	0464      	lsls	r4, r4, #17
 80015dc:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80015de:	3b04      	subs	r3, #4
 80015e0:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80015e2:	4903      	ldr	r1, [pc, #12]	; (80015f0 <pxPortInitialiseStack+0x1c>)
 80015e4:	3b04      	subs	r3, #4
 80015e6:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80015e8:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 80015ea:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80015ec:	601a      	str	r2, [r3, #0]
}
 80015ee:	bd10      	pop	{r4, pc}
 80015f0:	08001585 	.word	0x08001585

080015f4 <SVC_Handler>:
}
 80015f4:	4770      	bx	lr
	...

080015f8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80015f8:	2280      	movs	r2, #128	; 0x80
 80015fa:	4b04      	ldr	r3, [pc, #16]	; (800160c <vPortYield+0x14>)
 80015fc:	0552      	lsls	r2, r2, #21
 80015fe:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8001600:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8001604:	f3bf 8f6f 	isb	sy
}
 8001608:	4770      	bx	lr
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	e000ed04 	.word	0xe000ed04

08001610 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 8001610:	b672      	cpsid	i
    uxCriticalNesting++;
 8001612:	4a04      	ldr	r2, [pc, #16]	; (8001624 <vPortEnterCritical+0x14>)
 8001614:	6813      	ldr	r3, [r2, #0]
 8001616:	3301      	adds	r3, #1
 8001618:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 800161a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800161e:	f3bf 8f6f 	isb	sy
}
 8001622:	4770      	bx	lr
 8001624:	20000000 	.word	0x20000000

08001628 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001628:	4a05      	ldr	r2, [pc, #20]	; (8001640 <vPortExitCritical+0x18>)
 800162a:	6813      	ldr	r3, [r2, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d101      	bne.n	8001634 <vPortExitCritical+0xc>
 8001630:	b672      	cpsid	i
 8001632:	e7fe      	b.n	8001632 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8001634:	3b01      	subs	r3, #1
 8001636:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8001638:	2b00      	cmp	r3, #0
 800163a:	d100      	bne.n	800163e <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 800163c:	b662      	cpsie	i
    }
}
 800163e:	4770      	bx	lr
 8001640:	20000000 	.word	0x20000000

08001644 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8001644:	f3ef 8010 	mrs	r0, PRIMASK
 8001648:	b672      	cpsid	i
 800164a:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 800164c:	2000      	movs	r0, #0

0800164e <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 800164e:	f380 8810 	msr	PRIMASK, r0
 8001652:	4770      	bx	lr
	...

08001660 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001660:	f3ef 8009 	mrs	r0, PSP
 8001664:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <pxCurrentTCBConst>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	3820      	subs	r0, #32
 800166a:	6010      	str	r0, [r2, #0]
 800166c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800166e:	4644      	mov	r4, r8
 8001670:	464d      	mov	r5, r9
 8001672:	4656      	mov	r6, sl
 8001674:	465f      	mov	r7, fp
 8001676:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8001678:	b508      	push	{r3, lr}
 800167a:	b672      	cpsid	i
 800167c:	f000 fbb2 	bl	8001de4 <vTaskSwitchContext>
 8001680:	b662      	cpsie	i
 8001682:	bc0c      	pop	{r2, r3}
 8001684:	6811      	ldr	r1, [r2, #0]
 8001686:	6808      	ldr	r0, [r1, #0]
 8001688:	3010      	adds	r0, #16
 800168a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800168c:	46a0      	mov	r8, r4
 800168e:	46a9      	mov	r9, r5
 8001690:	46b2      	mov	sl, r6
 8001692:	46bb      	mov	fp, r7
 8001694:	f380 8809 	msr	PSP, r0
 8001698:	3820      	subs	r0, #32
 800169a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800169c:	4718      	bx	r3
 800169e:	46c0      	nop			; (mov r8, r8)

080016a0 <pxCurrentTCBConst>:
 80016a0:	20000c3c 	.word	0x20000c3c

080016a4 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80016a4:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80016a6:	f7ff ffcd 	bl	8001644 <ulSetInterruptMaskFromISR>
 80016aa:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80016ac:	f000 fa4c 	bl	8001b48 <xTaskIncrementTick>
 80016b0:	2800      	cmp	r0, #0
 80016b2:	d003      	beq.n	80016bc <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80016b4:	2280      	movs	r2, #128	; 0x80
 80016b6:	4b03      	ldr	r3, [pc, #12]	; (80016c4 <xPortSysTickHandler+0x20>)
 80016b8:	0552      	lsls	r2, r2, #21
 80016ba:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80016bc:	0020      	movs	r0, r4
 80016be:	f7ff ffc6 	bl	800164e <vClearInterruptMaskFromISR>
}
 80016c2:	bd10      	pop	{r4, pc}
 80016c4:	e000ed04 	.word	0xe000ed04

080016c8 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80016c8:	21fa      	movs	r1, #250	; 0xfa
 80016ca:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <vPortSetupTimerInterrupt+0x1c>)
{
 80016cc:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80016ce:	6818      	ldr	r0, [r3, #0]
 80016d0:	0089      	lsls	r1, r1, #2
 80016d2:	f7fe fd35 	bl	8000140 <__udivsi3>
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80016d6:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80016d8:	4b03      	ldr	r3, [pc, #12]	; (80016e8 <vPortSetupTimerInterrupt+0x20>)
 80016da:	3801      	subs	r0, #1
 80016dc:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80016de:	4b03      	ldr	r3, [pc, #12]	; (80016ec <vPortSetupTimerInterrupt+0x24>)
 80016e0:	601a      	str	r2, [r3, #0]
}
 80016e2:	bd10      	pop	{r4, pc}
 80016e4:	20000004 	.word	0x20000004
 80016e8:	e000e014 	.word	0xe000e014
 80016ec:	e000e010 	.word	0xe000e010

080016f0 <xPortStartScheduler>:
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80016f0:	22ff      	movs	r2, #255	; 0xff
 80016f2:	4b0a      	ldr	r3, [pc, #40]	; (800171c <xPortStartScheduler+0x2c>)
 80016f4:	0412      	lsls	r2, r2, #16
 80016f6:	6819      	ldr	r1, [r3, #0]
{
 80016f8:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80016fa:	430a      	orrs	r2, r1
 80016fc:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80016fe:	22ff      	movs	r2, #255	; 0xff
 8001700:	6819      	ldr	r1, [r3, #0]
 8001702:	0612      	lsls	r2, r2, #24
 8001704:	430a      	orrs	r2, r1
 8001706:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001708:	f7ff ffde 	bl	80016c8 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800170c:	2200      	movs	r2, #0
 800170e:	4b04      	ldr	r3, [pc, #16]	; (8001720 <xPortStartScheduler+0x30>)
 8001710:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
 8001712:	f7ff ff45 	bl	80015a0 <vPortStartFirstTask>
	prvTaskExitError();
 8001716:	f7ff ff35 	bl	8001584 <prvTaskExitError>
 800171a:	46c0      	nop			; (mov r8, r8)
 800171c:	e000ed20 	.word	0xe000ed20
 8001720:	20000000 	.word	0x20000000

08001724 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001724:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001726:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <prvInsertBlockIntoFreeList+0x40>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	4282      	cmp	r2, r0
 800172c:	d318      	bcc.n	8001760 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800172e:	685c      	ldr	r4, [r3, #4]
 8001730:	1919      	adds	r1, r3, r4
 8001732:	4288      	cmp	r0, r1
 8001734:	d103      	bne.n	800173e <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001736:	6841      	ldr	r1, [r0, #4]
 8001738:	0018      	movs	r0, r3
 800173a:	1909      	adds	r1, r1, r4
 800173c:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800173e:	6841      	ldr	r1, [r0, #4]
 8001740:	1844      	adds	r4, r0, r1
 8001742:	42a2      	cmp	r2, r4
 8001744:	d107      	bne.n	8001756 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001746:	4c08      	ldr	r4, [pc, #32]	; (8001768 <prvInsertBlockIntoFreeList+0x44>)
 8001748:	6824      	ldr	r4, [r4, #0]
 800174a:	42a2      	cmp	r2, r4
 800174c:	d003      	beq.n	8001756 <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800174e:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001750:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001752:	1861      	adds	r1, r4, r1
 8001754:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001756:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001758:	4298      	cmp	r0, r3
 800175a:	d000      	beq.n	800175e <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800175c:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800175e:	bd10      	pop	{r4, pc}
 8001760:	0013      	movs	r3, r2
 8001762:	e7e1      	b.n	8001728 <prvInsertBlockIntoFreeList+0x4>
 8001764:	20000c34 	.word	0x20000c34
 8001768:	20000024 	.word	0x20000024

0800176c <pvPortMalloc>:
{
 800176c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800176e:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8001770:	f000 f9dc 	bl	8001b2c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001774:	4a38      	ldr	r2, [pc, #224]	; (8001858 <pvPortMalloc+0xec>)
 8001776:	4839      	ldr	r0, [pc, #228]	; (800185c <pvPortMalloc+0xf0>)
 8001778:	6813      	ldr	r3, [r2, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d11e      	bne.n	80017bc <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 800177e:	4938      	ldr	r1, [pc, #224]	; (8001860 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001780:	3307      	adds	r3, #7
 8001782:	4219      	tst	r1, r3
 8001784:	d036      	beq.n	80017f4 <pvPortMalloc+0x88>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001786:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001788:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800178a:	23c0      	movs	r3, #192	; 0xc0
 800178c:	011b      	lsls	r3, r3, #4
 800178e:	18c9      	adds	r1, r1, r3
 8001790:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001792:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 8001794:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001796:	4e33      	ldr	r6, [pc, #204]	; (8001864 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001798:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 800179a:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800179c:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800179e:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 80017a0:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80017a2:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 80017a4:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 80017a6:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80017a8:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 80017aa:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80017ac:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80017ae:	4b2e      	ldr	r3, [pc, #184]	; (8001868 <pvPortMalloc+0xfc>)
 80017b0:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80017b2:	4b2e      	ldr	r3, [pc, #184]	; (800186c <pvPortMalloc+0x100>)
 80017b4:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	061b      	lsls	r3, r3, #24
 80017ba:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80017bc:	6806      	ldr	r6, [r0, #0]
 80017be:	4234      	tst	r4, r6
 80017c0:	d116      	bne.n	80017f0 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 80017c2:	2c00      	cmp	r4, #0
 80017c4:	d014      	beq.n	80017f0 <pvPortMalloc+0x84>
				xWantedSize += xHeapStructSize;
 80017c6:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80017c8:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 80017ca:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80017cc:	420b      	tst	r3, r1
 80017ce:	d001      	beq.n	80017d4 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80017d0:	438b      	bics	r3, r1
 80017d2:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d00b      	beq.n	80017f0 <pvPortMalloc+0x84>
 80017d8:	4924      	ldr	r1, [pc, #144]	; (800186c <pvPortMalloc+0x100>)
 80017da:	680d      	ldr	r5, [r1, #0]
 80017dc:	42ab      	cmp	r3, r5
 80017de:	d807      	bhi.n	80017f0 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 80017e0:	4920      	ldr	r1, [pc, #128]	; (8001864 <pvPortMalloc+0xf8>)
 80017e2:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80017e4:	6860      	ldr	r0, [r4, #4]
 80017e6:	4283      	cmp	r3, r0
 80017e8:	d807      	bhi.n	80017fa <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80017ea:	6812      	ldr	r2, [r2, #0]
 80017ec:	4294      	cmp	r4, r2
 80017ee:	d10b      	bne.n	8001808 <pvPortMalloc+0x9c>
void *pvReturn = NULL;
 80017f0:	2500      	movs	r5, #0
 80017f2:	e028      	b.n	8001846 <pvPortMalloc+0xda>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80017f4:	23c0      	movs	r3, #192	; 0xc0
 80017f6:	011b      	lsls	r3, r3, #4
 80017f8:	e7cc      	b.n	8001794 <pvPortMalloc+0x28>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80017fa:	6827      	ldr	r7, [r4, #0]
 80017fc:	46bc      	mov	ip, r7
 80017fe:	2f00      	cmp	r7, #0
 8001800:	d0f3      	beq.n	80017ea <pvPortMalloc+0x7e>
 8001802:	0021      	movs	r1, r4
 8001804:	4664      	mov	r4, ip
 8001806:	e7ed      	b.n	80017e4 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001808:	680a      	ldr	r2, [r1, #0]
 800180a:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800180c:	6822      	ldr	r2, [r4, #0]
 800180e:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001810:	1ac2      	subs	r2, r0, r3
 8001812:	2a10      	cmp	r2, #16
 8001814:	d908      	bls.n	8001828 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001816:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001818:	0741      	lsls	r1, r0, #29
 800181a:	d001      	beq.n	8001820 <pvPortMalloc+0xb4>
 800181c:	b672      	cpsid	i
 800181e:	e7fe      	b.n	800181e <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001820:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001822:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001824:	f7ff ff7e 	bl	8001724 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001828:	6863      	ldr	r3, [r4, #4]
 800182a:	4a10      	ldr	r2, [pc, #64]	; (800186c <pvPortMalloc+0x100>)
 800182c:	1aed      	subs	r5, r5, r3
 800182e:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001830:	4a0d      	ldr	r2, [pc, #52]	; (8001868 <pvPortMalloc+0xfc>)
 8001832:	6811      	ldr	r1, [r2, #0]
 8001834:	428d      	cmp	r5, r1
 8001836:	d200      	bcs.n	800183a <pvPortMalloc+0xce>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001838:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800183a:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800183c:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 800183e:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001840:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001842:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001844:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8001846:	f000 f9fd 	bl	8001c44 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800184a:	076b      	lsls	r3, r5, #29
 800184c:	d001      	beq.n	8001852 <pvPortMalloc+0xe6>
 800184e:	b672      	cpsid	i
 8001850:	e7fe      	b.n	8001850 <pvPortMalloc+0xe4>
}
 8001852:	0028      	movs	r0, r5
 8001854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001856:	46c0      	nop			; (mov r8, r8)
 8001858:	20000024 	.word	0x20000024
 800185c:	20000c28 	.word	0x20000c28
 8001860:	20000028 	.word	0x20000028
 8001864:	20000c34 	.word	0x20000c34
 8001868:	20000c30 	.word	0x20000c30
 800186c:	20000c2c 	.word	0x20000c2c

08001870 <vPortFree>:
{
 8001870:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001872:	2800      	cmp	r0, #0
 8001874:	d01b      	beq.n	80018ae <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001876:	4a0e      	ldr	r2, [pc, #56]	; (80018b0 <vPortFree+0x40>)
 8001878:	3808      	subs	r0, #8
 800187a:	6843      	ldr	r3, [r0, #4]
 800187c:	6812      	ldr	r2, [r2, #0]
 800187e:	0004      	movs	r4, r0
 8001880:	421a      	tst	r2, r3
 8001882:	d101      	bne.n	8001888 <vPortFree+0x18>
 8001884:	b672      	cpsid	i
 8001886:	e7fe      	b.n	8001886 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001888:	6801      	ldr	r1, [r0, #0]
 800188a:	2900      	cmp	r1, #0
 800188c:	d001      	beq.n	8001892 <vPortFree+0x22>
 800188e:	b672      	cpsid	i
 8001890:	e7fe      	b.n	8001890 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001892:	4393      	bics	r3, r2
 8001894:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 8001896:	f000 f949 	bl	8001b2c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800189a:	4a06      	ldr	r2, [pc, #24]	; (80018b4 <vPortFree+0x44>)
 800189c:	6863      	ldr	r3, [r4, #4]
 800189e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80018a0:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 80018a2:	185b      	adds	r3, r3, r1
 80018a4:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80018a6:	f7ff ff3d 	bl	8001724 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 80018aa:	f000 f9cb 	bl	8001c44 <xTaskResumeAll>
}
 80018ae:	bd10      	pop	{r4, pc}
 80018b0:	20000c28 	.word	0x20000c28
 80018b4:	20000c2c 	.word	0x20000c2c

080018b8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80018b8:	4a07      	ldr	r2, [pc, #28]	; (80018d8 <prvResetNextTaskUnblockTime+0x20>)
 80018ba:	6813      	ldr	r3, [r2, #0]
 80018bc:	6819      	ldr	r1, [r3, #0]
 80018be:	4b07      	ldr	r3, [pc, #28]	; (80018dc <prvResetNextTaskUnblockTime+0x24>)
 80018c0:	2900      	cmp	r1, #0
 80018c2:	d103      	bne.n	80018cc <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80018c4:	2201      	movs	r2, #1
 80018c6:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80018c8:	601a      	str	r2, [r3, #0]
	}
}
 80018ca:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80018cc:	6812      	ldr	r2, [r2, #0]
 80018ce:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80018d0:	68d2      	ldr	r2, [r2, #12]
 80018d2:	6852      	ldr	r2, [r2, #4]
 80018d4:	e7f8      	b.n	80018c8 <prvResetNextTaskUnblockTime+0x10>
 80018d6:	46c0      	nop			; (mov r8, r8)
 80018d8:	20000c40 	.word	0x20000c40
 80018dc:	20000d18 	.word	0x20000d18

080018e0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80018e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018e2:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80018e4:	4b14      	ldr	r3, [pc, #80]	; (8001938 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80018e6:	4d15      	ldr	r5, [pc, #84]	; (800193c <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 80018e8:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80018ea:	6828      	ldr	r0, [r5, #0]
{
 80018ec:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80018ee:	3004      	adds	r0, #4
 80018f0:	f7ff fe38 	bl	8001564 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80018f4:	1c63      	adds	r3, r4, #1
 80018f6:	d107      	bne.n	8001908 <prvAddCurrentTaskToDelayedList+0x28>
 80018f8:	2f00      	cmp	r7, #0
 80018fa:	d005      	beq.n	8001908 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80018fc:	6829      	ldr	r1, [r5, #0]
 80018fe:	4810      	ldr	r0, [pc, #64]	; (8001940 <prvAddCurrentTaskToDelayedList+0x60>)
 8001900:	3104      	adds	r1, #4
 8001902:	f7ff fe0c 	bl	800151e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001908:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 800190a:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800190c:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800190e:	42a6      	cmp	r6, r4
 8001910:	d906      	bls.n	8001920 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001912:	4b0c      	ldr	r3, [pc, #48]	; (8001944 <prvAddCurrentTaskToDelayedList+0x64>)
 8001914:	6818      	ldr	r0, [r3, #0]
 8001916:	6829      	ldr	r1, [r5, #0]
 8001918:	3104      	adds	r1, #4
 800191a:	f7ff fe0c 	bl	8001536 <vListInsert>
 800191e:	e7f2      	b.n	8001906 <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001920:	4b09      	ldr	r3, [pc, #36]	; (8001948 <prvAddCurrentTaskToDelayedList+0x68>)
 8001922:	6818      	ldr	r0, [r3, #0]
 8001924:	6829      	ldr	r1, [r5, #0]
 8001926:	3104      	adds	r1, #4
 8001928:	f7ff fe05 	bl	8001536 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800192c:	4b07      	ldr	r3, [pc, #28]	; (800194c <prvAddCurrentTaskToDelayedList+0x6c>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	4294      	cmp	r4, r2
 8001932:	d2e8      	bcs.n	8001906 <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8001934:	601c      	str	r4, [r3, #0]
}
 8001936:	e7e6      	b.n	8001906 <prvAddCurrentTaskToDelayedList+0x26>
 8001938:	20000d60 	.word	0x20000d60
 800193c:	20000c3c 	.word	0x20000c3c
 8001940:	20000d38 	.word	0x20000d38
 8001944:	20000c44 	.word	0x20000c44
 8001948:	20000c40 	.word	0x20000c40
 800194c:	20000d18 	.word	0x20000d18

08001950 <xTaskCreate>:
	{
 8001950:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001952:	0095      	lsls	r5, r2, #2
	{
 8001954:	b085      	sub	sp, #20
 8001956:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001958:	0028      	movs	r0, r5
	{
 800195a:	000f      	movs	r7, r1
 800195c:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800195e:	f7ff ff05 	bl	800176c <pvPortMalloc>
 8001962:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 8001964:	d100      	bne.n	8001968 <xTaskCreate+0x18>
 8001966:	e08e      	b.n	8001a86 <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001968:	2054      	movs	r0, #84	; 0x54
 800196a:	f7ff feff 	bl	800176c <pvPortMalloc>
 800196e:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8001970:	d100      	bne.n	8001974 <xTaskCreate+0x24>
 8001972:	e085      	b.n	8001a80 <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001974:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001976:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 8001978:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800197a:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800197c:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800197e:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001980:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001982:	001a      	movs	r2, r3
 8001984:	5cf9      	ldrb	r1, [r7, r3]
 8001986:	3234      	adds	r2, #52	; 0x34
 8001988:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 800198a:	5cfa      	ldrb	r2, [r7, r3]
 800198c:	2a00      	cmp	r2, #0
 800198e:	d002      	beq.n	8001996 <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001990:	3301      	adds	r3, #1
 8001992:	2b10      	cmp	r3, #16
 8001994:	d1f5      	bne.n	8001982 <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001996:	0023      	movs	r3, r4
 8001998:	2500      	movs	r5, #0
 800199a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800199c:	3343      	adds	r3, #67	; 0x43
 800199e:	701d      	strb	r5, [r3, #0]
 80019a0:	2e06      	cmp	r6, #6
 80019a2:	d900      	bls.n	80019a6 <xTaskCreate+0x56>
 80019a4:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80019a6:	1d23      	adds	r3, r4, #4
 80019a8:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 80019aa:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80019ac:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80019ae:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80019b0:	9301      	str	r3, [sp, #4]
 80019b2:	f7ff fdb1 	bl	8001518 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80019b6:	0020      	movs	r0, r4
 80019b8:	3018      	adds	r0, #24
 80019ba:	f7ff fdad 	bl	8001518 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019be:	2307      	movs	r3, #7
 80019c0:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80019c2:	0023      	movs	r3, r4
 80019c4:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80019c6:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019c8:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80019ca:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 80019cc:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80019ce:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80019d0:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80019d2:	9902      	ldr	r1, [sp, #8]
 80019d4:	9800      	ldr	r0, [sp, #0]
 80019d6:	f7ff fdfd 	bl	80015d4 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 80019da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80019dc:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d000      	beq.n	80019e4 <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80019e2:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 80019e4:	f7ff fe14 	bl	8001610 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80019e8:	4b2e      	ldr	r3, [pc, #184]	; (8001aa4 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 80019ea:	4d2f      	ldr	r5, [pc, #188]	; (8001aa8 <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	3201      	adds	r2, #1
 80019f0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80019f2:	682a      	ldr	r2, [r5, #0]
 80019f4:	2a00      	cmp	r2, #0
 80019f6:	d149      	bne.n	8001a8c <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 80019f8:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d11d      	bne.n	8001a3c <xTaskCreate+0xec>
 8001a00:	4e2a      	ldr	r6, [pc, #168]	; (8001aac <xTaskCreate+0x15c>)
 8001a02:	0037      	movs	r7, r6
 8001a04:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001a06:	0030      	movs	r0, r6
 8001a08:	3614      	adds	r6, #20
 8001a0a:	f7ff fd7a 	bl	8001502 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001a0e:	42b7      	cmp	r7, r6
 8001a10:	d1f9      	bne.n	8001a06 <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 8001a12:	4e27      	ldr	r6, [pc, #156]	; (8001ab0 <xTaskCreate+0x160>)
 8001a14:	0030      	movs	r0, r6
 8001a16:	f7ff fd74 	bl	8001502 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001a1a:	4f26      	ldr	r7, [pc, #152]	; (8001ab4 <xTaskCreate+0x164>)
 8001a1c:	0038      	movs	r0, r7
 8001a1e:	f7ff fd70 	bl	8001502 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001a22:	4825      	ldr	r0, [pc, #148]	; (8001ab8 <xTaskCreate+0x168>)
 8001a24:	f7ff fd6d 	bl	8001502 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001a28:	4824      	ldr	r0, [pc, #144]	; (8001abc <xTaskCreate+0x16c>)
 8001a2a:	f7ff fd6a 	bl	8001502 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001a2e:	4824      	ldr	r0, [pc, #144]	; (8001ac0 <xTaskCreate+0x170>)
 8001a30:	f7ff fd67 	bl	8001502 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001a34:	4b23      	ldr	r3, [pc, #140]	; (8001ac4 <xTaskCreate+0x174>)
 8001a36:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001a38:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <xTaskCreate+0x178>)
 8001a3a:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 8001a3c:	4a23      	ldr	r2, [pc, #140]	; (8001acc <xTaskCreate+0x17c>)
 8001a3e:	6813      	ldr	r3, [r2, #0]
 8001a40:	3301      	adds	r3, #1
 8001a42:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001a44:	4a22      	ldr	r2, [pc, #136]	; (8001ad0 <xTaskCreate+0x180>)
 8001a46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a48:	6811      	ldr	r1, [r2, #0]
 8001a4a:	428b      	cmp	r3, r1
 8001a4c:	d900      	bls.n	8001a50 <xTaskCreate+0x100>
 8001a4e:	6013      	str	r3, [r2, #0]
 8001a50:	2014      	movs	r0, #20
 8001a52:	4358      	muls	r0, r3
 8001a54:	4b15      	ldr	r3, [pc, #84]	; (8001aac <xTaskCreate+0x15c>)
 8001a56:	9901      	ldr	r1, [sp, #4]
 8001a58:	1818      	adds	r0, r3, r0
 8001a5a:	f7ff fd60 	bl	800151e <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001a5e:	f7ff fde3 	bl	8001628 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001a62:	4b1c      	ldr	r3, [pc, #112]	; (8001ad4 <xTaskCreate+0x184>)
			xReturn = pdPASS;
 8001a64:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d006      	beq.n	8001a7a <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001a6c:	682b      	ldr	r3, [r5, #0]
 8001a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d201      	bcs.n	8001a7a <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 8001a76:	f7ff fdbf 	bl	80015f8 <vPortYield>
	}
 8001a7a:	0030      	movs	r0, r6
 8001a7c:	b005      	add	sp, #20
 8001a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 8001a80:	0030      	movs	r0, r6
 8001a82:	f7ff fef5 	bl	8001870 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001a86:	2601      	movs	r6, #1
 8001a88:	4276      	negs	r6, r6
 8001a8a:	e7f6      	b.n	8001a7a <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <xTaskCreate+0x184>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1d3      	bne.n	8001a3c <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001a94:	682b      	ldr	r3, [r5, #0]
 8001a96:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d8ce      	bhi.n	8001a3c <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 8001a9e:	602c      	str	r4, [r5, #0]
 8001aa0:	e7cc      	b.n	8001a3c <xTaskCreate+0xec>
 8001aa2:	46c0      	nop			; (mov r8, r8)
 8001aa4:	20000cd4 	.word	0x20000cd4
 8001aa8:	20000c3c 	.word	0x20000c3c
 8001aac:	20000c48 	.word	0x20000c48
 8001ab0:	20000cec 	.word	0x20000cec
 8001ab4:	20000d00 	.word	0x20000d00
 8001ab8:	20000d20 	.word	0x20000d20
 8001abc:	20000d4c 	.word	0x20000d4c
 8001ac0:	20000d38 	.word	0x20000d38
 8001ac4:	20000c40 	.word	0x20000c40
 8001ac8:	20000c44 	.word	0x20000c44
 8001acc:	20000ce4 	.word	0x20000ce4
 8001ad0:	20000ce8 	.word	0x20000ce8
 8001ad4:	20000d34 	.word	0x20000d34

08001ad8 <vTaskStartScheduler>:
{
 8001ad8:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8001ada:	2400      	movs	r4, #0
 8001adc:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <vTaskStartScheduler+0x3c>)
 8001ade:	9400      	str	r4, [sp, #0]
 8001ae0:	9301      	str	r3, [sp, #4]
 8001ae2:	2280      	movs	r2, #128	; 0x80
 8001ae4:	0023      	movs	r3, r4
 8001ae6:	490c      	ldr	r1, [pc, #48]	; (8001b18 <vTaskStartScheduler+0x40>)
 8001ae8:	480c      	ldr	r0, [pc, #48]	; (8001b1c <vTaskStartScheduler+0x44>)
 8001aea:	f7ff ff31 	bl	8001950 <xTaskCreate>
	if( xReturn == pdPASS )
 8001aee:	2801      	cmp	r0, #1
 8001af0:	d10b      	bne.n	8001b0a <vTaskStartScheduler+0x32>
		portDISABLE_INTERRUPTS();
 8001af2:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8001af4:	2201      	movs	r2, #1
 8001af6:	4b0a      	ldr	r3, [pc, #40]	; (8001b20 <vTaskStartScheduler+0x48>)
 8001af8:	4252      	negs	r2, r2
 8001afa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001afc:	4b09      	ldr	r3, [pc, #36]	; (8001b24 <vTaskStartScheduler+0x4c>)
 8001afe:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001b00:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <vTaskStartScheduler+0x50>)
 8001b02:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8001b04:	f7ff fdf4 	bl	80016f0 <xPortStartScheduler>
}
 8001b08:	bd13      	pop	{r0, r1, r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001b0a:	1c43      	adds	r3, r0, #1
 8001b0c:	d1fc      	bne.n	8001b08 <vTaskStartScheduler+0x30>
 8001b0e:	b672      	cpsid	i
 8001b10:	e7fe      	b.n	8001b10 <vTaskStartScheduler+0x38>
 8001b12:	46c0      	nop			; (mov r8, r8)
 8001b14:	20000d14 	.word	0x20000d14
 8001b18:	08002858 	.word	0x08002858
 8001b1c:	08001d7d 	.word	0x08001d7d
 8001b20:	20000d18 	.word	0x20000d18
 8001b24:	20000d34 	.word	0x20000d34
 8001b28:	20000d60 	.word	0x20000d60

08001b2c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001b2c:	4a02      	ldr	r2, [pc, #8]	; (8001b38 <vTaskSuspendAll+0xc>)
 8001b2e:	6813      	ldr	r3, [r2, #0]
 8001b30:	3301      	adds	r3, #1
 8001b32:	6013      	str	r3, [r2, #0]
}
 8001b34:	4770      	bx	lr
 8001b36:	46c0      	nop			; (mov r8, r8)
 8001b38:	20000ce0 	.word	0x20000ce0

08001b3c <xTaskGetTickCount>:
 8001b3c:	4b01      	ldr	r3, [pc, #4]	; (8001b44 <xTaskGetTickCount+0x8>)
 8001b3e:	6818      	ldr	r0, [r3, #0]
 8001b40:	4770      	bx	lr
 8001b42:	46c0      	nop			; (mov r8, r8)
 8001b44:	20000d60 	.word	0x20000d60

08001b48 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b48:	4b33      	ldr	r3, [pc, #204]	; (8001c18 <xTaskIncrementTick+0xd0>)
{
 8001b4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d135      	bne.n	8001bbe <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 8001b52:	4b32      	ldr	r3, [pc, #200]	; (8001c1c <xTaskIncrementTick+0xd4>)
 8001b54:	681c      	ldr	r4, [r3, #0]
 8001b56:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8001b58:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8001b5a:	2c00      	cmp	r4, #0
 8001b5c:	d111      	bne.n	8001b82 <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 8001b5e:	4b30      	ldr	r3, [pc, #192]	; (8001c20 <xTaskIncrementTick+0xd8>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	6812      	ldr	r2, [r2, #0]
 8001b64:	2a00      	cmp	r2, #0
 8001b66:	d001      	beq.n	8001b6c <xTaskIncrementTick+0x24>
 8001b68:	b672      	cpsid	i
 8001b6a:	e7fe      	b.n	8001b6a <xTaskIncrementTick+0x22>
 8001b6c:	4a2d      	ldr	r2, [pc, #180]	; (8001c24 <xTaskIncrementTick+0xdc>)
 8001b6e:	6819      	ldr	r1, [r3, #0]
 8001b70:	6810      	ldr	r0, [r2, #0]
 8001b72:	6018      	str	r0, [r3, #0]
 8001b74:	6011      	str	r1, [r2, #0]
 8001b76:	4a2c      	ldr	r2, [pc, #176]	; (8001c28 <xTaskIncrementTick+0xe0>)
 8001b78:	6813      	ldr	r3, [r2, #0]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	6013      	str	r3, [r2, #0]
 8001b7e:	f7ff fe9b 	bl	80018b8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001b82:	4f2a      	ldr	r7, [pc, #168]	; (8001c2c <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 8001b84:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	429c      	cmp	r4, r3
 8001b8a:	d307      	bcc.n	8001b9c <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b8c:	4b24      	ldr	r3, [pc, #144]	; (8001c20 <xTaskIncrementTick+0xd8>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	6812      	ldr	r2, [r2, #0]
 8001b92:	2a00      	cmp	r2, #0
 8001b94:	d119      	bne.n	8001bca <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b96:	2301      	movs	r3, #1
 8001b98:	425b      	negs	r3, r3
 8001b9a:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001b9c:	4b24      	ldr	r3, [pc, #144]	; (8001c30 <xTaskIncrementTick+0xe8>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ba2:	2314      	movs	r3, #20
 8001ba4:	4353      	muls	r3, r2
 8001ba6:	4a23      	ldr	r2, [pc, #140]	; (8001c34 <xTaskIncrementTick+0xec>)
 8001ba8:	58d3      	ldr	r3, [r2, r3]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d900      	bls.n	8001bb0 <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 8001bae:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 8001bb0:	4b21      	ldr	r3, [pc, #132]	; (8001c38 <xTaskIncrementTick+0xf0>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d000      	beq.n	8001bba <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 8001bb8:	2601      	movs	r6, #1
}
 8001bba:	0030      	movs	r0, r6
 8001bbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 8001bbe:	4a1f      	ldr	r2, [pc, #124]	; (8001c3c <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 8001bc0:	2600      	movs	r6, #0
		++uxPendedTicks;
 8001bc2:	6813      	ldr	r3, [r2, #0]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	e7f2      	b.n	8001bb0 <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001bd0:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 8001bd2:	429c      	cmp	r4, r3
 8001bd4:	d3e1      	bcc.n	8001b9a <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001bd6:	1d2b      	adds	r3, r5, #4
 8001bd8:	0018      	movs	r0, r3
 8001bda:	9301      	str	r3, [sp, #4]
 8001bdc:	f7ff fcc2 	bl	8001564 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001be0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001be6:	0028      	movs	r0, r5
 8001be8:	3018      	adds	r0, #24
 8001bea:	f7ff fcbb 	bl	8001564 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001bee:	4b14      	ldr	r3, [pc, #80]	; (8001c40 <xTaskIncrementTick+0xf8>)
 8001bf0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4290      	cmp	r0, r2
 8001bf6:	d900      	bls.n	8001bfa <xTaskIncrementTick+0xb2>
 8001bf8:	6018      	str	r0, [r3, #0]
 8001bfa:	2314      	movs	r3, #20
 8001bfc:	4358      	muls	r0, r3
 8001bfe:	4b0d      	ldr	r3, [pc, #52]	; (8001c34 <xTaskIncrementTick+0xec>)
 8001c00:	1d29      	adds	r1, r5, #4
 8001c02:	1818      	adds	r0, r3, r0
 8001c04:	f7ff fc8b 	bl	800151e <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001c08:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <xTaskIncrementTick+0xe8>)
 8001c0a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d3bb      	bcc.n	8001b8c <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 8001c14:	2601      	movs	r6, #1
 8001c16:	e7b9      	b.n	8001b8c <xTaskIncrementTick+0x44>
 8001c18:	20000ce0 	.word	0x20000ce0
 8001c1c:	20000d60 	.word	0x20000d60
 8001c20:	20000c40 	.word	0x20000c40
 8001c24:	20000c44 	.word	0x20000c44
 8001c28:	20000d1c 	.word	0x20000d1c
 8001c2c:	20000d18 	.word	0x20000d18
 8001c30:	20000c3c 	.word	0x20000c3c
 8001c34:	20000c48 	.word	0x20000c48
 8001c38:	20000d64 	.word	0x20000d64
 8001c3c:	20000cdc 	.word	0x20000cdc
 8001c40:	20000ce8 	.word	0x20000ce8

08001c44 <xTaskResumeAll>:
{
 8001c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 8001c46:	4c2b      	ldr	r4, [pc, #172]	; (8001cf4 <xTaskResumeAll+0xb0>)
 8001c48:	6823      	ldr	r3, [r4, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <xTaskResumeAll+0xe>
 8001c4e:	b672      	cpsid	i
 8001c50:	e7fe      	b.n	8001c50 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 8001c52:	f7ff fcdd 	bl	8001610 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8001c56:	6823      	ldr	r3, [r4, #0]
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001c5c:	6824      	ldr	r4, [r4, #0]
 8001c5e:	2c00      	cmp	r4, #0
 8001c60:	d004      	beq.n	8001c6c <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 8001c62:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8001c64:	f7ff fce0 	bl	8001628 <vPortExitCritical>
}
 8001c68:	0020      	movs	r0, r4
 8001c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001c6c:	4b22      	ldr	r3, [pc, #136]	; (8001cf8 <xTaskResumeAll+0xb4>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d0f6      	beq.n	8001c62 <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 8001c74:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 8001c76:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001c78:	4b20      	ldr	r3, [pc, #128]	; (8001cfc <xTaskResumeAll+0xb8>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	2a00      	cmp	r2, #0
 8001c7e:	d11a      	bne.n	8001cb6 <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 8001c80:	2c00      	cmp	r4, #0
 8001c82:	d001      	beq.n	8001c88 <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 8001c84:	f7ff fe18 	bl	80018b8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001c88:	4d1d      	ldr	r5, [pc, #116]	; (8001d00 <xTaskResumeAll+0xbc>)
 8001c8a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001c8c:	2c00      	cmp	r4, #0
 8001c8e:	d00a      	beq.n	8001ca6 <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8001c90:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8001c92:	f7ff ff59 	bl	8001b48 <xTaskIncrementTick>
 8001c96:	2800      	cmp	r0, #0
 8001c98:	d001      	beq.n	8001c9e <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 8001c9a:	4b1a      	ldr	r3, [pc, #104]	; (8001d04 <xTaskResumeAll+0xc0>)
 8001c9c:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 8001c9e:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001ca0:	2c00      	cmp	r4, #0
 8001ca2:	d1f6      	bne.n	8001c92 <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 8001ca4:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001ca6:	4b17      	ldr	r3, [pc, #92]	; (8001d04 <xTaskResumeAll+0xc0>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d0d9      	beq.n	8001c62 <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8001cae:	f7ff fca3 	bl	80015f8 <vPortYield>
						xAlreadyYielded = pdTRUE;
 8001cb2:	2401      	movs	r4, #1
 8001cb4:	e7d6      	b.n	8001c64 <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001cba:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001cbc:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001cbe:	3018      	adds	r0, #24
 8001cc0:	f7ff fc50 	bl	8001564 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001cc4:	0028      	movs	r0, r5
 8001cc6:	f7ff fc4d 	bl	8001564 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001cca:	4b0f      	ldr	r3, [pc, #60]	; (8001d08 <xTaskResumeAll+0xc4>)
 8001ccc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	4290      	cmp	r0, r2
 8001cd2:	d900      	bls.n	8001cd6 <xTaskResumeAll+0x92>
 8001cd4:	6018      	str	r0, [r3, #0]
 8001cd6:	4370      	muls	r0, r6
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <xTaskResumeAll+0xc8>)
 8001cda:	0029      	movs	r1, r5
 8001cdc:	1818      	adds	r0, r3, r0
 8001cde:	f7ff fc1e 	bl	800151e <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	; (8001d10 <xTaskResumeAll+0xcc>)
 8001ce4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d3c4      	bcc.n	8001c78 <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 8001cee:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <xTaskResumeAll+0xc0>)
 8001cf0:	601f      	str	r7, [r3, #0]
 8001cf2:	e7c1      	b.n	8001c78 <xTaskResumeAll+0x34>
 8001cf4:	20000ce0 	.word	0x20000ce0
 8001cf8:	20000cd4 	.word	0x20000cd4
 8001cfc:	20000d20 	.word	0x20000d20
 8001d00:	20000cdc 	.word	0x20000cdc
 8001d04:	20000d64 	.word	0x20000d64
 8001d08:	20000ce8 	.word	0x20000ce8
 8001d0c:	20000c48 	.word	0x20000c48
 8001d10:	20000c3c 	.word	0x20000c3c

08001d14 <vTaskDelayUntil>:
	{
 8001d14:	b570      	push	{r4, r5, r6, lr}
 8001d16:	0005      	movs	r5, r0
 8001d18:	000c      	movs	r4, r1
		configASSERT( pxPreviousWakeTime );
 8001d1a:	2800      	cmp	r0, #0
 8001d1c:	d101      	bne.n	8001d22 <vTaskDelayUntil+0xe>
 8001d1e:	b672      	cpsid	i
 8001d20:	e7fe      	b.n	8001d20 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
 8001d22:	2900      	cmp	r1, #0
 8001d24:	d101      	bne.n	8001d2a <vTaskDelayUntil+0x16>
 8001d26:	b672      	cpsid	i
 8001d28:	e7fe      	b.n	8001d28 <vTaskDelayUntil+0x14>
		configASSERT( uxSchedulerSuspended == 0 );
 8001d2a:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <vTaskDelayUntil+0x60>)
 8001d2c:	681e      	ldr	r6, [r3, #0]
 8001d2e:	2e00      	cmp	r6, #0
 8001d30:	d001      	beq.n	8001d36 <vTaskDelayUntil+0x22>
 8001d32:	b672      	cpsid	i
 8001d34:	e7fe      	b.n	8001d34 <vTaskDelayUntil+0x20>
		vTaskSuspendAll();
 8001d36:	f7ff fef9 	bl	8001b2c <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
 8001d3a:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <vTaskDelayUntil+0x64>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8001d3c:	682a      	ldr	r2, [r5, #0]
			const TickType_t xConstTickCount = xTickCount;
 8001d3e:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8001d40:	18a4      	adds	r4, r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
 8001d42:	4290      	cmp	r0, r2
 8001d44:	d205      	bcs.n	8001d52 <vTaskDelayUntil+0x3e>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8001d46:	42a2      	cmp	r2, r4
 8001d48:	d906      	bls.n	8001d58 <vTaskDelayUntil+0x44>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8001d4a:	42a0      	cmp	r0, r4
 8001d4c:	41b6      	sbcs	r6, r6
 8001d4e:	4276      	negs	r6, r6
 8001d50:	e002      	b.n	8001d58 <vTaskDelayUntil+0x44>
					xShouldDelay = pdTRUE;
 8001d52:	2601      	movs	r6, #1
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8001d54:	42a2      	cmp	r2, r4
 8001d56:	d9f8      	bls.n	8001d4a <vTaskDelayUntil+0x36>
			*pxPreviousWakeTime = xTimeToWake;
 8001d58:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
 8001d5a:	2e00      	cmp	r6, #0
 8001d5c:	d003      	beq.n	8001d66 <vTaskDelayUntil+0x52>
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8001d5e:	1a20      	subs	r0, r4, r0
 8001d60:	2100      	movs	r1, #0
 8001d62:	f7ff fdbd 	bl	80018e0 <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
 8001d66:	f7ff ff6d 	bl	8001c44 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8001d6a:	2800      	cmp	r0, #0
 8001d6c:	d101      	bne.n	8001d72 <vTaskDelayUntil+0x5e>
			portYIELD_WITHIN_API();
 8001d6e:	f7ff fc43 	bl	80015f8 <vPortYield>
	}
 8001d72:	bd70      	pop	{r4, r5, r6, pc}
 8001d74:	20000ce0 	.word	0x20000ce0
 8001d78:	20000d60 	.word	0x20000d60

08001d7c <prvIdleTask>:
{
 8001d7c:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d7e:	4c15      	ldr	r4, [pc, #84]	; (8001dd4 <prvIdleTask+0x58>)
 8001d80:	6823      	ldr	r3, [r4, #0]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d106      	bne.n	8001d94 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001d86:	4b14      	ldr	r3, [pc, #80]	; (8001dd8 <prvIdleTask+0x5c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d9f7      	bls.n	8001d7e <prvIdleTask+0x2>
				taskYIELD();
 8001d8e:	f7ff fc33 	bl	80015f8 <vPortYield>
 8001d92:	e7f4      	b.n	8001d7e <prvIdleTask+0x2>
			vTaskSuspendAll();
 8001d94:	f7ff feca 	bl	8001b2c <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001d98:	4d10      	ldr	r5, [pc, #64]	; (8001ddc <prvIdleTask+0x60>)
 8001d9a:	682e      	ldr	r6, [r5, #0]
			( void ) xTaskResumeAll();
 8001d9c:	f7ff ff52 	bl	8001c44 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8001da0:	2e00      	cmp	r6, #0
 8001da2:	d0ec      	beq.n	8001d7e <prvIdleTask+0x2>
				taskENTER_CRITICAL();
 8001da4:	f7ff fc34 	bl	8001610 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001da8:	68eb      	ldr	r3, [r5, #12]
 8001daa:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001dac:	1d28      	adds	r0, r5, #4
 8001dae:	f7ff fbd9 	bl	8001564 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8001db2:	4a0b      	ldr	r2, [pc, #44]	; (8001de0 <prvIdleTask+0x64>)
 8001db4:	6813      	ldr	r3, [r2, #0]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8001dba:	6823      	ldr	r3, [r4, #0]
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8001dc0:	f7ff fc32 	bl	8001628 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8001dc4:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001dc6:	f7ff fd53 	bl	8001870 <vPortFree>
			vPortFree( pxTCB );
 8001dca:	0028      	movs	r0, r5
 8001dcc:	f7ff fd50 	bl	8001870 <vPortFree>
 8001dd0:	e7d5      	b.n	8001d7e <prvIdleTask+0x2>
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	20000cd8 	.word	0x20000cd8
 8001dd8:	20000c48 	.word	0x20000c48
 8001ddc:	20000d4c 	.word	0x20000d4c
 8001de0:	20000cd4 	.word	0x20000cd4

08001de4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001de4:	4b15      	ldr	r3, [pc, #84]	; (8001e3c <vTaskSwitchContext+0x58>)
{
 8001de6:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <vTaskSwitchContext+0x5c>)
 8001dec:	2a00      	cmp	r2, #0
 8001dee:	d002      	beq.n	8001df6 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 8001df0:	2201      	movs	r2, #1
 8001df2:	601a      	str	r2, [r3, #0]
}
 8001df4:	bd30      	pop	{r4, r5, pc}
 8001df6:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001df8:	4812      	ldr	r0, [pc, #72]	; (8001e44 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 8001dfa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001dfc:	6802      	ldr	r2, [r0, #0]
 8001dfe:	4912      	ldr	r1, [pc, #72]	; (8001e48 <vTaskSwitchContext+0x64>)
 8001e00:	0023      	movs	r3, r4
 8001e02:	4353      	muls	r3, r2
 8001e04:	585d      	ldr	r5, [r3, r1]
 8001e06:	2d00      	cmp	r5, #0
 8001e08:	d012      	beq.n	8001e30 <vTaskSwitchContext+0x4c>
 8001e0a:	18cc      	adds	r4, r1, r3
 8001e0c:	6865      	ldr	r5, [r4, #4]
 8001e0e:	3308      	adds	r3, #8
 8001e10:	686d      	ldr	r5, [r5, #4]
 8001e12:	18cb      	adds	r3, r1, r3
 8001e14:	6065      	str	r5, [r4, #4]
 8001e16:	429d      	cmp	r5, r3
 8001e18:	d101      	bne.n	8001e1e <vTaskSwitchContext+0x3a>
 8001e1a:	686b      	ldr	r3, [r5, #4]
 8001e1c:	6063      	str	r3, [r4, #4]
 8001e1e:	2314      	movs	r3, #20
 8001e20:	4353      	muls	r3, r2
 8001e22:	18c9      	adds	r1, r1, r3
 8001e24:	684b      	ldr	r3, [r1, #4]
 8001e26:	68d9      	ldr	r1, [r3, #12]
 8001e28:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <vTaskSwitchContext+0x68>)
 8001e2a:	6019      	str	r1, [r3, #0]
 8001e2c:	6002      	str	r2, [r0, #0]
}
 8001e2e:	e7e1      	b.n	8001df4 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001e30:	2a00      	cmp	r2, #0
 8001e32:	d101      	bne.n	8001e38 <vTaskSwitchContext+0x54>
 8001e34:	b672      	cpsid	i
 8001e36:	e7fe      	b.n	8001e36 <vTaskSwitchContext+0x52>
 8001e38:	3a01      	subs	r2, #1
 8001e3a:	e7e1      	b.n	8001e00 <vTaskSwitchContext+0x1c>
 8001e3c:	20000ce0 	.word	0x20000ce0
 8001e40:	20000d64 	.word	0x20000d64
 8001e44:	20000ce8 	.word	0x20000ce8
 8001e48:	20000c48 	.word	0x20000c48
 8001e4c:	20000c3c 	.word	0x20000c3c

08001e50 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8001e50:	4b05      	ldr	r3, [pc, #20]	; (8001e68 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001e52:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d004      	beq.n	8001e64 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e5a:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <xTaskGetSchedulerState+0x1c>)
 8001e5c:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8001e5e:	4243      	negs	r3, r0
 8001e60:	4158      	adcs	r0, r3
 8001e62:	0040      	lsls	r0, r0, #1
	}
 8001e64:	4770      	bx	lr
 8001e66:	46c0      	nop			; (mov r8, r8)
 8001e68:	20000d34 	.word	0x20000d34
 8001e6c:	20000ce0 	.word	0x20000ce0

08001e70 <HAL_SYSTICK_Callback>:

#include <Common/Event.h>


void HAL_SYSTICK_Callback(void)
{
 8001e70:	b510      	push	{r4, lr}
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
           	   Se debe incluir en stm32l0xx_it  HAL_SYSTICK_IRQHandler
   */

	qSchedulerSysTick();
 8001e72:	f000 fa4f 	bl	8002314 <qSchedulerSysTick>
	Debounce_Update(&Fsm_DebounceData, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13));
 8001e76:	2180      	movs	r1, #128	; 0x80
 8001e78:	480a      	ldr	r0, [pc, #40]	; (8001ea4 <HAL_SYSTICK_Callback+0x34>)
 8001e7a:	0189      	lsls	r1, r1, #6
 8001e7c:	f7fe fb48 	bl	8000510 <HAL_GPIO_ReadPin>
 8001e80:	0001      	movs	r1, r0
 8001e82:	4809      	ldr	r0, [pc, #36]	; (8001ea8 <HAL_SYSTICK_Callback+0x38>)
 8001e84:	f000 f87b 	bl	8001f7e <Debounce_Update>




	volatile static uint32_t contador=0;
	contador++;
 8001e88:	4b08      	ldr	r3, [pc, #32]	; (8001eac <HAL_SYSTICK_Callback+0x3c>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	3201      	adds	r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]
	if(contador>10000){contador=0; FlagCont=1;}
 8001e90:	6819      	ldr	r1, [r3, #0]
 8001e92:	4a07      	ldr	r2, [pc, #28]	; (8001eb0 <HAL_SYSTICK_Callback+0x40>)
 8001e94:	4291      	cmp	r1, r2
 8001e96:	d904      	bls.n	8001ea2 <HAL_SYSTICK_Callback+0x32>
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	4b05      	ldr	r3, [pc, #20]	; (8001eb4 <HAL_SYSTICK_Callback+0x44>)
 8001e9e:	3201      	adds	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]

}
 8001ea2:	bd10      	pop	{r4, pc}
 8001ea4:	48000800 	.word	0x48000800
 8001ea8:	20000d90 	.word	0x20000d90
 8001eac:	20000d68 	.word	0x20000d68
 8001eb0:	00002710 	.word	0x00002710
 8001eb4:	20000d6c 	.word	0x20000d6c

08001eb8 <RSTCtrl_Sigfox>:
uint8_t ReportTimeMinute = 0;
uint8_t ReportTimeSecond = 0;
/******************Sigfox library*******************************/
SigfoxConfig_t SigfoxModule;

void RSTCtrl_Sigfox(uint8_t sValue){
 8001eb8:	b510      	push	{r4, lr}
 8001eba:	1e02      	subs	r2, r0, #0
	if(sValue) HAL_GPIO_WritePin(GPIOA, RST_SIGFOX_Pin, GPIO_PIN_SET);
 8001ebc:	d000      	beq.n	8001ec0 <RSTCtrl_Sigfox+0x8>
 8001ebe:	2201      	movs	r2, #1
	else HAL_GPIO_WritePin(GPIOA, RST_SIGFOX_Pin, GPIO_PIN_RESET);
 8001ec0:	2090      	movs	r0, #144	; 0x90
 8001ec2:	2120      	movs	r1, #32
 8001ec4:	05c0      	lsls	r0, r0, #23
 8001ec6:	f7fe fb29 	bl	800051c <HAL_GPIO_WritePin>
}
 8001eca:	bd10      	pop	{r4, pc}

08001ecc <RST2Ctrl_Sigfox>:
void RST2Ctrl_Sigfox(uint8_t sValue){
 8001ecc:	b510      	push	{r4, lr}
 8001ece:	1e02      	subs	r2, r0, #0
	if(sValue) HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin, GPIO_PIN_SET);
 8001ed0:	d000      	beq.n	8001ed4 <RST2Ctrl_Sigfox+0x8>
 8001ed2:	2201      	movs	r2, #1
	else HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin, GPIO_PIN_RESET);
 8001ed4:	2090      	movs	r0, #144	; 0x90
 8001ed6:	2110      	movs	r1, #16
 8001ed8:	05c0      	lsls	r0, r0, #23
 8001eda:	f7fe fb1f 	bl	800051c <HAL_GPIO_WritePin>
}
 8001ede:	bd10      	pop	{r4, pc}

08001ee0 <UART_SIGFOX_TX_STM>:
void UART_SIGFOX_TX_DEBUG_STM(void * Sp, char c){
	//HAL_UART_Transmit(&huart1,(uint8_t*)&c,USART_TX_AMOUNT_BYTES,USART_TIMEOUT);
}

/*****Funcin TX para envolver(Wrap) con Libreria sigfox********/
void UART_SIGFOX_TX_STM(void * Sp, char c){
 8001ee0:	b507      	push	{r0, r1, r2, lr}
 8001ee2:	466a      	mov	r2, sp
 8001ee4:	000b      	movs	r3, r1
 8001ee6:	1dd1      	adds	r1, r2, #7
 8001ee8:	700b      	strb	r3, [r1, #0]
	HAL_UART_Transmit(&huart1,(uint8_t*)&c,USART_TX_AMOUNT_BYTES,USART_TIMEOUT);
 8001eea:	23fa      	movs	r3, #250	; 0xfa
 8001eec:	2201      	movs	r2, #1
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4801      	ldr	r0, [pc, #4]	; (8001ef8 <UART_SIGFOX_TX_STM+0x18>)
 8001ef2:	f7ff f989 	bl	8001208 <HAL_UART_Transmit>
}
 8001ef6:	bd07      	pop	{r0, r1, r2, pc}
 8001ef8:	20000ec4 	.word	0x20000ec4

08001efc <UART_SIGFOX_RX_STM>:

/*****Funcin RX para envolver(Wrap) con Libreria sigfox********/
unsigned char UART_SIGFOX_RX_STM( unsigned char * Chr){
	*Chr = UART_RX.Data;
 8001efc:	4b02      	ldr	r3, [pc, #8]	; (8001f08 <UART_SIGFOX_RX_STM+0xc>)
 8001efe:	3302      	adds	r3, #2
 8001f00:	7fdb      	ldrb	r3, [r3, #31]
 8001f02:	7003      	strb	r3, [r0, #0]
	return WRAPER_ERR_OK;
}
 8001f04:	2000      	movs	r0, #0
 8001f06:	4770      	bx	lr
 8001f08:	20000fa4 	.word	0x20000fa4

08001f0c <PrintString>:

/*Tipo de datos*/
tipo_t xtypes;

/*Enviar por tx Debug*/
void PrintString(UART_HandleTypeDef *huart,uint8_t *pData){
 8001f0c:	b570      	push	{r4, r5, r6, lr}
 8001f0e:	0005      	movs	r5, r0

	HAL_UART_Transmit(huart,pData,strlen((const char *)(pData) ),500);
 8001f10:	0008      	movs	r0, r1
void PrintString(UART_HandleTypeDef *huart,uint8_t *pData){
 8001f12:	000c      	movs	r4, r1
	HAL_UART_Transmit(huart,pData,strlen((const char *)(pData) ),500);
 8001f14:	f7fe f8f8 	bl	8000108 <strlen>
 8001f18:	23fa      	movs	r3, #250	; 0xfa
 8001f1a:	b282      	uxth	r2, r0
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	0028      	movs	r0, r5
 8001f20:	0021      	movs	r1, r4
 8001f22:	f7ff f971 	bl	8001208 <HAL_UART_Transmit>
}
 8001f26:	bd70      	pop	{r4, r5, r6, pc}

08001f28 <DiscrimateFrameType>:

DL_Return DiscrimateFrameType(SigfoxConfig_t *obj){
	uint16_t tempReg;

	/* Discriminate the frame type */
    switch(obj->DL_NumericFrame[DL_CTRLREG] >> 4){ /* 4 most significant bits */
 8001f28:	0002      	movs	r2, r0
 8001f2a:	32ec      	adds	r2, #236	; 0xec
 8001f2c:	7812      	ldrb	r2, [r2, #0]
DL_Return DiscrimateFrameType(SigfoxConfig_t *obj){
 8001f2e:	0003      	movs	r3, r0
    switch(obj->DL_NumericFrame[DL_CTRLREG] >> 4){ /* 4 most significant bits */
 8001f30:	0912      	lsrs	r2, r2, #4

        default:
        break;
    }/* End switch */

    return DL_SUCCESS;
 8001f32:	2000      	movs	r0, #0
    switch(obj->DL_NumericFrame[DL_CTRLREG] >> 4){ /* 4 most significant bits */
 8001f34:	2a05      	cmp	r2, #5
 8001f36:	d111      	bne.n	8001f5c <DiscrimateFrameType+0x34>
            tempReg = (obj->DL_NumericFrame[DL_TREP] << 8) | obj->DL_NumericFrame[DL_TREP + 1]; 	/* junto los 2 bytes en 1*/
 8001f38:	001a      	movs	r2, r3
 8001f3a:	32ee      	adds	r2, #238	; 0xee
 8001f3c:	7811      	ldrb	r1, [r2, #0]
 8001f3e:	3201      	adds	r2, #1
 8001f40:	7812      	ldrb	r2, [r2, #0]
 8001f42:	0209      	lsls	r1, r1, #8
 8001f44:	430a      	orrs	r2, r1
            if(tempReg >= DL_MIN_REPORT_TIME){
 8001f46:	219a      	movs	r1, #154	; 0x9a
    return DL_SUCCESS;
 8001f48:	2000      	movs	r0, #0
            if(tempReg >= DL_MIN_REPORT_TIME){
 8001f4a:	0089      	lsls	r1, r1, #2
 8001f4c:	428a      	cmp	r2, r1
 8001f4e:	d905      	bls.n	8001f5c <DiscrimateFrameType+0x34>
              if(tempReg != obj->UL_ReportTimeS){ /*Si el dato es diferente*/
 8001f50:	33e8      	adds	r3, #232	; 0xe8
 8001f52:	6819      	ldr	r1, [r3, #0]
            	return DL_TIME_OK;
 8001f54:	3004      	adds	r0, #4
              if(tempReg != obj->UL_ReportTimeS){ /*Si el dato es diferente*/
 8001f56:	428a      	cmp	r2, r1
 8001f58:	d000      	beq.n	8001f5c <DiscrimateFrameType+0x34>
            	  obj->UL_ReportTimeS = tempReg;
 8001f5a:	601a      	str	r2, [r3, #0]
}
 8001f5c:	4770      	bx	lr

08001f5e <Debounce_Init>:
 *
 * Ej:  Debounce_Init(&DebounceData,40, PULLUP);
 *
 */
void Debounce_Init(DebounceData_t *PtrDataStruct,uint32_t DebounceTick, DebounceState_t PULL_x){
    PtrDataStruct->Delay=DebounceTick; /*DELAY_DEBOUNCE;*/
 8001f5e:	b2c9      	uxtb	r1, r1
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_UP) ? HIGH_:LOW_;
 8001f60:	1f53      	subs	r3, r2, #5
    PtrDataStruct->Delay=DebounceTick; /*DELAY_DEBOUNCE;*/
 8001f62:	7101      	strb	r1, [r0, #4]
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_UP) ? HIGH_:LOW_;
 8001f64:	4259      	negs	r1, r3
 8001f66:	414b      	adcs	r3, r1
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_DOWN) ? LOW_:HIGH_;
 8001f68:	3a06      	subs	r2, #6
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_UP) ? HIGH_:LOW_;
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	7043      	strb	r3, [r0, #1]
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_DOWN) ? LOW_:HIGH_;
 8001f6e:	1e53      	subs	r3, r2, #1
 8001f70:	419a      	sbcs	r2, r3
    PtrDataStruct->FlagFalling = 0;
 8001f72:	2300      	movs	r3, #0
    PtrDataStruct->PreviousState_ = (PULL_x == PULL_DOWN) ? LOW_:HIGH_;
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	7042      	strb	r2, [r0, #1]
    PtrDataStruct->FlagFalling = 0;
 8001f78:	7083      	strb	r3, [r0, #2]
    PtrDataStruct->FlagRising = 0;
 8001f7a:	70c3      	strb	r3, [r0, #3]
}
 8001f7c:	4770      	bx	lr

08001f7e <Debounce_Update>:
 * Ej: 	Debounce_Update(&DebounceData, HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13));
 *
 */

void Debounce_Update(DebounceData_t *PtrDataStruct,uint8_t PinState){
    if((PtrDataStruct->PreviousState_ && !PinState ) || (!PtrDataStruct->PreviousState_ && PinState) ){ /*FALLING*/
 8001f7e:	7843      	ldrb	r3, [r0, #1]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <Debounce_Update+0xa>
 8001f84:	2900      	cmp	r1, #0
 8001f86:	d004      	beq.n	8001f92 <Debounce_Update+0x14>
 8001f88:	7843      	ldrb	r3, [r0, #1]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d125      	bne.n	8001fda <Debounce_Update+0x5c>
 8001f8e:	2900      	cmp	r1, #0
 8001f90:	d023      	beq.n	8001fda <Debounce_Update+0x5c>
        if(PtrDataStruct->TimeCounter++ >= PtrDataStruct->Delay){  /* 40 ms*/
 8001f92:	7943      	ldrb	r3, [r0, #5]
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	1c5a      	adds	r2, r3, #1
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	7142      	strb	r2, [r0, #5]
 8001f9c:	7902      	ldrb	r2, [r0, #4]
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d318      	bcc.n	8001fd4 <Debounce_Update+0x56>
			if(PtrDataStruct->PreviousState_ && !PinState) {PtrDataStruct->Status = FALLING; PtrDataStruct->FlagFalling = 1; PtrDataStruct->FlagRising = 0;}
 8001fa2:	7843      	ldrb	r3, [r0, #1]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d006      	beq.n	8001fb6 <Debounce_Update+0x38>
 8001fa8:	2900      	cmp	r1, #0
 8001faa:	d104      	bne.n	8001fb6 <Debounce_Update+0x38>
 8001fac:	2303      	movs	r3, #3
 8001fae:	7183      	strb	r3, [r0, #6]
 8001fb0:	3b02      	subs	r3, #2
 8001fb2:	7083      	strb	r3, [r0, #2]
 8001fb4:	70c1      	strb	r1, [r0, #3]
        	if(!PtrDataStruct->PreviousState_ && PinState) {PtrDataStruct->Status = RISING; PtrDataStruct->FlagRising = 1; PtrDataStruct->FlagFalling = 0;}
 8001fb6:	7843      	ldrb	r3, [r0, #1]
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d106      	bne.n	8001fcc <Debounce_Update+0x4e>
 8001fbe:	2900      	cmp	r1, #0
 8001fc0:	d004      	beq.n	8001fcc <Debounce_Update+0x4e>
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	7182      	strb	r2, [r0, #6]
 8001fc6:	3a01      	subs	r2, #1
 8001fc8:	70c2      	strb	r2, [r0, #3]
 8001fca:	7083      	strb	r3, [r0, #2]
        	PtrDataStruct->PreviousState_ = PinState;
         	PtrDataStruct->TimeCounter=0;
 8001fcc:	2300      	movs	r3, #0
        	PtrDataStruct->PreviousState_ = PinState;
 8001fce:	7041      	strb	r1, [r0, #1]
         	PtrDataStruct->TimeCounter=0;
 8001fd0:	7143      	strb	r3, [r0, #5]
		}else PtrDataStruct->Status =FLAG_UNKNOWN;

    }else   PtrDataStruct->Status = PinState;
}
 8001fd2:	4770      	bx	lr
		}else PtrDataStruct->Status =FLAG_UNKNOWN;
 8001fd4:	2304      	movs	r3, #4
 8001fd6:	7183      	strb	r3, [r0, #6]
 8001fd8:	e7fb      	b.n	8001fd2 <Debounce_Update+0x54>
    }else   PtrDataStruct->Status = PinState;
 8001fda:	7181      	strb	r1, [r0, #6]
}
 8001fdc:	e7f9      	b.n	8001fd2 <Debounce_Update+0x54>

08001fde <SigfoxStringTX>:

    return ( NULL != obj->DiscrimateFrameTypeFcn )? obj->DiscrimateFrameTypeFcn(obj) : DL_DISCRIMINATE_ERROR;
}

/*Private Functions ********************************************************************************************************************************/
void SigfoxStringTX(SigfoxConfig_t *obj, char* SigfoxString){
 8001fde:	b570      	push	{r4, r5, r6, lr}
 8001fe0:	0005      	movs	r5, r0
 8001fe2:	000c      	movs	r4, r1
	while(*SigfoxString) {obj->TX_SIGFOX(NULL,*SigfoxString);SigfoxString++;}
 8001fe4:	7821      	ldrb	r1, [r4, #0]
 8001fe6:	2900      	cmp	r1, #0
 8001fe8:	d100      	bne.n	8001fec <SigfoxStringTX+0xe>
}
 8001fea:	bd70      	pop	{r4, r5, r6, pc}
	while(*SigfoxString) {obj->TX_SIGFOX(NULL,*SigfoxString);SigfoxString++;}
 8001fec:	2000      	movs	r0, #0
 8001fee:	68ab      	ldr	r3, [r5, #8]
 8001ff0:	4798      	blx	r3
 8001ff2:	3401      	adds	r4, #1
 8001ff4:	e7f6      	b.n	8001fe4 <SigfoxStringTX+0x6>

08001ff6 <SigfoxResetObject>:

/*Private Functions ***********************************************************************************************************************************************/
void SigfoxResetObject(SigfoxConfig_t *obj){
 8001ff6:	b570      	push	{r4, r5, r6, lr}
	memset((void *)obj->RxFrame,0,sizeof(obj->RxFrame));
 8001ff8:	2564      	movs	r5, #100	; 0x64
void SigfoxResetObject(SigfoxConfig_t *obj){
 8001ffa:	0004      	movs	r4, r0
	memset((void *)obj->RxFrame,0,sizeof(obj->RxFrame));
 8001ffc:	002a      	movs	r2, r5
 8001ffe:	2100      	movs	r1, #0
 8002000:	3014      	adds	r0, #20
 8002002:	f000 fbfa 	bl	80027fa <memset>
	memset((void *)obj->TxFrame,0,sizeof(obj->TxFrame));
 8002006:	0020      	movs	r0, r4
 8002008:	002a      	movs	r2, r5
 800200a:	2100      	movs	r1, #0
 800200c:	3078      	adds	r0, #120	; 0x78
 800200e:	f000 fbf4 	bl	80027fa <memset>
	obj->RxReady=SF_FALSE;
 8002012:	0022      	movs	r2, r4
 8002014:	2300      	movs	r3, #0
 8002016:	32dc      	adds	r2, #220	; 0xdc
 8002018:	7013      	strb	r3, [r2, #0]
	obj->RxIndex=0;
	obj->StatusFlag=SIGFOX_DEFAULT;
 800201a:	34de      	adds	r4, #222	; 0xde
	obj->RxIndex=0;
 800201c:	7053      	strb	r3, [r2, #1]
	obj->StatusFlag=SIGFOX_DEFAULT;
 800201e:	33ff      	adds	r3, #255	; 0xff
 8002020:	7023      	strb	r3, [r4, #0]
}
 8002022:	bd70      	pop	{r4, r5, r6, pc}

08002024 <SigfoxInit>:
ULReturn SigfoxInit(SigfoxConfig_t *obj, DigitalFcn_t Reset, DigitalFcn_t Reset2, TxFnc_t Tx_SigFox, RxFnc_t Rx_SigFox,uint32_t Frequency_Tx, DL_Return (*DiscrimateFrameTypeFCN)(struct SigfoxConfig* ) ){
 8002024:	b570      	push	{r4, r5, r6, lr}
	memset( (void *) obj->RxFrame,0,sizeof(obj->RxFrame));
 8002026:	2564      	movs	r5, #100	; 0x64
ULReturn SigfoxInit(SigfoxConfig_t *obj, DigitalFcn_t Reset, DigitalFcn_t Reset2, TxFnc_t Tx_SigFox, RxFnc_t Rx_SigFox,uint32_t Frequency_Tx, DL_Return (*DiscrimateFrameTypeFCN)(struct SigfoxConfig* ) ){
 8002028:	0004      	movs	r4, r0
	obj->TX_SIGFOX=Tx_SigFox;
 800202a:	6083      	str	r3, [r0, #8]
	obj->RX_SIGFOX=Rx_SigFox;
 800202c:	9b04      	ldr	r3, [sp, #16]
	obj->RST=Reset;
 800202e:	6001      	str	r1, [r0, #0]
	obj->RX_SIGFOX=Rx_SigFox;
 8002030:	60c3      	str	r3, [r0, #12]
	obj->DiscrimateFrameTypeFcn = DiscrimateFrameTypeFCN;
 8002032:	9b06      	ldr	r3, [sp, #24]
	obj->RST2=Reset2;
 8002034:	6042      	str	r2, [r0, #4]
	obj->DiscrimateFrameTypeFcn = DiscrimateFrameTypeFCN;
 8002036:	6103      	str	r3, [r0, #16]
	memset( (void *) obj->RxFrame,0,sizeof(obj->RxFrame));
 8002038:	002a      	movs	r2, r5
 800203a:	2100      	movs	r1, #0
 800203c:	3014      	adds	r0, #20
 800203e:	f000 fbdc 	bl	80027fa <memset>
	memset( (void *) obj->TxFrame,0,sizeof(obj->TxFrame));
 8002042:	0020      	movs	r0, r4
 8002044:	002a      	movs	r2, r5
 8002046:	2100      	movs	r1, #0
 8002048:	3078      	adds	r0, #120	; 0x78
 800204a:	f000 fbd6 	bl	80027fa <memset>
	obj->RxReady=SF_FALSE;
 800204e:	0023      	movs	r3, r4
 8002050:	2000      	movs	r0, #0
 8002052:	33dc      	adds	r3, #220	; 0xdc
 8002054:	7018      	strb	r0, [r3, #0]
	obj->RxIndex=0;
 8002056:	7058      	strb	r0, [r3, #1]
	obj->Frequency=Frequency_Tx;
 8002058:	9b05      	ldr	r3, [sp, #20]
 800205a:	34e0      	adds	r4, #224	; 0xe0
 800205c:	6023      	str	r3, [r4, #0]
}
 800205e:	bd70      	pop	{r4, r5, r6, pc}

08002060 <SigfoxWakeUP>:
void SigfoxWakeUP(SigfoxConfig_t *obj){
 8002060:	b510      	push	{r4, lr}
 8002062:	0004      	movs	r4, r0
	obj->RST(SF_FALSE);
 8002064:	2000      	movs	r0, #0
 8002066:	6823      	ldr	r3, [r4, #0]
 8002068:	4798      	blx	r3
	obj->RST(SF_TRUE);
 800206a:	6823      	ldr	r3, [r4, #0]
 800206c:	2001      	movs	r0, #1
 800206e:	4798      	blx	r3
	obj->RST2(SF_TRUE);
 8002070:	6863      	ldr	r3, [r4, #4]
 8002072:	2001      	movs	r0, #1
 8002074:	4798      	blx	r3
}
 8002076:	bd10      	pop	{r4, pc}

08002078 <SigfoxISRRX>:
void SigfoxISRRX(SigfoxConfig_t *obj){
 8002078:	b573      	push	{r0, r1, r4, r5, r6, lr}
	obj->RX_SIGFOX(&rxChar_Sigfox);
 800207a:	466b      	mov	r3, sp
void SigfoxISRRX(SigfoxConfig_t *obj){
 800207c:	0004      	movs	r4, r0
	obj->RX_SIGFOX(&rxChar_Sigfox);
 800207e:	1ddd      	adds	r5, r3, #7
 8002080:	0028      	movs	r0, r5
 8002082:	68e3      	ldr	r3, [r4, #12]
 8002084:	4798      	blx	r3
	if(obj->RxReady) return; // B_uffer reveived
 8002086:	0020      	movs	r0, r4
 8002088:	30dc      	adds	r0, #220	; 0xdc
 800208a:	7801      	ldrb	r1, [r0, #0]
 800208c:	b2c9      	uxtb	r1, r1
 800208e:	2900      	cmp	r1, #0
 8002090:	d11a      	bne.n	80020c8 <SigfoxISRRX+0x50>
	obj->RxFrame[obj->RxIndex++] = rxChar_Sigfox;
 8002092:	0023      	movs	r3, r4
 8002094:	33dd      	adds	r3, #221	; 0xdd
 8002096:	781a      	ldrb	r2, [r3, #0]
 8002098:	782d      	ldrb	r5, [r5, #0]
 800209a:	b2d2      	uxtb	r2, r2
 800209c:	1c56      	adds	r6, r2, #1
 800209e:	b2f6      	uxtb	r6, r6
 80020a0:	18a2      	adds	r2, r4, r2
 80020a2:	701e      	strb	r6, [r3, #0]
 80020a4:	7515      	strb	r5, [r2, #20]
	if (obj->RxIndex>=sizeof(obj->RxFrame)-1) obj->RxIndex=0;
 80020a6:	781a      	ldrb	r2, [r3, #0]
 80020a8:	2a62      	cmp	r2, #98	; 0x62
 80020aa:	d900      	bls.n	80020ae <SigfoxISRRX+0x36>
 80020ac:	7019      	strb	r1, [r3, #0]
	obj->RxFrame[obj->RxIndex] = 0;
 80020ae:	2100      	movs	r1, #0
 80020b0:	781a      	ldrb	r2, [r3, #0]
 80020b2:	18a2      	adds	r2, r4, r2
 80020b4:	7511      	strb	r1, [r2, #20]
	if (rxChar_Sigfox=='\r'){
 80020b6:	2d0d      	cmp	r5, #13
 80020b8:	d106      	bne.n	80020c8 <SigfoxISRRX+0x50>
		if(!obj->DownLink){
 80020ba:	34e4      	adds	r4, #228	; 0xe4
 80020bc:	7822      	ldrb	r2, [r4, #0]
 80020be:	428a      	cmp	r2, r1
 80020c0:	d103      	bne.n	80020ca <SigfoxISRRX+0x52>
		    obj->RxIndex = 0;
 80020c2:	701a      	strb	r2, [r3, #0]
		    obj->RxReady = SF_TRUE; // Framed completed
 80020c4:	2301      	movs	r3, #1
 80020c6:	7003      	strb	r3, [r0, #0]
}
 80020c8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
			obj->DownLink = 0; /* Clear the downlink request */
 80020ca:	7021      	strb	r1, [r4, #0]
 80020cc:	e7fc      	b.n	80020c8 <SigfoxISRRX+0x50>

080020ce <NibbletoX>:

/*Nible(4bits) decimal to hex string***********************************************************************************************************************************************/

char NibbletoX(uint8_t value){
    char ch;
    ch = (char)(value & 0x0F) + '0';
 80020ce:	230f      	movs	r3, #15
 80020d0:	4003      	ands	r3, r0
 80020d2:	0018      	movs	r0, r3
 80020d4:	3030      	adds	r0, #48	; 0x30
    return (ch > '9')? ch+7u : ch;
 80020d6:	2839      	cmp	r0, #57	; 0x39
 80020d8:	d901      	bls.n	80020de <NibbletoX+0x10>
 80020da:	3337      	adds	r3, #55	; 0x37
 80020dc:	0018      	movs	r0, r3
}
 80020de:	4770      	bx	lr

080020e0 <SigfoxSendMessage>:
ULReturn SigfoxSendMessage(SigfoxConfig_t *obj, void* data, uint8_t size, uint8_t eDownlink){
 80020e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020e2:	0005      	movs	r5, r0
 80020e4:	0016      	movs	r6, r2
 80020e6:	b08d      	sub	sp, #52	; 0x34
 80020e8:	9102      	str	r1, [sp, #8]
	char str[SIGFOX_MAX_DATA_SIZE] = {0};
 80020ea:	2219      	movs	r2, #25
 80020ec:	2100      	movs	r1, #0
 80020ee:	a805      	add	r0, sp, #20
ULReturn SigfoxSendMessage(SigfoxConfig_t *obj, void* data, uint8_t size, uint8_t eDownlink){
 80020f0:	9303      	str	r3, [sp, #12]
	char str[SIGFOX_MAX_DATA_SIZE] = {0};
 80020f2:	f000 fb82 	bl	80027fa <memset>
	SigfoxResetObject(obj);
 80020f6:	0028      	movs	r0, r5
 80020f8:	f7ff ff7d 	bl	8001ff6 <SigfoxResetObject>
	size = (size > SIGFOX_MAX_BYTE_TX_FRAME )? SIGFOX_MAX_BYTE_TX_FRAME : size;
 80020fc:	1c34      	adds	r4, r6, #0
 80020fe:	2e0c      	cmp	r6, #12
 8002100:	d900      	bls.n	8002104 <SigfoxSendMessage+0x24>
 8002102:	240c      	movs	r4, #12
	str[finalsize]='\0';
 8002104:	2600      	movs	r6, #0
	finalsize = size*2;
 8002106:	0063      	lsls	r3, r4, #1
	str[finalsize]='\0';
 8002108:	b2db      	uxtb	r3, r3
 800210a:	aa05      	add	r2, sp, #20
 800210c:	18d3      	adds	r3, r2, r3
	for(i = (size-1) , j = 0; i >= 0; i--){
 800210e:	3c01      	subs	r4, #1
	str[finalsize]='\0';
 8002110:	701e      	strb	r6, [r3, #0]
	for(i = (size-1) , j = 0; i >= 0; i--){
 8002112:	b264      	sxtb	r4, r4
 8002114:	1c63      	adds	r3, r4, #1
 8002116:	d116      	bne.n	8002146 <SigfoxSendMessage+0x66>
	SigfoxStringTX(obj,"AT$SF=");
 8002118:	491b      	ldr	r1, [pc, #108]	; (8002188 <SigfoxSendMessage+0xa8>)
 800211a:	0028      	movs	r0, r5
 800211c:	f7ff ff5f 	bl	8001fde <SigfoxStringTX>
	SigfoxStringTX(obj, str);
 8002120:	a905      	add	r1, sp, #20
 8002122:	0028      	movs	r0, r5
 8002124:	f7ff ff5b 	bl	8001fde <SigfoxStringTX>
	if(!eDownlink)SigfoxStringTX(obj, "\r");
 8002128:	9b03      	ldr	r3, [sp, #12]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d122      	bne.n	8002174 <SigfoxSendMessage+0x94>
 800212e:	4917      	ldr	r1, [pc, #92]	; (800218c <SigfoxSendMessage+0xac>)
 8002130:	0028      	movs	r0, r5
 8002132:	f7ff ff54 	bl	8001fde <SigfoxStringTX>
	strcpy((char *)obj->TxFrame,(const char *)str);
 8002136:	0028      	movs	r0, r5
 8002138:	a905      	add	r1, sp, #20
 800213a:	3078      	adds	r0, #120	; 0x78
 800213c:	f000 fb65 	bl	800280a <strcpy>
}
 8002140:	2002      	movs	r0, #2
 8002142:	b00d      	add	sp, #52	; 0x34
 8002144:	bdf0      	pop	{r4, r5, r6, r7, pc}
		xbyte = bdata[i];
 8002146:	9b02      	ldr	r3, [sp, #8]
 8002148:	5d1f      	ldrb	r7, [r3, r4]
 800214a:	b2f3      	uxtb	r3, r6
		str[j++]=NibbletoX(xbyte>>4);
 800214c:	0938      	lsrs	r0, r7, #4
 800214e:	9301      	str	r3, [sp, #4]
 8002150:	f7ff ffbd 	bl	80020ce <NibbletoX>
 8002154:	ab05      	add	r3, sp, #20
 8002156:	5598      	strb	r0, [r3, r6]
		str[j++]=NibbletoX(xbyte);
 8002158:	0038      	movs	r0, r7
 800215a:	f7ff ffb8 	bl	80020ce <NibbletoX>
 800215e:	9b01      	ldr	r3, [sp, #4]
 8002160:	aa05      	add	r2, sp, #20
 8002162:	3301      	adds	r3, #1
 8002164:	b25b      	sxtb	r3, r3
 8002166:	54d0      	strb	r0, [r2, r3]
 8002168:	9b01      	ldr	r3, [sp, #4]
 800216a:	3c01      	subs	r4, #1
 800216c:	1c9e      	adds	r6, r3, #2
 800216e:	b264      	sxtb	r4, r4
 8002170:	b276      	sxtb	r6, r6
 8002172:	e7cf      	b.n	8002114 <SigfoxSendMessage+0x34>
		SigfoxStringTX(obj, ",1\r");
 8002174:	4906      	ldr	r1, [pc, #24]	; (8002190 <SigfoxSendMessage+0xb0>)
 8002176:	0028      	movs	r0, r5
 8002178:	f7ff ff31 	bl	8001fde <SigfoxStringTX>
		obj->DownLink = 1; /* Flag the downlink */
 800217c:	002b      	movs	r3, r5
 800217e:	2201      	movs	r2, #1
 8002180:	33e4      	adds	r3, #228	; 0xe4
 8002182:	701a      	strb	r2, [r3, #0]
 8002184:	e7d7      	b.n	8002136 <SigfoxSendMessage+0x56>
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	0800285d 	.word	0x0800285d
 800218c:	08002866 	.word	0x08002866
 8002190:	08002864 	.word	0x08002864

08002194 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void){
 8002194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002196:	b089      	sub	sp, #36	; 0x24

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	2214      	movs	r2, #20
 800219a:	2100      	movs	r1, #0
 800219c:	a803      	add	r0, sp, #12
 800219e:	f000 fb2c 	bl	80027fa <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021a2:	2080      	movs	r0, #128	; 0x80
 80021a4:	4b26      	ldr	r3, [pc, #152]	; (8002240 <MX_GPIO_Init+0xac>)
 80021a6:	03c0      	lsls	r0, r0, #15
 80021a8:	6959      	ldr	r1, [r3, #20]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 80021aa:	2590      	movs	r5, #144	; 0x90
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021ac:	4301      	orrs	r1, r0
 80021ae:	6159      	str	r1, [r3, #20]
 80021b0:	695a      	ldr	r2, [r3, #20]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 80021b2:	05ed      	lsls	r5, r5, #23
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021b4:	4002      	ands	r2, r0
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b6:	2080      	movs	r0, #128	; 0x80
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021b8:	9200      	str	r2, [sp, #0]
 80021ba:	9a00      	ldr	r2, [sp, #0]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021bc:	6959      	ldr	r1, [r3, #20]
 80021be:	0280      	lsls	r0, r0, #10
 80021c0:	4301      	orrs	r1, r0
 80021c2:	6159      	str	r1, [r3, #20]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c4:	2180      	movs	r1, #128	; 0x80
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	695a      	ldr	r2, [r3, #20]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c8:	02c9      	lsls	r1, r1, #11
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ca:	4002      	ands	r2, r0
 80021cc:	9201      	str	r2, [sp, #4]
 80021ce:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d0:	695a      	ldr	r2, [r3, #20]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80021d2:	4e1c      	ldr	r6, [pc, #112]	; (8002244 <MX_GPIO_Init+0xb0>)
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d4:	430a      	orrs	r2, r1
 80021d6:	615a      	str	r2, [r3, #20]
 80021d8:	695b      	ldr	r3, [r3, #20]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 80021da:	0028      	movs	r0, r5
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021dc:	400b      	ands	r3, r1
 80021de:	9302      	str	r3, [sp, #8]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 80021e0:	2201      	movs	r2, #1
 80021e2:	2130      	movs	r1, #48	; 0x30
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e4:	9b02      	ldr	r3, [sp, #8]
	  HAL_GPIO_WritePin(GPIOA, RST2_SIGFOX_Pin|RST_SIGFOX_Pin, GPIO_PIN_SET);
 80021e6:	f7fe f999 	bl	800051c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80021ea:	2200      	movs	r2, #0
 80021ec:	0030      	movs	r0, r6
 80021ee:	2102      	movs	r1, #2
 80021f0:	f7fe f994 	bl	800051c <HAL_GPIO_WritePin>
//	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	  /*Configure GPIO pins : RST2_SIGFOX_Pin RST_SIGFOX_Pin */
	  GPIO_InitStruct.Pin = RST2_SIGFOX_Pin|RST_SIGFOX_Pin;
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2400      	movs	r4, #0
	  GPIO_InitStruct.Pin = RST2_SIGFOX_Pin|RST_SIGFOX_Pin;
 80021f6:	2330      	movs	r3, #48	; 0x30
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f8:	2701      	movs	r7, #1
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021fa:	a903      	add	r1, sp, #12
 80021fc:	0028      	movs	r0, r5
	  GPIO_InitStruct.Pin = RST2_SIGFOX_Pin|RST_SIGFOX_Pin;
 80021fe:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002200:	9704      	str	r7, [sp, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	9405      	str	r4, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002204:	9406      	str	r4, [sp, #24]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002206:	f7fe f8d3 	bl	80003b0 <HAL_GPIO_Init>

	  /*Configure GPIOB pin : LED_Pin  PB1*/
	  GPIO_InitStruct.Pin = LED_Pin;
 800220a:	2302      	movs	r3, #2
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800220c:	0030      	movs	r0, r6
	  /* GPIO Ports Clock Enable */


	  /*input Analog bajo consumo*/
	  /*Configure GPIO pins : PF0 PF1 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800220e:	2603      	movs	r6, #3
	  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002210:	a903      	add	r1, sp, #12
	  GPIO_InitStruct.Pin = LED_Pin;
 8002212:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002214:	9704      	str	r7, [sp, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	9405      	str	r4, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002218:	9406      	str	r4, [sp, #24]
	  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800221a:	f7fe f8c9 	bl	80003b0 <HAL_GPIO_Init>
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800221e:	a903      	add	r1, sp, #12
 8002220:	4809      	ldr	r0, [pc, #36]	; (8002248 <MX_GPIO_Init+0xb4>)
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002222:	9603      	str	r6, [sp, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002224:	9604      	str	r6, [sp, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	9405      	str	r4, [sp, #20]
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002228:	f7fe f8c2 	bl	80003b0 <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA1 PA6
	                           PA7 PA13
	                           PA14 */
	  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6
 800222c:	4b07      	ldr	r3, [pc, #28]	; (800224c <MX_GPIO_Init+0xb8>)
	                          |GPIO_PIN_7|GPIO_PIN_13
	                          |GPIO_PIN_14;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222e:	a903      	add	r1, sp, #12
 8002230:	0028      	movs	r0, r5
	  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6
 8002232:	9303      	str	r3, [sp, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002234:	9604      	str	r6, [sp, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002236:	9405      	str	r4, [sp, #20]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002238:	f7fe f8ba 	bl	80003b0 <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  //HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
	 // HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);

}
 800223c:	b009      	add	sp, #36	; 0x24
 800223e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002240:	40021000 	.word	0x40021000
 8002244:	48000400 	.word	0x48000400
 8002248:	48001400 	.word	0x48001400
 800224c:	000060c2 	.word	0x000060c2

08002250 <HAL_RTC_AlarmAEventCallback>:

}

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){

	Flags_globals.flag_ON_WAKEUP_TIME = 1;
 8002250:	2320      	movs	r3, #32
 8002252:	4a02      	ldr	r2, [pc, #8]	; (800225c <HAL_RTC_AlarmAEventCallback+0xc>)
 8002254:	8811      	ldrh	r1, [r2, #0]
 8002256:	430b      	orrs	r3, r1
 8002258:	8013      	strh	r3, [r2, #0]
}
 800225a:	4770      	bx	lr
 800225c:	20000d98 	.word	0x20000d98

08002260 <RTC_WakeUp_Clear_Flag>:

void RTC_WakeUp_Clear_Flag(RTC_HandleTypeDef *hrtc){
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002260:	2304      	movs	r3, #4
 8002262:	4a02      	ldr	r2, [pc, #8]	; (800226c <RTC_WakeUp_Clear_Flag+0xc>)
 8002264:	6811      	ldr	r1, [r2, #0]
 8002266:	430b      	orrs	r3, r1
 8002268:	6013      	str	r3, [r2, #0]
	//__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG (hrtc, RTC_FLAG_WUTF);
}
 800226a:	4770      	bx	lr
 800226c:	40007000 	.word	0x40007000

08002270 <Standby_Mode_Entry>:


void Standby_Mode_Entry(void){
 8002270:	b507      	push	{r0, r1, r2, lr}
	__HAL_RCC_PWR_CLK_ENABLE();
 8002272:	2080      	movs	r0, #128	; 0x80
 8002274:	4a05      	ldr	r2, [pc, #20]	; (800228c <Standby_Mode_Entry+0x1c>)
 8002276:	0540      	lsls	r0, r0, #21
 8002278:	69d1      	ldr	r1, [r2, #28]
 800227a:	4301      	orrs	r1, r0
 800227c:	61d1      	str	r1, [r2, #28]
 800227e:	69d3      	ldr	r3, [r2, #28]
 8002280:	4003      	ands	r3, r0
 8002282:	9301      	str	r3, [sp, #4]
 8002284:	9b01      	ldr	r3, [sp, #4]
	HAL_PWR_EnterSTANDBYMode();
 8002286:	f7fe f957 	bl	8000538 <HAL_PWR_EnterSTANDBYMode>
}
 800228a:	bd07      	pop	{r0, r1, r2, pc}
 800228c:	40021000 	.word	0x40021000

08002290 <RTC_Set_To_Zero_DateTime>:

void RTC_Set_To_Zero_DateTime(RTC_HandleTypeDef *hrtc){
 8002290:	b510      	push	{r4, lr}
 8002292:	0004      	movs	r4, r0
 8002294:	b086      	sub	sp, #24
	RTC_TimeTypeDef TTime = {0};
 8002296:	2214      	movs	r2, #20
 8002298:	2100      	movs	r1, #0
 800229a:	a801      	add	r0, sp, #4
 800229c:	f000 faad 	bl	80027fa <memset>
	/*RTC_DateTypeDef DDate = {0};*/

	TTime.Hours=0;
	TTime.Minutes=0;
	TTime.Seconds=0;
	HAL_RTC_SetTime(hrtc,&TTime,RTC_FORMAT_BIN);
 80022a0:	2200      	movs	r2, #0
 80022a2:	a901      	add	r1, sp, #4
 80022a4:	0020      	movs	r0, r4
 80022a6:	f7fe fd05 	bl	8000cb4 <HAL_RTC_SetTime>
}
 80022aa:	b006      	add	sp, #24
 80022ac:	bd10      	pop	{r4, pc}
	...

080022b0 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022b0:	480b      	ldr	r0, [pc, #44]	; (80022e0 <MX_USART2_UART_Init+0x30>)
 80022b2:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <MX_USART2_UART_Init+0x34>)
{
 80022b4:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 80022b6:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 9600;
 80022b8:	2396      	movs	r3, #150	; 0x96
 80022ba:	019b      	lsls	r3, r3, #6
 80022bc:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022be:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022c0:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022c2:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022c4:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022c6:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022c8:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ca:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022cc:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ce:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022d0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022d2:	f7fe ff2b 	bl	800112c <HAL_UART_Init>
 80022d6:	2800      	cmp	r0, #0
 80022d8:	d001      	beq.n	80022de <MX_USART2_UART_Init+0x2e>
  {
    Error_Handler();
 80022da:	f000 f95b 	bl	8002594 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022de:	bd10      	pop	{r4, pc}
 80022e0:	20000f34 	.word	0x20000f34
 80022e4:	40004400 	.word	0x40004400

080022e8 <HAL_UART_RxCpltCallback>:
*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){

	//sigfoxISRRX(&SigfoxModule, UART_RX.Data);

	if(huart->Instance == USART1){
 80022e8:	4b06      	ldr	r3, [pc, #24]	; (8002304 <HAL_UART_RxCpltCallback+0x1c>)
 80022ea:	6802      	ldr	r2, [r0, #0]
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80022ec:	b510      	push	{r4, lr}
	if(huart->Instance == USART1){
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d107      	bne.n	8002302 <HAL_UART_RxCpltCallback+0x1a>
		SigfoxISRRX(&SigfoxModule);
 80022f2:	4805      	ldr	r0, [pc, #20]	; (8002308 <HAL_UART_RxCpltCallback+0x20>)
 80022f4:	f7ff fec0 	bl	8002078 <SigfoxISRRX>
		HAL_UART_Receive_IT( &huart1,(uint8_t *)&UART_RX.Data,USART_RX_AMOUNT_BYTES);
 80022f8:	2201      	movs	r2, #1
 80022fa:	4904      	ldr	r1, [pc, #16]	; (800230c <HAL_UART_RxCpltCallback+0x24>)
 80022fc:	4804      	ldr	r0, [pc, #16]	; (8002310 <HAL_UART_RxCpltCallback+0x28>)
 80022fe:	f7fe fdb1 	bl	8000e64 <HAL_UART_Receive_IT>
//				UART_RX.Downlink = 0; /* Clear down link request */
//		}
//		HAL_UART_Receive_IT( &huart2,(uint8_t *)&UART_RX.Data,1);
//	}

}
 8002302:	bd10      	pop	{r4, pc}
 8002304:	40013800 	.word	0x40013800
 8002308:	20000dac 	.word	0x20000dac
 800230c:	20000fc5 	.word	0x20000fc5
 8002310:	20000ec4 	.word	0x20000ec4

08002314 <qSchedulerSysTick>:
void qSchedulerSysTick(void)

Feed the scheduler system tick. This call is mandatory and must be called once
inside the dedicated timer interrupt service routine (ISR). 
*/    
void qSchedulerSysTick(void){_qSysTick_Epochs_++;}
 8002314:	4a02      	ldr	r2, [pc, #8]	; (8002320 <qSchedulerSysTick+0xc>)
 8002316:	6813      	ldr	r3, [r2, #0]
 8002318:	3301      	adds	r3, #1
 800231a:	6013      	str	r3, [r2, #0]
 800231c:	4770      	bx	lr
 800231e:	46c0      	nop			; (mov r8, r8)
 8002320:	20000d88 	.word	0x20000d88

08002324 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002324:	b510      	push	{r4, lr}
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002326:	2410      	movs	r4, #16
{
 8002328:	b096      	sub	sp, #88	; 0x58
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800232a:	2230      	movs	r2, #48	; 0x30
 800232c:	2100      	movs	r1, #0
 800232e:	a80a      	add	r0, sp, #40	; 0x28
 8002330:	f000 fa63 	bl	80027fa <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002334:	0022      	movs	r2, r4
 8002336:	2100      	movs	r1, #0
 8002338:	a801      	add	r0, sp, #4
 800233a:	f000 fa5e 	bl	80027fa <memset>
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800233e:	2214      	movs	r2, #20
 8002340:	2100      	movs	r1, #0
 8002342:	a805      	add	r0, sp, #20
 8002344:	f000 fa59 	bl	80027fa <memset>

	  /**Initializes the CPU, AHB and APB busses clocks
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002348:	230a      	movs	r3, #10
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800234a:	a80a      	add	r0, sp, #40	; 0x28
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800234c:	930a      	str	r3, [sp, #40]	; 0x28
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800234e:	3b09      	subs	r3, #9
 8002350:	930d      	str	r3, [sp, #52]	; 0x34
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002352:	940e      	str	r4, [sp, #56]	; 0x38
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002354:	9311      	str	r3, [sp, #68]	; 0x44
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002356:	f7fe f8ff 	bl	8000558 <HAL_RCC_OscConfig>
 800235a:	2800      	cmp	r0, #0
 800235c:	d001      	beq.n	8002362 <SystemClock_Config+0x3e>
	  {
	    Error_Handler();
 800235e:	f000 f919 	bl	8002594 <Error_Handler>
	  }
	  /**Initializes the CPU, AHB and APB busses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
	                              |RCC_CLOCKTYPE_PCLK1;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002362:	2100      	movs	r1, #0
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002364:	2307      	movs	r3, #7
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002366:	a801      	add	r0, sp, #4
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002368:	9301      	str	r3, [sp, #4]
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800236a:	9102      	str	r1, [sp, #8]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800236c:	9103      	str	r1, [sp, #12]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800236e:	9104      	str	r1, [sp, #16]
	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002370:	f7fe fb0a 	bl	8000988 <HAL_RCC_ClockConfig>
 8002374:	2800      	cmp	r0, #0
 8002376:	d001      	beq.n	800237c <SystemClock_Config+0x58>
	  {
	    Error_Handler();
 8002378:	f000 f90c 	bl	8002594 <Error_Handler>
	  }
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 800237c:	4b07      	ldr	r3, [pc, #28]	; (800239c <SystemClock_Config+0x78>)
	  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
	  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800237e:	a805      	add	r0, sp, #20
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8002380:	9305      	str	r3, [sp, #20]
	  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002382:	2300      	movs	r3, #0
 8002384:	9307      	str	r3, [sp, #28]
	  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002386:	2380      	movs	r3, #128	; 0x80
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	9306      	str	r3, [sp, #24]
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800238c:	f7fe fba8 	bl	8000ae0 <HAL_RCCEx_PeriphCLKConfig>
 8002390:	2800      	cmp	r0, #0
 8002392:	d001      	beq.n	8002398 <SystemClock_Config+0x74>
	  {
	    Error_Handler();
 8002394:	f000 f8fe 	bl	8002594 <Error_Handler>
	  }
}
 8002398:	b016      	add	sp, #88	; 0x58
 800239a:	bd10      	pop	{r4, pc}
 800239c:	00010001 	.word	0x00010001

080023a0 <TaskFSM>:
}



/* USER CODE BEGIN 4 */
void TaskFSM( void* taskParmPtr){
 80023a0:	b513      	push	{r0, r1, r4, lr}

	TickType_t xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount ();
 80023a2:	f7ff fbcb 	bl	8001b3c <xTaskGetTickCount>
	for(;;){

		vTaskDelayUntil( &xLastWakeTime, 500/ portTICK_RATE_MS);
 80023a6:	24fa      	movs	r4, #250	; 0xfa
	xLastWakeTime = xTaskGetTickCount ();
 80023a8:	9001      	str	r0, [sp, #4]
		vTaskDelayUntil( &xLastWakeTime, 500/ portTICK_RATE_MS);
 80023aa:	0064      	lsls	r4, r4, #1
 80023ac:	0021      	movs	r1, r4
 80023ae:	a801      	add	r0, sp, #4
 80023b0:	f7ff fcb0 	bl	8001d14 <vTaskDelayUntil>
		PrintString(&huart2, (uint8_t *)"CORE SLEEP\r");
 80023b4:	4902      	ldr	r1, [pc, #8]	; (80023c0 <TaskFSM+0x20>)
 80023b6:	4803      	ldr	r0, [pc, #12]	; (80023c4 <TaskFSM+0x24>)
 80023b8:	f7ff fda8 	bl	8001f0c <PrintString>
 80023bc:	e7f6      	b.n	80023ac <TaskFSM+0xc>
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	08002868 	.word	0x08002868
 80023c4:	20000f34 	.word	0x20000f34

080023c8 <TaskTxUartDebug>:
	for(;;){


	}
}
void TaskTxUartDebug ( void* taskParmPtr){
 80023c8:	b513      	push	{r0, r1, r4, lr}
	TickType_t xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount ();
 80023ca:	f7ff fbb7 	bl	8001b3c <xTaskGetTickCount>
	for(;;){
		vTaskDelayUntil( &xLastWakeTime, 400/ portTICK_RATE_MS);
 80023ce:	24c8      	movs	r4, #200	; 0xc8
	xLastWakeTime = xTaskGetTickCount ();
 80023d0:	9001      	str	r0, [sp, #4]
		vTaskDelayUntil( &xLastWakeTime, 400/ portTICK_RATE_MS);
 80023d2:	0064      	lsls	r4, r4, #1
 80023d4:	0021      	movs	r1, r4
 80023d6:	a801      	add	r0, sp, #4
 80023d8:	f7ff fc9c 	bl	8001d14 <vTaskDelayUntil>
		PrintString(&huart2, (uint8_t *)"Hola mundo \r\n");
 80023dc:	4902      	ldr	r1, [pc, #8]	; (80023e8 <TaskTxUartDebug+0x20>)
 80023de:	4803      	ldr	r0, [pc, #12]	; (80023ec <TaskTxUartDebug+0x24>)
 80023e0:	f7ff fd94 	bl	8001f0c <PrintString>
 80023e4:	e7f6      	b.n	80023d4 <TaskTxUartDebug+0xc>
 80023e6:	46c0      	nop			; (mov r8, r8)
 80023e8:	08002874 	.word	0x08002874
 80023ec:	20000f34 	.word	0x20000f34

080023f0 <main>:
	 Flags_globals.flag_ON_WAKEUP_TIME = 1;
 80023f0:	2320      	movs	r3, #32
{
 80023f2:	b5f0      	push	{r4, r5, r6, r7, lr}
	 Flags_globals.flag_ON_WAKEUP_TIME = 1;
 80023f4:	4a4c      	ldr	r2, [pc, #304]	; (8002528 <main+0x138>)
{
 80023f6:	b087      	sub	sp, #28
	 Flags_globals.flag_ON_WAKEUP_TIME = 1;
 80023f8:	8811      	ldrh	r1, [r2, #0]
 80023fa:	4e4c      	ldr	r6, [pc, #304]	; (800252c <main+0x13c>)
 80023fc:	430b      	orrs	r3, r1
 80023fe:	8013      	strh	r3, [r2, #0]
	if(RCC_CSR_LPWRRSTF & RCC-> CSR){
 8002400:	4b4b      	ldr	r3, [pc, #300]	; (8002530 <main+0x140>)
 8002402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002404:	2b00      	cmp	r3, #0
 8002406:	da03      	bge.n	8002410 <main+0x20>
		PrintString(&huart2, (uint8_t *)"Wakeup Timeout\r\n");
 8002408:	494a      	ldr	r1, [pc, #296]	; (8002534 <main+0x144>)
 800240a:	0030      	movs	r0, r6
 800240c:	f7ff fd7e 	bl	8001f0c <PrintString>
  HAL_Init();
 8002410:	f7fd ff34 	bl	800027c <HAL_Init>
  SystemClock_Config();
 8002414:	f7ff ff86 	bl	8002324 <SystemClock_Config>
  MX_GPIO_Init();
 8002418:	f7ff febc 	bl	8002194 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800241c:	f7ff ff48 	bl	80022b0 <MX_USART2_UART_Init>
	HAL_UART_Receive_IT(&huart1,(uint8_t *)&UART_RX.Data,USART_RX_AMOUNT_BYTES);
 8002420:	2201      	movs	r2, #1
 8002422:	4945      	ldr	r1, [pc, #276]	; (8002538 <main+0x148>)
 8002424:	4845      	ldr	r0, [pc, #276]	; (800253c <main+0x14c>)
 8002426:	f7fe fd1d 	bl	8000e64 <HAL_UART_Receive_IT>
	Debounce_Init(&Fsm_DebounceData,40, PULL_DOWN);
 800242a:	2206      	movs	r2, #6
 800242c:	2128      	movs	r1, #40	; 0x28
 800242e:	4844      	ldr	r0, [pc, #272]	; (8002540 <main+0x150>)
 8002430:	f7ff fd95 	bl	8001f5e <Debounce_Init>
	 xTaskCreate(TaskFSM, (const char *)"TaskFSM",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
 8002434:	2500      	movs	r5, #0
 8002436:	2701      	movs	r7, #1
 8002438:	2280      	movs	r2, #128	; 0x80
 800243a:	4c42      	ldr	r4, [pc, #264]	; (8002544 <main+0x154>)
 800243c:	002b      	movs	r3, r5
 800243e:	0021      	movs	r1, r4
 8002440:	0052      	lsls	r2, r2, #1
 8002442:	9501      	str	r5, [sp, #4]
 8002444:	9700      	str	r7, [sp, #0]
 8002446:	4840      	ldr	r0, [pc, #256]	; (8002548 <main+0x158>)
 8002448:	f7ff fa82 	bl	8001950 <xTaskCreate>
	 xTaskCreate(TaskTxUartDebug, (const char *)"TaskFSM",configMINIMAL_STACK_SIZE*2, NULL, tskIDLE_PRIORITY + 1, NULL);
 800244c:	2280      	movs	r2, #128	; 0x80
 800244e:	0021      	movs	r1, r4
 8002450:	002b      	movs	r3, r5
 8002452:	0052      	lsls	r2, r2, #1
 8002454:	9501      	str	r5, [sp, #4]
 8002456:	9700      	str	r7, [sp, #0]
 8002458:	483c      	ldr	r0, [pc, #240]	; (800254c <main+0x15c>)
 800245a:	f7ff fa79 	bl	8001950 <xTaskCreate>
	SigfoxModule.StatusFlag = SigfoxInit(&SigfoxModule, RSTCtrl_Sigfox, RST2Ctrl_Sigfox, UART_SIGFOX_TX_STM, UART_SIGFOX_RX_STM ,UL_RCZ4, DiscrimateFrameType);
 800245e:	4b3c      	ldr	r3, [pc, #240]	; (8002550 <main+0x160>)
 8002460:	4c3c      	ldr	r4, [pc, #240]	; (8002554 <main+0x164>)
 8002462:	9302      	str	r3, [sp, #8]
 8002464:	4b3c      	ldr	r3, [pc, #240]	; (8002558 <main+0x168>)
 8002466:	4a3d      	ldr	r2, [pc, #244]	; (800255c <main+0x16c>)
 8002468:	9301      	str	r3, [sp, #4]
 800246a:	4b3d      	ldr	r3, [pc, #244]	; (8002560 <main+0x170>)
 800246c:	493d      	ldr	r1, [pc, #244]	; (8002564 <main+0x174>)
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	0020      	movs	r0, r4
 8002472:	4b3d      	ldr	r3, [pc, #244]	; (8002568 <main+0x178>)
 8002474:	f7ff fdd6 	bl	8002024 <SigfoxInit>
 8002478:	0023      	movs	r3, r4
 800247a:	33de      	adds	r3, #222	; 0xde
 800247c:	7018      	strb	r0, [r3, #0]
	SigfoxWakeUP(&SigfoxModule);
 800247e:	0020      	movs	r0, r4
 8002480:	f7ff fdee 	bl	8002060 <SigfoxWakeUP>
	PrintString(&huart2, (uint8_t *)"Inicio del sistema\r\n");
 8002484:	4939      	ldr	r1, [pc, #228]	; (800256c <main+0x17c>)
 8002486:	0030      	movs	r0, r6
 8002488:	f7ff fd40 	bl	8001f0c <PrintString>
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 800248c:	2080      	movs	r0, #128	; 0x80
 800248e:	0040      	lsls	r0, r0, #1
 8002490:	f7fe f84a 	bl	8000528 <HAL_PWR_EnableWakeUpPin>
  osKernelStart();
 8002494:	f7ff f828 	bl	80014e8 <osKernelStart>
		HAL_RTC_GetTime(&hrtc, &TTime,RTC_FORMAT_BIN);
 8002498:	9505      	str	r5, [sp, #20]
		PrintString(&huart2, (uint8_t *)"CORE SLEEP\r");
 800249a:	4935      	ldr	r1, [pc, #212]	; (8002570 <main+0x180>)
 800249c:	0030      	movs	r0, r6
 800249e:	f7ff fd35 	bl	8001f0c <PrintString>
		HAL_RTC_GetTime(&hrtc, &TTime,RTC_FORMAT_BIN);
 80024a2:	4d34      	ldr	r5, [pc, #208]	; (8002574 <main+0x184>)
 80024a4:	4f34      	ldr	r7, [pc, #208]	; (8002578 <main+0x188>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	0039      	movs	r1, r7
 80024aa:	0028      	movs	r0, r5
 80024ac:	f7fe fc7e 	bl	8000dac <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &DDate,RTC_FORMAT_BIN);
 80024b0:	2200      	movs	r2, #0
 80024b2:	4932      	ldr	r1, [pc, #200]	; (800257c <main+0x18c>)
 80024b4:	0028      	movs	r0, r5
 80024b6:	f7fe fca3 	bl	8000e00 <HAL_RTC_GetDate>
		RTC_Set_To_Zero_DateTime(&hrtc);
 80024ba:	0028      	movs	r0, r5
 80024bc:	f7ff fee8 	bl	8002290 <RTC_Set_To_Zero_DateTime>
		HAL_RTC_SetTime(&hrtc,&TTime,RTC_FORMAT_BIN);
 80024c0:	2200      	movs	r2, #0
 80024c2:	0039      	movs	r1, r7
 80024c4:	0028      	movs	r0, r5
 80024c6:	f7fe fbf5 	bl	8000cb4 <HAL_RTC_SetTime>
		RTC_WakeUp_Clear_Flag(&hrtc);
 80024ca:	0028      	movs	r0, r5
		if(SigfoxModule.RxReady)	{
 80024cc:	0025      	movs	r5, r4
 80024ce:	35dc      	adds	r5, #220	; 0xdc
		RTC_WakeUp_Clear_Flag(&hrtc);
 80024d0:	f7ff fec6 	bl	8002260 <RTC_WakeUp_Clear_Flag>
		Standby_Mode_Entry();
 80024d4:	f7ff fecc 	bl	8002270 <Standby_Mode_Entry>
		if(SigfoxModule.RxReady)	{
 80024d8:	782b      	ldrb	r3, [r5, #0]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0dd      	beq.n	800249a <main+0xaa>
			HAL_UART_Transmit(&huart2,(uint8_t *)SigfoxModule.RxFrame,strlen((const char *)SigfoxModule.RxFrame),500);SigfoxModule.RxReady=0;
 80024de:	4f28      	ldr	r7, [pc, #160]	; (8002580 <main+0x190>)
 80024e0:	0038      	movs	r0, r7
 80024e2:	f7fd fe11 	bl	8000108 <strlen>
 80024e6:	23fa      	movs	r3, #250	; 0xfa
 80024e8:	b282      	uxth	r2, r0
 80024ea:	0039      	movs	r1, r7
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	0030      	movs	r0, r6
 80024f0:	f7fe fe8a 	bl	8001208 <HAL_UART_Transmit>
 80024f4:	466b      	mov	r3, sp
			DataFrame.Type=2;
 80024f6:	227c      	movs	r2, #124	; 0x7c
			HAL_UART_Transmit(&huart2,(uint8_t *)SigfoxModule.RxFrame,strlen((const char *)SigfoxModule.RxFrame),500);SigfoxModule.RxReady=0;
 80024f8:	7d1b      	ldrb	r3, [r3, #20]
			DataFrame.Latitud=6.19;
 80024fa:	4922      	ldr	r1, [pc, #136]	; (8002584 <main+0x194>)
			HAL_UART_Transmit(&huart2,(uint8_t *)SigfoxModule.RxFrame,strlen((const char *)SigfoxModule.RxFrame),500);SigfoxModule.RxReady=0;
 80024fc:	702b      	strb	r3, [r5, #0]
			DataFrame.Latitud=6.19;
 80024fe:	4b22      	ldr	r3, [pc, #136]	; (8002588 <main+0x198>)
			SigfoxSendMessage(&SigfoxModule,&DataFrame, 24,0);
 8002500:	0020      	movs	r0, r4
			DataFrame.Latitud=6.19;
 8002502:	608b      	str	r3, [r1, #8]
			DataFrame.Longitud=-75.6;
 8002504:	4b21      	ldr	r3, [pc, #132]	; (800258c <main+0x19c>)
 8002506:	604b      	str	r3, [r1, #4]
			DataFrame.Type=2;
 8002508:	78cb      	ldrb	r3, [r1, #3]
 800250a:	4393      	bics	r3, r2
 800250c:	001a      	movs	r2, r3
 800250e:	2308      	movs	r3, #8
 8002510:	4313      	orrs	r3, r2
 8002512:	70cb      	strb	r3, [r1, #3]
			DataFrame.ADC_0=4095;
 8002514:	880a      	ldrh	r2, [r1, #0]
 8002516:	4b1e      	ldr	r3, [pc, #120]	; (8002590 <main+0x1a0>)
 8002518:	4313      	orrs	r3, r2
 800251a:	800b      	strh	r3, [r1, #0]
			SigfoxSendMessage(&SigfoxModule,&DataFrame, 24,0);
 800251c:	2218      	movs	r2, #24
 800251e:	2300      	movs	r3, #0
 8002520:	f7ff fdde 	bl	80020e0 <SigfoxSendMessage>
 8002524:	e7b9      	b.n	800249a <main+0xaa>
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	20000d98 	.word	0x20000d98
 800252c:	20000f34 	.word	0x20000f34
 8002530:	40021000 	.word	0x40021000
 8002534:	08002882 	.word	0x08002882
 8002538:	20000fc5 	.word	0x20000fc5
 800253c:	20000ec4 	.word	0x20000ec4
 8002540:	20000d90 	.word	0x20000d90
 8002544:	08002893 	.word	0x08002893
 8002548:	080023a1 	.word	0x080023a1
 800254c:	080023c9 	.word	0x080023c9
 8002550:	08001f29 	.word	0x08001f29
 8002554:	20000dac 	.word	0x20000dac
 8002558:	36e24b00 	.word	0x36e24b00
 800255c:	08001ecd 	.word	0x08001ecd
 8002560:	08001efd 	.word	0x08001efd
 8002564:	08001eb9 	.word	0x08001eb9
 8002568:	08001ee1 	.word	0x08001ee1
 800256c:	0800289b 	.word	0x0800289b
 8002570:	08002868 	.word	0x08002868
 8002574:	20000ea4 	.word	0x20000ea4
 8002578:	20000d74 	.word	0x20000d74
 800257c:	20000d6d 	.word	0x20000d6d
 8002580:	20000dc0 	.word	0x20000dc0
 8002584:	20000da0 	.word	0x20000da0
 8002588:	40c6147b 	.word	0x40c6147b
 800258c:	c2973333 	.word	0xc2973333
 8002590:	00000fff 	.word	0x00000fff

08002594 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002594:	4770      	bx	lr
	...

08002598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002598:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800259a:	2001      	movs	r0, #1
 800259c:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <HAL_MspInit+0x34>)
 800259e:	6999      	ldr	r1, [r3, #24]
 80025a0:	4301      	orrs	r1, r0
 80025a2:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025a4:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a6:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025a8:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025aa:	4002      	ands	r2, r0
 80025ac:	9200      	str	r2, [sp, #0]
 80025ae:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025b0:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80025b2:	3803      	subs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 80025b4:	430a      	orrs	r2, r1
 80025b6:	61da      	str	r2, [r3, #28]
 80025b8:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80025ba:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 80025bc:	400b      	ands	r3, r1
 80025be:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80025c0:	2103      	movs	r1, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 80025c2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80025c4:	f7fd fe78 	bl	80002b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025c8:	bd07      	pop	{r0, r1, r2, pc}
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	40021000 	.word	0x40021000

080025d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025d0:	b510      	push	{r4, lr}
 80025d2:	0004      	movs	r4, r0
 80025d4:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d6:	2214      	movs	r2, #20
 80025d8:	2100      	movs	r1, #0
 80025da:	a805      	add	r0, sp, #20
 80025dc:	f000 f90d 	bl	80027fa <memset>
  if(huart->Instance==USART1)
 80025e0:	6823      	ldr	r3, [r4, #0]
 80025e2:	4a28      	ldr	r2, [pc, #160]	; (8002684 <HAL_UART_MspInit+0xb4>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d12a      	bne.n	800263e <HAL_UART_MspInit+0x6e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025e8:	2080      	movs	r0, #128	; 0x80
 80025ea:	4b27      	ldr	r3, [pc, #156]	; (8002688 <HAL_UART_MspInit+0xb8>)
 80025ec:	01c0      	lsls	r0, r0, #7
 80025ee:	6999      	ldr	r1, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025f0:	2403      	movs	r4, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 80025f2:	4301      	orrs	r1, r0
 80025f4:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f6:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80025f8:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fa:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 80025fc:	4002      	ands	r2, r0
 80025fe:	9201      	str	r2, [sp, #4]
 8002600:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002602:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002604:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002606:	430a      	orrs	r2, r1
 8002608:	615a      	str	r2, [r3, #20]
 800260a:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260e:	400b      	ands	r3, r1
 8002610:	9302      	str	r3, [sp, #8]
 8002612:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002614:	23c0      	movs	r3, #192	; 0xc0
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800261c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002620:	3b01      	subs	r3, #1
 8002622:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002624:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002626:	f7fd fec3 	bl	80003b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 800262a:	201b      	movs	r0, #27
 800262c:	2200      	movs	r2, #0
 800262e:	0021      	movs	r1, r4
 8002630:	f7fd fe42 	bl	80002b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002634:	201b      	movs	r0, #27
 8002636:	f7fd fe6f 	bl	8000318 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800263a:	b00a      	add	sp, #40	; 0x28
 800263c:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART2)
 800263e:	4a13      	ldr	r2, [pc, #76]	; (800268c <HAL_UART_MspInit+0xbc>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d1fa      	bne.n	800263a <HAL_UART_MspInit+0x6a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002644:	2280      	movs	r2, #128	; 0x80
 8002646:	4b10      	ldr	r3, [pc, #64]	; (8002688 <HAL_UART_MspInit+0xb8>)
 8002648:	0292      	lsls	r2, r2, #10
 800264a:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264c:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 800264e:	4311      	orrs	r1, r2
 8002650:	61d9      	str	r1, [r3, #28]
 8002652:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002654:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 8002656:	4011      	ands	r1, r2
 8002658:	9103      	str	r1, [sp, #12]
 800265a:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800265c:	6959      	ldr	r1, [r3, #20]
 800265e:	4311      	orrs	r1, r2
 8002660:	6159      	str	r1, [r3, #20]
 8002662:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002664:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002666:	401a      	ands	r2, r3
 8002668:	9204      	str	r2, [sp, #16]
 800266a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800266c:	230c      	movs	r3, #12
 800266e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002670:	3b0a      	subs	r3, #10
 8002672:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002674:	3301      	adds	r3, #1
 8002676:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002678:	3b02      	subs	r3, #2
 800267a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800267c:	f7fd fe98 	bl	80003b0 <HAL_GPIO_Init>
}
 8002680:	e7db      	b.n	800263a <HAL_UART_MspInit+0x6a>
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	40013800 	.word	0x40013800
 8002688:	40021000 	.word	0x40021000
 800268c:	40004400 	.word	0x40004400

08002690 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002690:	4770      	bx	lr

08002692 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002692:	e7fe      	b.n	8002692 <HardFault_Handler>

08002694 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002694:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002696:	f7fd fe01 	bl	800029c <HAL_IncTick>
  osSystickHandler();
 800269a:	f7fe ff2a 	bl	80014f2 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 800269e:	f7fd fe5f 	bl	8000360 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80026a2:	bd10      	pop	{r4, pc}

080026a4 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC interrupt through EXTI lines 17, 19 and 20.
  */
void RTC_IRQHandler(void)
{
 80026a4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80026a6:	4802      	ldr	r0, [pc, #8]	; (80026b0 <RTC_IRQHandler+0xc>)
 80026a8:	f7fe faa6 	bl	8000bf8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80026ac:	bd10      	pop	{r4, pc}
 80026ae:	46c0      	nop			; (mov r8, r8)
 80026b0:	20000ea4 	.word	0x20000ea4

080026b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80026b4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80026b6:	4802      	ldr	r0, [pc, #8]	; (80026c0 <USART1_IRQHandler+0xc>)
 80026b8:	f7fe fe8a 	bl	80013d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80026bc:	bd10      	pop	{r4, pc}
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	20000ec4 	.word	0x20000ec4

080026c4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80026c4:	2101      	movs	r1, #1
 80026c6:	4b13      	ldr	r3, [pc, #76]	; (8002714 <SystemInit+0x50>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80026c8:	4813      	ldr	r0, [pc, #76]	; (8002718 <SystemInit+0x54>)
  RCC->CR |= (uint32_t)0x00000001U;
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	4002      	ands	r2, r0
 80026d4:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	4810      	ldr	r0, [pc, #64]	; (800271c <SystemInit+0x58>)
 80026da:	4002      	ands	r2, r0
 80026dc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	480f      	ldr	r0, [pc, #60]	; (8002720 <SystemInit+0x5c>)
 80026e2:	4002      	ands	r2, r0
 80026e4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	480e      	ldr	r0, [pc, #56]	; (8002724 <SystemInit+0x60>)
 80026ea:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80026ec:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80026ee:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80026f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026f2:	4382      	bics	r2, r0
 80026f4:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F042x6) || defined (STM32F048xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
#elif defined (STM32F070x6) || defined (STM32F070xB)
  /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 80026f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026f8:	480b      	ldr	r0, [pc, #44]	; (8002728 <SystemInit+0x64>)
 80026fa:	4002      	ands	r2, r0
 80026fc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Set default USB clock to PLLCLK, since there is no HSI48 */
  RCC->CFGR3 |= (uint32_t)0x00000080U;  
 80026fe:	2280      	movs	r2, #128	; 0x80
 8002700:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002702:	4302      	orrs	r2, r0
 8002704:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002706:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002708:	438a      	bics	r2, r1
 800270a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800270c:	2200      	movs	r2, #0
 800270e:	609a      	str	r2, [r3, #8]

}
 8002710:	4770      	bx	lr
 8002712:	46c0      	nop			; (mov r8, r8)
 8002714:	40021000 	.word	0x40021000
 8002718:	08ffb80c 	.word	0x08ffb80c
 800271c:	fef6ffff 	.word	0xfef6ffff
 8002720:	fffbffff 	.word	0xfffbffff
 8002724:	ffc0ffff 	.word	0xffc0ffff
 8002728:	fffffe6c 	.word	0xfffffe6c

0800272c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800272c:	4813      	ldr	r0, [pc, #76]	; (800277c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800272e:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8002730:	2004      	movs	r0, #4
    LDR R1, [R0]
 8002732:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8002734:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8002736:	221f      	movs	r2, #31
    CMP R1, R2
 8002738:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800273a:	d105      	bne.n	8002748 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 800273c:	4810      	ldr	r0, [pc, #64]	; (8002780 <LoopForever+0x6>)
    LDR R1,=0x00000001
 800273e:	2101      	movs	r1, #1
    STR R1, [R0]
 8002740:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8002742:	4810      	ldr	r0, [pc, #64]	; (8002784 <LoopForever+0xa>)
    LDR R1,=0x00000000
 8002744:	2100      	movs	r1, #0
    STR R1, [R0]
 8002746:	6001      	str	r1, [r0, #0]

08002748 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002748:	480f      	ldr	r0, [pc, #60]	; (8002788 <LoopForever+0xe>)
  ldr r1, =_edata
 800274a:	4910      	ldr	r1, [pc, #64]	; (800278c <LoopForever+0x12>)
  ldr r2, =_sidata
 800274c:	4a10      	ldr	r2, [pc, #64]	; (8002790 <LoopForever+0x16>)
  movs r3, #0
 800274e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002750:	e002      	b.n	8002758 <LoopCopyDataInit>

08002752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002756:	3304      	adds	r3, #4

08002758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800275a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800275c:	d3f9      	bcc.n	8002752 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800275e:	4a0d      	ldr	r2, [pc, #52]	; (8002794 <LoopForever+0x1a>)
  ldr r4, =_ebss
 8002760:	4c0d      	ldr	r4, [pc, #52]	; (8002798 <LoopForever+0x1e>)
  movs r3, #0
 8002762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002764:	e001      	b.n	800276a <LoopFillZerobss>

08002766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002768:	3204      	adds	r2, #4

0800276a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800276a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800276c:	d3fb      	bcc.n	8002766 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800276e:	f7ff ffa9 	bl	80026c4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002772:	f000 f815 	bl	80027a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002776:	f7ff fe3b 	bl	80023f0 <main>

0800277a <LoopForever>:

LoopForever:
    b LoopForever
 800277a:	e7fe      	b.n	800277a <LoopForever>
  ldr   r0, =_estack
 800277c:	20001800 	.word	0x20001800
    LDR R0,=0x40021018
 8002780:	40021018 	.word	0x40021018
    LDR R0,=0x40010000
 8002784:	40010000 	.word	0x40010000
  ldr r0, =_sdata
 8002788:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800278c:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 8002790:	080028d0 	.word	0x080028d0
  ldr r2, =_sbss
 8002794:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8002798:	20000fc8 	.word	0x20000fc8

0800279c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800279c:	e7fe      	b.n	800279c <ADC1_IRQHandler>
	...

080027a0 <__libc_init_array>:
 80027a0:	b570      	push	{r4, r5, r6, lr}
 80027a2:	2600      	movs	r6, #0
 80027a4:	4d0c      	ldr	r5, [pc, #48]	; (80027d8 <__libc_init_array+0x38>)
 80027a6:	4c0d      	ldr	r4, [pc, #52]	; (80027dc <__libc_init_array+0x3c>)
 80027a8:	1b64      	subs	r4, r4, r5
 80027aa:	10a4      	asrs	r4, r4, #2
 80027ac:	42a6      	cmp	r6, r4
 80027ae:	d109      	bne.n	80027c4 <__libc_init_array+0x24>
 80027b0:	2600      	movs	r6, #0
 80027b2:	f000 f833 	bl	800281c <_init>
 80027b6:	4d0a      	ldr	r5, [pc, #40]	; (80027e0 <__libc_init_array+0x40>)
 80027b8:	4c0a      	ldr	r4, [pc, #40]	; (80027e4 <__libc_init_array+0x44>)
 80027ba:	1b64      	subs	r4, r4, r5
 80027bc:	10a4      	asrs	r4, r4, #2
 80027be:	42a6      	cmp	r6, r4
 80027c0:	d105      	bne.n	80027ce <__libc_init_array+0x2e>
 80027c2:	bd70      	pop	{r4, r5, r6, pc}
 80027c4:	00b3      	lsls	r3, r6, #2
 80027c6:	58eb      	ldr	r3, [r5, r3]
 80027c8:	4798      	blx	r3
 80027ca:	3601      	adds	r6, #1
 80027cc:	e7ee      	b.n	80027ac <__libc_init_array+0xc>
 80027ce:	00b3      	lsls	r3, r6, #2
 80027d0:	58eb      	ldr	r3, [r5, r3]
 80027d2:	4798      	blx	r3
 80027d4:	3601      	adds	r6, #1
 80027d6:	e7f2      	b.n	80027be <__libc_init_array+0x1e>
 80027d8:	080028c8 	.word	0x080028c8
 80027dc:	080028c8 	.word	0x080028c8
 80027e0:	080028c8 	.word	0x080028c8
 80027e4:	080028cc 	.word	0x080028cc

080027e8 <memcpy>:
 80027e8:	2300      	movs	r3, #0
 80027ea:	b510      	push	{r4, lr}
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d100      	bne.n	80027f2 <memcpy+0xa>
 80027f0:	bd10      	pop	{r4, pc}
 80027f2:	5ccc      	ldrb	r4, [r1, r3]
 80027f4:	54c4      	strb	r4, [r0, r3]
 80027f6:	3301      	adds	r3, #1
 80027f8:	e7f8      	b.n	80027ec <memcpy+0x4>

080027fa <memset>:
 80027fa:	0003      	movs	r3, r0
 80027fc:	1882      	adds	r2, r0, r2
 80027fe:	4293      	cmp	r3, r2
 8002800:	d100      	bne.n	8002804 <memset+0xa>
 8002802:	4770      	bx	lr
 8002804:	7019      	strb	r1, [r3, #0]
 8002806:	3301      	adds	r3, #1
 8002808:	e7f9      	b.n	80027fe <memset+0x4>

0800280a <strcpy>:
 800280a:	1c03      	adds	r3, r0, #0
 800280c:	780a      	ldrb	r2, [r1, #0]
 800280e:	3101      	adds	r1, #1
 8002810:	701a      	strb	r2, [r3, #0]
 8002812:	3301      	adds	r3, #1
 8002814:	2a00      	cmp	r2, #0
 8002816:	d1f9      	bne.n	800280c <strcpy+0x2>
 8002818:	4770      	bx	lr
	...

0800281c <_init>:
 800281c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002822:	bc08      	pop	{r3}
 8002824:	469e      	mov	lr, r3
 8002826:	4770      	bx	lr

08002828 <_fini>:
 8002828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800282e:	bc08      	pop	{r3}
 8002830:	469e      	mov	lr, r3
 8002832:	4770      	bx	lr
