<stg><name>load_graph</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="10" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="64" op_66_bw="64" op_67_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, void @out_nodes_features_skip_concat_bias_V_9, void @out_nodes_features_skip_concat_bias_V_10, void @out_nodes_features_skip_concat_bias_V_11, void @out_nodes_features_skip_concat_bias_V_12, void @out_nodes_features_skip_concat_bias_V_13, void @out_nodes_features_skip_concat_bias_V_14, void @out_nodes_features_skip_concat_bias_V_15, void @out_nodes_features_skip_concat_bias_V_16, void @out_nodes_features_skip_concat_bias_V_17, void @out_nodes_features_skip_concat_bias_V_18, void @out_nodes_features_skip_concat_bias_V_19, void @out_nodes_features_skip_concat_bias_V_20, void @out_nodes_features_skip_concat_bias_V_21, void @out_nodes_features_skip_concat_bias_V_22, void @out_nodes_features_skip_concat_bias_V_23, void @out_nodes_features_skip_concat_bias_V_24, void @out_nodes_features_skip_concat_bias_V_25, void @out_nodes_features_skip_concat_bias_V_26, void @out_nodes_features_skip_concat_bias_V_27, void @out_nodes_features_skip_concat_bias_V_28, void @out_nodes_features_skip_concat_bias_V_29, void @out_nodes_features_skip_concat_bias_V_30, void @out_nodes_features_skip_concat_bias_V_31, void @out_nodes_features_skip_concat_bias_V_32, void @out_nodes_features_skip_concat_bias_V_33, void @out_nodes_features_skip_concat_bias_V_34, void @out_nodes_features_skip_concat_bias_V_35, void @out_nodes_features_skip_concat_bias_V_36, void @out_nodes_features_skip_concat_bias_V_37, void @out_nodes_features_skip_concat_bias_V_38, void @out_nodes_features_skip_concat_bias_V_39, void @out_nodes_features_skip_concat_bias_V_40, void @out_nodes_features_skip_concat_bias_V_41, void @out_nodes_features_skip_concat_bias_V_42, void @out_nodes_features_skip_concat_bias_V_43, void @out_nodes_features_skip_concat_bias_V_44, void @out_nodes_features_skip_concat_bias_V_45, void @out_nodes_features_skip_concat_bias_V_46, void @out_nodes_features_skip_concat_bias_V_47, void @out_nodes_features_skip_concat_bias_V_48, void @out_nodes_features_skip_concat_bias_V_49, void @out_nodes_features_skip_concat_bias_V_50, void @out_nodes_features_skip_concat_bias_V_51, void @out_nodes_features_skip_concat_bias_V_52, void @out_nodes_features_skip_concat_bias_V_53, void @out_nodes_features_skip_concat_bias_V_54, void @out_nodes_features_skip_concat_bias_V_55, void @out_nodes_features_skip_concat_bias_V_56, void @out_nodes_features_skip_concat_bias_V_57, void @out_nodes_features_skip_concat_bias_V_58, void @out_nodes_features_skip_concat_bias_V_59, void @out_nodes_features_skip_concat_bias_V_60, void @out_nodes_features_skip_concat_bias_V_61, void @out_nodes_features_skip_concat_bias_V_62, void @out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 100000, void @empty, void @empty_0, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %num_of_edges_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %num_of_edges

]]></Node>
<StgValue><ssdm name="num_of_edges_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in

]]></Node>
<StgValue><ssdm name="edge_list_in_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %node_feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_feature_in

]]></Node>
<StgValue><ssdm name="node_feature_in_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln397 = icmp_sgt  i32 %num_of_nodes_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln397"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln397 = br i1 %icmp_ln397, void %._crit_edge17, void %.lr.ph16

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph16:0 %trunc_ln397 = trunc i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="trunc_ln397"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph16:1 %shl_ln397 = shl i32 %num_of_nodes_read, i32 3

]]></Node>
<StgValue><ssdm name="shl_ln397"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph16:2 %add_ln397_1 = add i32 %shl_ln397, i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="add_ln397_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph16:3 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_feature_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="62">
<![CDATA[
.lr.ph16:4 %sext_ln397 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln397"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.lr.ph16:5 %mem_addr = getelementptr i32 %mem, i64 %sext_ln397

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph16:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %add_ln397_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph16:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %add_ln397_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph16:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %add_ln397_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph16:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %add_ln397_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph16:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %add_ln397_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="40" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph16:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %add_ln397_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="41" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph16:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %add_ln397_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="35" op_0_bw="31">
<![CDATA[
.lr.ph16:7 %zext_ln397 = zext i31 %trunc_ln397

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="34" op_0_bw="34" op_1_bw="31" op_2_bw="3">
<![CDATA[
.lr.ph16:8 %tmp_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %trunc_ln397, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="35" op_0_bw="34">
<![CDATA[
.lr.ph16:9 %zext_ln397_1 = zext i34 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln397_1"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.lr.ph16:10 %add_ln397 = add i35 %zext_ln397_1, i35 %zext_ln397

]]></Node>
<StgValue><ssdm name="add_ln397"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="35" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="0">
<![CDATA[
.lr.ph16:11 %call_ln397 = call void @load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, i32 %mem, i62 %trunc_ln, i35 %add_ln397, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8

]]></Node>
<StgValue><ssdm name="call_ln397"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="47" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="35" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="0">
<![CDATA[
.lr.ph16:11 %call_ln397 = call void @load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, i32 %mem, i62 %trunc_ln, i35 %add_ln397, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8

]]></Node>
<StgValue><ssdm name="call_ln397"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph16:12 %br_ln0 = br void %._crit_edge17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
._crit_edge17:0 %mul7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %num_of_edges_read, i1 0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge17:1 %icmp_ln403 = icmp_sgt  i31 %num_of_edges_read, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln403"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17:2 %br_ln403 = br i1 %icmp_ln403, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_list_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="62">
<![CDATA[
.lr.ph:2 %sext_ln403 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln403"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.lr.ph:3 %mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln403

]]></Node>
<StgValue><ssdm name="mem_addr_6"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 %mul7

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="56" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 %mul7

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="57" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 %mul7

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="58" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 %mul7

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="59" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 %mul7

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="60" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 %mul7

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="61" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 %mul7

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="62" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph:0 %shl_ln403 = shl i31 %num_of_edges_read, i31 1

]]></Node>
<StgValue><ssdm name="shl_ln403"/></StgValue>
</operation>

<operation id="63" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="31" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.lr.ph:5 %call_ln403 = call void @load_graph_Pipeline_VITIS_LOOP_403_3, i32 %mem, i62 %trunc_ln1, i31 %shl_ln403, i32 %edge_list

]]></Node>
<StgValue><ssdm name="call_ln403"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="64" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="31" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.lr.ph:5 %call_ln403 = call void @load_graph_Pipeline_VITIS_LOOP_403_3, i32 %mem, i62 %trunc_ln1, i31 %shl_ln403, i32 %edge_list

]]></Node>
<StgValue><ssdm name="call_ln403"/></StgValue>
</operation>

<operation id="65" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln403" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:6 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln406 = ret

]]></Node>
<StgValue><ssdm name="ret_ln406"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="89" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="90" name="node_feature_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="node_feature_in"/></StgValue>
</port>
<port id="91" name="edge_list_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="edge_list_in"/></StgValue>
</port>
<port id="92" name="num_of_nodes" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_of_nodes"/></StgValue>
</port>
<port id="93" name="num_of_edges" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_of_edges"/></StgValue>
</port>
<port id="94" name="out_nodes_features_skip_concat_bias_V_0" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="out_nodes_features_skip_concat_bias_V_1" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="out_nodes_features_skip_concat_bias_V_2" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="out_nodes_features_skip_concat_bias_V_3" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="out_nodes_features_skip_concat_bias_V_4" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="out_nodes_features_skip_concat_bias_V_5" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="out_nodes_features_skip_concat_bias_V_6" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="out_nodes_features_skip_concat_bias_V_7" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="out_nodes_features_skip_concat_bias_V_8" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="edge_list" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_list"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="20">
</dataflow>
<dataflow id="106" from="out_nodes_features_skip_concat_bias_V_0" to="specmemcore_ln0" fromId="94" toId="20">
</dataflow>
<dataflow id="107" from="out_nodes_features_skip_concat_bias_V_1" to="specmemcore_ln0" fromId="95" toId="20">
</dataflow>
<dataflow id="108" from="out_nodes_features_skip_concat_bias_V_2" to="specmemcore_ln0" fromId="96" toId="20">
</dataflow>
<dataflow id="109" from="out_nodes_features_skip_concat_bias_V_3" to="specmemcore_ln0" fromId="97" toId="20">
</dataflow>
<dataflow id="110" from="out_nodes_features_skip_concat_bias_V_4" to="specmemcore_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="111" from="out_nodes_features_skip_concat_bias_V_5" to="specmemcore_ln0" fromId="99" toId="20">
</dataflow>
<dataflow id="112" from="out_nodes_features_skip_concat_bias_V_6" to="specmemcore_ln0" fromId="100" toId="20">
</dataflow>
<dataflow id="113" from="out_nodes_features_skip_concat_bias_V_7" to="specmemcore_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="114" from="out_nodes_features_skip_concat_bias_V_8" to="specmemcore_ln0" fromId="102" toId="20">
</dataflow>
<dataflow id="116" from="out_nodes_features_skip_concat_bias_V_9" to="specmemcore_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="118" from="out_nodes_features_skip_concat_bias_V_10" to="specmemcore_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="120" from="out_nodes_features_skip_concat_bias_V_11" to="specmemcore_ln0" fromId="119" toId="20">
</dataflow>
<dataflow id="122" from="out_nodes_features_skip_concat_bias_V_12" to="specmemcore_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="124" from="out_nodes_features_skip_concat_bias_V_13" to="specmemcore_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="126" from="out_nodes_features_skip_concat_bias_V_14" to="specmemcore_ln0" fromId="125" toId="20">
</dataflow>
<dataflow id="128" from="out_nodes_features_skip_concat_bias_V_15" to="specmemcore_ln0" fromId="127" toId="20">
</dataflow>
<dataflow id="130" from="out_nodes_features_skip_concat_bias_V_16" to="specmemcore_ln0" fromId="129" toId="20">
</dataflow>
<dataflow id="132" from="out_nodes_features_skip_concat_bias_V_17" to="specmemcore_ln0" fromId="131" toId="20">
</dataflow>
<dataflow id="134" from="out_nodes_features_skip_concat_bias_V_18" to="specmemcore_ln0" fromId="133" toId="20">
</dataflow>
<dataflow id="136" from="out_nodes_features_skip_concat_bias_V_19" to="specmemcore_ln0" fromId="135" toId="20">
</dataflow>
<dataflow id="138" from="out_nodes_features_skip_concat_bias_V_20" to="specmemcore_ln0" fromId="137" toId="20">
</dataflow>
<dataflow id="140" from="out_nodes_features_skip_concat_bias_V_21" to="specmemcore_ln0" fromId="139" toId="20">
</dataflow>
<dataflow id="142" from="out_nodes_features_skip_concat_bias_V_22" to="specmemcore_ln0" fromId="141" toId="20">
</dataflow>
<dataflow id="144" from="out_nodes_features_skip_concat_bias_V_23" to="specmemcore_ln0" fromId="143" toId="20">
</dataflow>
<dataflow id="146" from="out_nodes_features_skip_concat_bias_V_24" to="specmemcore_ln0" fromId="145" toId="20">
</dataflow>
<dataflow id="148" from="out_nodes_features_skip_concat_bias_V_25" to="specmemcore_ln0" fromId="147" toId="20">
</dataflow>
<dataflow id="150" from="out_nodes_features_skip_concat_bias_V_26" to="specmemcore_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="152" from="out_nodes_features_skip_concat_bias_V_27" to="specmemcore_ln0" fromId="151" toId="20">
</dataflow>
<dataflow id="154" from="out_nodes_features_skip_concat_bias_V_28" to="specmemcore_ln0" fromId="153" toId="20">
</dataflow>
<dataflow id="156" from="out_nodes_features_skip_concat_bias_V_29" to="specmemcore_ln0" fromId="155" toId="20">
</dataflow>
<dataflow id="158" from="out_nodes_features_skip_concat_bias_V_30" to="specmemcore_ln0" fromId="157" toId="20">
</dataflow>
<dataflow id="160" from="out_nodes_features_skip_concat_bias_V_31" to="specmemcore_ln0" fromId="159" toId="20">
</dataflow>
<dataflow id="162" from="out_nodes_features_skip_concat_bias_V_32" to="specmemcore_ln0" fromId="161" toId="20">
</dataflow>
<dataflow id="164" from="out_nodes_features_skip_concat_bias_V_33" to="specmemcore_ln0" fromId="163" toId="20">
</dataflow>
<dataflow id="166" from="out_nodes_features_skip_concat_bias_V_34" to="specmemcore_ln0" fromId="165" toId="20">
</dataflow>
<dataflow id="168" from="out_nodes_features_skip_concat_bias_V_35" to="specmemcore_ln0" fromId="167" toId="20">
</dataflow>
<dataflow id="170" from="out_nodes_features_skip_concat_bias_V_36" to="specmemcore_ln0" fromId="169" toId="20">
</dataflow>
<dataflow id="172" from="out_nodes_features_skip_concat_bias_V_37" to="specmemcore_ln0" fromId="171" toId="20">
</dataflow>
<dataflow id="174" from="out_nodes_features_skip_concat_bias_V_38" to="specmemcore_ln0" fromId="173" toId="20">
</dataflow>
<dataflow id="176" from="out_nodes_features_skip_concat_bias_V_39" to="specmemcore_ln0" fromId="175" toId="20">
</dataflow>
<dataflow id="178" from="out_nodes_features_skip_concat_bias_V_40" to="specmemcore_ln0" fromId="177" toId="20">
</dataflow>
<dataflow id="180" from="out_nodes_features_skip_concat_bias_V_41" to="specmemcore_ln0" fromId="179" toId="20">
</dataflow>
<dataflow id="182" from="out_nodes_features_skip_concat_bias_V_42" to="specmemcore_ln0" fromId="181" toId="20">
</dataflow>
<dataflow id="184" from="out_nodes_features_skip_concat_bias_V_43" to="specmemcore_ln0" fromId="183" toId="20">
</dataflow>
<dataflow id="186" from="out_nodes_features_skip_concat_bias_V_44" to="specmemcore_ln0" fromId="185" toId="20">
</dataflow>
<dataflow id="188" from="out_nodes_features_skip_concat_bias_V_45" to="specmemcore_ln0" fromId="187" toId="20">
</dataflow>
<dataflow id="190" from="out_nodes_features_skip_concat_bias_V_46" to="specmemcore_ln0" fromId="189" toId="20">
</dataflow>
<dataflow id="192" from="out_nodes_features_skip_concat_bias_V_47" to="specmemcore_ln0" fromId="191" toId="20">
</dataflow>
<dataflow id="194" from="out_nodes_features_skip_concat_bias_V_48" to="specmemcore_ln0" fromId="193" toId="20">
</dataflow>
<dataflow id="196" from="out_nodes_features_skip_concat_bias_V_49" to="specmemcore_ln0" fromId="195" toId="20">
</dataflow>
<dataflow id="198" from="out_nodes_features_skip_concat_bias_V_50" to="specmemcore_ln0" fromId="197" toId="20">
</dataflow>
<dataflow id="200" from="out_nodes_features_skip_concat_bias_V_51" to="specmemcore_ln0" fromId="199" toId="20">
</dataflow>
<dataflow id="202" from="out_nodes_features_skip_concat_bias_V_52" to="specmemcore_ln0" fromId="201" toId="20">
</dataflow>
<dataflow id="204" from="out_nodes_features_skip_concat_bias_V_53" to="specmemcore_ln0" fromId="203" toId="20">
</dataflow>
<dataflow id="206" from="out_nodes_features_skip_concat_bias_V_54" to="specmemcore_ln0" fromId="205" toId="20">
</dataflow>
<dataflow id="208" from="out_nodes_features_skip_concat_bias_V_55" to="specmemcore_ln0" fromId="207" toId="20">
</dataflow>
<dataflow id="210" from="out_nodes_features_skip_concat_bias_V_56" to="specmemcore_ln0" fromId="209" toId="20">
</dataflow>
<dataflow id="212" from="out_nodes_features_skip_concat_bias_V_57" to="specmemcore_ln0" fromId="211" toId="20">
</dataflow>
<dataflow id="214" from="out_nodes_features_skip_concat_bias_V_58" to="specmemcore_ln0" fromId="213" toId="20">
</dataflow>
<dataflow id="216" from="out_nodes_features_skip_concat_bias_V_59" to="specmemcore_ln0" fromId="215" toId="20">
</dataflow>
<dataflow id="218" from="out_nodes_features_skip_concat_bias_V_60" to="specmemcore_ln0" fromId="217" toId="20">
</dataflow>
<dataflow id="220" from="out_nodes_features_skip_concat_bias_V_61" to="specmemcore_ln0" fromId="219" toId="20">
</dataflow>
<dataflow id="222" from="out_nodes_features_skip_concat_bias_V_62" to="specmemcore_ln0" fromId="221" toId="20">
</dataflow>
<dataflow id="224" from="out_nodes_features_skip_concat_bias_V_63" to="specmemcore_ln0" fromId="223" toId="20">
</dataflow>
<dataflow id="226" from="StgValue_225" to="specmemcore_ln0" fromId="225" toId="20">
</dataflow>
<dataflow id="228" from="StgValue_227" to="specmemcore_ln0" fromId="227" toId="20">
</dataflow>
<dataflow id="230" from="StgValue_229" to="specmemcore_ln0" fromId="229" toId="20">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="21">
</dataflow>
<dataflow id="232" from="edge_list" to="specmemcore_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="233" from="StgValue_225" to="specmemcore_ln0" fromId="225" toId="21">
</dataflow>
<dataflow id="234" from="StgValue_227" to="specmemcore_ln0" fromId="227" toId="21">
</dataflow>
<dataflow id="235" from="StgValue_229" to="specmemcore_ln0" fromId="229" toId="21">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="236" toId="22">
</dataflow>
<dataflow id="238" from="mem" to="specinterface_ln0" fromId="89" toId="22">
</dataflow>
<dataflow id="240" from="empty_1" to="specinterface_ln0" fromId="239" toId="22">
</dataflow>
<dataflow id="242" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="22">
</dataflow>
<dataflow id="243" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="22">
</dataflow>
<dataflow id="245" from="empty_8" to="specinterface_ln0" fromId="244" toId="22">
</dataflow>
<dataflow id="246" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="22">
</dataflow>
<dataflow id="248" from="StgValue_247" to="specinterface_ln0" fromId="247" toId="22">
</dataflow>
<dataflow id="250" from="empty" to="specinterface_ln0" fromId="249" toId="22">
</dataflow>
<dataflow id="252" from="empty_0" to="specinterface_ln0" fromId="251" toId="22">
</dataflow>
<dataflow id="253" from="empty_8" to="specinterface_ln0" fromId="244" toId="22">
</dataflow>
<dataflow id="255" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="22">
</dataflow>
<dataflow id="256" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="22">
</dataflow>
<dataflow id="257" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="22">
</dataflow>
<dataflow id="258" from="StgValue_254" to="specinterface_ln0" fromId="254" toId="22">
</dataflow>
<dataflow id="259" from="empty_8" to="specinterface_ln0" fromId="244" toId="22">
</dataflow>
<dataflow id="260" from="empty_8" to="specinterface_ln0" fromId="244" toId="22">
</dataflow>
<dataflow id="262" from="_ssdm_op_Read.ap_auto.i31" to="num_of_edges_read" fromId="261" toId="23">
</dataflow>
<dataflow id="263" from="num_of_edges" to="num_of_edges_read" fromId="93" toId="23">
</dataflow>
<dataflow id="265" from="_ssdm_op_Read.ap_auto.i32" to="num_of_nodes_read" fromId="264" toId="24">
</dataflow>
<dataflow id="266" from="num_of_nodes" to="num_of_nodes_read" fromId="92" toId="24">
</dataflow>
<dataflow id="268" from="_ssdm_op_Read.ap_auto.i64" to="edge_list_in_read" fromId="267" toId="25">
</dataflow>
<dataflow id="269" from="edge_list_in" to="edge_list_in_read" fromId="91" toId="25">
</dataflow>
<dataflow id="270" from="_ssdm_op_Read.ap_auto.i64" to="node_feature_in_read" fromId="267" toId="26">
</dataflow>
<dataflow id="271" from="node_feature_in" to="node_feature_in_read" fromId="90" toId="26">
</dataflow>
<dataflow id="272" from="num_of_nodes_read" to="icmp_ln397" fromId="24" toId="27">
</dataflow>
<dataflow id="273" from="StgValue_241" to="icmp_ln397" fromId="241" toId="27">
</dataflow>
<dataflow id="274" from="icmp_ln397" to="br_ln397" fromId="27" toId="28">
</dataflow>
<dataflow id="275" from="num_of_nodes_read" to="trunc_ln397" fromId="24" toId="29">
</dataflow>
<dataflow id="276" from="num_of_nodes_read" to="shl_ln397" fromId="24" toId="30">
</dataflow>
<dataflow id="278" from="StgValue_277" to="shl_ln397" fromId="277" toId="30">
</dataflow>
<dataflow id="279" from="shl_ln397" to="add_ln397_1" fromId="30" toId="31">
</dataflow>
<dataflow id="280" from="num_of_nodes_read" to="add_ln397_1" fromId="24" toId="31">
</dataflow>
<dataflow id="282" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="281" toId="32">
</dataflow>
<dataflow id="283" from="node_feature_in_read" to="trunc_ln" fromId="26" toId="32">
</dataflow>
<dataflow id="285" from="StgValue_284" to="trunc_ln" fromId="284" toId="32">
</dataflow>
<dataflow id="287" from="StgValue_286" to="trunc_ln" fromId="286" toId="32">
</dataflow>
<dataflow id="288" from="trunc_ln" to="sext_ln397" fromId="32" toId="33">
</dataflow>
<dataflow id="289" from="mem" to="mem_addr" fromId="89" toId="34">
</dataflow>
<dataflow id="290" from="sext_ln397" to="mem_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="292" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="291" toId="35">
</dataflow>
<dataflow id="293" from="mem_addr" to="empty" fromId="34" toId="35">
</dataflow>
<dataflow id="294" from="add_ln397_1" to="empty" fromId="31" toId="35">
</dataflow>
<dataflow id="295" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="291" toId="36">
</dataflow>
<dataflow id="296" from="mem_addr" to="empty" fromId="34" toId="36">
</dataflow>
<dataflow id="297" from="add_ln397_1" to="empty" fromId="31" toId="36">
</dataflow>
<dataflow id="298" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="291" toId="37">
</dataflow>
<dataflow id="299" from="mem_addr" to="empty" fromId="34" toId="37">
</dataflow>
<dataflow id="300" from="add_ln397_1" to="empty" fromId="31" toId="37">
</dataflow>
<dataflow id="301" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="291" toId="38">
</dataflow>
<dataflow id="302" from="mem_addr" to="empty" fromId="34" toId="38">
</dataflow>
<dataflow id="303" from="add_ln397_1" to="empty" fromId="31" toId="38">
</dataflow>
<dataflow id="304" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="291" toId="39">
</dataflow>
<dataflow id="305" from="mem_addr" to="empty" fromId="34" toId="39">
</dataflow>
<dataflow id="306" from="add_ln397_1" to="empty" fromId="31" toId="39">
</dataflow>
<dataflow id="307" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="291" toId="40">
</dataflow>
<dataflow id="308" from="mem_addr" to="empty" fromId="34" toId="40">
</dataflow>
<dataflow id="309" from="add_ln397_1" to="empty" fromId="31" toId="40">
</dataflow>
<dataflow id="310" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="291" toId="41">
</dataflow>
<dataflow id="311" from="mem_addr" to="empty" fromId="34" toId="41">
</dataflow>
<dataflow id="312" from="add_ln397_1" to="empty" fromId="31" toId="41">
</dataflow>
<dataflow id="313" from="trunc_ln397" to="zext_ln397" fromId="29" toId="42">
</dataflow>
<dataflow id="315" from="_ssdm_op_BitConcatenate.i34.i31.i3" to="tmp_s" fromId="314" toId="43">
</dataflow>
<dataflow id="316" from="trunc_ln397" to="tmp_s" fromId="29" toId="43">
</dataflow>
<dataflow id="318" from="StgValue_317" to="tmp_s" fromId="317" toId="43">
</dataflow>
<dataflow id="319" from="tmp_s" to="zext_ln397_1" fromId="43" toId="44">
</dataflow>
<dataflow id="320" from="zext_ln397_1" to="add_ln397" fromId="44" toId="45">
</dataflow>
<dataflow id="321" from="zext_ln397" to="add_ln397" fromId="42" toId="45">
</dataflow>
<dataflow id="323" from="load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2" to="call_ln397" fromId="322" toId="46">
</dataflow>
<dataflow id="324" from="mem" to="call_ln397" fromId="89" toId="46">
</dataflow>
<dataflow id="325" from="trunc_ln" to="call_ln397" fromId="32" toId="46">
</dataflow>
<dataflow id="326" from="add_ln397" to="call_ln397" fromId="45" toId="46">
</dataflow>
<dataflow id="327" from="out_nodes_features_skip_concat_bias_V_0" to="call_ln397" fromId="94" toId="46">
</dataflow>
<dataflow id="328" from="out_nodes_features_skip_concat_bias_V_1" to="call_ln397" fromId="95" toId="46">
</dataflow>
<dataflow id="329" from="out_nodes_features_skip_concat_bias_V_2" to="call_ln397" fromId="96" toId="46">
</dataflow>
<dataflow id="330" from="out_nodes_features_skip_concat_bias_V_3" to="call_ln397" fromId="97" toId="46">
</dataflow>
<dataflow id="331" from="out_nodes_features_skip_concat_bias_V_4" to="call_ln397" fromId="98" toId="46">
</dataflow>
<dataflow id="332" from="out_nodes_features_skip_concat_bias_V_5" to="call_ln397" fromId="99" toId="46">
</dataflow>
<dataflow id="333" from="out_nodes_features_skip_concat_bias_V_6" to="call_ln397" fromId="100" toId="46">
</dataflow>
<dataflow id="334" from="out_nodes_features_skip_concat_bias_V_7" to="call_ln397" fromId="101" toId="46">
</dataflow>
<dataflow id="335" from="out_nodes_features_skip_concat_bias_V_8" to="call_ln397" fromId="102" toId="46">
</dataflow>
<dataflow id="336" from="load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2" to="call_ln397" fromId="322" toId="47">
</dataflow>
<dataflow id="337" from="mem" to="call_ln397" fromId="89" toId="47">
</dataflow>
<dataflow id="338" from="trunc_ln" to="call_ln397" fromId="32" toId="47">
</dataflow>
<dataflow id="339" from="add_ln397" to="call_ln397" fromId="45" toId="47">
</dataflow>
<dataflow id="340" from="out_nodes_features_skip_concat_bias_V_0" to="call_ln397" fromId="94" toId="47">
</dataflow>
<dataflow id="341" from="out_nodes_features_skip_concat_bias_V_1" to="call_ln397" fromId="95" toId="47">
</dataflow>
<dataflow id="342" from="out_nodes_features_skip_concat_bias_V_2" to="call_ln397" fromId="96" toId="47">
</dataflow>
<dataflow id="343" from="out_nodes_features_skip_concat_bias_V_3" to="call_ln397" fromId="97" toId="47">
</dataflow>
<dataflow id="344" from="out_nodes_features_skip_concat_bias_V_4" to="call_ln397" fromId="98" toId="47">
</dataflow>
<dataflow id="345" from="out_nodes_features_skip_concat_bias_V_5" to="call_ln397" fromId="99" toId="47">
</dataflow>
<dataflow id="346" from="out_nodes_features_skip_concat_bias_V_6" to="call_ln397" fromId="100" toId="47">
</dataflow>
<dataflow id="347" from="out_nodes_features_skip_concat_bias_V_7" to="call_ln397" fromId="101" toId="47">
</dataflow>
<dataflow id="348" from="out_nodes_features_skip_concat_bias_V_8" to="call_ln397" fromId="102" toId="47">
</dataflow>
<dataflow id="350" from="_ssdm_op_BitConcatenate.i32.i31.i1" to="mul7" fromId="349" toId="49">
</dataflow>
<dataflow id="351" from="num_of_edges_read" to="mul7" fromId="23" toId="49">
</dataflow>
<dataflow id="353" from="StgValue_352" to="mul7" fromId="352" toId="49">
</dataflow>
<dataflow id="354" from="num_of_edges_read" to="icmp_ln403" fromId="23" toId="50">
</dataflow>
<dataflow id="356" from="StgValue_355" to="icmp_ln403" fromId="355" toId="50">
</dataflow>
<dataflow id="357" from="icmp_ln403" to="br_ln403" fromId="50" toId="51">
</dataflow>
<dataflow id="358" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="281" toId="52">
</dataflow>
<dataflow id="359" from="edge_list_in_read" to="trunc_ln1" fromId="25" toId="52">
</dataflow>
<dataflow id="360" from="StgValue_284" to="trunc_ln1" fromId="284" toId="52">
</dataflow>
<dataflow id="361" from="StgValue_286" to="trunc_ln1" fromId="286" toId="52">
</dataflow>
<dataflow id="362" from="trunc_ln1" to="sext_ln403" fromId="52" toId="53">
</dataflow>
<dataflow id="363" from="mem" to="mem_addr_6" fromId="89" toId="54">
</dataflow>
<dataflow id="364" from="sext_ln403" to="mem_addr_6" fromId="53" toId="54">
</dataflow>
<dataflow id="365" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_92" fromId="291" toId="55">
</dataflow>
<dataflow id="366" from="mem_addr_6" to="empty_92" fromId="54" toId="55">
</dataflow>
<dataflow id="367" from="mul7" to="empty_92" fromId="49" toId="55">
</dataflow>
<dataflow id="368" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_92" fromId="291" toId="56">
</dataflow>
<dataflow id="369" from="mem_addr_6" to="empty_92" fromId="54" toId="56">
</dataflow>
<dataflow id="370" from="mul7" to="empty_92" fromId="49" toId="56">
</dataflow>
<dataflow id="371" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_92" fromId="291" toId="57">
</dataflow>
<dataflow id="372" from="mem_addr_6" to="empty_92" fromId="54" toId="57">
</dataflow>
<dataflow id="373" from="mul7" to="empty_92" fromId="49" toId="57">
</dataflow>
<dataflow id="374" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_92" fromId="291" toId="58">
</dataflow>
<dataflow id="375" from="mem_addr_6" to="empty_92" fromId="54" toId="58">
</dataflow>
<dataflow id="376" from="mul7" to="empty_92" fromId="49" toId="58">
</dataflow>
<dataflow id="377" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_92" fromId="291" toId="59">
</dataflow>
<dataflow id="378" from="mem_addr_6" to="empty_92" fromId="54" toId="59">
</dataflow>
<dataflow id="379" from="mul7" to="empty_92" fromId="49" toId="59">
</dataflow>
<dataflow id="380" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_92" fromId="291" toId="60">
</dataflow>
<dataflow id="381" from="mem_addr_6" to="empty_92" fromId="54" toId="60">
</dataflow>
<dataflow id="382" from="mul7" to="empty_92" fromId="49" toId="60">
</dataflow>
<dataflow id="383" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_92" fromId="291" toId="61">
</dataflow>
<dataflow id="384" from="mem_addr_6" to="empty_92" fromId="54" toId="61">
</dataflow>
<dataflow id="385" from="mul7" to="empty_92" fromId="49" toId="61">
</dataflow>
<dataflow id="386" from="num_of_edges_read" to="shl_ln403" fromId="23" toId="62">
</dataflow>
<dataflow id="388" from="StgValue_387" to="shl_ln403" fromId="387" toId="62">
</dataflow>
<dataflow id="390" from="load_graph_Pipeline_VITIS_LOOP_403_3" to="call_ln403" fromId="389" toId="63">
</dataflow>
<dataflow id="391" from="mem" to="call_ln403" fromId="89" toId="63">
</dataflow>
<dataflow id="392" from="trunc_ln1" to="call_ln403" fromId="52" toId="63">
</dataflow>
<dataflow id="393" from="shl_ln403" to="call_ln403" fromId="62" toId="63">
</dataflow>
<dataflow id="394" from="edge_list" to="call_ln403" fromId="103" toId="63">
</dataflow>
<dataflow id="395" from="load_graph_Pipeline_VITIS_LOOP_403_3" to="call_ln403" fromId="389" toId="64">
</dataflow>
<dataflow id="396" from="mem" to="call_ln403" fromId="89" toId="64">
</dataflow>
<dataflow id="397" from="trunc_ln1" to="call_ln403" fromId="52" toId="64">
</dataflow>
<dataflow id="398" from="shl_ln403" to="call_ln403" fromId="62" toId="64">
</dataflow>
<dataflow id="399" from="edge_list" to="call_ln403" fromId="103" toId="64">
</dataflow>
<dataflow id="400" from="icmp_ln397" to="StgValue_1" fromId="27" toId="1">
</dataflow>
<dataflow id="401" from="icmp_ln397" to="StgValue_10" fromId="27" toId="10">
</dataflow>
<dataflow id="402" from="icmp_ln403" to="StgValue_10" fromId="50" toId="10">
</dataflow>
<dataflow id="403" from="icmp_ln403" to="StgValue_19" fromId="50" toId="19">
</dataflow>
</dataflows>


</stg>
