Generated by Fabric Compiler ( version 2020.3-Lite <build 71107> ) at Sun Feb 26 14:09:25 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock  -name {clk_Inferred} -period {1000} -waveform { 0 500}  [get_ports {clk}]  -add


IO Constraint :
NULL

Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | clk_ibuf            | clkbufg_0         | ntclkbufg_0     | 181        
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------------------------------------------------+
| Net_Name                                    | Rst_Source_Inst                             | Fanout     
+---------------------------------------------------------------------------------------------------------+
| HDL1.buffer_inst[0].line_buffer_inst/N0     | HDL1.buffer_inst[0].line_buffer_inst/N0     | 49         
| nt_rst_n                                    | rst_n_ibuf                                  | 102        
+---------------------------------------------------------------------------------------------------------+


CE Signal:
+---------------------------------------------------------------------------------+
| Net_Name           | CE_Source_Inst                               | Fanout     
+---------------------------------------------------------------------------------+
| nt_valid_in        | valid_in_ibuf                                | 20         
| _N141              | N49_13                                       | 11         
| valid_out_r[0]     | HDL1.buffer_inst[0].line_buffer_inst/N16     | 9          
| valid_out_r[1]     | HDL1.buffer_inst[1].line_buffer_inst/N16     | 9          
+---------------------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                 | Driver                                                                                                                  | Fanout     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                                                                              | clkbufg_0                                                                                                               | 181        
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2]                               | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]       | 14         
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2]                               | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]       | 14         
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2]                               | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]       | 14         
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2]                               | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]       | 14         
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2]                               | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]       | 14         
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2]                               | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]       | 14         
| HDL1.buffer_inst[1].line_buffer_inst/N24                                                                                 | HDL1.buffer_inst[1].line_buffer_inst/N24_9                                                                              | 13         
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1]                               | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]       | 13         
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1]                               | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]       | 13         
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1]                               | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]       | 13         
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1]                               | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]       | 13         
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1]                               | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]       | 13         
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1]                               | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]       | 13         
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real                                | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1                                       | 12         
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0]                               | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]       | 12         
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real                                | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1                                       | 12         
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0]                               | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]       | 12         
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0]                               | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]       | 12         
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0]                               | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]       | 12         
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real                                | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/N1_2                                     | 12         
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0]                               | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]       | 12         
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0]                               | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]       | 12         
| N49                                                                                                                      | N49_18                                                                                                                  | 11         
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [3]                               | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb     | 10         
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [3]                               | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/raddr_msb     | 10         
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [3]                               | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/raddr_msb     | 10         
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [3]                               | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/raddr_msb     | 10         
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [3]                               | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb     | 10         
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [3]                               | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/waddr_msb     | 10         
| HDL1.buffer_inst[0].line_buffer_inst/N24                                                                                 | HDL1.buffer_inst[0].line_buffer_inst/N24_9                                                                              | 9          
| HDL1.buffer_inst[2].line_buffer_inst/N24                                                                                 | HDL1.buffer_inst[2].line_buffer_inst/N24_9                                                                              | 9          
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4]       | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[4]       | 7          
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4]       | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[4]       | 7          
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4]       | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[4]       | 7          
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4]       | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[4]       | 7          
| _N242                                                                                                                    | HDL1.buffer_inst[0].line_buffer_inst/N24_8                                                                              | 7          
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4]       | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[4]       | 7          
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4]       | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[4]       | 7          
| _N241                                                                                                                    | HDL1.buffer_inst[0].line_buffer_inst/N24_7                                                                              | 6          
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3]       | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[3]       | 5          
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3]       | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[3]       | 5          
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3]       | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[3]       | 5          
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3]       | HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[3]       | 5          
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3]       | HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[3]       | 5          
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3]       | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[3]       | 5          
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_3[1]       | 4          
| row_cnt[0]                                                                                                               | row_cnt[0]                                                                                                              | 4          
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_3[0]       | 4          
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_3[2]       | 4          
| row_cnt[3]                                                                                                               | row_cnt[3]                                                                                                              | 3          
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[2]      | 3          
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_4[2]      | 3          
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_4[0]      | 3          
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_4[0]       | 3          
| row_cnt[8]                                                                                                               | row_cnt[8]                                                                                                              | 3          
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[1]      | 3          
| col_cnt[0]                                                                                                               | col_cnt[0]                                                                                                              | 3          
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_4[1]      | 3          
| row_cnt[2]                                                                                                               | row_cnt[2]                                                                                                              | 3          
| HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_4[2]       | 3          
| HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[0]      | 3          
| HDL1.buffer_inst[0].line_buffer_inst/cnt [0]                                                                             | HDL1.buffer_inst[0].line_buffer_inst/cnt[0]                                                                             | 3          
| HDL1.buffer_inst[2].line_buffer_inst/cnt [2]                                                                             | HDL1.buffer_inst[2].line_buffer_inst/cnt[2]                                                                             | 3          
| HDL1.buffer_inst[0].line_buffer_inst/cnt [2]                                                                             | HDL1.buffer_inst[0].line_buffer_inst/cnt[2]                                                                             | 3          
| HDL1.buffer_inst[0].line_buffer_inst/cnt [3]                                                                             | HDL1.buffer_inst[0].line_buffer_inst/cnt[3]                                                                             | 3          
| HDL1.buffer_inst[0].line_buffer_inst/cnt [4]                                                                             | HDL1.buffer_inst[0].line_buffer_inst/cnt[4]                                                                             | 3          
| HDL1.buffer_inst[0].line_buffer_inst/cnt [5]                                                                             | HDL1.buffer_inst[0].line_buffer_inst/cnt[5]                                                                             | 3          
| HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4]     | HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_4[1]       | 3          
| HDL1.buffer_inst[2].line_buffer_inst/cnt [5]                                                                             | HDL1.buffer_inst[2].line_buffer_inst/cnt[5]                                                                             | 3          
| HDL1.buffer_inst[2].line_buffer_inst/cnt [4]                                                                             | HDL1.buffer_inst[2].line_buffer_inst/cnt[4]                                                                             | 3          
| HDL1.buffer_inst[2].line_buffer_inst/cnt [3]                                                                             | HDL1.buffer_inst[2].line_buffer_inst/cnt[3]                                                                             | 3          
| HDL1.buffer_inst[1].line_buffer_inst/cnt [0]                                                                             | HDL1.buffer_inst[1].line_buffer_inst/cnt[0]                                                                             | 3          
| HDL1.buffer_inst[2].line_buffer_inst/cnt [0]                                                                             | HDL1.buffer_inst[2].line_buffer_inst/cnt[0]                                                                             | 3          
| row_cnt[1]                                                                                                               | row_cnt[1]                                                                                                              | 3          
| HDL1.buffer_inst[1].line_buffer_inst/cnt [3]                                                                             | HDL1.buffer_inst[1].line_buffer_inst/cnt[3]                                                                             | 2          
| HDL1.buffer_inst[1].line_buffer_inst/cnt [4]                                                                             | HDL1.buffer_inst[1].line_buffer_inst/cnt[4]                                                                             | 2          
| HDL1.buffer_inst[1].line_buffer_inst/cnt [5]                                                                             | HDL1.buffer_inst[1].line_buffer_inst/cnt[5]                                                                             | 2          
| HDL1.buffer_inst[1].line_buffer_inst/cnt [6]                                                                             | HDL1.buffer_inst[1].line_buffer_inst/cnt[6]                                                                             | 2          
| HDL1.buffer_inst[1].line_buffer_inst/cnt [7]                                                                             | HDL1.buffer_inst[1].line_buffer_inst/cnt[7]                                                                             | 2          
| HDL1.buffer_inst[1].line_buffer_inst/cnt [8]                                                                             | HDL1.buffer_inst[1].line_buffer_inst/cnt[8]                                                                             | 2          
| HDL1.buffer_inst[1].line_buffer_inst/cnt [2]                                                                             | HDL1.buffer_inst[1].line_buffer_inst/cnt[2]                                                                             | 2          
| HDL1.buffer_inst[2].line_buffer_inst/_N216                                                                               | HDL1.buffer_inst[2].line_buffer_inst/N24_8                                                                              | 2          
| HDL1.buffer_inst[1].line_buffer_inst/cnt [1]                                                                             | HDL1.buffer_inst[1].line_buffer_inst/cnt[1]                                                                             | 2          
| HDL1.buffer_inst[2].line_buffer_inst/cnt [1]                                                                             | HDL1.buffer_inst[2].line_buffer_inst/cnt[1]                                                                             | 2          
| nt_dout_r0[2]                                                                                                            | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_2      | 2          
| nt_dout_r0[3]                                                                                                            | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_3      | 2          
| HDL1.buffer_inst[0].line_buffer_inst/cnt [8]                                                                             | HDL1.buffer_inst[0].line_buffer_inst/cnt[8]                                                                             | 2          
| HDL1.buffer_inst[0].line_buffer_inst/cnt [7]                                                                             | HDL1.buffer_inst[0].line_buffer_inst/cnt[7]                                                                             | 2          
| HDL1.buffer_inst[2].line_buffer_inst/cnt [6]                                                                             | HDL1.buffer_inst[2].line_buffer_inst/cnt[6]                                                                             | 2          
| HDL1.buffer_inst[2].line_buffer_inst/cnt [7]                                                                             | HDL1.buffer_inst[2].line_buffer_inst/cnt[7]                                                                             | 2          
| HDL1.buffer_inst[2].line_buffer_inst/cnt [8]                                                                             | HDL1.buffer_inst[2].line_buffer_inst/cnt[8]                                                                             | 2          
| nt_dout_r0[1]                                                                                                            | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_1      | 2          
| nt_dout_r0[0]                                                                                                            | HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/ipm_distributed_sdpram_fifo_0/mem_0      | 2          
| col_cnt[10]                                                                                                              | col_cnt[10]                                                                                                             | 2          
| HDL1.buffer_inst[0].line_buffer_inst/cnt [6]                                                                             | HDL1.buffer_inst[0].line_buffer_inst/cnt[6]                                                                             | 2          
| col_cnt[9]                                                                                                               | col_cnt[9]                                                                                                              | 2          
| col_cnt[8]                                                                                                               | col_cnt[8]                                                                                                              | 2          
| col_cnt[7]                                                                                                               | col_cnt[7]                                                                                                              | 2          
| HDL1.buffer_inst[0].line_buffer_inst/cnt [1]                                                                             | HDL1.buffer_inst[0].line_buffer_inst/cnt[1]                                                                             | 2          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.093750 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 151      | 26304         | 1                   
| LUT                   | 202      | 17536         | 2                   
| Distributed RAM       | 30       | 4440          | 1                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 54       | 240           | 23                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | C:/Users/FH/Desktop/matrix_3x3/synthesize/matrix_3x3_syn.adf     
| Output     | C:/Users/FH/Desktop/matrix_3x3/device_map/matrix_3x3_map.adf     
|            | C:/Users/FH/Desktop/matrix_3x3/device_map/matrix_3x3_dmr.prt     
|            | C:/Users/FH/Desktop/matrix_3x3/device_map/matrix_3x3.dmr         
+--------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 225,808,384 bytes
Total CPU  time to dev_map completion : 3.281 sec
Total real time to dev_map completion : 8.000 sec
