Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Dec  3 11:16:30 2022
| Host         : LAPTOP-D4PKTBDK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BtnC (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: BtnL (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: divclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.798     -778.549                    745                 5056        0.099        0.000                      0                 5056        3.750        0.000                       0                  1824  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.798     -778.549                    745                 5056        0.099        0.000                      0                 5056        3.750        0.000                       0                  1824  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          745  Failing Endpoints,  Worst Slack       -7.798ns,  Total Violation     -778.549ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.798ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.766ns  (logic 4.453ns (34.881%)  route 8.313ns (65.119%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 10.295 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.967    17.990    nolabel_line74/bnop/resultout_reg[28]_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I3_O)        0.124    18.114 r  nolabel_line74/bnop/temp2[29]_i_3/O
                         net (fo=1, routed)           0.407    18.521    nolabel_line74/ifid/pcb[29]
    SLICE_X37Y86         LUT5 (Prop_lut5_I2_O)        0.124    18.645 r  nolabel_line74/ifid/temp2[29]_i_1/O
                         net (fo=1, routed)           0.000    18.645    nolabel_line74/p1/temp1_reg[31]_0[29]
    SLICE_X37Y86         FDRE                                         r  nolabel_line74/p1/temp2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.430    10.295    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X37Y86         FDRE                                         r  nolabel_line74/p1/temp2_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.849    
                         clock uncertainty           -0.035    10.813    
    SLICE_X37Y86         FDRE (Setup_fdre_C_D)        0.034    10.847    nolabel_line74/p1/temp2_reg[29]
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                 -7.798    

Slack (VIOLATED) :        -7.748ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.719ns  (logic 4.453ns (35.011%)  route 8.266ns (64.989%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 10.296 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.853    17.876    nolabel_line74/bnop/resultout_reg[28]_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I3_O)        0.124    18.000 r  nolabel_line74/bnop/temp2[17]_i_3/O
                         net (fo=1, routed)           0.474    18.474    nolabel_line74/ifid/pcb[17]
    SLICE_X39Y87         LUT5 (Prop_lut5_I2_O)        0.124    18.598 r  nolabel_line74/ifid/temp2[17]_i_1/O
                         net (fo=1, routed)           0.000    18.598    nolabel_line74/p1/temp1_reg[31]_0[17]
    SLICE_X39Y87         FDRE                                         r  nolabel_line74/p1/temp2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.431    10.296    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X39Y87         FDRE                                         r  nolabel_line74/p1/temp2_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.850    
                         clock uncertainty           -0.035    10.814    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)        0.035    10.849    nolabel_line74/p1/temp2_reg[17]
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                         -18.598    
  -------------------------------------------------------------------
                         slack                                 -7.748    

Slack (VIOLATED) :        -7.714ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.685ns  (logic 4.453ns (35.104%)  route 8.232ns (64.896%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 10.298 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.496    17.520    nolabel_line74/ifid/resultout_reg[28]
    SLICE_X41Y84         LUT5 (Prop_lut5_I2_O)        0.124    17.644 r  nolabel_line74/ifid/temp2[31]_i_4/O
                         net (fo=32, routed)          0.796    18.440    nolabel_line74/ifid/Branch0
    SLICE_X40Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.564 r  nolabel_line74/ifid/temp2[2]_i_1/O
                         net (fo=1, routed)           0.000    18.564    nolabel_line74/p1/temp1_reg[31]_0[2]
    SLICE_X40Y87         FDRE                                         r  nolabel_line74/p1/temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.433    10.298    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X40Y87         FDRE                                         r  nolabel_line74/p1/temp2_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.852    
                         clock uncertainty           -0.035    10.816    
    SLICE_X40Y87         FDRE (Setup_fdre_C_D)        0.034    10.850    nolabel_line74/p1/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                         -18.564    
  -------------------------------------------------------------------
                         slack                                 -7.714    

Slack (VIOLATED) :        -7.695ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.663ns  (logic 4.453ns (35.167%)  route 8.210ns (64.833%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 10.294 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.724    17.748    nolabel_line74/bnop/resultout_reg[28]_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.872 r  nolabel_line74/bnop/temp2[13]_i_3/O
                         net (fo=1, routed)           0.545    18.417    nolabel_line74/ifid/pcb[13]
    SLICE_X39Y84         LUT5 (Prop_lut5_I2_O)        0.124    18.541 r  nolabel_line74/ifid/temp2[13]_i_1/O
                         net (fo=1, routed)           0.000    18.541    nolabel_line74/p1/temp1_reg[31]_0[13]
    SLICE_X39Y84         FDRE                                         r  nolabel_line74/p1/temp2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.429    10.294    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X39Y84         FDRE                                         r  nolabel_line74/p1/temp2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.848    
                         clock uncertainty           -0.035    10.812    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)        0.034    10.846    nolabel_line74/p1/temp2_reg[13]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                         -18.541    
  -------------------------------------------------------------------
                         slack                                 -7.695    

Slack (VIOLATED) :        -7.690ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.657ns  (logic 4.453ns (35.183%)  route 8.204ns (64.817%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 10.293 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.496    17.520    nolabel_line74/ifid/resultout_reg[28]
    SLICE_X41Y84         LUT5 (Prop_lut5_I2_O)        0.124    17.644 r  nolabel_line74/ifid/temp2[31]_i_4/O
                         net (fo=32, routed)          0.767    18.411    nolabel_line74/ifid/Branch0
    SLICE_X37Y83         LUT5 (Prop_lut5_I3_O)        0.124    18.535 r  nolabel_line74/ifid/temp2[6]_i_1/O
                         net (fo=1, routed)           0.000    18.535    nolabel_line74/p1/temp1_reg[31]_0[6]
    SLICE_X37Y83         FDRE                                         r  nolabel_line74/p1/temp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.428    10.293    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X37Y83         FDRE                                         r  nolabel_line74/p1/temp2_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.847    
                         clock uncertainty           -0.035    10.811    
    SLICE_X37Y83         FDRE (Setup_fdre_C_D)        0.034    10.845    nolabel_line74/p1/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -18.535    
  -------------------------------------------------------------------
                         slack                                 -7.690    

Slack (VIOLATED) :        -7.676ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.645ns  (logic 4.453ns (35.215%)  route 8.192ns (64.785%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 10.295 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.853    17.876    nolabel_line74/bnop/resultout_reg[28]_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I3_O)        0.124    18.000 r  nolabel_line74/bnop/temp2[30]_i_3/O
                         net (fo=1, routed)           0.399    18.400    nolabel_line74/ifid/pcb[30]
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.124    18.524 r  nolabel_line74/ifid/temp2[30]_i_1/O
                         net (fo=1, routed)           0.000    18.524    nolabel_line74/p1/temp1_reg[31]_0[30]
    SLICE_X39Y86         FDRE                                         r  nolabel_line74/p1/temp2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.430    10.295    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X39Y86         FDRE                                         r  nolabel_line74/p1/temp2_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.849    
                         clock uncertainty           -0.035    10.813    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.034    10.847    nolabel_line74/p1/temp2_reg[30]
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                         -18.524    
  -------------------------------------------------------------------
                         slack                                 -7.676    

Slack (VIOLATED) :        -7.675ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.645ns  (logic 4.453ns (35.216%)  route 8.192ns (64.784%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 10.296 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.849    17.872    nolabel_line74/bnop/resultout_reg[28]_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I3_O)        0.124    17.996 r  nolabel_line74/bnop/temp2[12]_i_3/O
                         net (fo=1, routed)           0.403    18.399    nolabel_line74/ifid/pcb[12]
    SLICE_X39Y87         LUT5 (Prop_lut5_I2_O)        0.124    18.523 r  nolabel_line74/ifid/temp2[12]_i_1/O
                         net (fo=1, routed)           0.000    18.523    nolabel_line74/p1/temp1_reg[31]_0[12]
    SLICE_X39Y87         FDRE                                         r  nolabel_line74/p1/temp2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.431    10.296    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X39Y87         FDRE                                         r  nolabel_line74/p1/temp2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.850    
                         clock uncertainty           -0.035    10.814    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)        0.034    10.848    nolabel_line74/p1/temp2_reg[12]
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                         -18.523    
  -------------------------------------------------------------------
                         slack                                 -7.675    

Slack (VIOLATED) :        -7.662ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 4.453ns (35.255%)  route 8.178ns (64.744%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 10.297 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.674    17.698    nolabel_line74/bnop/resultout_reg[28]_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    17.822 r  nolabel_line74/bnop/temp2[22]_i_3/O
                         net (fo=1, routed)           0.564    18.385    nolabel_line74/ifid/pcb[22]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.124    18.509 r  nolabel_line74/ifid/temp2[22]_i_1/O
                         net (fo=1, routed)           0.000    18.509    nolabel_line74/p1/temp1_reg[31]_0[22]
    SLICE_X41Y85         FDRE                                         r  nolabel_line74/p1/temp2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.432    10.297    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X41Y85         FDRE                                         r  nolabel_line74/p1/temp2_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.851    
                         clock uncertainty           -0.035    10.815    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.032    10.847    nolabel_line74/p1/temp2_reg[22]
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                         -18.509    
  -------------------------------------------------------------------
                         slack                                 -7.662    

Slack (VIOLATED) :        -7.614ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 4.453ns (35.384%)  route 8.132ns (64.616%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 10.297 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.496    17.520    nolabel_line74/ifid/resultout_reg[28]
    SLICE_X41Y84         LUT5 (Prop_lut5_I2_O)        0.124    17.644 r  nolabel_line74/ifid/temp2[31]_i_4/O
                         net (fo=32, routed)          0.696    18.340    nolabel_line74/ifid/Branch0
    SLICE_X40Y86         LUT5 (Prop_lut5_I3_O)        0.124    18.464 r  nolabel_line74/ifid/temp2[31]_i_1/O
                         net (fo=1, routed)           0.000    18.464    nolabel_line74/p1/temp1_reg[31]_0[31]
    SLICE_X40Y86         FDRE                                         r  nolabel_line74/p1/temp2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.432    10.297    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X40Y86         FDRE                                         r  nolabel_line74/p1/temp2_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.851    
                         clock uncertainty           -0.035    10.815    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.034    10.849    nolabel_line74/p1/temp2_reg[31]
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                 -7.614    

Slack (VIOLATED) :        -7.592ns  (required time - arrival time)
  Source:                 nolabel_line74/ex1/w2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/p1/temp2_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.562ns  (logic 4.453ns (35.447%)  route 8.109ns (64.553%))
  Logic Levels:           24  (CARRY4=11 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 10.296 - 5.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.940     3.398    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.245    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.341 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.538     5.879    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X44Y77         FDRE                                         r  nolabel_line74/ex1/w2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     6.335 r  nolabel_line74/ex1/w2_reg[1]/Q
                         net (fo=6, routed)           0.840     7.175    nolabel_line74/idex/D[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.299 f  nolabel_line74/idex/a1[31]_i_4/O
                         net (fo=1, routed)           0.640     7.939    nolabel_line74/ex1/insout_reg[18]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.063 r  nolabel_line74/ex1/a1[31]_i_2/O
                         net (fo=40, routed)          0.909     8.972    nolabel_line74/ex1/a1_reg[0]_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I1_O)        0.124     9.096 r  nolabel_line74/ex1/a1[3]_i_1/O
                         net (fo=5, routed)           0.179     9.275    nolabel_line74/m4/result_2[0]
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.124     9.399 r  nolabel_line74/m4/resultout[3]_i_2/O
                         net (fo=4, routed)           0.771    10.171    nolabel_line74/idex/b[3]
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  nolabel_line74/idex/resultout[0]_i_37/O
                         net (fo=1, routed)           0.324    10.619    nolabel_line74/idex/resultout[0]_i_37_n_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.139 r  nolabel_line74/idex/resultout_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.139    nolabel_line74/idex/resultout_reg[0]_i_26_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.256 r  nolabel_line74/idex/resultout_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.256    nolabel_line74/ex1/CO[0]
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.373 r  nolabel_line74/ex1/resultout_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.373    nolabel_line74/ex1/resultout_reg[0]_i_8_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.490 r  nolabel_line74/ex1/resultout_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.776    12.266    nolabel_line74/idex/IDEX_ALUsrc_reg_0[0]
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.390 r  nolabel_line74/idex/resultout[0]_i_3/O
                         net (fo=1, routed)           0.495    12.885    nolabel_line74/idex/resultout[0]_i_3_n_3
    SLICE_X45Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.009 r  nolabel_line74/idex/resultout[0]_i_1/O
                         net (fo=3, routed)           0.604    13.613    nolabel_line74/idex/result[0]
    SLICE_X38Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.737 r  nolabel_line74/idex/zero1_carry_i_8/O
                         net (fo=1, routed)           0.000    13.737    nolabel_line74/fu/fu2_1/S[0]
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.250 r  nolabel_line74/fu/fu2_1/zero1_carry/CO[3]
                         net (fo=1, routed)           0.000    14.250    nolabel_line74/fu/fu2_1/zero1_carry_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  nolabel_line74/fu/fu2_1/zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.367    nolabel_line74/fu/fu2_1/zero1_carry__0_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.484 r  nolabel_line74/fu/fu2_1/zero1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.484    nolabel_line74/fu/fu2_1/zero1_carry__1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.601 r  nolabel_line74/fu/fu2_1/zero1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.601    nolabel_line74/fu/fu2_1/zero1_carry__2_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.718 r  nolabel_line74/fu/fu2_1/zero1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.718    nolabel_line74/fu/fu2_1/zero1_carry__3_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.835 r  nolabel_line74/fu/fu2_1/zero1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.835    nolabel_line74/fu/fu2_1/zero1_carry__4_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.074 r  nolabel_line74/fu/fu2_1/zero1_carry__5/O[2]
                         net (fo=1, routed)           0.435    15.509    nolabel_line74/fu/fu2_1/sel0[26]
    SLICE_X39Y83         LUT4 (Prop_lut4_I2_O)        0.301    15.810 r  nolabel_line74/fu/fu2_1/temp2[31]_i_23/O
                         net (fo=1, routed)           0.151    15.962    nolabel_line74/fu/fu2_1/temp2[31]_i_23_n_3
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.086 r  nolabel_line74/fu/fu2_1/temp2[31]_i_16/O
                         net (fo=1, routed)           0.814    16.900    nolabel_line74/fu/fu2_1/temp2[31]_i_16_n_3
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.024 r  nolabel_line74/fu/fu2_1/temp2[31]_i_7/O
                         net (fo=33, routed)          0.757    17.781    nolabel_line74/bnop/resultout_reg[28]_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.124    17.905 r  nolabel_line74/bnop/temp2[7]_i_3/O
                         net (fo=1, routed)           0.412    18.317    nolabel_line74/ifid/pcb[7]
    SLICE_X41Y84         LUT5 (Prop_lut5_I2_O)        0.124    18.441 r  nolabel_line74/ifid/temp2[7]_i_1/O
                         net (fo=1, routed)           0.000    18.441    nolabel_line74/p1/temp1_reg[31]_0[7]
    SLICE_X41Y84         FDRE                                         r  nolabel_line74/p1/temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=5, routed)           1.646     8.034    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.134 f  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     8.774    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.865 f  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        1.431    10.296    nolabel_line74/p1/n_0_1748_BUFG
    SLICE_X41Y84         FDRE                                         r  nolabel_line74/p1/temp2_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.554    10.850    
                         clock uncertainty           -0.035    10.814    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)        0.035    10.849    nolabel_line74/p1/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                         -18.441    
  -------------------------------------------------------------------
                         slack                                 -7.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line74/ifid/ifid_ins_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/idex/w2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.183ns (31.283%)  route 0.402ns (68.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.802     1.029    nolabel_line74/hdu1/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  nolabel_line74/hdu1/temp1[31]_i_3/O
                         net (fo=1, routed)           0.213     1.287    nolabel_line74_n_31
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.313 r  temp1_reg[31]_i_2/O
                         net (fo=166, routed)         0.554     1.867    nolabel_line74/ifid/clk0
    SLICE_X33Y81         FDRE                                         r  nolabel_line74/ifid/ifid_ins_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  nolabel_line74/ifid/ifid_ins_reg[12]/Q
                         net (fo=5, routed)           0.222     2.230    nolabel_line74/ifid/Reg3[1]
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.042     2.272 r  nolabel_line74/ifid/w2[1]_i_1/O
                         net (fo=1, routed)           0.180     2.452    nolabel_line74/idex/Write_Reg[1]
    SLICE_X32Y80         FDRE                                         r  nolabel_line74/idex/w2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.917     1.331    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.387 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     1.688    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.717 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.819     2.537    nolabel_line74/idex/n_0_1748_BUFG
    SLICE_X32Y80         FDRE                                         r  nolabel_line74/idex/w2_reg[1]/C
                         clock pessimism             -0.188     2.349    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.004     2.353    nolabel_line74/idex/w2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line74/idex/IDEX_imm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/ex1/p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.823%)  route 0.264ns (65.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.783     1.010    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.055 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267     1.322    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.551     1.898    nolabel_line74/idex/n_0_1748_BUFG
    SLICE_X37Y77         FDRE                                         r  nolabel_line74/idex/IDEX_imm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     2.039 r  nolabel_line74/idex/IDEX_imm_reg[11]/Q
                         net (fo=4, routed)           0.264     2.303    nolabel_line74/ex1/insout_reg[31][6]
    SLICE_X32Y75         FDRE                                         r  nolabel_line74/ex1/p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.917     1.331    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.387 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     1.688    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.717 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.813     2.531    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X32Y75         FDRE                                         r  nolabel_line74/ex1/p2_reg[11]/C
                         clock pessimism             -0.375     2.156    
    SLICE_X32Y75         FDRE (Hold_fdre_C_D)         0.047     2.203    nolabel_line74/ex1/p2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line74/p1/temp1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/ifid/ifid_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.190ns (40.784%)  route 0.276ns (59.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.802     1.029    nolabel_line74/hdu1/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  nolabel_line74/hdu1/temp1[31]_i_3/O
                         net (fo=1, routed)           0.213     1.287    nolabel_line74_n_31
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.313 r  temp1_reg[31]_i_2/O
                         net (fo=166, routed)         0.557     1.870    nolabel_line74/p1/clk0
    SLICE_X37Y84         FDRE                                         r  nolabel_line74/p1/temp1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  nolabel_line74/p1/temp1_reg[12]/Q
                         net (fo=3, routed)           0.276     2.287    nolabel_line74/p1/ifid_pc_reg[31][12]
    SLICE_X35Y80         LUT3 (Prop_lut3_I1_O)        0.049     2.336 r  nolabel_line74/p1/ifid_pc[12]_i_1/O
                         net (fo=1, routed)           0.000     2.336    nolabel_line74/ifid/pc[12]
    SLICE_X35Y80         FDRE                                         r  nolabel_line74/ifid/ifid_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.937     1.351    nolabel_line74/hdu1/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.407 r  nolabel_line74/hdu1/temp1[31]_i_3/O
                         net (fo=1, routed)           0.237     1.645    nolabel_line74_n_31
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.674 r  temp1_reg[31]_i_2/O
                         net (fo=166, routed)         0.818     2.492    nolabel_line74/ifid/clk0
    SLICE_X35Y80         FDRE                                         r  nolabel_line74/ifid/ifid_pc_reg[12]/C
                         clock pessimism             -0.366     2.127    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.107     2.234    nolabel_line74/ifid/ifid_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line74/ifid/ifid_ins_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/idex/IDEX_MemWrite_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.190ns (31.897%)  route 0.406ns (68.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.802     1.029    nolabel_line74/hdu1/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  nolabel_line74/hdu1/temp1[31]_i_3/O
                         net (fo=1, routed)           0.213     1.287    nolabel_line74_n_31
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.313 r  temp1_reg[31]_i_2/O
                         net (fo=166, routed)         0.551     1.864    nolabel_line74/ifid/clk0
    SLICE_X32Y77         FDRE                                         r  nolabel_line74/ifid/ifid_ins_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     2.005 r  nolabel_line74/ifid/ifid_ins_reg[26]/Q
                         net (fo=11, routed)          0.280     2.284    nolabel_line74/ifid/Q[8]
    SLICE_X32Y74         LUT5 (Prop_lut5_I4_O)        0.049     2.333 r  nolabel_line74/ifid/IDEX_MemWrite_i_1/O
                         net (fo=1, routed)           0.126     2.460    nolabel_line74/idex/p_0_in6_in
    SLICE_X32Y74         FDRE                                         r  nolabel_line74/idex/IDEX_MemWrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.917     1.331    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.387 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     1.688    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.717 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.813     2.531    nolabel_line74/idex/n_0_1748_BUFG
    SLICE_X32Y74         FDRE                                         r  nolabel_line74/idex/IDEX_MemWrite_reg/C
                         clock pessimism             -0.188     2.343    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.003     2.346    nolabel_line74/idex/IDEX_MemWrite_reg
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line74/idex/insout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/ex1/p2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.447%)  route 0.307ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.783     1.010    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.055 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267     1.322    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.552     1.899    nolabel_line74/idex/n_0_1748_BUFG
    SLICE_X43Y79         FDRE                                         r  nolabel_line74/idex/insout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     2.040 r  nolabel_line74/idex/insout_reg[23]/Q
                         net (fo=3, routed)           0.307     2.348    nolabel_line74/ex1/insout_reg[31][12]
    SLICE_X33Y75         FDRE                                         r  nolabel_line74/ex1/p2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.917     1.331    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.387 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     1.688    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.717 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.813     2.531    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X33Y75         FDRE                                         r  nolabel_line74/ex1/p2_reg[23]/C
                         clock pessimism             -0.375     2.156    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.075     2.231    nolabel_line74/ex1/p2_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line74/idex/insout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/ex1/p2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.215%)  route 0.311ns (68.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.783     1.010    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.055 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267     1.322    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.549     1.896    nolabel_line74/idex/n_0_1748_BUFG
    SLICE_X41Y76         FDRE                                         r  nolabel_line74/idex/insout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     2.037 r  nolabel_line74/idex/insout_reg[25]/Q
                         net (fo=3, routed)           0.311     2.348    nolabel_line74/ex1/insout_reg[31][14]
    SLICE_X32Y73         FDRE                                         r  nolabel_line74/ex1/p2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.917     1.331    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.387 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     1.688    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.717 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.814     2.532    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X32Y73         FDRE                                         r  nolabel_line74/ex1/p2_reg[25]/C
                         clock pessimism             -0.375     2.157    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.070     2.227    nolabel_line74/ex1/p2_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 nolabel_line74/ifid/ifid_ins_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/idex/jumpout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.187ns (29.713%)  route 0.442ns (70.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.802     1.029    nolabel_line74/hdu1/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  nolabel_line74/hdu1/temp1[31]_i_3/O
                         net (fo=1, routed)           0.213     1.287    nolabel_line74_n_31
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.313 r  temp1_reg[31]_i_2/O
                         net (fo=166, routed)         0.551     1.864    nolabel_line74/ifid/clk0
    SLICE_X32Y77         FDRE                                         r  nolabel_line74/ifid/ifid_ins_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     2.005 f  nolabel_line74/ifid/ifid_ins_reg[29]/Q
                         net (fo=15, routed)          0.323     2.328    nolabel_line74/ifid/Q[11]
    SLICE_X32Y74         LUT4 (Prop_lut4_I3_O)        0.046     2.374 r  nolabel_line74/ifid/jumpout_i_1/O
                         net (fo=1, routed)           0.119     2.493    nolabel_line74/idex/Jump0
    SLICE_X32Y74         FDRE                                         r  nolabel_line74/idex/jumpout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.917     1.331    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.387 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     1.688    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.717 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.813     2.531    nolabel_line74/idex/n_0_1748_BUFG
    SLICE_X32Y74         FDRE                                         r  nolabel_line74/idex/jumpout_reg/C
                         clock pessimism             -0.188     2.343    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.004     2.347    nolabel_line74/idex/jumpout_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line74/p1/temp1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/ifid/ifid_pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.057%)  route 0.316ns (62.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.802     1.029    nolabel_line74/hdu1/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  nolabel_line74/hdu1/temp1[31]_i_3/O
                         net (fo=1, routed)           0.213     1.287    nolabel_line74_n_31
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.313 r  temp1_reg[31]_i_2/O
                         net (fo=166, routed)         0.557     1.870    nolabel_line74/p1/clk0
    SLICE_X37Y84         FDRE                                         r  nolabel_line74/p1/temp1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  nolabel_line74/p1/temp1_reg[21]/Q
                         net (fo=3, routed)           0.316     2.327    nolabel_line74/p1/ifid_pc_reg[31][21]
    SLICE_X33Y86         LUT3 (Prop_lut3_I1_O)        0.045     2.372 r  nolabel_line74/p1/ifid_pc[21]_i_1/O
                         net (fo=1, routed)           0.000     2.372    nolabel_line74/ifid/pc[21]
    SLICE_X33Y86         FDRE                                         r  nolabel_line74/ifid/ifid_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.937     1.351    nolabel_line74/hdu1/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.407 r  nolabel_line74/hdu1/temp1[31]_i_3/O
                         net (fo=1, routed)           0.237     1.645    nolabel_line74_n_31
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.674 r  temp1_reg[31]_i_2/O
                         net (fo=166, routed)         0.824     2.498    nolabel_line74/ifid/clk0
    SLICE_X33Y86         FDRE                                         r  nolabel_line74/ifid/ifid_pc_reg[21]/C
                         clock pessimism             -0.366     2.133    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.092     2.225    nolabel_line74/ifid/ifid_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line74/idex/insout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/ex1/p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.617%)  route 0.320ns (69.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.783     1.010    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.055 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.267     1.322    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.552     1.899    nolabel_line74/idex/n_0_1748_BUFG
    SLICE_X47Y77         FDRE                                         r  nolabel_line74/idex/insout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     2.040 r  nolabel_line74/idex/insout_reg[18]/Q
                         net (fo=3, routed)           0.320     2.360    nolabel_line74/ex1/IDEX_Reg2[2]
    SLICE_X34Y75         FDRE                                         r  nolabel_line74/ex1/p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.917     1.331    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.387 r  n_0_1748_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.301     1.688    n_0_1748_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.717 r  n_0_1748_BUFG_inst/O
                         net (fo=1364, routed)        0.812     2.530    nolabel_line74/ex1/n_0_1748_BUFG
    SLICE_X34Y75         FDRE                                         r  nolabel_line74/ex1/p2_reg[18]/C
                         clock pessimism             -0.375     2.155    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.053     2.208    nolabel_line74/ex1/p2_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line74/p1/temp1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/ifid/ifid_pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.226ns (44.260%)  route 0.285ns (55.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.802     1.029    nolabel_line74/hdu1/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.074 r  nolabel_line74/hdu1/temp1[31]_i_3/O
                         net (fo=1, routed)           0.213     1.287    nolabel_line74_n_31
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.313 r  temp1_reg[31]_i_2/O
                         net (fo=166, routed)         0.557     1.870    nolabel_line74/p1/clk0
    SLICE_X37Y85         FDRE                                         r  nolabel_line74/p1/temp1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128     1.998 r  nolabel_line74/p1/temp1_reg[25]/Q
                         net (fo=3, routed)           0.285     2.282    nolabel_line74/p1/ifid_pc_reg[31][25]
    SLICE_X33Y86         LUT3 (Prop_lut3_I1_O)        0.098     2.380 r  nolabel_line74/p1/ifid_pc[25]_i_1/O
                         net (fo=1, routed)           0.000     2.380    nolabel_line74/ifid/pc[25]
    SLICE_X33Y86         FDRE                                         r  nolabel_line74/ifid/ifid_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.937     1.351    nolabel_line74/hdu1/clk_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056     1.407 r  nolabel_line74/hdu1/temp1[31]_i_3/O
                         net (fo=1, routed)           0.237     1.645    nolabel_line74_n_31
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.674 r  temp1_reg[31]_i_2/O
                         net (fo=166, routed)         0.824     2.498    nolabel_line74/ifid/clk0
    SLICE_X33Y86         FDRE                                         r  nolabel_line74/ifid/ifid_pc_reg[25]/C
                         clock pessimism             -0.366     2.133    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.092     2.225    nolabel_line74/ifid/ifid_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  n_0_1748_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  n_1_1646_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  n_2_1648_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  temp1_reg[31]_i_2/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y37   divclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y83   nolabel_line74/hdu1/count_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y83   nolabel_line74/hdu1/count_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y76   nolabel_line74/hdu1/count_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y76   nolabel_line74/hdu1/count_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82   nolabel_line74/d1/datamemory_reg_128_255_16_16/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82   nolabel_line74/d1/datamemory_reg_128_255_16_16/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82   nolabel_line74/d1/datamemory_reg_128_255_16_16/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   nolabel_line74/d1/datamemory_reg_128_255_31_31/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   nolabel_line74/d1/datamemory_reg_128_255_31_31/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   nolabel_line74/d1/datamemory_reg_128_255_31_31/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   nolabel_line74/d1/datamemory_reg_128_255_31_31/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82   nolabel_line74/d1/datamemory_reg_128_255_16_16/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y78   nolabel_line74/d1/datamemory_reg_0_127_19_19/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y78   nolabel_line74/d1/datamemory_reg_0_127_19_19/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y74   nolabel_line74/d1/datamemory_reg_128_255_14_14/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y74   nolabel_line74/d1/datamemory_reg_128_255_14_14/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y74   nolabel_line74/d1/datamemory_reg_128_255_14_14/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y74   nolabel_line74/d1/datamemory_reg_128_255_14_14/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y70   nolabel_line74/d1/datamemory_reg_0_127_11_11/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y70   nolabel_line74/d1/datamemory_reg_0_127_11_11/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y70   nolabel_line74/d1/datamemory_reg_0_127_11_11/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y70   nolabel_line74/d1/datamemory_reg_0_127_11_11/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y74   nolabel_line74/d1/datamemory_reg_128_255_14_14/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y80   nolabel_line74/d1/datamemory_reg_128_255_29_29/DP.HIGH/CLK



