

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Mon Mar  4 15:13:16 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        modeComputer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.50|     8.059|        0.94|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   17|  1073741841|   17|  1073741841|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |                          |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        |         Loop Name        | min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +--------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- memcpy.sectionData.ram  |    0|  1073741824|         3|          1|          1| 0 ~ 1073741823 |    yes   |
        |- mainXLoop_mainYLoop     |    0|           0|  11 ~ 14 |          -|          -|               0|    no    |
        | + visitedLoop            |    3|           3|         4|          3|          1|               0|    yes   |
        | + freqXLoop_freqYLoop    |    0|           0|         5|          1|          1|               0|    yes   |
        +--------------------------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      2|      -|      -|
|Expression       |        -|      -|      0|   1177|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      8|   1178|   1230|
|Memory           |       32|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    466|
|Register         |        0|      -|   1413|     32|
+-----------------+---------+-------+-------+-------+
|Total            |       34|     10|   2591|   2905|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       28|     12|      7|     16|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |toplevel_AXILiteS_s_axi_U  |toplevel_AXILiteS_s_axi  |        0|      0|  334|  552|
    |toplevel_MAXI_m_axi_U      |toplevel_MAXI_m_axi      |        2|      0|  512|  580|
    |toplevel_mul_32nsdEe_U2    |toplevel_mul_32nsdEe     |        0|      4|  166|   49|
    |toplevel_mul_32s_cud_U1    |toplevel_mul_32s_cud     |        0|      4|  166|   49|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      8| 1178| 1230|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |toplevel_mac_mulaeOg_U3  |toplevel_mac_mulaeOg  | i0 + i1 * i2 |
    |toplevel_mac_mulaeOg_U4  |toplevel_mac_mulaeOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sectionData_U  |toplevel_sectionDbkb  |       16|  0|   0|  6750|   32|     1|       216000|
    |visited_U      |toplevel_visited      |       16|  0|   0|  6750|   32|     1|       216000|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |       32|  0|   0| 13500|   64|     2|       432000|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_602_p2                        |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_next1_fu_512_p2     |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next_fu_773_p2      |     +    |      0|  0|  71|          64|           1|
    |indvar_next_fu_470_p2              |     +    |      0|  0|  37|          30|           1|
    |r_V_1_fu_582_p2                    |     +    |      0|  0|  19|           2|          14|
    |r_V_3_fu_746_p2                    |     +    |      0|  0|  52|           1|          45|
    |r_V_4_fu_757_p2                    |     +    |      0|  0|  52|           2|          45|
    |r_V_5_fu_837_p2                    |     +    |      0|  0|  19|           1|          14|
    |r_V_fu_571_p2                      |     +    |      0|  0|  19|           1|          14|
    |result_V_fu_872_p2                 |     +    |      0|  0|  12|           1|          12|
    |tmp_21_i_fu_635_p2                 |     +    |      0|  0|  21|          15|           1|
    |tmp_23_i_fu_645_p2                 |     +    |      0|  0|  21|          15|           2|
    |tmp_6_i_fu_732_p2                  |     +    |      0|  0|  12|           1|          12|
    |x_1_fu_792_p2                      |     +    |      0|  0|  39|           1|          32|
    |x_s_fu_531_p2                      |     +    |      0|  0|  39|           1|          32|
    |y_1_fu_908_p2                      |     +    |      0|  0|  39|          32|           1|
    |y_2_fu_814_p2                      |     +    |      0|  0|  39|           1|          32|
    |current_V_1_fu_825_p2              |     -    |      0|  0|  17|          13|          13|
    |current_V_fu_558_p2                |     -    |      0|  0|  17|          13|          13|
    |r_V_2_fu_717_p2                    |     -    |      0|  0|  21|          15|          15|
    |tmp_19_i_fu_624_p2                 |     -    |      0|  0|  21|          15|          15|
    |tmp_fu_437_p2                      |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_tran27to28_state26    |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_670_p2                     |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_863_p2                     |    and   |      0|  0|   2|           1|           1|
    |val_assign_1_fu_867_p2             |    and   |      0|  0|   2|           1|           1|
    |val_assign_fu_676_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_518_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond2_fu_779_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten1_fu_507_p2        |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten_fu_768_p2         |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_465_p2                 |   icmp   |      0|  0|  18|          30|          30|
    |tmp_13_fu_897_p2                   |   icmp   |      0|  0|  13|          12|          12|
    |tmp_35_i_i1_fu_858_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_35_i_i_fu_665_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_597_p2                    |   icmp   |      0|  0|  13|          12|          12|
    |tmp_i_i1_5_fu_853_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i1_fu_848_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_4_fu_660_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_fu_655_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state38                   |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_691_p2                     |    or    |      0|  0|  32|          32|          32|
    |tmp_12_fu_697_p2                   |    or    |      0|  0|  32|          32|          32|
    |tmp_27_i_mid2_v_fu_798_p3          |  select  |      0|  0|  32|           1|          32|
    |tmp_34_agg_result_V_1_fu_886_p3    |  select  |      0|  0|  12|           1|          12|
    |tmp_34_agg_result_V_s_fu_878_p3    |  select  |      0|  0|  12|           1|          12|
    |x_cast_mid2_v_fu_537_p3            |  select  |      0|  0|  32|           1|          32|
    |y_i_mid2_fu_784_p3                 |  select  |      0|  0|  32|           1|          32|
    |y_mid2_fu_523_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1177|         855|        1018|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |MAXI_blk_n_AR                    |    9|          2|    1|          2|
    |MAXI_blk_n_R                     |    9|          2|    1|          2|
    |agg_result_V_1_i_reg_386         |    9|          2|   12|         24|
    |agg_result_V_load_i_reg_398      |    9|          2|   12|         24|
    |ap_NS_fsm                        |  145|         32|    1|         32|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4          |    9|          2|    1|          2|
    |ap_phi_mux_i_i_phi_fu_357_p4     |    9|          2|   12|         24|
    |ap_phi_mux_indvar_phi_fu_312_p4  |    9|          2|   30|         60|
    |ap_phi_mux_x_i_phi_fu_379_p4     |    9|          2|   32|         64|
    |ap_sig_ioackin_MAXI_ARREADY      |    9|          2|    1|          2|
    |i_i_reg_353                      |    9|          2|   12|         24|
    |indvar_flatten1_reg_320          |    9|          2|   64|        128|
    |indvar_flatten_reg_364           |    9|          2|   64|        128|
    |indvar_reg_308                   |    9|          2|   30|         60|
    |numberOfPixelsVisted             |    9|          2|   12|         24|
    |p_0115_1_fu_132                  |    9|          2|   12|         24|
    |sectionData_address0             |   27|          5|   13|         65|
    |sectionData_address1             |   15|          3|   13|         39|
    |version_1_data_in                |   15|          3|   32|         96|
    |visited_address0                 |   21|          4|   13|         52|
    |visited_address1                 |   21|          4|   13|         52|
    |visited_d1                       |   15|          3|   32|         96|
    |x_i_reg_375                      |    9|          2|   32|         64|
    |x_reg_331                        |    9|          2|   32|         64|
    |y_i_reg_410                      |    9|          2|   32|         64|
    |y_reg_342                        |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  466|        100|  545|       1288|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |MAXI_addr_read_reg_975           |  32|   0|   32|          0|
    |agg_result_V_1_i_reg_386         |  12|   0|   12|          0|
    |agg_result_V_load_i_reg_398      |  12|   0|   12|          0|
    |ap_CS_fsm                        |  31|   0|   31|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |   1|   0|    1|          0|
    |ap_exit_tran_regpp1              |   1|   0|    2|          1|
    |ap_reg_ioackin_MAXI_ARREADY      |   1|   0|    1|          0|
    |ap_return                        |   0|   0|   32|         32|
    |b_1_data_reg                     |  32|   0|   32|          0|
    |b_1_vld_reg                      |   1|   0|    1|          0|
    |bound_reg_1003                   |  64|   0|   64|          0|
    |current_V_1_reg_1176             |  13|   0|   13|          0|
    |current_V_reg_1043               |  13|   0|   13|          0|
    |exitcond_flatten_reg_1147        |   1|   0|    1|          0|
    |exitcond_reg_966                 |   1|   0|    1|          0|
    |exitcond_reg_966_pp0_iter1_reg   |   1|   0|    1|          0|
    |g_1_data_reg                     |  32|   0|   32|          0|
    |g_1_vld_reg                      |   1|   0|    1|          0|
    |height_0_data_reg                |  32|   0|   32|          0|
    |height_0_vld_reg                 |   0|   0|    1|          1|
    |height_read_reg_936              |  32|   0|   32|          0|
    |i_i_reg_353                      |  12|   0|   12|          0|
    |i_reg_1102                       |  12|   0|   12|          0|
    |indvar_flatten1_reg_320          |  64|   0|   64|          0|
    |indvar_flatten_next1_reg_1012    |  64|   0|   64|          0|
    |indvar_flatten_reg_364           |  64|   0|   64|          0|
    |indvar_next_reg_970              |  30|   0|   30|          0|
    |indvar_reg_308                   |  30|   0|   30|          0|
    |indvar_reg_308_pp0_iter1_reg     |  30|   0|   30|          0|
    |length_r_0_data_reg              |  32|   0|   32|          0|
    |length_r_0_vld_reg               |   0|   0|    1|          1|
    |length_read_reg_930              |  32|   0|   32|          0|
    |numberOfPixelsVisted             |  12|   0|   12|          0|
    |numberOfPixelsVisted_1_reg_1090  |  12|   0|   12|          0|
    |p_0115_1_fu_132                  |  12|   0|   12|          0|
    |r_1_data_reg                     |  32|   0|   32|          0|
    |r_1_vld_reg                      |   1|   0|    1|          0|
    |r_V_2_cast_reg_1142              |  44|   0|   44|          0|
    |ram1_reg_925                     |  30|   0|   30|          0|
    |sectionData_load_1_reg_1072      |  32|   0|   32|          0|
    |sectionData_load_2_reg_1081      |  32|   0|   32|          0|
    |sectionData_load_reg_1053        |  32|   0|   32|          0|
    |tmp_10_reg_987                   |  13|   0|   13|          0|
    |tmp_11_reg_1027                  |  13|   0|   13|          0|
    |tmp_14_reg_1032                  |  13|   0|   13|          0|
    |tmp_18_reg_1161                  |  13|   0|   13|          0|
    |tmp_19_i_reg_1107                |  15|   0|   15|          0|
    |tmp_19_reg_1166                  |  13|   0|   13|          0|
    |tmp_27_i_mid2_v_reg_1156         |  32|   0|   32|          0|
    |tmp_35_i_i1_reg_1202             |   1|   0|    1|          0|
    |tmp_4_reg_1037                   |  13|   0|   13|          0|
    |tmp_9_reg_949                    |  30|   0|   30|          0|
    |tmp_i_i1_5_reg_1197              |   1|   0|    1|          0|
    |tmp_i_i1_reg_1192                |   1|   0|    1|          0|
    |tmp_i_i_reg_1128                 |   1|   0|    1|          0|
    |tmp_i_reg_1098                   |   1|   0|    1|          0|
    |tmp_reg_944                      |  32|   0|   32|          0|
    |val_assign_reg_1133              |   1|   0|    1|          0|
    |version_1_data_reg               |  32|   0|   32|          0|
    |version_1_vld_reg                |   1|   0|    1|          0|
    |x_cast_mid2_v_reg_1022           |  32|   0|   32|          0|
    |x_i_reg_375                      |  32|   0|   32|          0|
    |x_reg_331                        |  32|   0|   32|          0|
    |y_i_reg_410                      |  32|   0|   32|          0|
    |y_mid2_reg_1017                  |  32|   0|   32|          0|
    |y_reg_342                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1147        |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1413|  32| 1385|         35|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   toplevel   | return value |
|m_axi_MAXI_AWVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WVALID       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WREADY       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WDATA        | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WSTRB        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WLAST        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WID          | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WUSER        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RDATA        |  in |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RLAST        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 3, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 13 14 15 }
  Pipeline-1 : II = 3, D = 4, States = { 24 25 26 27 }
  Pipeline-2 : II = 1, D = 5, States = { 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	16  / (exitcond)
	14  / (!exitcond)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!exitcond_flatten1)
	38  / (exitcond_flatten1)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / (tmp_i & val_assign)
	29  / (!tmp_i)
	24  / (tmp_i & !val_assign)
28 --> 
	37  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	36  / (exitcond_flatten)
	32  / (!exitcond_flatten)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	31  / true
36 --> 
	37  / true
37 --> 
	19  / true
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%ram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ram)"   --->   Operation 39 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ram1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ram_read, i32 2, i32 31)"   --->   Operation 40 'partselect' 'ram1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 41 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [2/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 42 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 43 [1/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 43 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 44 [1/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 44 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_8 = shl i32 %length_read, 2" [modeComputer/src/toplevel.cpp:78]   --->   Operation 45 'shl' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp = sub i32 %tmp_8, %length_read" [modeComputer/src/toplevel.cpp:78]   --->   Operation 46 'sub' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 47 [3/3] (5.74ns)   --->   "%tmp_7 = mul i32 %tmp, %height_read" [modeComputer/src/toplevel.cpp:78]   --->   Operation 47 'mul' 'tmp_7' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 48 [2/3] (5.74ns)   --->   "%tmp_7 = mul i32 %tmp, %height_read" [modeComputer/src/toplevel.cpp:78]   --->   Operation 48 'mul' 'tmp_7' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 49 [1/3] (5.74ns)   --->   "%tmp_7 = mul i32 %tmp, %height_read" [modeComputer/src/toplevel.cpp:78]   --->   Operation 49 'mul' 'tmp_7' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %tmp_7 to i30" [modeComputer/src/toplevel.cpp:78]   --->   Operation 50 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.56>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = zext i30 %ram1 to i64"   --->   Operation 51 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32* %MAXI, i64 %tmp_1"   --->   Operation 52 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%p_add_i32_shr_cast8 = zext i30 %tmp_9 to i32" [modeComputer/src/toplevel.cpp:78]   --->   Operation 53 'zext' 'p_add_i32_shr_cast8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [7/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 54 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 6.56>
ST_7 : Operation 55 [6/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 55 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 6.56>
ST_8 : Operation 56 [5/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 56 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 6.56>
ST_9 : Operation 57 [4/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 57 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.56>
ST_10 : Operation 58 [3/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 58 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 6.56>
ST_11 : Operation 59 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 1)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 59 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 60 [2/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 60 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.56>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MAXI), !map !104"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_r) nounwind, !map !108"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %height) nounwind, !map !112"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %r) nounwind, !map !116"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %g) nounwind, !map !120"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b) nounwind, !map !124"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %version) nounwind, !map !128"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !132"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind"   --->   Operation 69 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MAXI, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:67]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:67]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_r, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:68]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:69]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %r, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:70]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %g, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:71]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %b, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:72]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %version, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:73]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:74]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 1)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 79 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 80 [1/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 80 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 81 [1/1] (1.76ns)   --->   "br label %burst.rd.header"   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 2.49>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%indvar = phi i30 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]"   --->   Operation 82 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (2.46ns)   --->   "%exitcond = icmp eq i30 %indvar, %tmp_9" [modeComputer/src/toplevel.cpp:78]   --->   Operation 83 'icmp' 'exitcond' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0)"   --->   Operation 84 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (2.49ns)   --->   "%indvar_next = add i30 %indvar, 1"   --->   Operation 85 'add' 'indvar_next' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end, label %burst.rd.body" [modeComputer/src/toplevel.cpp:78]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.56>
ST_14 : Operation 87 [1/1] (6.56ns)   --->   "%MAXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 87 'read' 'MAXI_addr_read' <Predicate = (!exitcond)> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"   --->   Operation 88 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)"   --->   Operation 89 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_sectionDat)"   --->   Operation 90 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%indvar1 = zext i30 %indvar to i64"   --->   Operation 91 'zext' 'indvar1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%sectionData_addr = getelementptr [6750 x i32]* @sectionData, i64 0, i64 %indvar1" [modeComputer/src/toplevel.cpp:78]   --->   Operation 92 'getelementptr' 'sectionData_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (3.25ns)   --->   "store i32 %MAXI_addr_read, i32* %sectionData_addr, align 4" [modeComputer/src/toplevel.cpp:78]   --->   Operation 93 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"   --->   Operation 94 'specregionend' 'burstread_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 95 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 5.74>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%p_0115_1 = alloca i12"   --->   Operation 96 'alloca' 'p_0115_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (1.76ns)   --->   "store i12 0, i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:81]   --->   Operation 97 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %length_read to i13" [modeComputer/src/toplevel.cpp:93]   --->   Operation 98 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%cast = zext i32 %length_read to i64" [modeComputer/src/toplevel.cpp:78]   --->   Operation 99 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%cast5 = zext i32 %height_read to i64" [modeComputer/src/toplevel.cpp:78]   --->   Operation 100 'zext' 'cast5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast5, %cast" [modeComputer/src/toplevel.cpp:78]   --->   Operation 101 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 102 [1/1] (1.76ns)   --->   "store i12 0, i12* %p_0115_1"   --->   Operation 102 'store' <Predicate = true> <Delay = 1.76>

State 17 <SV = 14> <Delay = 5.74>
ST_17 : Operation 103 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast5, %cast" [modeComputer/src/toplevel.cpp:78]   --->   Operation 103 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 5.74>
ST_18 : Operation 104 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast5, %cast" [modeComputer/src/toplevel.cpp:78]   --->   Operation 104 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 105 [1/1] (1.76ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:86]   --->   Operation 105 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 16> <Delay = 3.75>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i64 [ 0, %burst.rd.end ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 106 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %burst.rd.end ], [ %x_cast_mid2_v, %._crit_edge ]" [modeComputer/src/toplevel.cpp:93]   --->   Operation 107 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %burst.rd.end ], [ %y_1, %._crit_edge ]"   --->   Operation 108 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:88]   --->   Operation 109 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (2.77ns)   --->   "%exitcond_flatten1 = icmp eq i64 %indvar_flatten1, %bound" [modeComputer/src/toplevel.cpp:78]   --->   Operation 110 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (3.52ns)   --->   "%indvar_flatten_next1 = add i64 %indvar_flatten1, 1"   --->   Operation 111 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %7, label %.reset10" [modeComputer/src/toplevel.cpp:78]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (2.47ns)   --->   "%exitcond1 = icmp ne i32 %y, %height_read" [modeComputer/src/toplevel.cpp:89]   --->   Operation 113 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.69ns)   --->   "%y_mid2 = select i1 %exitcond1, i32 %y, i32 0" [modeComputer/src/toplevel.cpp:89]   --->   Operation 114 'select' 'y_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (2.55ns)   --->   "%x_s = add i32 1, %x" [modeComputer/src/toplevel.cpp:86]   --->   Operation 115 'add' 'x_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.69ns)   --->   "%x_cast_mid2_v = select i1 %exitcond1, i32 %x, i32 %x_s" [modeComputer/src/toplevel.cpp:93]   --->   Operation 116 'select' 'x_cast_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %x_cast_mid2_v to i13" [modeComputer/src/toplevel.cpp:93]   --->   Operation 117 'trunc' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %y_mid2 to i13" [modeComputer/src/toplevel.cpp:93]   --->   Operation 118 'trunc' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 119 [2/2] (0.00ns)   --->   "ret i32 undef" [modeComputer/src/toplevel.cpp:117]   --->   Operation 119 'ret' <Predicate = (exitcond_flatten1)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 6.38>
ST_20 : Operation 120 [1/1] (3.36ns)   --->   "%tmp_3 = mul i13 %tmp_14, %tmp_10" [modeComputer/src/toplevel.cpp:93]   --->   Operation 120 'mul' 'tmp_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 121 [1/1] (3.02ns)   --->   "%tmp_4 = add i13 %tmp_11, %tmp_3" [modeComputer/src/toplevel.cpp:93]   --->   Operation 121 'add' 'tmp_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 18> <Delay = 4.93>
ST_21 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node current_V)   --->   "%tmp_15 = shl i13 %tmp_4, 2" [modeComputer/src/toplevel.cpp:93]   --->   Operation 122 'shl' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (1.67ns) (out node of the LUT)   --->   "%current_V = sub i13 %tmp_15, %tmp_4" [modeComputer/src/toplevel.cpp:93]   --->   Operation 123 'sub' 'current_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_6 = zext i13 %current_V to i64" [modeComputer/src/toplevel.cpp:94]   --->   Operation 124 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%sectionData_addr_1 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_6" [modeComputer/src/toplevel.cpp:94]   --->   Operation 125 'getelementptr' 'sectionData_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [2/2] (3.25ns)   --->   "%sectionData_load = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:94]   --->   Operation 126 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 22 <SV = 19> <Delay = 4.93>
ST_22 : Operation 127 [1/2] (3.25ns)   --->   "%sectionData_load = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:94]   --->   Operation 127 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i13 %current_V to i14" [modeComputer/src/toplevel.cpp:94]   --->   Operation 128 'zext' 'lhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (1.67ns)   --->   "%r_V = add i14 1, %lhs_V_cast" [modeComputer/src/toplevel.cpp:94]   --->   Operation 129 'add' 'r_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5 = zext i14 %r_V to i64" [modeComputer/src/toplevel.cpp:94]   --->   Operation 130 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%sectionData_addr_2 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_5" [modeComputer/src/toplevel.cpp:94]   --->   Operation 131 'getelementptr' 'sectionData_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [2/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:94]   --->   Operation 132 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_22 : Operation 133 [1/1] (1.67ns)   --->   "%r_V_1 = add i14 2, %lhs_V_cast" [modeComputer/src/toplevel.cpp:94]   --->   Operation 133 'add' 'r_V_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_s = zext i14 %r_V_1 to i64" [modeComputer/src/toplevel.cpp:94]   --->   Operation 134 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%sectionData_addr_3 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_s" [modeComputer/src/toplevel.cpp:94]   --->   Operation 135 'getelementptr' 'sectionData_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [2/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:94]   --->   Operation 136 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 23 <SV = 20> <Delay = 3.25>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:88]   --->   Operation 137 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @mainXLoop_mainYLoop_s)"   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 139 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:88]   --->   Operation 140 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str11) nounwind" [modeComputer/src/toplevel.cpp:89]   --->   Operation 141 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str11) nounwind" [modeComputer/src/toplevel.cpp:89]   --->   Operation 142 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:91]   --->   Operation 143 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:94]   --->   Operation 144 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_23 : Operation 145 [1/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:94]   --->   Operation 145 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%numberOfPixelsVisted_1 = load i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:94]   --->   Operation 146 'load' 'numberOfPixelsVisted_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (1.76ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:94]   --->   Operation 147 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 21> <Delay = 5.06>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%i_i = phi i12 [ 0, %.reset10 ], [ %i, %4 ]"   --->   Operation 148 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (1.99ns)   --->   "%tmp_i = icmp ult i12 %i_i, %numberOfPixelsVisted_1" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:94]   --->   Operation 149 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [1/1] (1.54ns)   --->   "%i = add i12 %i_i, 1" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:94]   --->   Operation 150 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %3, label %inVisited.exit" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:94]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%i_i_cast6 = zext i12 %i_i to i15" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:94]   --->   Operation 152 'zext' 'i_i_cast6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl_i = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %i_i, i2 0)" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 153 'bitconcatenate' 'p_shl_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i14 %p_shl_i to i15" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 154 'zext' 'p_shl_i_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (1.81ns)   --->   "%tmp_19_i = sub i15 %p_shl_i_cast, %i_i_cast6" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 155 'sub' 'tmp_19_i' <Predicate = (tmp_i)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_20_i = sext i15 %tmp_19_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 156 'sext' 'tmp_20_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_20_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 157 'getelementptr' 'visited_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 158 [2/2] (3.25ns)   --->   "%visited_load = load i32* %visited_addr, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 158 'load' 'visited_load' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 25 <SV = 22> <Delay = 5.72>
ST_25 : Operation 159 [1/2] (3.25ns)   --->   "%visited_load = load i32* %visited_addr, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 159 'load' 'visited_load' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_25 : Operation 160 [1/1] (1.94ns)   --->   "%tmp_21_i = add i15 %tmp_19_i, 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 160 'add' 'tmp_21_i' <Predicate = (tmp_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_22_i = sext i15 %tmp_21_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 161 'sext' 'tmp_22_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%visited_addr_1 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_22_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 162 'getelementptr' 'visited_addr_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 163 [2/2] (3.25ns)   --->   "%visited_load_1 = load i32* %visited_addr_1, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 163 'load' 'visited_load_1' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_25 : Operation 164 [1/1] (1.94ns)   --->   "%tmp_23_i = add i15 %tmp_19_i, 2" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 164 'add' 'tmp_23_i' <Predicate = (tmp_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_24_i = sext i15 %tmp_23_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 165 'sext' 'tmp_24_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%visited_addr_2 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_24_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 166 'getelementptr' 'visited_addr_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 167 [2/2] (3.25ns)   --->   "%visited_load_2 = load i32* %visited_addr_2, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 167 'load' 'visited_load_2' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_25 : Operation 168 [1/1] (2.47ns)   --->   "%tmp_i_i = icmp eq i32 %sectionData_load, %visited_load" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 168 'icmp' 'tmp_i_i' <Predicate = (tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 6.70>
ST_26 : Operation 169 [1/2] (3.25ns)   --->   "%visited_load_1 = load i32* %visited_addr_1, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 169 'load' 'visited_load_1' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_26 : Operation 170 [1/2] (3.25ns)   --->   "%visited_load_2 = load i32* %visited_addr_2, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 170 'load' 'visited_load_2' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_26 : Operation 171 [1/1] (2.47ns)   --->   "%tmp_i_i_4 = icmp eq i32 %sectionData_load_1, %visited_load_1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 171 'icmp' 'tmp_i_i_4' <Predicate = (tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 172 [1/1] (2.47ns)   --->   "%tmp_35_i_i = icmp eq i32 %sectionData_load_2, %visited_load_2" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 172 'icmp' 'tmp_35_i_i' <Predicate = (tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%tmp1 = and i1 %tmp_i_i_4, %tmp_35_i_i" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 173 'and' 'tmp1' <Predicate = (tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_assign = and i1 %tmp1, %tmp_i_i" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 174 'and' 'val_assign' <Predicate = (tmp_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:94]   --->   Operation 175 'specloopname' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:94]   --->   Operation 176 'specregionbegin' 'tmp_25_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:24->modeComputer/src/toplevel.cpp:94]   --->   Operation 177 'speclooptripcount' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:94]   --->   Operation 178 'specpipeline' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %val_assign, label %._crit_edge.loopexit, label %4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:94]   --->   Operation 179 'br' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_25_i) nounwind" [modeComputer/src/toplevel.cpp:30->modeComputer/src/toplevel.cpp:94]   --->   Operation 180 'specregionend' 'empty' <Predicate = (tmp_i & !val_assign)> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:94]   --->   Operation 181 'br' <Predicate = (tmp_i & !val_assign)> <Delay = 0.00>

State 28 <SV = 25> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 22> <Delay = 5.06>
ST_29 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_16 = shl i32 %sectionData_load_2, 16" [modeComputer/src/toplevel.cpp:96]   --->   Operation 183 'shl' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_17 = shl i32 %sectionData_load_1, 8" [modeComputer/src/toplevel.cpp:96]   --->   Operation 184 'shl' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp2 = or i32 %tmp_17, %tmp_16" [modeComputer/src/toplevel.cpp:96]   --->   Operation 185 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_12 = or i32 %tmp2, %sectionData_load" [modeComputer/src/toplevel.cpp:96]   --->   Operation 186 'or' 'tmp_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 %tmp_12)" [modeComputer/src/toplevel.cpp:96]   --->   Operation 187 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "%lhs_V_1_cast4 = zext i12 %numberOfPixelsVisted_1 to i15" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:100]   --->   Operation 188 'zext' 'lhs_V_1_cast4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 189 [1/1] (0.00ns)   --->   "%p_shl_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %numberOfPixelsVisted_1, i2 0)" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:100]   --->   Operation 189 'bitconcatenate' 'p_shl_i1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "%p_shl_i1_cast = zext i14 %p_shl_i1 to i15" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:100]   --->   Operation 190 'zext' 'p_shl_i1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 191 [1/1] (1.81ns)   --->   "%r_V_2 = sub i15 %p_shl_i1_cast, %lhs_V_1_cast4" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:100]   --->   Operation 191 'sub' 'r_V_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%r_V_2_cast = sext i15 %r_V_2 to i44" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:100]   --->   Operation 192 'sext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i44 %r_V_2_cast to i64" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:100]   --->   Operation 193 'zext' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%visited_addr_3 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_i1" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:100]   --->   Operation 194 'getelementptr' 'visited_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (3.25ns)   --->   "store i32 %sectionData_load, i32* %visited_addr_3, align 4" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:100]   --->   Operation 195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_29 : Operation 196 [1/1] (1.54ns)   --->   "%tmp_6_i = add i12 1, %numberOfPixelsVisted_1" [modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:100]   --->   Operation 196 'add' 'tmp_6_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (1.76ns)   --->   "store i12 %tmp_6_i, i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:100]   --->   Operation 197 'store' <Predicate = true> <Delay = 1.76>

State 30 <SV = 23> <Delay = 6.24>
ST_30 : Operation 198 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 %tmp_12)" [modeComputer/src/toplevel.cpp:96]   --->   Operation 198 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%lhs_V = zext i44 %r_V_2_cast to i45" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:100]   --->   Operation 199 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (2.98ns)   --->   "%r_V_3 = add nsw i45 1, %lhs_V" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:100]   --->   Operation 200 'add' 'r_V_3' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_3_i = zext i45 %r_V_3 to i64" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:100]   --->   Operation 201 'zext' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%visited_addr_4 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_3_i" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:100]   --->   Operation 202 'getelementptr' 'visited_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (3.25ns)   --->   "store i32 %sectionData_load_1, i32* %visited_addr_4, align 4" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:100]   --->   Operation 203 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_30 : Operation 204 [1/1] (2.98ns)   --->   "%r_V_4 = add nsw i45 2, %lhs_V" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:100]   --->   Operation 204 'add' 'r_V_4' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i45 %r_V_4 to i64" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:100]   --->   Operation 205 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%visited_addr_5 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_5_i" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:100]   --->   Operation 206 'getelementptr' 'visited_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (3.25ns)   --->   "store i32 %sectionData_load_2, i32* %visited_addr_5, align 4" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:100]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_30 : Operation 208 [1/1] (1.76ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:48->modeComputer/src/toplevel.cpp:104]   --->   Operation 208 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 24> <Delay = 5.72>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %inVisited.exit ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 209 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%x_i = phi i32 [ 0, %inVisited.exit ], [ %tmp_27_i_mid2_v, %.reset ]" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:104]   --->   Operation 210 'phi' 'x_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%agg_result_V_1_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_34_agg_result_V_s, %.reset ]" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 211 'phi' 'agg_result_V_1_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%agg_result_V_load_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_34_agg_result_V_1, %.reset ]" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 212 'phi' 'agg_result_V_load_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 213 [1/1] (0.00ns)   --->   "%y_i = phi i32 [ 0, %inVisited.exit ], [ %y_2, %.reset ]"   --->   Operation 213 'phi' 'y_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:104]   --->   Operation 214 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 215 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [modeComputer/src/toplevel.cpp:78]   --->   Operation 215 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 216 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 216 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %getFrequency.exit, label %.reset" [modeComputer/src/toplevel.cpp:78]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 218 [1/1] (2.47ns)   --->   "%exitcond2 = icmp ne i32 %y_i, %height_read" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:104]   --->   Operation 218 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 219 [1/1] (0.69ns)   --->   "%y_i_mid2 = select i1 %exitcond2, i32 %y_i, i32 0" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:104]   --->   Operation 219 'select' 'y_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 220 [1/1] (2.55ns)   --->   "%x_1 = add nsw i32 1, %x_i" [modeComputer/src/toplevel.cpp:48->modeComputer/src/toplevel.cpp:104]   --->   Operation 220 'add' 'x_1' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 221 [1/1] (0.69ns)   --->   "%tmp_27_i_mid2_v = select i1 %exitcond2, i32 %x_i, i32 %x_1" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:104]   --->   Operation 221 'select' 'tmp_27_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i32 %tmp_27_i_mid2_v to i13" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:104]   --->   Operation 222 'trunc' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %y_i_mid2 to i13" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:104]   --->   Operation 223 'trunc' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (2.55ns)   --->   "%y_2 = add nsw i32 1, %y_i_mid2" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:104]   --->   Operation 224 'add' 'y_2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 8.05>
ST_32 : Operation 225 [1/1] (3.36ns)   --->   "%tmp_31_i = mul i13 %tmp_10, %tmp_19" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:104]   --->   Operation 225 'mul' 'tmp_31_i' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 226 [1/1] (3.02ns)   --->   "%tmp_i2 = add i13 %tmp_18, %tmp_31_i" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:104]   --->   Operation 226 'add' 'tmp_i2' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node current_V_1)   --->   "%tmp_20 = shl i13 %tmp_i2, 2" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:104]   --->   Operation 227 'shl' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (1.67ns) (out node of the LUT)   --->   "%current_V_1 = sub i13 %tmp_20, %tmp_i2" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:104]   --->   Operation 228 'sub' 'current_V_1' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 4.93>
ST_33 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_32_i = zext i13 %current_V_1 to i64" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 229 'zext' 'tmp_32_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 230 [1/1] (0.00ns)   --->   "%sectionData_addr_4 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_32_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 230 'getelementptr' 'sectionData_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 231 [2/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 231 'load' 'sectionData_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i13 %current_V_1 to i14" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 232 'zext' 'lhs_V_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (1.67ns)   --->   "%r_V_5 = add i14 1, %lhs_V_3_cast" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 233 'add' 'r_V_5' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_33_i = zext i14 %r_V_5 to i64" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 234 'zext' 'tmp_33_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.00ns)   --->   "%sectionData_addr_5 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_33_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 235 'getelementptr' 'sectionData_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 236 [2/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 236 'load' 'sectionData_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 34 <SV = 27> <Delay = 5.72>
ST_34 : Operation 237 [1/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 237 'load' 'sectionData_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_34 : Operation 238 [1/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 238 'load' 'sectionData_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_34 : Operation 239 [1/1] (2.47ns)   --->   "%tmp_i_i1 = icmp eq i32 %sectionData_load_3, %sectionData_load" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 239 'icmp' 'tmp_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 240 [1/1] (2.47ns)   --->   "%tmp_i_i1_5 = icmp eq i32 %sectionData_load_4, %sectionData_load_1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 240 'icmp' 'tmp_i_i1_5' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 241 [1/1] (2.47ns)   --->   "%tmp_35_i_i1 = icmp eq i32 %sectionData_load_4, %sectionData_load_2" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 241 'icmp' 'tmp_35_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 2.24>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:104]   --->   Operation 242 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @freqXLoop_freqYLoop_s)"   --->   Operation 243 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 244 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:104]   --->   Operation 245 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:104]   --->   Operation 246 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_36_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4) nounwind" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:104]   --->   Operation 247 'specregionbegin' 'tmp_36_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:104]   --->   Operation 248 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node val_assign_1)   --->   "%tmp3 = and i1 %tmp_i_i1_5, %tmp_35_i_i1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 249 'and' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_assign_1 = and i1 %tmp3, %tmp_i_i1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 250 'and' 'val_assign_1' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 251 [1/1] (1.54ns)   --->   "%result_V = add i12 1, %agg_result_V_load_i" [modeComputer/src/toplevel.cpp:58->modeComputer/src/toplevel.cpp:104]   --->   Operation 251 'add' 'result_V' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 252 [1/1] (0.69ns)   --->   "%tmp_34_agg_result_V_s = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_1_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 252 'select' 'tmp_34_agg_result_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 253 [1/1] (0.69ns)   --->   "%tmp_34_agg_result_V_1 = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_load_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 253 'select' 'tmp_34_agg_result_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 254 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_36_i) nounwind" [modeComputer/src/toplevel.cpp:60->modeComputer/src/toplevel.cpp:104]   --->   Operation 254 'specregionend' 'empty_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:104]   --->   Operation 255 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 36 <SV = 25> <Delay = 1.99>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%p_0115_1_load = load i12* %p_0115_1" [modeComputer/src/toplevel.cpp:108]   --->   Operation 256 'load' 'p_0115_1_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (1.99ns)   --->   "%tmp_13 = icmp ult i12 %agg_result_V_1_i, %p_0115_1_load" [modeComputer/src/toplevel.cpp:108]   --->   Operation 257 'icmp' 'tmp_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %._crit_edge, label %6" [modeComputer/src/toplevel.cpp:108]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %r, i32 %sectionData_load)" [modeComputer/src/toplevel.cpp:110]   --->   Operation 259 'write' <Predicate = (!tmp_13)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_36 : Operation 260 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %g, i32 %sectionData_load_1)" [modeComputer/src/toplevel.cpp:111]   --->   Operation 260 'write' <Predicate = (!tmp_13)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_36 : Operation 261 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %b, i32 %sectionData_load_2)" [modeComputer/src/toplevel.cpp:112]   --->   Operation 261 'write' <Predicate = (!tmp_13)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_36 : Operation 262 [1/1] (1.76ns)   --->   "store i12 %agg_result_V_1_i, i12* %p_0115_1" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:104]   --->   Operation 262 'store' <Predicate = (!tmp_13)> <Delay = 1.76>

State 37 <SV = 26> <Delay = 2.55>
ST_37 : Operation 263 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %r, i32 %sectionData_load)" [modeComputer/src/toplevel.cpp:110]   --->   Operation 263 'write' <Predicate = (!tmp_i & !tmp_13)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_37 : Operation 264 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %g, i32 %sectionData_load_1)" [modeComputer/src/toplevel.cpp:111]   --->   Operation 264 'write' <Predicate = (!tmp_i & !tmp_13)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_37 : Operation 265 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %b, i32 %sectionData_load_2)" [modeComputer/src/toplevel.cpp:112]   --->   Operation 265 'write' <Predicate = (!tmp_i & !tmp_13)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_37 : Operation 266 [1/1] (0.00ns)   --->   "br label %._crit_edge" [modeComputer/src/toplevel.cpp:113]   --->   Operation 266 'br' <Predicate = (!tmp_i & !tmp_13)> <Delay = 0.00>
ST_37 : Operation 267 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str11, i32 %tmp_2) nounwind" [modeComputer/src/toplevel.cpp:115]   --->   Operation 267 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 268 [1/1] (2.55ns)   --->   "%y_1 = add i32 %y_mid2, 1" [modeComputer/src/toplevel.cpp:89]   --->   Operation 268 'add' 'y_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 269 [1/1] (0.00ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:89]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 17> <Delay = 0.00>
ST_38 : Operation 270 [1/2] (0.00ns)   --->   "ret i32 undef" [modeComputer/src/toplevel.cpp:117]   --->   Operation 270 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ MAXI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ version]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sectionData]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ numberOfPixelsVisted]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ visited]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ram_read               (read             ) [ 000000000000000000000000000000000000000]
ram1                   (partselect       ) [ 001111100000000000000000000000000000000]
length_read            (read             ) [ 000111111111111110000000000000000000000]
height_read            (read             ) [ 000111111111111111111111111111111111110]
tmp_8                  (shl              ) [ 000000000000000000000000000000000000000]
tmp                    (sub              ) [ 000111000000000000000000000000000000000]
tmp_7                  (mul              ) [ 000000000000000000000000000000000000000]
tmp_9                  (trunc            ) [ 000000111111111100000000000000000000000]
tmp_1                  (zext             ) [ 000000000000000000000000000000000000000]
MAXI_addr              (getelementptr    ) [ 000000011111111100000000000000000000000]
p_add_i32_shr_cast8    (zext             ) [ 000000011111100000000000000000000000000]
StgValue_61            (specbitsmap      ) [ 000000000000000000000000000000000000000]
StgValue_62            (specbitsmap      ) [ 000000000000000000000000000000000000000]
StgValue_63            (specbitsmap      ) [ 000000000000000000000000000000000000000]
StgValue_64            (specbitsmap      ) [ 000000000000000000000000000000000000000]
StgValue_65            (specbitsmap      ) [ 000000000000000000000000000000000000000]
StgValue_66            (specbitsmap      ) [ 000000000000000000000000000000000000000]
StgValue_67            (specbitsmap      ) [ 000000000000000000000000000000000000000]
StgValue_68            (specbitsmap      ) [ 000000000000000000000000000000000000000]
StgValue_69            (spectopmodule    ) [ 000000000000000000000000000000000000000]
StgValue_70            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_71            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_72            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_73            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_74            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_75            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_76            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_77            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_78            (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_79            (write            ) [ 000000000000000000000000000000000000000]
MAXI_addr_rd_req       (readreq          ) [ 000000000000000000000000000000000000000]
StgValue_81            (br               ) [ 000000000000111100000000000000000000000]
indvar                 (phi              ) [ 000000000000011100000000000000000000000]
exitcond               (icmp             ) [ 000000000000011100000000000000000000000]
StgValue_84            (speclooptripcount) [ 000000000000000000000000000000000000000]
indvar_next            (add              ) [ 000000000000111100000000000000000000000]
StgValue_86            (br               ) [ 000000000000000000000000000000000000000]
MAXI_addr_read         (read             ) [ 000000000000010100000000000000000000000]
burstread_rbegin       (specregionbegin  ) [ 000000000000000000000000000000000000000]
StgValue_89            (specpipeline     ) [ 000000000000000000000000000000000000000]
StgValue_90            (specloopname     ) [ 000000000000000000000000000000000000000]
indvar1                (zext             ) [ 000000000000000000000000000000000000000]
sectionData_addr       (getelementptr    ) [ 000000000000000000000000000000000000000]
StgValue_93            (store            ) [ 000000000000000000000000000000000000000]
burstread_rend         (specregionend    ) [ 000000000000000000000000000000000000000]
StgValue_95            (br               ) [ 000000000000111100000000000000000000000]
p_0115_1               (alloca           ) [ 000000000000000011111111111111111111110]
StgValue_97            (store            ) [ 000000000000000000000000000000000000000]
tmp_10                 (trunc            ) [ 000000000000000001111111111111111111110]
cast                   (zext             ) [ 000000000000000001100000000000000000000]
cast5                  (zext             ) [ 000000000000000001100000000000000000000]
StgValue_102           (store            ) [ 000000000000000000000000000000000000000]
bound                  (mul              ) [ 000000000000000000011111111111111111110]
StgValue_105           (br               ) [ 000000000000000000111111111111111111110]
indvar_flatten1        (phi              ) [ 000000000000000000010000000000000000000]
x                      (phi              ) [ 000000000000000000010000000000000000000]
y                      (phi              ) [ 000000000000000000010000000000000000000]
StgValue_109           (specpipeline     ) [ 000000000000000000000000000000000000000]
exitcond_flatten1      (icmp             ) [ 000000000000000000011111111111111111110]
indvar_flatten_next1   (add              ) [ 000000000000000000111111111111111111110]
StgValue_112           (br               ) [ 000000000000000000000000000000000000000]
exitcond1              (icmp             ) [ 000000000000000000000000000000000000000]
y_mid2                 (select           ) [ 000000000000000000001111111111111111110]
x_s                    (add              ) [ 000000000000000000000000000000000000000]
x_cast_mid2_v          (select           ) [ 000000000000000000111111111111111111110]
tmp_11                 (trunc            ) [ 000000000000000000001000000000000000000]
tmp_14                 (trunc            ) [ 000000000000000000001000000000000000000]
tmp_3                  (mul              ) [ 000000000000000000000000000000000000000]
tmp_4                  (add              ) [ 000000000000000000000100000000000000000]
tmp_15                 (shl              ) [ 000000000000000000000000000000000000000]
current_V              (sub              ) [ 000000000000000000000010000000000000000]
tmp_6                  (zext             ) [ 000000000000000000000000000000000000000]
sectionData_addr_1     (getelementptr    ) [ 000000000000000000000010000000000000000]
sectionData_load       (load             ) [ 000000000000000000000001111111111111110]
lhs_V_cast             (zext             ) [ 000000000000000000000000000000000000000]
r_V                    (add              ) [ 000000000000000000000000000000000000000]
tmp_5                  (zext             ) [ 000000000000000000000000000000000000000]
sectionData_addr_2     (getelementptr    ) [ 000000000000000000000001000000000000000]
r_V_1                  (add              ) [ 000000000000000000000000000000000000000]
tmp_s                  (zext             ) [ 000000000000000000000000000000000000000]
sectionData_addr_3     (getelementptr    ) [ 000000000000000000000001000000000000000]
StgValue_137           (specpipeline     ) [ 000000000000000000000000000000000000000]
StgValue_138           (specloopname     ) [ 000000000000000000000000000000000000000]
StgValue_139           (speclooptripcount) [ 000000000000000000000000000000000000000]
StgValue_140           (specpipeline     ) [ 000000000000000000000000000000000000000]
StgValue_141           (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_2                  (specregionbegin  ) [ 000000000000000000000000111111111111110]
StgValue_143           (specpipeline     ) [ 000000000000000000000000000000000000000]
sectionData_load_1     (load             ) [ 000000000000000000000000111111111111110]
sectionData_load_2     (load             ) [ 000000000000000000000000111111111111110]
numberOfPixelsVisted_1 (load             ) [ 000000000000000000000000111101000000000]
StgValue_147           (br               ) [ 000000000000000000011111111111111111110]
i_i                    (phi              ) [ 000000000000000000000000100000000000000]
tmp_i                  (icmp             ) [ 000000000000000000011111111111111111110]
i                      (add              ) [ 000000000000000000011111111111111111110]
StgValue_151           (br               ) [ 000000000000000000000000000000000000000]
i_i_cast6              (zext             ) [ 000000000000000000000000000000000000000]
p_shl_i                (bitconcatenate   ) [ 000000000000000000000000000000000000000]
p_shl_i_cast           (zext             ) [ 000000000000000000000000000000000000000]
tmp_19_i               (sub              ) [ 000000000000000000000000010000000000000]
tmp_20_i               (sext             ) [ 000000000000000000000000000000000000000]
visited_addr           (getelementptr    ) [ 000000000000000000000000010000000000000]
visited_load           (load             ) [ 000000000000000000000000000000000000000]
tmp_21_i               (add              ) [ 000000000000000000000000000000000000000]
tmp_22_i               (sext             ) [ 000000000000000000000000000000000000000]
visited_addr_1         (getelementptr    ) [ 000000000000000000000000001000000000000]
tmp_23_i               (add              ) [ 000000000000000000000000000000000000000]
tmp_24_i               (sext             ) [ 000000000000000000000000000000000000000]
visited_addr_2         (getelementptr    ) [ 000000000000000000000000001000000000000]
tmp_i_i                (icmp             ) [ 000000000000000000000000001000000000000]
visited_load_1         (load             ) [ 000000000000000000000000000000000000000]
visited_load_2         (load             ) [ 000000000000000000000000000000000000000]
tmp_i_i_4              (icmp             ) [ 000000000000000000000000000000000000000]
tmp_35_i_i             (icmp             ) [ 000000000000000000000000000000000000000]
tmp1                   (and              ) [ 000000000000000000000000000000000000000]
val_assign             (and              ) [ 000000000000000000000000100100000000000]
StgValue_175           (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_25_i               (specregionbegin  ) [ 000000000000000000000000000000000000000]
StgValue_177           (speclooptripcount) [ 000000000000000000000000000000000000000]
StgValue_178           (specpipeline     ) [ 000000000000000000000000000000000000000]
StgValue_179           (br               ) [ 000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 000000000000000000000000000000000000000]
StgValue_181           (br               ) [ 000000000000000000011111111111111111110]
StgValue_182           (br               ) [ 000000000000000000000000000000000000000]
tmp_16                 (shl              ) [ 000000000000000000000000000000000000000]
tmp_17                 (shl              ) [ 000000000000000000000000000000000000000]
tmp2                   (or               ) [ 000000000000000000000000000000000000000]
tmp_12                 (or               ) [ 000000000000000000000000000000100000000]
lhs_V_1_cast4          (zext             ) [ 000000000000000000000000000000000000000]
p_shl_i1               (bitconcatenate   ) [ 000000000000000000000000000000000000000]
p_shl_i1_cast          (zext             ) [ 000000000000000000000000000000000000000]
r_V_2                  (sub              ) [ 000000000000000000000000000000000000000]
r_V_2_cast             (sext             ) [ 000000000000000000000000000000100000000]
tmp_i1                 (zext             ) [ 000000000000000000000000000000000000000]
visited_addr_3         (getelementptr    ) [ 000000000000000000000000000000000000000]
StgValue_195           (store            ) [ 000000000000000000000000000000000000000]
tmp_6_i                (add              ) [ 000000000000000000000000000000000000000]
StgValue_197           (store            ) [ 000000000000000000000000000000000000000]
StgValue_198           (write            ) [ 000000000000000000000000000000000000000]
lhs_V                  (zext             ) [ 000000000000000000000000000000000000000]
r_V_3                  (add              ) [ 000000000000000000000000000000000000000]
tmp_3_i                (zext             ) [ 000000000000000000000000000000000000000]
visited_addr_4         (getelementptr    ) [ 000000000000000000000000000000000000000]
StgValue_203           (store            ) [ 000000000000000000000000000000000000000]
r_V_4                  (add              ) [ 000000000000000000000000000000000000000]
tmp_5_i                (zext             ) [ 000000000000000000000000000000000000000]
visited_addr_5         (getelementptr    ) [ 000000000000000000000000000000000000000]
StgValue_207           (store            ) [ 000000000000000000000000000000000000000]
StgValue_208           (br               ) [ 000000000000000000011111111111111111110]
indvar_flatten         (phi              ) [ 000000000000000000000000000000010000000]
x_i                    (phi              ) [ 000000000000000000000000000000010000000]
agg_result_V_1_i       (phi              ) [ 000000000000000000000000000000011111100]
agg_result_V_load_i    (phi              ) [ 000000000000000000000000000000011111000]
y_i                    (phi              ) [ 000000000000000000000000000000010000000]
StgValue_214           (specpipeline     ) [ 000000000000000000000000000000000000000]
exitcond_flatten       (icmp             ) [ 000000000000000000011111111111111111110]
indvar_flatten_next    (add              ) [ 000000000000000000011111111111111111110]
StgValue_217           (br               ) [ 000000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 000000000000000000000000000000000000000]
y_i_mid2               (select           ) [ 000000000000000000000000000000000000000]
x_1                    (add              ) [ 000000000000000000000000000000000000000]
tmp_27_i_mid2_v        (select           ) [ 000000000000000000011111111111111111110]
tmp_18                 (trunc            ) [ 000000000000000000000000000000011000000]
tmp_19                 (trunc            ) [ 000000000000000000000000000000011000000]
y_2                    (add              ) [ 000000000000000000011111111111111111110]
tmp_31_i               (mul              ) [ 000000000000000000000000000000000000000]
tmp_i2                 (add              ) [ 000000000000000000000000000000000000000]
tmp_20                 (shl              ) [ 000000000000000000000000000000000000000]
current_V_1            (sub              ) [ 000000000000000000000000000000010100000]
tmp_32_i               (zext             ) [ 000000000000000000000000000000000000000]
sectionData_addr_4     (getelementptr    ) [ 000000000000000000000000000000010010000]
lhs_V_3_cast           (zext             ) [ 000000000000000000000000000000000000000]
r_V_5                  (add              ) [ 000000000000000000000000000000000000000]
tmp_33_i               (zext             ) [ 000000000000000000000000000000000000000]
sectionData_addr_5     (getelementptr    ) [ 000000000000000000000000000000010010000]
sectionData_load_3     (load             ) [ 000000000000000000000000000000000000000]
sectionData_load_4     (load             ) [ 000000000000000000000000000000000000000]
tmp_i_i1               (icmp             ) [ 000000000000000000000000000000010001000]
tmp_i_i1_5             (icmp             ) [ 000000000000000000000000000000010001000]
tmp_35_i_i1            (icmp             ) [ 000000000000000000000000000000010001000]
StgValue_242           (specpipeline     ) [ 000000000000000000000000000000000000000]
StgValue_243           (specloopname     ) [ 000000000000000000000000000000000000000]
StgValue_244           (speclooptripcount) [ 000000000000000000000000000000000000000]
StgValue_245           (specpipeline     ) [ 000000000000000000000000000000000000000]
StgValue_246           (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_36_i               (specregionbegin  ) [ 000000000000000000000000000000000000000]
StgValue_248           (specpipeline     ) [ 000000000000000000000000000000000000000]
tmp3                   (and              ) [ 000000000000000000000000000000000000000]
val_assign_1           (and              ) [ 000000000000000000000000000000000000000]
result_V               (add              ) [ 000000000000000000000000000000000000000]
tmp_34_agg_result_V_s  (select           ) [ 000000000000000000011111111111111111110]
tmp_34_agg_result_V_1  (select           ) [ 000000000000000000011111111111111111110]
empty_6                (specregionend    ) [ 000000000000000000000000000000000000000]
StgValue_255           (br               ) [ 000000000000000000011111111111111111110]
p_0115_1_load          (load             ) [ 000000000000000000000000000000000000000]
tmp_13                 (icmp             ) [ 000000000000000000011111111111111111110]
StgValue_258           (br               ) [ 000000000000000000000000000000000000000]
StgValue_262           (store            ) [ 000000000000000000000000000000000000000]
StgValue_263           (write            ) [ 000000000000000000000000000000000000000]
StgValue_264           (write            ) [ 000000000000000000000000000000000000000]
StgValue_265           (write            ) [ 000000000000000000000000000000000000000]
StgValue_266           (br               ) [ 000000000000000000000000000000000000000]
empty_7                (specregionend    ) [ 000000000000000000000000000000000000000]
y_1                    (add              ) [ 000000000000000000111111111111111111110]
StgValue_269           (br               ) [ 000000000000000000111111111111111111110]
StgValue_270           (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MAXI">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAXI"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ram"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="length_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="g">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="version">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="version"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sectionData">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sectionData"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="numberOfPixelsVisted">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numberOfPixelsVisted"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="visited">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="visited"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="toplevel_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_sectionDat"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mainXLoop_mainYLoop_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="freqXLoop_freqYLoop_s"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="p_0115_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0115_1/16 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ram_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ram_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_readreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="30" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="MAXI_addr_rd_req/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/11 StgValue_187/29 "/>
</bind>
</comp>

<comp id="168" class="1004" name="MAXI_addr_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="8"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MAXI_addr_read/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="6"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_259/36 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="5"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_260/36 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="5"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_261/36 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sectionData_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="30" slack="0"/>
<pin id="198" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr/15 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="0"/>
<pin id="233" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_93/15 sectionData_load/21 sectionData_load_1/22 sectionData_load_2/22 sectionData_load_3/33 sectionData_load_4/33 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sectionData_addr_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="13" slack="0"/>
<pin id="211" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_1/21 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sectionData_addr_2_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="14" slack="0"/>
<pin id="219" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_2/22 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sectionData_addr_3_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="14" slack="0"/>
<pin id="227" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_3/22 "/>
</bind>
</comp>

<comp id="235" class="1004" name="visited_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="15" slack="0"/>
<pin id="239" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr/24 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="3"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="13" slack="3"/>
<pin id="264" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
<pin id="266" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="visited_load/24 visited_load_1/25 visited_load_2/25 StgValue_195/29 StgValue_203/30 StgValue_207/30 "/>
</bind>
</comp>

<comp id="248" class="1004" name="visited_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="15" slack="0"/>
<pin id="252" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_1/25 "/>
</bind>
</comp>

<comp id="256" class="1004" name="visited_addr_2_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="15" slack="0"/>
<pin id="260" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_2/25 "/>
</bind>
</comp>

<comp id="268" class="1004" name="visited_addr_3_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="44" slack="0"/>
<pin id="272" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_3/29 "/>
</bind>
</comp>

<comp id="276" class="1004" name="visited_addr_4_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="45" slack="0"/>
<pin id="280" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_4/30 "/>
</bind>
</comp>

<comp id="284" class="1004" name="visited_addr_5_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="45" slack="0"/>
<pin id="288" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_5/30 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sectionData_addr_4_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="13" slack="0"/>
<pin id="296" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_4/33 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sectionData_addr_5_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="14" slack="0"/>
<pin id="304" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_5/33 "/>
</bind>
</comp>

<comp id="308" class="1005" name="indvar_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="30" slack="1"/>
<pin id="310" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="indvar_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="30" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/13 "/>
</bind>
</comp>

<comp id="320" class="1005" name="indvar_flatten1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="indvar_flatten1_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="64" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/19 "/>
</bind>
</comp>

<comp id="331" class="1005" name="x_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="x_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/19 "/>
</bind>
</comp>

<comp id="342" class="1005" name="y_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="y_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="32" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/19 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="1"/>
<pin id="355" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_i_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="12" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/24 "/>
</bind>
</comp>

<comp id="364" class="1005" name="indvar_flatten_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="indvar_flatten_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="64" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/31 "/>
</bind>
</comp>

<comp id="375" class="1005" name="x_i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_i (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="x_i_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_i/31 "/>
</bind>
</comp>

<comp id="386" class="1005" name="agg_result_V_1_i_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="1"/>
<pin id="388" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="agg_result_V_1_i_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="12" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_1_i/31 "/>
</bind>
</comp>

<comp id="398" class="1005" name="agg_result_V_load_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="1"/>
<pin id="400" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load_i (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="agg_result_V_load_i_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="12" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load_i/31 "/>
</bind>
</comp>

<comp id="410" class="1005" name="y_i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_i (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="y_i_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_i/31 "/>
</bind>
</comp>

<comp id="421" class="1004" name="ram1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="30" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="3" slack="0"/>
<pin id="425" dir="0" index="3" bw="6" slack="0"/>
<pin id="426" dir="1" index="4" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ram1/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_8_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="3" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_9_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="30" slack="5"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="MAXI_addr_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MAXI_addr/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_add_i32_shr_cast8_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="30" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_add_i32_shr_cast8/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="exitcond_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="30" slack="0"/>
<pin id="467" dir="0" index="1" bw="30" slack="8"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="indvar_next_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="30" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/13 "/>
</bind>
</comp>

<comp id="476" class="1004" name="indvar1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="30" slack="2"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/15 "/>
</bind>
</comp>

<comp id="481" class="1004" name="StgValue_97_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="12" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/16 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_10_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="12"/>
<pin id="489" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="490" class="1004" name="cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="12"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/16 "/>
</bind>
</comp>

<comp id="493" class="1004" name="cast5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="12"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast5/16 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/16 "/>
</bind>
</comp>

<comp id="502" class="1004" name="StgValue_102_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="12" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/16 "/>
</bind>
</comp>

<comp id="507" class="1004" name="exitcond_flatten1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="1"/>
<pin id="510" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/19 "/>
</bind>
</comp>

<comp id="512" class="1004" name="indvar_flatten_next1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/19 "/>
</bind>
</comp>

<comp id="518" class="1004" name="exitcond1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="15"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/19 "/>
</bind>
</comp>

<comp id="523" class="1004" name="y_mid2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/19 "/>
</bind>
</comp>

<comp id="531" class="1004" name="x_s_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_s/19 "/>
</bind>
</comp>

<comp id="537" class="1004" name="x_cast_mid2_v_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_cast_mid2_v/19 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_11_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/19 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_14_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/19 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_15_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="1"/>
<pin id="555" dir="0" index="1" bw="3" slack="0"/>
<pin id="556" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_15/21 "/>
</bind>
</comp>

<comp id="558" class="1004" name="current_V_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="0"/>
<pin id="560" dir="0" index="1" bw="13" slack="1"/>
<pin id="561" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_V/21 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/21 "/>
</bind>
</comp>

<comp id="568" class="1004" name="lhs_V_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="1"/>
<pin id="570" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/22 "/>
</bind>
</comp>

<comp id="571" class="1004" name="r_V_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="13" slack="0"/>
<pin id="574" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/22 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_5_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="582" class="1004" name="r_V_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="0" index="1" bw="13" slack="0"/>
<pin id="585" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/22 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_s_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="14" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="593" class="1004" name="numberOfPixelsVisted_1_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="0"/>
<pin id="595" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="numberOfPixelsVisted_1/23 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="0"/>
<pin id="599" dir="0" index="1" bw="12" slack="1"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/24 "/>
</bind>
</comp>

<comp id="602" class="1004" name="i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/24 "/>
</bind>
</comp>

<comp id="608" class="1004" name="i_i_cast6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="0"/>
<pin id="610" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast6/24 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_shl_i_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="14" slack="0"/>
<pin id="614" dir="0" index="1" bw="12" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/24 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_shl_i_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="14" slack="0"/>
<pin id="622" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/24 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_19_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="0"/>
<pin id="626" dir="0" index="1" bw="12" slack="0"/>
<pin id="627" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19_i/24 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_20_i_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="15" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_i/24 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_21_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="15" slack="1"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21_i/25 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_22_i_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="15" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_i/25 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_23_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="15" slack="1"/>
<pin id="647" dir="0" index="1" bw="3" slack="0"/>
<pin id="648" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23_i/25 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_24_i_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="15" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_i/25 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_i_i_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="3"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/25 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_i_i_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="3"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_4/26 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_35_i_i_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="3"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_i_i/26 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/26 "/>
</bind>
</comp>

<comp id="676" class="1004" name="val_assign_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="1"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="val_assign/26 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_16_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2"/>
<pin id="683" dir="0" index="1" bw="6" slack="0"/>
<pin id="684" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_16/29 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_17_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="2"/>
<pin id="688" dir="0" index="1" bw="5" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_17/29 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/29 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_12_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="3"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/29 "/>
</bind>
</comp>

<comp id="703" class="1004" name="lhs_V_1_cast4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="2"/>
<pin id="705" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast4/29 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_shl_i1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="14" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="2"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i1/29 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_shl_i1_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="14" slack="0"/>
<pin id="715" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i1_cast/29 "/>
</bind>
</comp>

<comp id="717" class="1004" name="r_V_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="14" slack="0"/>
<pin id="719" dir="0" index="1" bw="12" slack="0"/>
<pin id="720" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/29 "/>
</bind>
</comp>

<comp id="723" class="1004" name="r_V_2_cast_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="15" slack="0"/>
<pin id="725" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2_cast/29 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_i1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="15" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/29 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_6_i_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="12" slack="2"/>
<pin id="735" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i/29 "/>
</bind>
</comp>

<comp id="737" class="1004" name="StgValue_197_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="12" slack="0"/>
<pin id="739" dir="0" index="1" bw="12" slack="0"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/29 "/>
</bind>
</comp>

<comp id="743" class="1004" name="lhs_V_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="15" slack="1"/>
<pin id="745" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/30 "/>
</bind>
</comp>

<comp id="746" class="1004" name="r_V_3_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="44" slack="0"/>
<pin id="749" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/30 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_3_i_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="45" slack="0"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/30 "/>
</bind>
</comp>

<comp id="757" class="1004" name="r_V_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="0"/>
<pin id="759" dir="0" index="1" bw="44" slack="0"/>
<pin id="760" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/30 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_5_i_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="45" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/30 "/>
</bind>
</comp>

<comp id="768" class="1004" name="exitcond_flatten_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="9"/>
<pin id="771" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/31 "/>
</bind>
</comp>

<comp id="773" class="1004" name="indvar_flatten_next_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/31 "/>
</bind>
</comp>

<comp id="779" class="1004" name="exitcond2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="23"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/31 "/>
</bind>
</comp>

<comp id="784" class="1004" name="y_i_mid2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="0" index="2" bw="32" slack="0"/>
<pin id="788" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_i_mid2/31 "/>
</bind>
</comp>

<comp id="792" class="1004" name="x_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/31 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_27_i_mid2_v_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="0" index="2" bw="32" slack="0"/>
<pin id="802" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27_i_mid2_v/31 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_18_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/31 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_19_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/31 "/>
</bind>
</comp>

<comp id="814" class="1004" name="y_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/31 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_20_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="13" slack="0"/>
<pin id="822" dir="0" index="1" bw="3" slack="0"/>
<pin id="823" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_20/32 "/>
</bind>
</comp>

<comp id="825" class="1004" name="current_V_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="13" slack="0"/>
<pin id="827" dir="0" index="1" bw="13" slack="0"/>
<pin id="828" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_V_1/32 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_32_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="13" slack="1"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_i/33 "/>
</bind>
</comp>

<comp id="834" class="1004" name="lhs_V_3_cast_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="13" slack="1"/>
<pin id="836" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3_cast/33 "/>
</bind>
</comp>

<comp id="837" class="1004" name="r_V_5_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="13" slack="0"/>
<pin id="840" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/33 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_33_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="14" slack="0"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_i/33 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_i_i1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="8"/>
<pin id="851" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i1/34 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_i_i1_5_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="7"/>
<pin id="856" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i1_5/34 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_35_i_i1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="7"/>
<pin id="861" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_i_i1/34 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="0" index="1" bw="1" slack="1"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/35 "/>
</bind>
</comp>

<comp id="867" class="1004" name="val_assign_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="1"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="val_assign_1/35 "/>
</bind>
</comp>

<comp id="872" class="1004" name="result_V_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="12" slack="4"/>
<pin id="875" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/35 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_34_agg_result_V_s_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="12" slack="0"/>
<pin id="881" dir="0" index="2" bw="12" slack="4"/>
<pin id="882" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34_agg_result_V_s/35 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_34_agg_result_V_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="12" slack="0"/>
<pin id="889" dir="0" index="2" bw="12" slack="4"/>
<pin id="890" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34_agg_result_V_1/35 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_0115_1_load_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="12" slack="12"/>
<pin id="896" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0115_1_load/36 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_13_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="12" slack="1"/>
<pin id="899" dir="0" index="1" bw="12" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/36 "/>
</bind>
</comp>

<comp id="903" class="1004" name="StgValue_262_store_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="12" slack="1"/>
<pin id="905" dir="0" index="1" bw="12" slack="12"/>
<pin id="906" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_262/36 "/>
</bind>
</comp>

<comp id="908" class="1004" name="y_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="10"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/37 "/>
</bind>
</comp>

<comp id="913" class="1007" name="grp_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="13" slack="1"/>
<pin id="915" dir="0" index="1" bw="13" slack="4"/>
<pin id="916" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="917" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_3/20 tmp_4/20 "/>
</bind>
</comp>

<comp id="918" class="1007" name="grp_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="13" slack="1"/>
<pin id="920" dir="0" index="1" bw="13" slack="1"/>
<pin id="921" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="922" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_31_i/32 tmp_i2/32 "/>
</bind>
</comp>

<comp id="925" class="1005" name="ram1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="30" slack="5"/>
<pin id="927" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="ram1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="length_read_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="12"/>
<pin id="932" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="length_read "/>
</bind>
</comp>

<comp id="936" class="1005" name="height_read_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_9_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="30" slack="1"/>
<pin id="951" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="955" class="1005" name="MAXI_addr_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr "/>
</bind>
</comp>

<comp id="961" class="1005" name="p_add_i32_shr_cast8_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_add_i32_shr_cast8 "/>
</bind>
</comp>

<comp id="966" class="1005" name="exitcond_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="970" class="1005" name="indvar_next_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="30" slack="0"/>
<pin id="972" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="975" class="1005" name="MAXI_addr_read_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr_read "/>
</bind>
</comp>

<comp id="980" class="1005" name="p_0115_1_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="12" slack="0"/>
<pin id="982" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="p_0115_1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_10_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="13" slack="4"/>
<pin id="989" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="993" class="1005" name="cast_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="64" slack="1"/>
<pin id="995" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="998" class="1005" name="cast5_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="1"/>
<pin id="1000" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast5 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="bound_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="1"/>
<pin id="1005" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1012" class="1005" name="indvar_flatten_next1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="0"/>
<pin id="1014" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="y_mid2_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="10"/>
<pin id="1019" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="x_cast_mid2_v_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="0"/>
<pin id="1024" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_cast_mid2_v "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_11_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="13" slack="1"/>
<pin id="1029" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_14_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="13" slack="1"/>
<pin id="1034" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmp_4_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="13" slack="1"/>
<pin id="1039" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="current_V_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="13" slack="1"/>
<pin id="1045" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="current_V "/>
</bind>
</comp>

<comp id="1048" class="1005" name="sectionData_addr_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="13" slack="1"/>
<pin id="1050" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="sectionData_load_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="3"/>
<pin id="1055" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sectionData_load "/>
</bind>
</comp>

<comp id="1062" class="1005" name="sectionData_addr_2_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="13" slack="1"/>
<pin id="1064" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_2 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="sectionData_addr_3_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="13" slack="1"/>
<pin id="1069" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_3 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="sectionData_load_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="2"/>
<pin id="1074" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sectionData_load_1 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="sectionData_load_2_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="2"/>
<pin id="1083" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sectionData_load_2 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="numberOfPixelsVisted_1_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="12" slack="1"/>
<pin id="1092" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="numberOfPixelsVisted_1 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp_i_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1102" class="1005" name="i_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="12" slack="0"/>
<pin id="1104" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_19_i_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="15" slack="1"/>
<pin id="1109" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i "/>
</bind>
</comp>

<comp id="1113" class="1005" name="visited_addr_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="13" slack="1"/>
<pin id="1115" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="visited_addr "/>
</bind>
</comp>

<comp id="1118" class="1005" name="visited_addr_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="13" slack="1"/>
<pin id="1120" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="visited_addr_1 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="visited_addr_2_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="13" slack="1"/>
<pin id="1125" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="visited_addr_2 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_i_i_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="1133" class="1005" name="val_assign_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="1"/>
<pin id="1135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="1137" class="1005" name="tmp_12_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="r_V_2_cast_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="44" slack="1"/>
<pin id="1144" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2_cast "/>
</bind>
</comp>

<comp id="1147" class="1005" name="exitcond_flatten_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="1"/>
<pin id="1149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1151" class="1005" name="indvar_flatten_next_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="64" slack="0"/>
<pin id="1153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1156" class="1005" name="tmp_27_i_mid2_v_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_27_i_mid2_v "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp_18_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="13" slack="1"/>
<pin id="1163" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_19_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="13" slack="1"/>
<pin id="1168" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="y_2_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="0"/>
<pin id="1173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="current_V_1_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="13" slack="1"/>
<pin id="1178" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="current_V_1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="sectionData_addr_4_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="13" slack="1"/>
<pin id="1184" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_4 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="sectionData_addr_5_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="13" slack="1"/>
<pin id="1189" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_5 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="tmp_i_i1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="tmp_i_i1_5_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_5 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp_35_i_i1_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="1"/>
<pin id="1204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_i_i1 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="tmp_34_agg_result_V_s_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="12" slack="1"/>
<pin id="1209" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_agg_result_V_s "/>
</bind>
</comp>

<comp id="1212" class="1005" name="tmp_34_agg_result_V_1_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="12" slack="1"/>
<pin id="1214" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_agg_result_V_1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="tmp_13_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="1"/>
<pin id="1219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="y_1_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="76" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="70" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="92" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="92" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="390" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="401"><net_src comp="92" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="427"><net_src comp="24" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="136" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="26" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="435"><net_src comp="142" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="26" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="142" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="450"><net_src comp="443" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="0" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="454" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="469"><net_src comp="312" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="312" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="308" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="485"><net_src comp="92" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="18" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="92" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="324" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="324" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="96" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="346" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="346" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="40" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="36" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="335" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="518" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="335" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="531" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="523" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="100" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="575"><net_src comp="102" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="586"><net_src comp="104" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="568" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="596"><net_src comp="18" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="357" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="357" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="110" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="357" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="112" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="357" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="114" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="612" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="608" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="639"><net_src comp="116" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="649"><net_src comp="118" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="659"><net_src comp="242" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="242" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="242" pin="7"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="660" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="56" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="122" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="681" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="697" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="711"><net_src comp="112" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="114" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="716"><net_src comp="706" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="703" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="736"><net_src comp="110" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="18" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="750"><net_src comp="124" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="743" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="761"><net_src comp="126" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="743" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="772"><net_src comp="368" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="368" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="96" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="414" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="789"><net_src comp="779" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="414" pin="4"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="40" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="36" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="379" pin="4"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="779" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="379" pin="4"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="792" pin="2"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="798" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="784" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="36" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="784" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="100" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="820" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="830" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="841"><net_src comp="102" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="834" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="852"><net_src comp="201" pin="7"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="201" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="201" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="871"><net_src comp="863" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="110" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="398" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="883"><net_src comp="867" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="872" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="386" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="891"><net_src comp="867" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="872" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="398" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="901"><net_src comp="386" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="386" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="36" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="923"><net_src comp="918" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="924"><net_src comp="918" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="928"><net_src comp="421" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="933"><net_src comp="142" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="939"><net_src comp="148" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="942"><net_src comp="936" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="943"><net_src comp="936" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="947"><net_src comp="437" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="952"><net_src comp="447" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="958"><net_src comp="454" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="964"><net_src comp="461" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="969"><net_src comp="465" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="470" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="978"><net_src comp="168" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="983"><net_src comp="132" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="990"><net_src comp="487" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="996"><net_src comp="490" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1001"><net_src comp="493" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1006"><net_src comp="496" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1015"><net_src comp="512" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1020"><net_src comp="523" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1025"><net_src comp="537" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1030"><net_src comp="545" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1035"><net_src comp="549" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1040"><net_src comp="913" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1046"><net_src comp="558" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1051"><net_src comp="207" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1056"><net_src comp="201" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="1060"><net_src comp="1053" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1065"><net_src comp="215" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1070"><net_src comp="223" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1075"><net_src comp="201" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1078"><net_src comp="1072" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1079"><net_src comp="1072" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1080"><net_src comp="1072" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1084"><net_src comp="201" pin="7"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1093"><net_src comp="593" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1096"><net_src comp="1090" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1097"><net_src comp="1090" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1101"><net_src comp="597" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="602" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1110"><net_src comp="624" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1116"><net_src comp="235" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1121"><net_src comp="248" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1126"><net_src comp="256" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1131"><net_src comp="655" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1136"><net_src comp="676" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="697" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="1145"><net_src comp="723" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1150"><net_src comp="768" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1154"><net_src comp="773" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1159"><net_src comp="798" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1164"><net_src comp="806" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1169"><net_src comp="810" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1174"><net_src comp="814" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1179"><net_src comp="825" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1185"><net_src comp="292" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1190"><net_src comp="300" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1195"><net_src comp="848" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1200"><net_src comp="853" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1205"><net_src comp="858" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1210"><net_src comp="878" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1215"><net_src comp="886" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1220"><net_src comp="897" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="908" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="346" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {37 }
	Port: g | {37 }
	Port: b | {37 }
	Port: version | {12 30 }
	Port: sectionData | {15 }
	Port: numberOfPixelsVisted | {16 29 }
	Port: visited | {29 30 }
 - Input state : 
	Port: toplevel : MAXI | {6 7 8 9 10 11 12 14 }
	Port: toplevel : ram | {1 }
	Port: toplevel : length_r | {1 }
	Port: toplevel : height | {1 }
	Port: toplevel : sectionData | {21 22 23 33 34 }
	Port: toplevel : numberOfPixelsVisted | {23 }
	Port: toplevel : visited | {24 25 26 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		tmp_9 : 1
	State 6
		MAXI_addr : 1
		MAXI_addr_rd_req : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		exitcond : 1
		indvar_next : 1
		StgValue_86 : 2
	State 14
	State 15
		sectionData_addr : 1
		StgValue_93 : 2
		burstread_rend : 1
	State 16
		bound : 1
		StgValue_102 : 1
	State 17
	State 18
	State 19
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_112 : 2
		exitcond1 : 1
		y_mid2 : 2
		x_s : 1
		x_cast_mid2_v : 2
		tmp_11 : 3
		tmp_14 : 3
	State 20
		tmp_4 : 1
	State 21
		tmp_6 : 1
		sectionData_addr_1 : 2
		sectionData_load : 3
	State 22
		r_V : 1
		tmp_5 : 2
		sectionData_addr_2 : 3
		sectionData_load_1 : 4
		r_V_1 : 1
		tmp_s : 2
		sectionData_addr_3 : 3
		sectionData_load_2 : 4
	State 23
	State 24
		tmp_i : 1
		i : 1
		StgValue_151 : 2
		i_i_cast6 : 1
		p_shl_i : 1
		p_shl_i_cast : 2
		tmp_19_i : 3
		tmp_20_i : 4
		visited_addr : 5
		visited_load : 6
	State 25
		tmp_22_i : 1
		visited_addr_1 : 2
		visited_load_1 : 3
		tmp_24_i : 1
		visited_addr_2 : 2
		visited_load_2 : 3
		tmp_i_i : 1
	State 26
		tmp_i_i_4 : 1
		tmp_35_i_i : 1
		tmp1 : 2
		val_assign : 2
	State 27
		empty : 1
	State 28
	State 29
		p_shl_i1_cast : 1
		r_V_2 : 2
		r_V_2_cast : 3
		tmp_i1 : 4
		visited_addr_3 : 5
		StgValue_195 : 6
		StgValue_197 : 1
	State 30
		r_V_3 : 1
		tmp_3_i : 2
		visited_addr_4 : 3
		StgValue_203 : 4
		r_V_4 : 1
		tmp_5_i : 2
		visited_addr_5 : 3
		StgValue_207 : 4
	State 31
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_217 : 2
		exitcond2 : 1
		y_i_mid2 : 2
		x_1 : 1
		tmp_27_i_mid2_v : 2
		tmp_18 : 3
		tmp_19 : 3
		y_2 : 3
	State 32
		tmp_i2 : 1
		tmp_20 : 2
		current_V_1 : 2
	State 33
		sectionData_addr_4 : 1
		sectionData_load_3 : 2
		r_V_5 : 1
		tmp_33_i : 2
		sectionData_addr_5 : 3
		sectionData_load_4 : 4
	State 34
		tmp_i_i1 : 1
		tmp_i_i1_5 : 1
		tmp_35_i_i1 : 1
	State 35
		empty_6 : 1
	State 36
		tmp_13 : 1
		StgValue_258 : 2
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      indvar_next_fu_470      |    0    |    0    |    37   |
|          |  indvar_flatten_next1_fu_512 |    0    |    0    |    71   |
|          |          x_s_fu_531          |    0    |    0    |    39   |
|          |          r_V_fu_571          |    0    |    0    |    17   |
|          |         r_V_1_fu_582         |    0    |    0    |    17   |
|          |           i_fu_602           |    0    |    0    |    12   |
|          |        tmp_21_i_fu_635       |    0    |    0    |    21   |
|          |        tmp_23_i_fu_645       |    0    |    0    |    21   |
|    add   |        tmp_6_i_fu_732        |    0    |    0    |    12   |
|          |         r_V_3_fu_746         |    0    |    0    |    51   |
|          |         r_V_4_fu_757         |    0    |    0    |    51   |
|          |  indvar_flatten_next_fu_773  |    0    |    0    |    71   |
|          |          x_1_fu_792          |    0    |    0    |    39   |
|          |          y_2_fu_814          |    0    |    0    |    39   |
|          |         r_V_5_fu_837         |    0    |    0    |    17   |
|          |        result_V_fu_872       |    0    |    0    |    12   |
|          |          y_1_fu_908          |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_443          |    4    |   166   |    49   |
|          |          grp_fu_496          |    4    |   166   |    49   |
|----------|------------------------------|---------|---------|---------|
|          |        exitcond_fu_465       |    0    |    0    |    18   |
|          |   exitcond_flatten1_fu_507   |    0    |    0    |    29   |
|          |       exitcond1_fu_518       |    0    |    0    |    18   |
|          |         tmp_i_fu_597         |    0    |    0    |    13   |
|          |        tmp_i_i_fu_655        |    0    |    0    |    18   |
|          |       tmp_i_i_4_fu_660       |    0    |    0    |    18   |
|   icmp   |       tmp_35_i_i_fu_665      |    0    |    0    |    18   |
|          |    exitcond_flatten_fu_768   |    0    |    0    |    29   |
|          |       exitcond2_fu_779       |    0    |    0    |    18   |
|          |        tmp_i_i1_fu_848       |    0    |    0    |    18   |
|          |       tmp_i_i1_5_fu_853      |    0    |    0    |    18   |
|          |      tmp_35_i_i1_fu_858      |    0    |    0    |    18   |
|          |         tmp_13_fu_897        |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |         y_mid2_fu_523        |    0    |    0    |    32   |
|          |     x_cast_mid2_v_fu_537     |    0    |    0    |    32   |
|  select  |        y_i_mid2_fu_784       |    0    |    0    |    32   |
|          |    tmp_27_i_mid2_v_fu_798    |    0    |    0    |    32   |
|          | tmp_34_agg_result_V_s_fu_878 |    0    |    0    |    12   |
|          | tmp_34_agg_result_V_1_fu_886 |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_437          |    0    |    0    |    39   |
|          |       current_V_fu_558       |    0    |    0    |    17   |
|    sub   |        tmp_19_i_fu_624       |    0    |    0    |    19   |
|          |         r_V_2_fu_717         |    0    |    0    |    19   |
|          |      current_V_1_fu_825      |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|    or    |          tmp2_fu_691         |    0    |    0    |    32   |
|          |         tmp_12_fu_697        |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp1_fu_670         |    0    |    0    |    2    |
|    and   |       val_assign_fu_676      |    0    |    0    |    2    |
|          |          tmp3_fu_863         |    0    |    0    |    2    |
|          |      val_assign_1_fu_867     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_913          |    1    |    0    |    0    |
|          |          grp_fu_918          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     ram_read_read_fu_136     |    0    |    0    |    0    |
|   read   |        grp_read_fu_142       |    0    |    0    |    0    |
|          |        grp_read_fu_148       |    0    |    0    |    0    |
|          |  MAXI_addr_read_read_fu_168  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_154      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       grp_write_fu_160       |    0    |    0    |    0    |
|   write  |       grp_write_fu_173       |    0    |    0    |    0    |
|          |       grp_write_fu_180       |    0    |    0    |    0    |
|          |       grp_write_fu_187       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|          ram1_fu_421         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_431         |    0    |    0    |    0    |
|          |         tmp_15_fu_553        |    0    |    0    |    0    |
|    shl   |         tmp_16_fu_681        |    0    |    0    |    0    |
|          |         tmp_17_fu_686        |    0    |    0    |    0    |
|          |         tmp_20_fu_820        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_447         |    0    |    0    |    0    |
|          |         tmp_10_fu_487        |    0    |    0    |    0    |
|   trunc  |         tmp_11_fu_545        |    0    |    0    |    0    |
|          |         tmp_14_fu_549        |    0    |    0    |    0    |
|          |         tmp_18_fu_806        |    0    |    0    |    0    |
|          |         tmp_19_fu_810        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_451         |    0    |    0    |    0    |
|          |  p_add_i32_shr_cast8_fu_461  |    0    |    0    |    0    |
|          |        indvar1_fu_476        |    0    |    0    |    0    |
|          |          cast_fu_490         |    0    |    0    |    0    |
|          |         cast5_fu_493         |    0    |    0    |    0    |
|          |         tmp_6_fu_563         |    0    |    0    |    0    |
|          |       lhs_V_cast_fu_568      |    0    |    0    |    0    |
|          |         tmp_5_fu_577         |    0    |    0    |    0    |
|          |         tmp_s_fu_588         |    0    |    0    |    0    |
|   zext   |       i_i_cast6_fu_608       |    0    |    0    |    0    |
|          |      p_shl_i_cast_fu_620     |    0    |    0    |    0    |
|          |     lhs_V_1_cast4_fu_703     |    0    |    0    |    0    |
|          |     p_shl_i1_cast_fu_713     |    0    |    0    |    0    |
|          |         tmp_i1_fu_727        |    0    |    0    |    0    |
|          |         lhs_V_fu_743         |    0    |    0    |    0    |
|          |        tmp_3_i_fu_752        |    0    |    0    |    0    |
|          |        tmp_5_i_fu_763        |    0    |    0    |    0    |
|          |        tmp_32_i_fu_830       |    0    |    0    |    0    |
|          |      lhs_V_3_cast_fu_834     |    0    |    0    |    0    |
|          |        tmp_33_i_fu_843       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_i_fu_612        |    0    |    0    |    0    |
|          |        p_shl_i1_fu_706       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_20_i_fu_630       |    0    |    0    |    0    |
|   sext   |        tmp_22_i_fu_640       |    0    |    0    |    0    |
|          |        tmp_24_i_fu_650       |    0    |    0    |    0    |
|          |       r_V_2_cast_fu_723      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    10   |   332   |   1245  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|sectionData|   16   |    0   |    0   |
|  visited  |   16   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   32   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     MAXI_addr_read_reg_975    |   32   |
|       MAXI_addr_reg_955       |   32   |
|    agg_result_V_1_i_reg_386   |   12   |
|  agg_result_V_load_i_reg_398  |   12   |
|         bound_reg_1003        |   64   |
|         cast5_reg_998         |   64   |
|          cast_reg_993         |   64   |
|      current_V_1_reg_1176     |   13   |
|       current_V_reg_1043      |   13   |
|   exitcond_flatten_reg_1147   |    1   |
|        exitcond_reg_966       |    1   |
|      height_read_reg_936      |   32   |
|          i_i_reg_353          |   12   |
|           i_reg_1102          |   12   |
|    indvar_flatten1_reg_320    |   64   |
| indvar_flatten_next1_reg_1012 |   64   |
|  indvar_flatten_next_reg_1151 |   64   |
|     indvar_flatten_reg_364    |   64   |
|      indvar_next_reg_970      |   30   |
|         indvar_reg_308        |   30   |
|      length_read_reg_930      |   32   |
|numberOfPixelsVisted_1_reg_1090|   12   |
|        p_0115_1_reg_980       |   12   |
|  p_add_i32_shr_cast8_reg_961  |   32   |
|      r_V_2_cast_reg_1142      |   44   |
|          ram1_reg_925         |   30   |
|  sectionData_addr_1_reg_1048  |   13   |
|  sectionData_addr_2_reg_1062  |   13   |
|  sectionData_addr_3_reg_1067  |   13   |
|  sectionData_addr_4_reg_1182  |   13   |
|  sectionData_addr_5_reg_1187  |   13   |
|  sectionData_load_1_reg_1072  |   32   |
|  sectionData_load_2_reg_1081  |   32   |
|   sectionData_load_reg_1053   |   32   |
|         tmp_10_reg_987        |   13   |
|        tmp_11_reg_1027        |   13   |
|        tmp_12_reg_1137        |   32   |
|        tmp_13_reg_1217        |    1   |
|        tmp_14_reg_1032        |   13   |
|        tmp_18_reg_1161        |   13   |
|       tmp_19_i_reg_1107       |   15   |
|        tmp_19_reg_1166        |   13   |
|    tmp_27_i_mid2_v_reg_1156   |   32   |
| tmp_34_agg_result_V_1_reg_1212|   12   |
| tmp_34_agg_result_V_s_reg_1207|   12   |
|      tmp_35_i_i1_reg_1202     |    1   |
|         tmp_4_reg_1037        |   13   |
|         tmp_9_reg_949         |   30   |
|      tmp_i_i1_5_reg_1197      |    1   |
|       tmp_i_i1_reg_1192       |    1   |
|        tmp_i_i_reg_1128       |    1   |
|         tmp_i_reg_1098        |    1   |
|          tmp_reg_944          |   32   |
|      val_assign_reg_1133      |    1   |
|    visited_addr_1_reg_1118    |   13   |
|    visited_addr_2_reg_1123    |   13   |
|     visited_addr_reg_1113     |   13   |
|     x_cast_mid2_v_reg_1022    |   32   |
|          x_i_reg_375          |   32   |
|           x_reg_331           |   32   |
|          y_1_reg_1221         |   32   |
|          y_2_reg_1171         |   32   |
|          y_i_reg_410          |   32   |
|        y_mid2_reg_1017        |   32   |
|           y_reg_342           |   32   |
+-------------------------------+--------+
|             Total             |  1548  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_readreq_fu_154     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_readreq_fu_154     |  p2  |   2  |  30  |   60   ||    9    |
|       grp_write_fu_160      |  p2  |   3  |  32  |   96   ||    15   |
|      grp_access_fu_201      |  p0  |   7  |  13  |   91   ||    38   |
|      grp_access_fu_201      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_242      |  p0  |   5  |  13  |   65   ||    27   |
|      grp_access_fu_242      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_242      |  p4  |   2  |  13  |   26   ||    9    |
|        indvar_reg_308       |  p0  |   2  |  30  |   60   ||    9    |
|   agg_result_V_1_i_reg_386  |  p0  |   2  |  12  |   24   ||    9    |
| agg_result_V_load_i_reg_398 |  p0  |   2  |  12  |   24   ||    9    |
|          grp_fu_496         |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_496         |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_913         |  p0  |   2  |  13  |   26   ||    9    |
|          grp_fu_918         |  p0  |   2  |  13  |   26   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   690  || 27.1087 ||   212   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |    -   |   332  |  1245  |
|   Memory  |   32   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   212  |
|  Register |    -   |    -   |    -   |  1548  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   10   |   27   |  1880  |  1457  |
+-----------+--------+--------+--------+--------+--------+
