<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p52" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_52{left:86px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t2_52{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_52{left:110px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_52{left:83px;bottom:1076px;letter-spacing:0.19px;}
#t5_52{left:135px;bottom:1076px;letter-spacing:0.16px;word-spacing:0.05px;}
#t6_52{left:138px;bottom:1034px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t7_52{left:138px;bottom:1016px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t8_52{left:138px;bottom:979px;letter-spacing:0.11px;}
#t9_52{left:138px;bottom:961px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ta_52{left:138px;bottom:942px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tb_52{left:138px;bottom:924px;letter-spacing:0.08px;}
#tc_52{left:138px;bottom:887px;letter-spacing:0.11px;word-spacing:-0.02px;}
#td_52{left:138px;bottom:869px;letter-spacing:0.11px;word-spacing:-0.02px;}
#te_52{left:138px;bottom:832px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tf_52{left:138px;bottom:814px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tg_52{left:138px;bottom:796px;letter-spacing:0.11px;}
#th_52{left:138px;bottom:759px;letter-spacing:0.11px;word-spacing:-0.03px;}
#ti_52{left:138px;bottom:741px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tj_52{left:138px;bottom:722px;letter-spacing:0.11px;}
#tk_52{left:138px;bottom:704px;letter-spacing:0.11px;}
#tl_52{left:138px;bottom:667px;letter-spacing:0.11px;}
#tm_52{left:138px;bottom:650px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tn_52{left:330px;bottom:649px;letter-spacing:0.11px;}
#to_52{left:793px;bottom:650px;letter-spacing:-0.12px;}
#tp_52{left:138px;bottom:631px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tq_52{left:138px;bottom:594px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tr_52{left:138px;bottom:557px;}
#ts_52{left:165px;bottom:557px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tt_52{left:138px;bottom:521px;}
#tu_52{left:165px;bottom:521px;letter-spacing:0.11px;}
#tv_52{left:573px;bottom:521px;letter-spacing:-0.12px;}
#tw_52{left:612px;bottom:518px;letter-spacing:0.15px;}
#tx_52{left:138px;bottom:481px;}
#ty_52{left:165px;bottom:481px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tz_52{left:137px;bottom:445px;}
#t10_52{left:165px;bottom:445px;letter-spacing:0.11px;word-spacing:0.02px;}
#t11_52{left:137px;bottom:408px;}
#t12_52{left:165px;bottom:408px;letter-spacing:0.12px;}
#t13_52{left:389px;bottom:409px;letter-spacing:-0.25px;}
#t14_52{left:427px;bottom:406px;letter-spacing:0.02px;}
#t15_52{left:447px;bottom:408px;letter-spacing:0.15px;}
#t16_52{left:138px;bottom:369px;letter-spacing:0.11px;word-spacing:0.03px;}
#t17_52{left:357px;bottom:370px;letter-spacing:-0.13px;}
#t18_52{left:407px;bottom:369px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t19_52{left:137px;bottom:351px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1a_52{left:395px;bottom:352px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1b_52{left:490px;bottom:352px;letter-spacing:-0.13px;}
#t1c_52{left:796px;bottom:351px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t1d_52{left:138px;bottom:333px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1e_52{left:138px;bottom:296px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1f_52{left:710px;bottom:297px;letter-spacing:-0.15px;}
#t1g_52{left:751px;bottom:294px;letter-spacing:-0.02px;}
#t1h_52{left:783px;bottom:296px;letter-spacing:0.12px;word-spacing:-0.09px;}
#t1i_52{left:138px;bottom:276px;letter-spacing:-0.13px;}
#t1j_52{left:179px;bottom:274px;letter-spacing:-0.01px;}
#t1k_52{left:201px;bottom:276px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t1l_52{left:137px;bottom:237px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1m_52{left:137px;bottom:219px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1n_52{left:439px;bottom:219px;letter-spacing:0.14px;word-spacing:-0.09px;}
#t1o_52{left:137px;bottom:182px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1p_52{left:512px;bottom:183px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1q_52{left:138px;bottom:145px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1r_52{left:388px;bottom:146px;letter-spacing:-0.13px;}
#t1s_52{left:436px;bottom:144px;}
#t1t_52{left:455px;bottom:145px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t1u_52{left:629px;bottom:146px;letter-spacing:-0.25px;}
#t1v_52{left:668px;bottom:144px;letter-spacing:-0.01px;}
#t1w_52{left:689px;bottom:146px;letter-spacing:-0.27px;}
#t1x_52{left:727px;bottom:144px;}
#t1y_52{left:748px;bottom:146px;letter-spacing:-0.25px;}
#t1z_52{left:787px;bottom:144px;letter-spacing:-0.06px;}
#t20_52{left:805px;bottom:145px;letter-spacing:0.11px;}
#t21_52{left:137px;bottom:125px;letter-spacing:0.09px;}

.s1_52{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_52{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_52{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_52{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s5_52{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_52{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s7_52{font-size:11px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s8_52{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#00F;}
.s9_52{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.sa_52{font-size:11px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts52" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg52Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg52" style="-webkit-user-select: none;"><object width="935" height="1210" data="52/52.svg" type="image/svg+xml" id="pdf52" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_52" class="t s1_52">Virtual Memory </span>
<span id="t2_52" class="t s2_52">52 </span><span id="t3_52" class="t s2_52">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span>
<span id="t4_52" class="t s3_52">4.13 </span><span id="t5_52" class="t s3_52">Segmentation Control </span>
<span id="t6_52" class="t s4_52">As an optional alternative to fixed memory segmentation, a programmable segmentation control feature has been </span>
<span id="t7_52" class="t s4_52">added to Release 3. This improves the flexibility of the MIPS64 virtual address space. </span>
<span id="t8_52" class="t s4_52">In the traditional MIPS64 virtual address memory map, the mappability and cacheability attributes of segments are </span>
<span id="t9_52" class="t s4_52">mostly fixed. For example, useg has its mappability attribute fixed while kseg0/1 have their cacheability and mappa- </span>
<span id="ta_52" class="t s4_52">bility attributes fixed. Segmentation Control replaces these fixed attributes with programmable controls for these </span>
<span id="tb_52" class="t s4_52">attributes. </span>
<span id="tc_52" class="t s4_52">The Segmentation Control system can be used to implement a fully translated flat address space, or used to alter the </span>
<span id="td_52" class="t s4_52">relative size of cached and uncached windows into the physical address space. </span>
<span id="te_52" class="t s4_52">The existence of the unmapped segments in the virtual address map prevents a MIPS CPU from being fully virtual- </span>
<span id="tf_52" class="t s4_52">ized. Another use of Segmentation Control is to remove the unmapped segments from the virtual address map. Future </span>
<span id="tg_52" class="t s4_52">support for CPU virtualization would require Segmentation Control. </span>
<span id="th_52" class="t s4_52">With Segmentation Control, address translation begins by matching a virtual address to the region specified in a Seg- </span>
<span id="ti_52" class="t s4_52">ment Configuration. The virtual address space is therefore definable as the set of memory regions specified by Seg- </span>
<span id="tj_52" class="t s4_52">ment Configurations. The behavior and attributes of each region are also specified by Segment Configurations. Six </span>
<span id="tk_52" class="t s4_52">Segment Configurations are defined, fully mapping the 32-bit Compatibility virtual address space. </span>
<span id="tl_52" class="t s4_52">If Segmentation Control is implemented, the Segment Configurations are always active. Coprocessor 0 registers </span>
<span id="tm_52" class="t s5_52">SegCtl0, SegCtl1, and SegCtl2 </span><span id="tn_52" class="t s4_52">contain six Segment Configurations as well as various configuration fields. </span><span id="to_52" class="t s5_52">Config5 </span>
<span id="tp_52" class="t s4_52">contains additional control and configuration fields. </span>
<span id="tq_52" class="t s4_52">The attributes of a Segment Configuration are: </span>
<span id="tr_52" class="t s4_52">• </span><span id="ts_52" class="t s4_52">Access permissions from user, kernel, and supervisor modes </span>
<span id="tt_52" class="t s4_52">• </span><span id="tu_52" class="t s4_52">Enable mapping (address translation) using the MMU specified in </span><span id="tv_52" class="t s5_52">Config </span>
<span id="tw_52" class="t s6_52">MT </span>
<span id="tx_52" class="t s4_52">• </span><span id="ty_52" class="t s4_52">Physical address when mapping is disabled </span>
<span id="tz_52" class="t s4_52">• </span><span id="t10_52" class="t s4_52">Cache attribute when mapping is disabled </span>
<span id="t11_52" class="t s4_52">• </span><span id="t12_52" class="t s4_52">Force to unmapped, uncached when </span><span id="t13_52" class="t s5_52">Status </span>
<span id="t14_52" class="t s7_52">ERL </span>
<span id="t15_52" class="t s4_52">=1 </span>
<span id="t16_52" class="t s4_52">Besides the segments controlled by </span><span id="t17_52" class="t s5_52">SegCtl* </span><span id="t18_52" class="t s4_52">registers, the reset and BEV exceptions may use another segment which </span>
<span id="t19_52" class="t s4_52">is active only in kernel mode. Please read </span><span id="t1a_52" class="t s8_52">Section 4.13.1 </span><span id="t1b_52" class="t s8_52">“Exception Behavior under Segmentation Control” </span><span id="t1c_52" class="t s4_52">for an </span>
<span id="t1d_52" class="t s4_52">explanation on how exceptions interact with programmable segmentation. </span>
<span id="t1e_52" class="t s4_52">The MIPS64 xkphys memory is divided into 8 regions, these regions are configurable via the </span><span id="t1f_52" class="t s5_52">SegCtl </span>
<span id="t1g_52" class="t s7_52">1XAM </span>
<span id="t1h_52" class="t s4_52">and the </span>
<span id="t1i_52" class="t s5_52">SegCtl </span>
<span id="t1j_52" class="t s7_52">2XR </span>
<span id="t1k_52" class="t s4_52">register fields. </span>
<span id="t1l_52" class="t s4_52">On reset, Segment Configuration default is implementation specific. A configuration backward compatible with </span>
<span id="t1m_52" class="t s4_52">MIPS64 legacy fixed segmentation is defined by </span><span id="t1n_52" class="t s9_52">Table 9.30 </span>
<span id="t1o_52" class="t s4_52">Segment configuration access control modes are specified in </span><span id="t1p_52" class="t s8_52">Table 9.29 </span>
<span id="t1q_52" class="t s4_52">When Segment Control is implemented (</span><span id="t1r_52" class="t s5_52">Config3 </span>
<span id="t1s_52" class="t sa_52">SC </span>
<span id="t1t_52" class="t s4_52">= 1), addressing control bits </span><span id="t1u_52" class="t s5_52">Status </span>
<span id="t1v_52" class="t sa_52">KX, </span>
<span id="t1w_52" class="t s5_52">Status </span>
<span id="t1x_52" class="t sa_52">SX, </span>
<span id="t1y_52" class="t s5_52">Status </span>
<span id="t1z_52" class="t sa_52">UX </span>
<span id="t20_52" class="t s4_52">remain </span>
<span id="t21_52" class="t s4_52">active. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
