
---------- Begin Simulation Statistics ----------
final_tick                                  234749500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64946                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860684                       # Number of bytes of host memory used
host_op_rate                                    69071                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.85                       # Real time elapsed on the host
host_tick_rate                               60980012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250005                       # Number of instructions simulated
sim_ops                                        265893                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000235                       # Number of seconds simulated
sim_ticks                                   234749500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.139111                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   62443                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74214                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4878                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             94923                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             218                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              206                       # Number of indirect misses.
system.cpu.branchPred.lookups                  113410                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    177987                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   178311                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4653                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      45431                       # Number of branches committed
system.cpu.commit.bw_lim_events                 13732                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          267058                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250135                       # Number of instructions committed
system.cpu.commit.committedOps                 266023                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       391810                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.678959                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.743787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       302080     77.10%     77.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        39736     10.14%     87.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        18355      4.68%     91.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3437      0.88%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7669      1.96%     94.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4244      1.08%     95.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          385      0.10%     95.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2172      0.55%     96.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        13732      3.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       391810                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  305                       # Number of function calls committed.
system.cpu.commit.int_insts                    231774                       # Number of committed integer instructions.
system.cpu.commit.loads                         88291                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           136407     51.28%     51.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              20      0.01%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.01%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     51.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.01%     51.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     51.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.01%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           88291     33.19%     84.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          41168     15.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            266023                       # Class of committed instruction
system.cpu.commit.refs                         129459                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250005                       # Number of Instructions Simulated
system.cpu.committedOps                        265893                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.877962                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.877962                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                249137                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   226                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                54590                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 581159                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    62281                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     98307                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5491                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   810                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 11983                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      113410                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     58562                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        347585                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1352                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         598475                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   11432                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.241555                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              73862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              63145                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.274707                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             427199                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.479594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.667081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   290990     68.12%     68.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    35941      8.41%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9403      2.20%     78.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1694      0.40%     79.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5528      1.29%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37667      8.82%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1339      0.31%     89.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3325      0.78%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    41312      9.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               427199                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9107                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    84628                       # Number of branches executed
system.cpu.iew.exec_nop                           449                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.117412                       # Inst execution rate
system.cpu.iew.exec_refs                       265612                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      72176                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   45182                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                163287                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                101                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               229                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                86727                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              536903                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                193436                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7233                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                524625                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 13492                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5491                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 12941                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2038                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            17538                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         7014                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        74979                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        45552                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             52                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8109                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            998                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    515610                       # num instructions consuming a value
system.cpu.iew.wb_count                        439722                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.556424                       # average fanout of values written-back
system.cpu.iew.wb_producers                    286898                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.936575                       # insts written-back per cycle
system.cpu.iew.wb_sent                         470147                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   642125                       # number of integer regfile reads
system.cpu.int_regfile_writes                  330076                       # number of integer regfile writes
system.cpu.ipc                               0.532492                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.532492                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                261669     49.20%     49.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.00%     49.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.01%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     49.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.01%     49.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.01%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.01%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     49.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               195256     36.71%     85.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               74757     14.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 531862                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       17171                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032285                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2247     13.09%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     13.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13883     80.85%     93.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1038      6.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 548740                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1507765                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       439469                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            806541                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     536353                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    531862                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 101                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          270516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               258                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             41                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       172855                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        427199                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.244998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.838998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              259721     60.80%     60.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               30105      7.05%     67.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               32459      7.60%     75.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               31785      7.44%     82.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               40671      9.52%     92.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               22103      5.17%     97.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6601      1.55%     99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1353      0.32%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2401      0.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          427199                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.132826                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    283                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                583                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          253                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               476                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             38058                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15421                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               163287                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               86727                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  403189                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           469500                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   80327                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                262442                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10968                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    69125                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2727                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1240                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                872554                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 567689                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              592680                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    102096                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 145433                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5491                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                159652                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   330189                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           675634                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10508                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                232                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     44473                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            106                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              481                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       900759                       # The number of ROB reads
system.cpu.rob.rob_writes                     1101621                       # The number of ROB writes
system.cpu.timesIdled                             390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      333                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     169                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6258                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9205                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1801                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1127                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3311                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1801                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       399296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  399296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5119                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5119    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5119                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11499000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26366000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3337                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           570                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1323                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        56768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       502912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 559680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1151                       # Total snoops (count)
system.tol2bus.snoopTraffic                     72128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6389                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045066                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6376     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6389                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8117500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6994000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            855499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   60                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   58                       # number of demand (read+write) hits
system.l2.demand_hits::total                      118                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  60                       # number of overall hits
system.l2.overall_hits::.cpu.data                  58                       # number of overall hits
system.l2.overall_hits::total                     118                       # number of overall hits
system.l2.demand_misses::.cpu.inst                510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4602                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5112                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               510                       # number of overall misses
system.l2.overall_misses::.cpu.data              4602                       # number of overall misses
system.l2.overall_misses::total                  5112                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40746500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    408409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        449155500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40746500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    408409000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       449155500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4660                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5230                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4660                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5230                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.894737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.987554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977438                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.894737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.987554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977438                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79895.098039                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88745.980009                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87862.969484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79895.098039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88745.980009                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87862.969484                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1127                       # number of writebacks
system.l2.writebacks::total                      1127                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5112                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5112                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35646500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    362389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    398035500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35646500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    362389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    398035500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.987554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.977438                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.987554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.977438                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69895.098039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78745.980009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77862.969484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69895.098039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78745.980009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77862.969484                       # average overall mshr miss latency
system.l2.replacements                           1151                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          317                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              317                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          317                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          317                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    26                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3311                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    304604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     304604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91997.583812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91997.583812                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    271494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    271494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81997.583812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81997.583812                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40746500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40746500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.894737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79895.098039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79895.098039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35646500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35646500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69895.098039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69895.098039                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    103805000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    103805000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.975813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.975813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80406.661503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80406.661503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     90895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     90895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.975813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.975813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70406.661503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70406.661503                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2600.627666                       # Cycle average of tags in use
system.l2.tags.total_refs                        9197                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5125                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.794537                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.214475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       385.307017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2210.106174                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.067447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2993                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.121246                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     78757                       # Number of tag accesses
system.l2.tags.data_accesses                    78757                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         294528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             327168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        72128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         139041830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1254648040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1393689869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    139041830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        139041830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      307255181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            307255181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      307255181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        139041830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1254648040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1700945050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000037926250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           68                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           68                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10440                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1030                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5112                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1127                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               64                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     90280000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   25560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               186130000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17660.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36410.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4383                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     926                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5112                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    441.528889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   373.373273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.861867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           86      9.56%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           76      8.44%     18.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           40      4.44%     22.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      4.22%     26.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          623     69.22%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.78%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.56%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.22%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          900                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           68                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.382353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.557784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    321.359102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     94.12%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      2.94%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      1.47%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            68                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           68                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.124414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               65     95.59%     95.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.94%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      1.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            68                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 327168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   70272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  327168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                72128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1393.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       299.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1393.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    307.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     234100500                       # Total gap between requests
system.mem_ctrls.avgGap                      37522.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       294528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        70272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 139041829.695057928562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1254648039.718934297562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 299348880.402301192284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14651750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    171478250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1614876750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28728.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37261.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1432898.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2784600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1476255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            16764720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2855340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         95197410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          9977760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          147495285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        628.309262                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     25151500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    201798000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3648540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1939245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19734960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2876220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         72392850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         29181600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          148212615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.364987                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     75272500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    151677000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        57832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            57832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        57832                       # number of overall hits
system.cpu.icache.overall_hits::total           57832                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          730                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            730                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          730                       # number of overall misses
system.cpu.icache.overall_misses::total           730                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52072499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52072499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52072499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52072499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        58562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        58562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        58562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        58562                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012465                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012465                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012465                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012465                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71332.190411                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71332.190411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71332.190411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71332.190411                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          402                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          317                       # number of writebacks
system.cpu.icache.writebacks::total               317                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          160                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          570                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          570                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          570                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          570                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42248499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42248499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42248499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42248499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009733                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009733                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009733                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009733                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74120.173684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74120.173684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74120.173684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74120.173684                       # average overall mshr miss latency
system.cpu.icache.replacements                    317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        57832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           57832                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          730                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           730                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52072499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52072499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        58562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        58562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71332.190411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71332.190411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42248499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42248499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74120.173684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74120.173684                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           233.240501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               58402                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               570                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            102.459649                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   233.240501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.911096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.911096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            117694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           117694                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161452                       # number of overall hits
system.cpu.dcache.overall_hits::total          161452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6400                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6402                       # number of overall misses
system.cpu.dcache.overall_misses::total          6402                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    520342824                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    520342824                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    520342824                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    520342824                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       167838                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       167838                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       167854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       167854                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038140                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038140                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81303.566250                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81303.566250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81278.166823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81278.166823                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       180622                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2051                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.065334                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3198                       # number of writebacks
system.cpu.dcache.writebacks::total              3198                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1734                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1734                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4668                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4668                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    416182978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    416182978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    416367478                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    416367478                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027810                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027810                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89194.808830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89194.808830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89196.117823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89196.117823                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3650                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       124766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          124766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    142396500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    142396500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       126708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       126708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73324.665294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73324.665294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          621                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          621                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1321                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    106050000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    106050000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80280.090840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80280.090840                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    377723826                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    377723826                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.108236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.108236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84862.688385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84862.688385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    309917480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    309917480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.081171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.081171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92845.260635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92845.260635                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.125000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.125000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       146000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       146000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 48666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 48666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           551.519818                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              166210                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4668                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.606255                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   551.519818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.538594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.538594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            340562                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           340562                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    234749500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    234749500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
