Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 25 09:13:30 2024
| Host         : Ethan-Lowder-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    204.604        0.000                      0                 3040        0.029        0.000                      0                 3040        0.027        0.000                       0                  2642  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100MHz            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 106.667}      213.333         4.688           
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      204.604        0.000                      0                 3040        0.029        0.000                      0                 3040        0.027        0.000                       0                  2638  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      204.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             204.604ns  (required time - arrival time)
  Source:                 master/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 1.784ns (21.388%)  route 6.557ns (78.612%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 211.846 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.625    -0.887    master/clk_out1
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  master/FSM_sequential_state_reg[2]/Q
                         net (fo=67, routed)          2.298     1.867    master/state__0[2]
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.017 f  master/counter[11]_i_5/O
                         net (fo=1, routed)           0.803     2.820    master/counter[11]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.146 r  master/counter[11]_i_3/O
                         net (fo=6, routed)           0.995     4.141    master/counter[11]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.150     4.291 r  master/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           1.015     5.306    master/FSM_sequential_state[0]_i_6_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.376     5.682 r  master/FSM_sequential_state[5]_i_8/O
                         net (fo=1, routed)           0.773     6.455    master/FSM_sequential_state[5]_i_8_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I5_O)        0.326     6.781 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.673     7.454    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  master/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.508   211.846    master/clk_out1
    SLICE_X61Y95         FDRE                                         r  master/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.562   212.407    
                         clock uncertainty           -0.144   212.264    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.205   212.059    master/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                        212.059    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                204.604    

Slack (MET) :             204.715ns  (required time - arrival time)
  Source:                 master/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 1.784ns (21.678%)  route 6.446ns (78.322%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 211.845 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.625    -0.887    master/clk_out1
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  master/FSM_sequential_state_reg[2]/Q
                         net (fo=67, routed)          2.298     1.867    master/state__0[2]
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.017 f  master/counter[11]_i_5/O
                         net (fo=1, routed)           0.803     2.820    master/counter[11]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.146 r  master/counter[11]_i_3/O
                         net (fo=6, routed)           0.995     4.141    master/counter[11]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.150     4.291 r  master/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           1.015     5.306    master/FSM_sequential_state[0]_i_6_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.376     5.682 r  master/FSM_sequential_state[5]_i_8/O
                         net (fo=1, routed)           0.773     6.455    master/FSM_sequential_state[5]_i_8_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I5_O)        0.326     6.781 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.562     7.343    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.507   211.845    master/clk_out1
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.562   212.406    
                         clock uncertainty           -0.144   212.263    
    SLICE_X61Y91         FDRE (Setup_fdre_C_CE)      -0.205   212.058    master/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                        212.058    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                204.715    

Slack (MET) :             204.715ns  (required time - arrival time)
  Source:                 master/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/FSM_sequential_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 1.784ns (21.678%)  route 6.446ns (78.322%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 211.845 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.625    -0.887    master/clk_out1
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  master/FSM_sequential_state_reg[2]/Q
                         net (fo=67, routed)          2.298     1.867    master/state__0[2]
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.017 f  master/counter[11]_i_5/O
                         net (fo=1, routed)           0.803     2.820    master/counter[11]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.146 r  master/counter[11]_i_3/O
                         net (fo=6, routed)           0.995     4.141    master/counter[11]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.150     4.291 r  master/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           1.015     5.306    master/FSM_sequential_state[0]_i_6_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.376     5.682 r  master/FSM_sequential_state[5]_i_8/O
                         net (fo=1, routed)           0.773     6.455    master/FSM_sequential_state[5]_i_8_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I5_O)        0.326     6.781 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.562     7.343    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.507   211.845    master/clk_out1
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[5]/C
                         clock pessimism              0.562   212.406    
                         clock uncertainty           -0.144   212.263    
    SLICE_X61Y91         FDRE (Setup_fdre_C_CE)      -0.205   212.058    master/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                        212.058    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                204.715    

Slack (MET) :             204.843ns  (required time - arrival time)
  Source:                 master/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 1.784ns (21.972%)  route 6.336ns (78.028%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 211.846 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.625    -0.887    master/clk_out1
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  master/FSM_sequential_state_reg[2]/Q
                         net (fo=67, routed)          2.298     1.867    master/state__0[2]
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.017 f  master/counter[11]_i_5/O
                         net (fo=1, routed)           0.803     2.820    master/counter[11]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.146 r  master/counter[11]_i_3/O
                         net (fo=6, routed)           0.995     4.141    master/counter[11]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.150     4.291 r  master/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           1.015     5.306    master/FSM_sequential_state[0]_i_6_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.376     5.682 r  master/FSM_sequential_state[5]_i_8/O
                         net (fo=1, routed)           0.773     6.455    master/FSM_sequential_state[5]_i_8_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I5_O)        0.326     6.781 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.452     7.233    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  master/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.508   211.846    master/clk_out1
    SLICE_X63Y91         FDRE                                         r  master/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.579   212.424    
                         clock uncertainty           -0.144   212.281    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.205   212.076    master/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                        212.076    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                204.843    

Slack (MET) :             204.878ns  (required time - arrival time)
  Source:                 master/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 1.784ns (22.075%)  route 6.297ns (77.924%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 211.846 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.625    -0.887    master/clk_out1
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  master/FSM_sequential_state_reg[2]/Q
                         net (fo=67, routed)          2.298     1.867    master/state__0[2]
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.017 f  master/counter[11]_i_5/O
                         net (fo=1, routed)           0.803     2.820    master/counter[11]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.146 r  master/counter[11]_i_3/O
                         net (fo=6, routed)           0.995     4.141    master/counter[11]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.150     4.291 r  master/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           1.015     5.306    master/FSM_sequential_state[0]_i_6_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.376     5.682 r  master/FSM_sequential_state[5]_i_8/O
                         net (fo=1, routed)           0.773     6.455    master/FSM_sequential_state[5]_i_8_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I5_O)        0.326     6.781 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.414     7.194    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  master/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.508   211.846    master/clk_out1
    SLICE_X63Y92         FDRE                                         r  master/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.576   212.421    
                         clock uncertainty           -0.144   212.278    
    SLICE_X63Y92         FDRE (Setup_fdre_C_CE)      -0.205   212.073    master/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                        212.073    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                204.878    

Slack (MET) :             204.903ns  (required time - arrival time)
  Source:                 master/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 1.784ns (22.075%)  route 6.297ns (77.924%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 211.846 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.625    -0.887    master/clk_out1
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  master/FSM_sequential_state_reg[2]/Q
                         net (fo=67, routed)          2.298     1.867    master/state__0[2]
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.150     2.017 f  master/counter[11]_i_5/O
                         net (fo=1, routed)           0.803     2.820    master/counter[11]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.326     3.146 r  master/counter[11]_i_3/O
                         net (fo=6, routed)           0.995     4.141    master/counter[11]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.150     4.291 r  master/FSM_sequential_state[0]_i_6/O
                         net (fo=2, routed)           1.015     5.306    master/FSM_sequential_state[0]_i_6_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.376     5.682 r  master/FSM_sequential_state[5]_i_8/O
                         net (fo=1, routed)           0.773     6.455    master/FSM_sequential_state[5]_i_8_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I5_O)        0.326     6.781 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.414     7.194    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.508   211.846    master/clk_out1
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.601   212.446    
                         clock uncertainty           -0.144   212.303    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.205   212.098    master/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                        212.098    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                204.903    

Slack (MET) :             205.733ns  (required time - arrival time)
  Source:                 master/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.312ns (17.584%)  route 6.149ns (82.416%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 211.845 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.625    -0.887    master/clk_out1
    SLICE_X61Y95         FDRE                                         r  master/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.431 f  master/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          2.627     2.196    master/state__0[1]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.152     2.348 f  master/MSB[0]_i_2/O
                         net (fo=15, routed)          1.643     3.991    master/MSB[0]_i_2_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.332     4.323 r  master/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.616     4.939    master/FSM_sequential_state[2]_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I5_O)        0.124     5.063 r  master/FSM_sequential_state[5]_i_19/O
                         net (fo=3, routed)           0.468     5.532    master/FSM_sequential_state[5]_i_19_n_0
    SLICE_X61Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.656 r  master/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.795     6.450    master/FSM_sequential_state[0]_i_2_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.574 r  master/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.574    master/state__1[0]
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.507   211.845    master/clk_out1
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.576   212.420    
                         clock uncertainty           -0.144   212.277    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)        0.031   212.308    master/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                        212.308    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                205.733    

Slack (MET) :             205.867ns  (required time - arrival time)
  Source:                 master/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 1.188ns (16.246%)  route 6.125ns (83.754%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 211.846 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.625    -0.887    master/clk_out1
    SLICE_X61Y95         FDRE                                         r  master/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.431 f  master/FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          2.627     2.196    master/state__0[1]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.152     2.348 f  master/MSB[0]_i_2/O
                         net (fo=15, routed)          1.643     3.991    master/MSB[0]_i_2_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.332     4.323 r  master/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           1.040     5.363    master/FSM_sequential_state[2]_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  master/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.815     6.302    master/FSM_sequential_state[3]_i_4_n_0
    SLICE_X63Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.426 r  master/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.426    master/state__1[3]
    SLICE_X63Y91         FDRE                                         r  master/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.508   211.846    master/clk_out1
    SLICE_X63Y91         FDRE                                         r  master/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.562   212.407    
                         clock uncertainty           -0.144   212.264    
    SLICE_X63Y91         FDRE (Setup_fdre_C_D)        0.029   212.293    master/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                        212.293    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                205.867    

Slack (MET) :             205.888ns  (required time - arrival time)
  Source:                 debounce/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 1.188ns (16.469%)  route 6.026ns (83.531%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 211.844 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.624    -0.888    debounce/clk_out1
    SLICE_X61Y29         FDRE                                         r  debounce/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  debounce/state_reg/Q
                         net (fo=43, routed)          3.818     3.387    master/switch
    SLICE_X61Y89         LUT4 (Prop_lut4_I2_O)        0.152     3.539 r  master/out_i_27/O
                         net (fo=2, routed)           0.674     4.213    master/out_i_27_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I4_O)        0.332     4.545 r  master/out_i_17/O
                         net (fo=1, routed)           1.033     5.578    master/out_i_17_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.702 r  master/out_i_3/O
                         net (fo=1, routed)           0.500     6.202    master/out_i_3_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.326 r  master/out_i_1/O
                         net (fo=1, routed)           0.000     6.326    master/out_i_1_n_0
    SLICE_X59Y89         FDRE                                         r  master/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.506   211.844    master/clk_out1
    SLICE_X59Y89         FDRE                                         r  master/out_reg/C
                         clock pessimism              0.484   212.327    
                         clock uncertainty           -0.144   212.183    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.031   212.214    master/out_reg
  -------------------------------------------------------------------
                         required time                        212.214    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                205.888    

Slack (MET) :             205.907ns  (required time - arrival time)
  Source:                 master/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            master/counter_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            213.333ns  (clk_out1_clk_wiz_0 rise@213.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 1.148ns (16.843%)  route 5.668ns (83.157%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 211.781 - 213.333 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.559    -0.953    master/clk_out1
    SLICE_X55Y93         FDRE                                         r  master/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.497 f  master/counter_reg[2]/Q
                         net (fo=51, routed)          2.831     2.334    master/counter_reg_n_0_[2]
    SLICE_X63Y89         LUT3 (Prop_lut3_I2_O)        0.118     2.452 f  master/FSM_sequential_state[0]_i_11/O
                         net (fo=5, routed)           1.418     3.870    master/FSM_sequential_state[0]_i_11_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I3_O)        0.326     4.196 r  master/counter[8]_i_5/O
                         net (fo=3, routed)           0.598     4.794    master/counter[8]_i_5_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  master/counter[10]_i_3__0/O
                         net (fo=1, routed)           0.433     5.352    master/counter[10]_i_3__0_n_0
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.476 r  master/counter[10]_i_1/O
                         net (fo=4, routed)           0.387     5.863    master/counter[10]_i_1_n_0
    SLICE_X57Y94         FDSE                                         r  master/counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    213.333   213.333 r  
    W5                                                0.000   213.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   213.333    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   214.721 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   215.883    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   208.666 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   210.247    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   210.338 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.443   211.781    master/clk_out1
    SLICE_X57Y94         FDSE                                         r  master/counter_reg[10]/C
                         clock pessimism              0.562   212.342    
                         clock uncertainty           -0.144   212.199    
    SLICE_X57Y94         FDSE (Setup_fdse_C_S)       -0.429   211.770    master/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        211.770    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                205.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.628%)  route 0.187ns (59.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.560    -0.621    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X31Y91         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.187    -0.306    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[4]
    SLICE_X36Y90         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.828    -0.861    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X36Y90         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.022    -0.335    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.232%)  route 0.190ns (59.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.560    -0.621    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X31Y91         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.190    -0.303    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[5]
    SLICE_X36Y90         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.828    -0.861    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X36Y90         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.025    -0.332    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.270ns (61.741%)  route 0.167ns (38.259%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.559    -0.622    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y88         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.167    -0.314    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[3]
    SLICE_X34Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.185 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.185    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X34Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.826    -0.863    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.134    -0.225    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.833%)  route 0.213ns (60.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.557    -0.624    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y85         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.213    -0.270    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/D[3]
    SLICE_X33Y86         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.824    -0.865    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y86         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.046    -0.315    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.311ns (70.143%)  route 0.132ns (29.857%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.559    -0.622    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.132    -0.349    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[6]
    SLICE_X34Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.232 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.232    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.179 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.179    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X34Y90         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.827    -0.862    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y90         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.134    -0.224    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.311ns (70.143%)  route 0.132ns (29.857%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.559    -0.622    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y88         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.132    -0.349    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[2]
    SLICE_X34Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.232 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.232    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.179 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.179    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X34Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.826    -0.863    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.134    -0.225    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.784%)  route 0.162ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.559    -0.622    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X34Y90         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.162    -0.313    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[26]_0[5]
    SLICE_X36Y90         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.828    -0.861    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X36Y90         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)        -0.006    -0.363    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.324ns (70.993%)  route 0.132ns (29.007%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.559    -0.622    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y88         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.132    -0.349    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[2]
    SLICE_X34Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.232 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.232    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.166 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.166    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[6]
    SLICE_X34Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.826    -0.863    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.134    -0.225    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.270ns (58.489%)  route 0.192ns (41.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.559    -0.622    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y88         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.192    -0.290    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[1]
    SLICE_X34Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.161 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.161    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[3]
    SLICE_X34Y88         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.826    -0.863    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y88         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.134    -0.225    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.270ns (58.489%)  route 0.192ns (41.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.559    -0.622    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.192    -0.290    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_1[5]
    SLICE_X34Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.161 r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.161    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[7]
    SLICE_X34Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.826    -0.863    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y89         FDRE                                         r  calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.134    -0.225    calc/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 106.667 }
Period(ns):         213.333
Sources:            { gen/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         213.333     211.178    BUFGCTRL_X0Y0    gen/clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         213.333     211.179    DSP48_X1Y34      calc/x1_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         213.333     212.084    MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X55Y85     AC6_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X55Y85     AC6_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X55Y85     AC6_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X55Y85     AC6_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X55Y85     AC6_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X55Y85     AC6_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         213.333     212.333    SLICE_X55Y85     AC6_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       213.333     0.027      MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y90     calc/div0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y90     calc/div0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         106.667     105.687    SLICE_X52Y90     calc/div0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[38].pipe_reg[38][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         106.667     105.687    SLICE_X52Y90     calc/div0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[38].pipe_reg[38][0]_srl5/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y90     calc/div0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y90     calc/div0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         106.667     105.687    SLICE_X52Y90     calc/div0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[38].pipe_reg[38][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         106.667     105.687    SLICE_X52Y90     calc/div0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[38].pipe_reg[38][0]_srl5/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         106.667     105.687    SLICE_X52Y82     calc/div0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gen/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    gen/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  gen/clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 calc/temp_data_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.134ns  (logic 4.095ns (40.408%)  route 6.039ns (59.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.555    -0.957    calc/clk_out1
    SLICE_X47Y95         FDRE                                         r  calc/temp_data_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  calc/temp_data_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           6.039     5.501    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         3.676     9.177 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.177    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.912ns  (logic 3.957ns (39.920%)  route 5.955ns (60.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.559    -0.953    calc/clk_out1
    SLICE_X48Y98         FDRE                                         r  calc/temp_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  calc/temp_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.955     5.458    lopt_13
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.959 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.959    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.777ns  (logic 4.108ns (42.020%)  route 5.669ns (57.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.555    -0.957    calc/clk_out1
    SLICE_X47Y95         FDRE                                         r  calc/temp_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.538 r  calc/temp_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           5.669     5.131    lopt_11
    U15                  OBUF (Prop_obuf_I_O)         3.689     8.820 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.820    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.023ns (41.907%)  route 5.577ns (58.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.558    -0.954    calc/clk_out1
    SLICE_X50Y92         FDRE                                         r  calc/temp_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  calc/temp_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.577     5.141    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.645 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.645    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.378ns  (logic 4.027ns (42.939%)  route 5.351ns (57.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.558    -0.954    calc/clk_out1
    SLICE_X50Y92         FDRE                                         r  calc/temp_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  calc/temp_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.351     4.915    lopt_9
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.424 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.424    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/decoder/SEG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 4.111ns (43.839%)  route 5.266ns (56.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.559    -0.953    display/decoder/clk_out1
    SLICE_X55Y95         FDRE                                         r  display/decoder/SEG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  display/decoder/SEG_reg[4]/Q
                         net (fo=1, routed)           5.266     4.733    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.692     8.424 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.424    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.314ns  (logic 4.098ns (44.001%)  route 5.216ns (55.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.558    -0.954    calc/clk_out1
    SLICE_X49Y95         FDRE                                         r  calc/temp_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.535 r  calc/temp_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           5.216     4.681    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         3.679     8.360 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.360    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.154ns  (logic 3.965ns (43.312%)  route 5.189ns (56.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.555    -0.957    calc/clk_out1
    SLICE_X47Y95         FDRE                                         r  calc/temp_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  calc/temp_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           5.189     4.688    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.197 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.197    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/decoder/SEG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.990ns  (logic 4.129ns (45.929%)  route 4.861ns (54.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.559    -0.953    display/decoder/clk_out1
    SLICE_X55Y95         FDRE                                         r  display/decoder/SEG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.534 r  display/decoder/SEG_reg[2]/Q
                         net (fo=1, routed)           4.861     4.327    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710     8.037 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.037    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/decoder/SEG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 3.954ns (44.396%)  route 4.952ns (55.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.559    -0.953    display/decoder/clk_out1
    SLICE_X55Y95         FDRE                                         r  display/decoder/SEG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  display/decoder/SEG_reg[7]/Q
                         net (fo=1, routed)           4.952     4.455    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498     7.952 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.952    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.358ns (80.084%)  route 0.338ns (19.916%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.590    -0.591    master/clk_out1
    SLICE_X59Y89         FDRE                                         r  master/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  master/out_reg/Q
                         net (fo=2, routed)           0.338    -0.113    sda_IOBUF_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       1.217     1.104 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.104    sda
    L2                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/scl_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.347ns (76.423%)  route 0.416ns (23.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.593    -0.588    master/clk_out1
    SLICE_X63Y96         FDRE                                         r  master/scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  master/scl_reg_reg/Q
                         net (fo=2, routed)           0.416    -0.032    scl_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     1.174 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     1.174    scl
    J1                                                                r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.404ns (67.305%)  route 0.682ns (32.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.564    -0.617    calc/clk_out1
    SLICE_X53Y95         FDRE                                         r  calc/temp_data_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  calc/temp_data_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.682     0.193    lopt_6
    L1                   OBUF (Prop_obuf_I_O)         1.276     1.469 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.469    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.360ns (63.102%)  route 0.795ns (36.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.564    -0.617    calc/clk_out1
    SLICE_X53Y95         FDRE                                         r  calc/temp_data_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  calc/temp_data_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.795     0.319    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         1.219     1.538 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.538    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.349ns (61.331%)  route 0.851ns (38.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.564    -0.617    calc/clk_out1
    SLICE_X53Y95         FDRE                                         r  calc/temp_data_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  calc/temp_data_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.851     0.375    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         1.208     1.583 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.583    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.357ns (56.242%)  route 1.056ns (43.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.564    -0.617    calc/clk_out1
    SLICE_X53Y95         FDRE                                         r  calc/temp_data_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  calc/temp_data_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.056     0.580    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         1.216     1.796 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.796    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.367ns (51.228%)  route 1.302ns (48.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.564    -0.617    calc/clk_out1
    SLICE_X49Y95         FDRE                                         r  calc/temp_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  calc/temp_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.302     0.825    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.052 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.052    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.802ns  (logic 1.390ns (49.622%)  route 1.411ns (50.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.564    -0.617    calc/clk_out1
    SLICE_X53Y95         FDRE                                         r  calc/temp_data_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  calc/temp_data_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.411     0.922    lopt_15
    V3                   OBUF (Prop_obuf_I_O)         1.262     2.185 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.185    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/DIGIT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.368ns (48.554%)  route 1.450ns (51.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.564    -0.617    display/clk_out1
    SLICE_X54Y95         FDRE                                         r  display/DIGIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  display/DIGIT_reg[0]/Q
                         net (fo=1, routed)           1.450     0.996    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.200 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.200    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calc/temp_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.346ns (47.668%)  route 1.478ns (52.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.564    -0.617    calc/clk_out1
    SLICE_X53Y95         FDRE                                         r  calc/temp_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  calc/temp_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.478     1.001    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         1.205     2.206 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.206    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen/clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    gen/clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  gen/clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    gen/clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  gen/clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    gen/clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  gen/clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen/clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    gen/clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  gen/clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.004ns  (logic 2.309ns (32.970%)  route 4.695ns (67.030%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.671     3.455    master/LSB[5]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.326     3.781 f  master/counter[8]_i_4/O
                         net (fo=4, routed)           0.691     4.472    master/counter[8]_i_4_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.596 r  master/FSM_sequential_state[5]_i_22/O
                         net (fo=1, routed)           1.180     5.776    master/FSM_sequential_state[5]_i_22_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  master/FSM_sequential_state[5]_i_5/O
                         net (fo=1, routed)           0.306     6.207    master/FSM_sequential_state[5]_i_5_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.331 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.673     7.004    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  master/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.508    -1.488    master/clk_out1
    SLICE_X61Y95         FDRE                                         r  master/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.893ns  (logic 2.309ns (33.503%)  route 4.583ns (66.497%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.671     3.455    master/LSB[5]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.326     3.781 f  master/counter[8]_i_4/O
                         net (fo=4, routed)           0.691     4.472    master/counter[8]_i_4_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.596 r  master/FSM_sequential_state[5]_i_22/O
                         net (fo=1, routed)           1.180     5.776    master/FSM_sequential_state[5]_i_22_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  master/FSM_sequential_state[5]_i_5/O
                         net (fo=1, routed)           0.306     6.207    master/FSM_sequential_state[5]_i_5_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.331 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.562     6.893    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.507    -1.489    master/clk_out1
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/FSM_sequential_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.893ns  (logic 2.309ns (33.503%)  route 4.583ns (66.497%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.671     3.455    master/LSB[5]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.326     3.781 f  master/counter[8]_i_4/O
                         net (fo=4, routed)           0.691     4.472    master/counter[8]_i_4_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.596 r  master/FSM_sequential_state[5]_i_22/O
                         net (fo=1, routed)           1.180     5.776    master/FSM_sequential_state[5]_i_22_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  master/FSM_sequential_state[5]_i_5/O
                         net (fo=1, routed)           0.306     6.207    master/FSM_sequential_state[5]_i_5_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.331 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.562     6.893    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.507    -1.489    master/clk_out1
    SLICE_X61Y91         FDRE                                         r  master/FSM_sequential_state_reg[5]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.783ns  (logic 2.309ns (34.046%)  route 4.473ns (65.954%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.671     3.455    master/LSB[5]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.326     3.781 f  master/counter[8]_i_4/O
                         net (fo=4, routed)           0.691     4.472    master/counter[8]_i_4_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.596 r  master/FSM_sequential_state[5]_i_22/O
                         net (fo=1, routed)           1.180     5.776    master/FSM_sequential_state[5]_i_22_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  master/FSM_sequential_state[5]_i_5/O
                         net (fo=1, routed)           0.306     6.207    master/FSM_sequential_state[5]_i_5_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.331 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.452     6.783    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  master/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.508    -1.488    master/clk_out1
    SLICE_X63Y91         FDRE                                         r  master/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 2.309ns (34.239%)  route 4.435ns (65.761%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.671     3.455    master/LSB[5]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.326     3.781 f  master/counter[8]_i_4/O
                         net (fo=4, routed)           0.691     4.472    master/counter[8]_i_4_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.596 r  master/FSM_sequential_state[5]_i_22/O
                         net (fo=1, routed)           1.180     5.776    master/FSM_sequential_state[5]_i_22_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  master/FSM_sequential_state[5]_i_5/O
                         net (fo=1, routed)           0.306     6.207    master/FSM_sequential_state[5]_i_5_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.331 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.414     6.744    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.508    -1.488    master/clk_out1
    SLICE_X62Y91         FDRE                                         r  master/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 2.309ns (34.239%)  route 4.435ns (65.761%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.671     3.455    master/LSB[5]_i_2_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.326     3.781 f  master/counter[8]_i_4/O
                         net (fo=4, routed)           0.691     4.472    master/counter[8]_i_4_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.596 r  master/FSM_sequential_state[5]_i_22/O
                         net (fo=1, routed)           1.180     5.776    master/FSM_sequential_state[5]_i_22_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  master/FSM_sequential_state[5]_i_5/O
                         net (fo=1, routed)           0.306     6.207    master/FSM_sequential_state[5]_i_5_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.331 r  master/FSM_sequential_state[5]_i_1/O
                         net (fo=6, routed)           0.414     6.744    master/FSM_sequential_state[5]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  master/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.508    -1.488    master/clk_out1
    SLICE_X63Y92         FDRE                                         r  master/FSM_sequential_state_reg[4]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 2.185ns (35.209%)  route 4.021ns (64.791%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 r  master/LSB[5]_i_2/O
                         net (fo=12, routed)          1.604     4.388    master/LSB[5]_i_2_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.326     4.714 r  master/counter[13]_i_4/O
                         net (fo=1, routed)           0.641     5.355    master/counter[13]_i_4_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.479 r  master/counter[13]_i_3/O
                         net (fo=3, routed)           0.603     6.082    master/counter[13]_i_3_n_0
    SLICE_X57Y95         LUT3 (Prop_lut3_I2_O)        0.124     6.206 r  master/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     6.206    master/counter[12]_i_1_n_0
    SLICE_X57Y95         FDRE                                         r  master/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.443    -1.553    master/clk_out1
    SLICE_X57Y95         FDRE                                         r  master/counter_reg[12]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.200ns  (logic 2.179ns (35.146%)  route 4.021ns (64.854%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 r  master/LSB[5]_i_2/O
                         net (fo=12, routed)          1.604     4.388    master/LSB[5]_i_2_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.326     4.714 r  master/counter[13]_i_4/O
                         net (fo=1, routed)           0.641     5.355    master/counter[13]_i_4_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.479 r  master/counter[13]_i_3/O
                         net (fo=3, routed)           0.603     6.082    master/counter[13]_i_3_n_0
    SLICE_X57Y95         LUT3 (Prop_lut3_I2_O)        0.118     6.200 r  master/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     6.200    master/counter[13]_i_1_n_0
    SLICE_X57Y95         FDRE                                         r  master/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.443    -1.553    master/clk_out1
    SLICE_X57Y95         FDRE                                         r  master/counter_reg[13]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/counter_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.177ns  (logic 2.185ns (35.375%)  route 3.992ns (64.625%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 r  master/LSB[5]_i_2/O
                         net (fo=12, routed)          1.222     4.006    master/LSB[5]_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.326     4.332 r  master/counter[10]_i_5/O
                         net (fo=2, routed)           0.902     5.234    master/counter[10]_i_5_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  master/counter[10]_i_4/O
                         net (fo=5, routed)           0.308     5.666    master/counter[10]_i_4_n_0
    SLICE_X57Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.790 r  master/counter[10]_i_1/O
                         net (fo=4, routed)           0.387     6.177    master/counter[10]_i_1_n_0
    SLICE_X57Y94         FDSE                                         r  master/counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.443    -1.553    master/clk_out1
    SLICE_X57Y94         FDSE                                         r  master/counter_reg[10]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/counter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.177ns  (logic 2.185ns (35.375%)  route 3.992ns (64.625%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.173     2.634    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.150     2.784 r  master/LSB[5]_i_2/O
                         net (fo=12, routed)          1.222     4.006    master/LSB[5]_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.326     4.332 r  master/counter[10]_i_5/O
                         net (fo=2, routed)           0.902     5.234    master/counter[10]_i_5_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  master/counter[10]_i_4/O
                         net (fo=5, routed)           0.308     5.666    master/counter[10]_i_4_n_0
    SLICE_X57Y94         LUT3 (Prop_lut3_I2_O)        0.124     5.790 r  master/counter[10]_i_1/O
                         net (fo=4, routed)           0.387     6.177    master/counter[10]_i_1_n_0
    SLICE_X57Y94         FDSE                                         r  master/counter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        1.443    -1.553    master/clk_out1
    SLICE_X57Y94         FDSE                                         r  master/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/LSB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.382ns (36.385%)  route 0.668ns (63.615%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.440     0.669    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.046     0.715 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.228     0.944    master/LSB[5]_i_2_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.107     1.051 r  master/LSB[5]_i_1/O
                         net (fo=1, routed)           0.000     1.051    master/LSB[5]_i_1_n_0
    SLICE_X58Y86         FDRE                                         r  master/LSB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.856    -0.833    master/clk_out1
    SLICE_X58Y86         FDRE                                         r  master/LSB_reg[5]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/LSB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.319ns (29.364%)  route 0.768ns (70.636%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.486     0.715    master/sda_IBUF
    SLICE_X58Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.760 r  master/LSB[3]_i_2/O
                         net (fo=3, routed)           0.282     1.042    master/LSB[3]_i_2_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.087 r  master/LSB[0]_i_1/O
                         net (fo=1, routed)           0.000     1.087    master/LSB[0]_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  master/LSB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.856    -0.833    master/clk_out1
    SLICE_X58Y85         FDRE                                         r  master/LSB_reg[0]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/LSB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.319ns (28.046%)  route 0.819ns (71.954%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.486     0.715    master/sda_IBUF
    SLICE_X58Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.760 r  master/LSB[3]_i_2/O
                         net (fo=3, routed)           0.333     1.093    master/LSB[3]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.138 r  master/LSB[3]_i_1/O
                         net (fo=1, routed)           0.000     1.138    master/LSB[3]_i_1_n_0
    SLICE_X57Y87         FDRE                                         r  master/LSB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.830    -0.859    master/clk_out1
    SLICE_X57Y87         FDRE                                         r  master/LSB_reg[3]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/MSB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.319ns (27.470%)  route 0.843ns (72.530%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.486     0.715    master/sda_IBUF
    SLICE_X58Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.760 r  master/LSB[3]_i_2/O
                         net (fo=3, routed)           0.357     1.117    master/LSB[3]_i_2_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.162 r  master/MSB[2]_i_1/O
                         net (fo=1, routed)           0.000     1.162    master/MSB[2]_i_1_n_0
    SLICE_X58Y87         FDRE                                         r  master/MSB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.858    -0.832    master/clk_out1
    SLICE_X58Y87         FDRE                                         r  master/MSB_reg[2]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/MSB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.382ns (31.419%)  route 0.834ns (68.581%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.440     0.669    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.046     0.715 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.394     1.110    master/LSB[5]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.107     1.217 r  master/MSB[3]_i_1/O
                         net (fo=1, routed)           0.000     1.217    master/MSB[3]_i_1_n_0
    SLICE_X57Y87         FDRE                                         r  master/MSB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.830    -0.859    master/clk_out1
    SLICE_X57Y87         FDRE                                         r  master/MSB_reg[3]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/LSB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.386ns (31.315%)  route 0.847ns (68.685%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.486     0.715    master/sda_IBUF
    SLICE_X58Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.760 r  master/LSB[7]_i_2/O
                         net (fo=6, routed)           0.361     1.121    master/LSB[7]_i_2_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.112     1.233 r  master/LSB[1]_i_1/O
                         net (fo=1, routed)           0.000     1.233    master/LSB[1]_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  master/LSB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.856    -0.833    master/clk_out1
    SLICE_X58Y85         FDRE                                         r  master/LSB_reg[1]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/MSB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.382ns (30.812%)  route 0.858ns (69.188%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.440     0.669    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.046     0.715 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.418     1.134    master/LSB[5]_i_2_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.107     1.241 r  master/MSB[1]_i_1/O
                         net (fo=1, routed)           0.000     1.241    master/MSB[1]_i_1_n_0
    SLICE_X57Y87         FDRE                                         r  master/MSB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.830    -0.859    master/clk_out1
    SLICE_X57Y87         FDRE                                         r  master/MSB_reg[1]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/MSB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.382ns (30.789%)  route 0.859ns (69.211%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.440     0.669    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.046     0.715 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.419     1.134    master/LSB[5]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.107     1.241 r  master/MSB[7]_i_1/O
                         net (fo=1, routed)           0.000     1.241    master/MSB[7]_i_1_n_0
    SLICE_X56Y88         FDRE                                         r  master/MSB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.832    -0.857    master/clk_out1
    SLICE_X56Y88         FDRE                                         r  master/MSB_reg[7]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/LSB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.382ns (30.764%)  route 0.860ns (69.236%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.440     0.669    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.046     0.715 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.420     1.135    master/LSB[5]_i_2_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.107     1.242 r  master/LSB[4]_i_1/O
                         net (fo=1, routed)           0.000     1.242    master/LSB[4]_i_1_n_0
    SLICE_X56Y88         FDRE                                         r  master/LSB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.832    -0.857    master/clk_out1
    SLICE_X56Y88         FDRE                                         r  master/LSB_reg[4]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            master/MSB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@106.667ns period=213.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.382ns (30.489%)  route 0.871ns (69.511%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sda_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.440     0.669    master/sda_IBUF
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.046     0.715 f  master/LSB[5]_i_2/O
                         net (fo=12, routed)          0.431     1.147    master/LSB[5]_i_2_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.107     1.254 r  master/MSB[4]_i_1/O
                         net (fo=1, routed)           0.000     1.254    master/MSB[4]_i_1_n_0
    SLICE_X55Y88         FDRE                                         r  master/MSB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    gen/clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  gen/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    gen/clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  gen/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    gen/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  gen/clk/inst/clkout1_buf/O
                         net (fo=2636, routed)        0.832    -0.857    master/clk_out1
    SLICE_X55Y88         FDRE                                         r  master/MSB_reg[4]/C





