var group__nrf__memconf__hal =
[
    [ "NRF_MEMCONF_BLOCKTYPE_TRIM_MEMRETTRIM_MASK", "group__nrf__memconf__hal.html#gaa02f9a3c248ac1509d7c4e40ce258be3", null ],
    [ "NRF_MEMCONF_BLOCKTYPE_TRIM_MEMTRIM_MASK", "group__nrf__memconf__hal.html#ga883124628dc69b08b300beb2c49b293a", null ],
    [ "NRF_MEMCONF_HAS_REPAIR", "group__nrf__memconf__hal.html#ga3eaf81c758f2dde9c67a2353deb09833", null ],
    [ "NRF_MEMCONF_HAS_RET2", "group__nrf__memconf__hal.html#gaa20af47a78b8f3b9ac39f42541eb23a3", null ],
    [ "NRF_MEMCONF_HAS_TRIM", "group__nrf__memconf__hal.html#ga9d74897ebb4db293268e4a2619a29df9", null ],
    [ "NRF_MEMCONF_POWERBLOCK_COUNT", "group__nrf__memconf__hal.html#ga33951a809501fdb64d108d298edf60c5", null ],
    [ "NRF_MEMCONF_POWERBLOCK_RAMBLOCK_CONTROL_COUNT", "group__nrf__memconf__hal.html#ga008b11a4382166a6e5b21aafa7c991eb", null ],
    [ "NRF_MEMCONF_POWERBLOCK_RAMBLOCK_RET2_COUNT", "group__nrf__memconf__hal.html#gafa2b77c9cc3c46e8bfeb26a5c9dac3e6", null ],
    [ "NRF_MEMCONF_POWERBLOCK_RAMBLOCK_RET_COUNT", "group__nrf__memconf__hal.html#ga4bad8ecf204f90d9b57e136f3c491776", null ],
    [ "nrf_memconf_bitline_address_get", "group__nrf__memconf__hal.html#gac4a27674bc33a4f4635e3eef10864a1c", null ],
    [ "nrf_memconf_bitline_address_set", "group__nrf__memconf__hal.html#ga7f3f267eb18728560baa4eabb1bea9f7", null ],
    [ "nrf_memconf_bitline_enable_check", "group__nrf__memconf__hal.html#gaa4fc6b01cabb1b55fc9514437db9f93f", null ],
    [ "nrf_memconf_bitline_enable_set", "group__nrf__memconf__hal.html#ga0be48de35366cf424dfe5eb525615dbd", null ],
    [ "nrf_memconf_memtrim_get", "group__nrf__memconf__hal.html#gad1fd2cbc0b909ec296b803a1b66ad67e", null ],
    [ "nrf_memconf_memtrim_set", "group__nrf__memconf__hal.html#ga247d8a6a94b5723fb0c8691aebe9516a", null ],
    [ "nrf_memconf_ramblock_control_enable_check", "group__nrf__memconf__hal.html#ga87e9a6f6830f1ddb1ea13b0a138ff1ae", null ],
    [ "nrf_memconf_ramblock_control_enable_set", "group__nrf__memconf__hal.html#ga75447cbe69859f92eae63e20902270f2", null ],
    [ "nrf_memconf_ramblock_control_mask_enable_set", "group__nrf__memconf__hal.html#gaf2a5a4bdc28765236c99c57c9970cb84", null ],
    [ "nrf_memconf_ramblock_ret2_enable_check", "group__nrf__memconf__hal.html#gafe0a90242e15343c0b03a34b1b8a1b7b", null ],
    [ "nrf_memconf_ramblock_ret2_enable_set", "group__nrf__memconf__hal.html#ga5c4d82346ab75a90cea675f0394d021f", null ],
    [ "nrf_memconf_ramblock_ret_enable_check", "group__nrf__memconf__hal.html#ga54d5276c5103921cb5838753b219cea3", null ],
    [ "nrf_memconf_ramblock_ret_enable_set", "group__nrf__memconf__hal.html#ga4457452af0ed8baa961ddeca7fc9da1c", null ],
    [ "nrf_memconf_ramblock_ret_mask_enable_set", "group__nrf__memconf__hal.html#ga22ffa4284e1885a22aecc02a1ccc96b5", null ],
    [ "nrf_memconf_rettrim_get", "group__nrf__memconf__hal.html#ga5f45534abf3eae09ed2f4b2bd625a683", null ],
    [ "nrf_memconf_rettrim_set", "group__nrf__memconf__hal.html#ga1f17f18a37409f912698a4806486dd63", null ]
];