DECL|CLOCK_CTL|member|__IOM uint32_t CLOCK_CTL; /*!< 0x00000010 Clock control */
DECL|CMD|member|__IOM uint32_t CMD; /*!< 0x00000020 Command */
DECL|CTL|member|__IOM uint32_t CTL; /*!< 0x00000000 Control */
DECL|I2S_CLOCK_CTL_CLOCK_DIV_Msk|macro|I2S_CLOCK_CTL_CLOCK_DIV_Msk
DECL|I2S_CLOCK_CTL_CLOCK_DIV_Pos|macro|I2S_CLOCK_CTL_CLOCK_DIV_Pos
DECL|I2S_CLOCK_CTL_CLOCK_SEL_Msk|macro|I2S_CLOCK_CTL_CLOCK_SEL_Msk
DECL|I2S_CLOCK_CTL_CLOCK_SEL_Pos|macro|I2S_CLOCK_CTL_CLOCK_SEL_Pos
DECL|I2S_CMD_RX_START_Msk|macro|I2S_CMD_RX_START_Msk
DECL|I2S_CMD_RX_START_Pos|macro|I2S_CMD_RX_START_Pos
DECL|I2S_CMD_TX_PAUSE_Msk|macro|I2S_CMD_TX_PAUSE_Msk
DECL|I2S_CMD_TX_PAUSE_Pos|macro|I2S_CMD_TX_PAUSE_Pos
DECL|I2S_CMD_TX_START_Msk|macro|I2S_CMD_TX_START_Msk
DECL|I2S_CMD_TX_START_Pos|macro|I2S_CMD_TX_START_Pos
DECL|I2S_CTL_RX_ENABLED_Msk|macro|I2S_CTL_RX_ENABLED_Msk
DECL|I2S_CTL_RX_ENABLED_Pos|macro|I2S_CTL_RX_ENABLED_Pos
DECL|I2S_CTL_TX_ENABLED_Msk|macro|I2S_CTL_TX_ENABLED_Msk
DECL|I2S_CTL_TX_ENABLED_Pos|macro|I2S_CTL_TX_ENABLED_Pos
DECL|I2S_INTR_MASKED_RX_FULL_Msk|macro|I2S_INTR_MASKED_RX_FULL_Msk
DECL|I2S_INTR_MASKED_RX_FULL_Pos|macro|I2S_INTR_MASKED_RX_FULL_Pos
DECL|I2S_INTR_MASKED_RX_NOT_EMPTY_Msk|macro|I2S_INTR_MASKED_RX_NOT_EMPTY_Msk
DECL|I2S_INTR_MASKED_RX_NOT_EMPTY_Pos|macro|I2S_INTR_MASKED_RX_NOT_EMPTY_Pos
DECL|I2S_INTR_MASKED_RX_OVERFLOW_Msk|macro|I2S_INTR_MASKED_RX_OVERFLOW_Msk
DECL|I2S_INTR_MASKED_RX_OVERFLOW_Pos|macro|I2S_INTR_MASKED_RX_OVERFLOW_Pos
DECL|I2S_INTR_MASKED_RX_TRIGGER_Msk|macro|I2S_INTR_MASKED_RX_TRIGGER_Msk
DECL|I2S_INTR_MASKED_RX_TRIGGER_Pos|macro|I2S_INTR_MASKED_RX_TRIGGER_Pos
DECL|I2S_INTR_MASKED_RX_UNDERFLOW_Msk|macro|I2S_INTR_MASKED_RX_UNDERFLOW_Msk
DECL|I2S_INTR_MASKED_RX_UNDERFLOW_Pos|macro|I2S_INTR_MASKED_RX_UNDERFLOW_Pos
DECL|I2S_INTR_MASKED_RX_WD_Msk|macro|I2S_INTR_MASKED_RX_WD_Msk
DECL|I2S_INTR_MASKED_RX_WD_Pos|macro|I2S_INTR_MASKED_RX_WD_Pos
DECL|I2S_INTR_MASKED_TX_EMPTY_Msk|macro|I2S_INTR_MASKED_TX_EMPTY_Msk
DECL|I2S_INTR_MASKED_TX_EMPTY_Pos|macro|I2S_INTR_MASKED_TX_EMPTY_Pos
DECL|I2S_INTR_MASKED_TX_NOT_FULL_Msk|macro|I2S_INTR_MASKED_TX_NOT_FULL_Msk
DECL|I2S_INTR_MASKED_TX_NOT_FULL_Pos|macro|I2S_INTR_MASKED_TX_NOT_FULL_Pos
DECL|I2S_INTR_MASKED_TX_OVERFLOW_Msk|macro|I2S_INTR_MASKED_TX_OVERFLOW_Msk
DECL|I2S_INTR_MASKED_TX_OVERFLOW_Pos|macro|I2S_INTR_MASKED_TX_OVERFLOW_Pos
DECL|I2S_INTR_MASKED_TX_TRIGGER_Msk|macro|I2S_INTR_MASKED_TX_TRIGGER_Msk
DECL|I2S_INTR_MASKED_TX_TRIGGER_Pos|macro|I2S_INTR_MASKED_TX_TRIGGER_Pos
DECL|I2S_INTR_MASKED_TX_UNDERFLOW_Msk|macro|I2S_INTR_MASKED_TX_UNDERFLOW_Msk
DECL|I2S_INTR_MASKED_TX_UNDERFLOW_Pos|macro|I2S_INTR_MASKED_TX_UNDERFLOW_Pos
DECL|I2S_INTR_MASKED_TX_WD_Msk|macro|I2S_INTR_MASKED_TX_WD_Msk
DECL|I2S_INTR_MASKED_TX_WD_Pos|macro|I2S_INTR_MASKED_TX_WD_Pos
DECL|I2S_INTR_MASK_RX_FULL_Msk|macro|I2S_INTR_MASK_RX_FULL_Msk
DECL|I2S_INTR_MASK_RX_FULL_Pos|macro|I2S_INTR_MASK_RX_FULL_Pos
DECL|I2S_INTR_MASK_RX_NOT_EMPTY_Msk|macro|I2S_INTR_MASK_RX_NOT_EMPTY_Msk
DECL|I2S_INTR_MASK_RX_NOT_EMPTY_Pos|macro|I2S_INTR_MASK_RX_NOT_EMPTY_Pos
DECL|I2S_INTR_MASK_RX_OVERFLOW_Msk|macro|I2S_INTR_MASK_RX_OVERFLOW_Msk
DECL|I2S_INTR_MASK_RX_OVERFLOW_Pos|macro|I2S_INTR_MASK_RX_OVERFLOW_Pos
DECL|I2S_INTR_MASK_RX_TRIGGER_Msk|macro|I2S_INTR_MASK_RX_TRIGGER_Msk
DECL|I2S_INTR_MASK_RX_TRIGGER_Pos|macro|I2S_INTR_MASK_RX_TRIGGER_Pos
DECL|I2S_INTR_MASK_RX_UNDERFLOW_Msk|macro|I2S_INTR_MASK_RX_UNDERFLOW_Msk
DECL|I2S_INTR_MASK_RX_UNDERFLOW_Pos|macro|I2S_INTR_MASK_RX_UNDERFLOW_Pos
DECL|I2S_INTR_MASK_RX_WD_Msk|macro|I2S_INTR_MASK_RX_WD_Msk
DECL|I2S_INTR_MASK_RX_WD_Pos|macro|I2S_INTR_MASK_RX_WD_Pos
DECL|I2S_INTR_MASK_TX_EMPTY_Msk|macro|I2S_INTR_MASK_TX_EMPTY_Msk
DECL|I2S_INTR_MASK_TX_EMPTY_Pos|macro|I2S_INTR_MASK_TX_EMPTY_Pos
DECL|I2S_INTR_MASK_TX_NOT_FULL_Msk|macro|I2S_INTR_MASK_TX_NOT_FULL_Msk
DECL|I2S_INTR_MASK_TX_NOT_FULL_Pos|macro|I2S_INTR_MASK_TX_NOT_FULL_Pos
DECL|I2S_INTR_MASK_TX_OVERFLOW_Msk|macro|I2S_INTR_MASK_TX_OVERFLOW_Msk
DECL|I2S_INTR_MASK_TX_OVERFLOW_Pos|macro|I2S_INTR_MASK_TX_OVERFLOW_Pos
DECL|I2S_INTR_MASK_TX_TRIGGER_Msk|macro|I2S_INTR_MASK_TX_TRIGGER_Msk
DECL|I2S_INTR_MASK_TX_TRIGGER_Pos|macro|I2S_INTR_MASK_TX_TRIGGER_Pos
DECL|I2S_INTR_MASK_TX_UNDERFLOW_Msk|macro|I2S_INTR_MASK_TX_UNDERFLOW_Msk
DECL|I2S_INTR_MASK_TX_UNDERFLOW_Pos|macro|I2S_INTR_MASK_TX_UNDERFLOW_Pos
DECL|I2S_INTR_MASK_TX_WD_Msk|macro|I2S_INTR_MASK_TX_WD_Msk
DECL|I2S_INTR_MASK_TX_WD_Pos|macro|I2S_INTR_MASK_TX_WD_Pos
DECL|I2S_INTR_RX_FULL_Msk|macro|I2S_INTR_RX_FULL_Msk
DECL|I2S_INTR_RX_FULL_Pos|macro|I2S_INTR_RX_FULL_Pos
DECL|I2S_INTR_RX_NOT_EMPTY_Msk|macro|I2S_INTR_RX_NOT_EMPTY_Msk
DECL|I2S_INTR_RX_NOT_EMPTY_Pos|macro|I2S_INTR_RX_NOT_EMPTY_Pos
DECL|I2S_INTR_RX_OVERFLOW_Msk|macro|I2S_INTR_RX_OVERFLOW_Msk
DECL|I2S_INTR_RX_OVERFLOW_Pos|macro|I2S_INTR_RX_OVERFLOW_Pos
DECL|I2S_INTR_RX_TRIGGER_Msk|macro|I2S_INTR_RX_TRIGGER_Msk
DECL|I2S_INTR_RX_TRIGGER_Pos|macro|I2S_INTR_RX_TRIGGER_Pos
DECL|I2S_INTR_RX_UNDERFLOW_Msk|macro|I2S_INTR_RX_UNDERFLOW_Msk
DECL|I2S_INTR_RX_UNDERFLOW_Pos|macro|I2S_INTR_RX_UNDERFLOW_Pos
DECL|I2S_INTR_RX_WD_Msk|macro|I2S_INTR_RX_WD_Msk
DECL|I2S_INTR_RX_WD_Pos|macro|I2S_INTR_RX_WD_Pos
DECL|I2S_INTR_SET_RX_FULL_Msk|macro|I2S_INTR_SET_RX_FULL_Msk
DECL|I2S_INTR_SET_RX_FULL_Pos|macro|I2S_INTR_SET_RX_FULL_Pos
DECL|I2S_INTR_SET_RX_NOT_EMPTY_Msk|macro|I2S_INTR_SET_RX_NOT_EMPTY_Msk
DECL|I2S_INTR_SET_RX_NOT_EMPTY_Pos|macro|I2S_INTR_SET_RX_NOT_EMPTY_Pos
DECL|I2S_INTR_SET_RX_OVERFLOW_Msk|macro|I2S_INTR_SET_RX_OVERFLOW_Msk
DECL|I2S_INTR_SET_RX_OVERFLOW_Pos|macro|I2S_INTR_SET_RX_OVERFLOW_Pos
DECL|I2S_INTR_SET_RX_TRIGGER_Msk|macro|I2S_INTR_SET_RX_TRIGGER_Msk
DECL|I2S_INTR_SET_RX_TRIGGER_Pos|macro|I2S_INTR_SET_RX_TRIGGER_Pos
DECL|I2S_INTR_SET_RX_UNDERFLOW_Msk|macro|I2S_INTR_SET_RX_UNDERFLOW_Msk
DECL|I2S_INTR_SET_RX_UNDERFLOW_Pos|macro|I2S_INTR_SET_RX_UNDERFLOW_Pos
DECL|I2S_INTR_SET_RX_WD_Msk|macro|I2S_INTR_SET_RX_WD_Msk
DECL|I2S_INTR_SET_RX_WD_Pos|macro|I2S_INTR_SET_RX_WD_Pos
DECL|I2S_INTR_SET_TX_EMPTY_Msk|macro|I2S_INTR_SET_TX_EMPTY_Msk
DECL|I2S_INTR_SET_TX_EMPTY_Pos|macro|I2S_INTR_SET_TX_EMPTY_Pos
DECL|I2S_INTR_SET_TX_NOT_FULL_Msk|macro|I2S_INTR_SET_TX_NOT_FULL_Msk
DECL|I2S_INTR_SET_TX_NOT_FULL_Pos|macro|I2S_INTR_SET_TX_NOT_FULL_Pos
DECL|I2S_INTR_SET_TX_OVERFLOW_Msk|macro|I2S_INTR_SET_TX_OVERFLOW_Msk
DECL|I2S_INTR_SET_TX_OVERFLOW_Pos|macro|I2S_INTR_SET_TX_OVERFLOW_Pos
DECL|I2S_INTR_SET_TX_TRIGGER_Msk|macro|I2S_INTR_SET_TX_TRIGGER_Msk
DECL|I2S_INTR_SET_TX_TRIGGER_Pos|macro|I2S_INTR_SET_TX_TRIGGER_Pos
DECL|I2S_INTR_SET_TX_UNDERFLOW_Msk|macro|I2S_INTR_SET_TX_UNDERFLOW_Msk
DECL|I2S_INTR_SET_TX_UNDERFLOW_Pos|macro|I2S_INTR_SET_TX_UNDERFLOW_Pos
DECL|I2S_INTR_SET_TX_WD_Msk|macro|I2S_INTR_SET_TX_WD_Msk
DECL|I2S_INTR_SET_TX_WD_Pos|macro|I2S_INTR_SET_TX_WD_Pos
DECL|I2S_INTR_TX_EMPTY_Msk|macro|I2S_INTR_TX_EMPTY_Msk
DECL|I2S_INTR_TX_EMPTY_Pos|macro|I2S_INTR_TX_EMPTY_Pos
DECL|I2S_INTR_TX_NOT_FULL_Msk|macro|I2S_INTR_TX_NOT_FULL_Msk
DECL|I2S_INTR_TX_NOT_FULL_Pos|macro|I2S_INTR_TX_NOT_FULL_Pos
DECL|I2S_INTR_TX_OVERFLOW_Msk|macro|I2S_INTR_TX_OVERFLOW_Msk
DECL|I2S_INTR_TX_OVERFLOW_Pos|macro|I2S_INTR_TX_OVERFLOW_Pos
DECL|I2S_INTR_TX_TRIGGER_Msk|macro|I2S_INTR_TX_TRIGGER_Msk
DECL|I2S_INTR_TX_TRIGGER_Pos|macro|I2S_INTR_TX_TRIGGER_Pos
DECL|I2S_INTR_TX_UNDERFLOW_Msk|macro|I2S_INTR_TX_UNDERFLOW_Msk
DECL|I2S_INTR_TX_UNDERFLOW_Pos|macro|I2S_INTR_TX_UNDERFLOW_Pos
DECL|I2S_INTR_TX_WD_Msk|macro|I2S_INTR_TX_WD_Msk
DECL|I2S_INTR_TX_WD_Pos|macro|I2S_INTR_TX_WD_Pos
DECL|I2S_RX_CTL_BIT_EXTENSION_Msk|macro|I2S_RX_CTL_BIT_EXTENSION_Msk
DECL|I2S_RX_CTL_BIT_EXTENSION_Pos|macro|I2S_RX_CTL_BIT_EXTENSION_Pos
DECL|I2S_RX_CTL_B_CLOCK_INV_Msk|macro|I2S_RX_CTL_B_CLOCK_INV_Msk
DECL|I2S_RX_CTL_B_CLOCK_INV_Pos|macro|I2S_RX_CTL_B_CLOCK_INV_Pos
DECL|I2S_RX_CTL_CH_LEN_Msk|macro|I2S_RX_CTL_CH_LEN_Msk
DECL|I2S_RX_CTL_CH_LEN_Pos|macro|I2S_RX_CTL_CH_LEN_Pos
DECL|I2S_RX_CTL_CH_NR_Msk|macro|I2S_RX_CTL_CH_NR_Msk
DECL|I2S_RX_CTL_CH_NR_Pos|macro|I2S_RX_CTL_CH_NR_Pos
DECL|I2S_RX_CTL_I2S_MODE_Msk|macro|I2S_RX_CTL_I2S_MODE_Msk
DECL|I2S_RX_CTL_I2S_MODE_Pos|macro|I2S_RX_CTL_I2S_MODE_Pos
DECL|I2S_RX_CTL_MS_Msk|macro|I2S_RX_CTL_MS_Msk
DECL|I2S_RX_CTL_MS_Pos|macro|I2S_RX_CTL_MS_Pos
DECL|I2S_RX_CTL_SCKI_POL_Msk|macro|I2S_RX_CTL_SCKI_POL_Msk
DECL|I2S_RX_CTL_SCKI_POL_Pos|macro|I2S_RX_CTL_SCKI_POL_Pos
DECL|I2S_RX_CTL_SCKO_POL_Msk|macro|I2S_RX_CTL_SCKO_POL_Msk
DECL|I2S_RX_CTL_SCKO_POL_Pos|macro|I2S_RX_CTL_SCKO_POL_Pos
DECL|I2S_RX_CTL_WD_EN_Msk|macro|I2S_RX_CTL_WD_EN_Msk
DECL|I2S_RX_CTL_WD_EN_Pos|macro|I2S_RX_CTL_WD_EN_Pos
DECL|I2S_RX_CTL_WORD_LEN_Msk|macro|I2S_RX_CTL_WORD_LEN_Msk
DECL|I2S_RX_CTL_WORD_LEN_Pos|macro|I2S_RX_CTL_WORD_LEN_Pos
DECL|I2S_RX_CTL_WS_PULSE_Msk|macro|I2S_RX_CTL_WS_PULSE_Msk
DECL|I2S_RX_CTL_WS_PULSE_Pos|macro|I2S_RX_CTL_WS_PULSE_Pos
DECL|I2S_RX_FIFO_CTL_CLEAR_Msk|macro|I2S_RX_FIFO_CTL_CLEAR_Msk
DECL|I2S_RX_FIFO_CTL_CLEAR_Pos|macro|I2S_RX_FIFO_CTL_CLEAR_Pos
DECL|I2S_RX_FIFO_CTL_FREEZE_Msk|macro|I2S_RX_FIFO_CTL_FREEZE_Msk
DECL|I2S_RX_FIFO_CTL_FREEZE_Pos|macro|I2S_RX_FIFO_CTL_FREEZE_Pos
DECL|I2S_RX_FIFO_CTL_TRIGGER_LEVEL_Msk|macro|I2S_RX_FIFO_CTL_TRIGGER_LEVEL_Msk
DECL|I2S_RX_FIFO_CTL_TRIGGER_LEVEL_Pos|macro|I2S_RX_FIFO_CTL_TRIGGER_LEVEL_Pos
DECL|I2S_RX_FIFO_RD_DATA_Msk|macro|I2S_RX_FIFO_RD_DATA_Msk
DECL|I2S_RX_FIFO_RD_DATA_Pos|macro|I2S_RX_FIFO_RD_DATA_Pos
DECL|I2S_RX_FIFO_RD_SILENT_DATA_Msk|macro|I2S_RX_FIFO_RD_SILENT_DATA_Msk
DECL|I2S_RX_FIFO_RD_SILENT_DATA_Pos|macro|I2S_RX_FIFO_RD_SILENT_DATA_Pos
DECL|I2S_RX_FIFO_STATUS_RD_PTR_Msk|macro|I2S_RX_FIFO_STATUS_RD_PTR_Msk
DECL|I2S_RX_FIFO_STATUS_RD_PTR_Pos|macro|I2S_RX_FIFO_STATUS_RD_PTR_Pos
DECL|I2S_RX_FIFO_STATUS_USED_Msk|macro|I2S_RX_FIFO_STATUS_USED_Msk
DECL|I2S_RX_FIFO_STATUS_USED_Pos|macro|I2S_RX_FIFO_STATUS_USED_Pos
DECL|I2S_RX_FIFO_STATUS_WR_PTR_Msk|macro|I2S_RX_FIFO_STATUS_WR_PTR_Msk
DECL|I2S_RX_FIFO_STATUS_WR_PTR_Pos|macro|I2S_RX_FIFO_STATUS_WR_PTR_Pos
DECL|I2S_RX_WATCHDOG_WD_COUNTER_Msk|macro|I2S_RX_WATCHDOG_WD_COUNTER_Msk
DECL|I2S_RX_WATCHDOG_WD_COUNTER_Pos|macro|I2S_RX_WATCHDOG_WD_COUNTER_Pos
DECL|I2S_SECTION_SIZE|macro|I2S_SECTION_SIZE
DECL|I2S_TR_CTL_RX_REQ_EN_Msk|macro|I2S_TR_CTL_RX_REQ_EN_Msk
DECL|I2S_TR_CTL_RX_REQ_EN_Pos|macro|I2S_TR_CTL_RX_REQ_EN_Pos
DECL|I2S_TR_CTL_TX_REQ_EN_Msk|macro|I2S_TR_CTL_TX_REQ_EN_Msk
DECL|I2S_TR_CTL_TX_REQ_EN_Pos|macro|I2S_TR_CTL_TX_REQ_EN_Pos
DECL|I2S_TX_CTL_B_CLOCK_INV_Msk|macro|I2S_TX_CTL_B_CLOCK_INV_Msk
DECL|I2S_TX_CTL_B_CLOCK_INV_Pos|macro|I2S_TX_CTL_B_CLOCK_INV_Pos
DECL|I2S_TX_CTL_CH_LEN_Msk|macro|I2S_TX_CTL_CH_LEN_Msk
DECL|I2S_TX_CTL_CH_LEN_Pos|macro|I2S_TX_CTL_CH_LEN_Pos
DECL|I2S_TX_CTL_CH_NR_Msk|macro|I2S_TX_CTL_CH_NR_Msk
DECL|I2S_TX_CTL_CH_NR_Pos|macro|I2S_TX_CTL_CH_NR_Pos
DECL|I2S_TX_CTL_I2S_MODE_Msk|macro|I2S_TX_CTL_I2S_MODE_Msk
DECL|I2S_TX_CTL_I2S_MODE_Pos|macro|I2S_TX_CTL_I2S_MODE_Pos
DECL|I2S_TX_CTL_MS_Msk|macro|I2S_TX_CTL_MS_Msk
DECL|I2S_TX_CTL_MS_Pos|macro|I2S_TX_CTL_MS_Pos
DECL|I2S_TX_CTL_OVHDATA_Msk|macro|I2S_TX_CTL_OVHDATA_Msk
DECL|I2S_TX_CTL_OVHDATA_Pos|macro|I2S_TX_CTL_OVHDATA_Pos
DECL|I2S_TX_CTL_SCKI_POL_Msk|macro|I2S_TX_CTL_SCKI_POL_Msk
DECL|I2S_TX_CTL_SCKI_POL_Pos|macro|I2S_TX_CTL_SCKI_POL_Pos
DECL|I2S_TX_CTL_SCKO_POL_Msk|macro|I2S_TX_CTL_SCKO_POL_Msk
DECL|I2S_TX_CTL_SCKO_POL_Pos|macro|I2S_TX_CTL_SCKO_POL_Pos
DECL|I2S_TX_CTL_WD_EN_Msk|macro|I2S_TX_CTL_WD_EN_Msk
DECL|I2S_TX_CTL_WD_EN_Pos|macro|I2S_TX_CTL_WD_EN_Pos
DECL|I2S_TX_CTL_WORD_LEN_Msk|macro|I2S_TX_CTL_WORD_LEN_Msk
DECL|I2S_TX_CTL_WORD_LEN_Pos|macro|I2S_TX_CTL_WORD_LEN_Pos
DECL|I2S_TX_CTL_WS_PULSE_Msk|macro|I2S_TX_CTL_WS_PULSE_Msk
DECL|I2S_TX_CTL_WS_PULSE_Pos|macro|I2S_TX_CTL_WS_PULSE_Pos
DECL|I2S_TX_FIFO_CTL_CLEAR_Msk|macro|I2S_TX_FIFO_CTL_CLEAR_Msk
DECL|I2S_TX_FIFO_CTL_CLEAR_Pos|macro|I2S_TX_FIFO_CTL_CLEAR_Pos
DECL|I2S_TX_FIFO_CTL_FREEZE_Msk|macro|I2S_TX_FIFO_CTL_FREEZE_Msk
DECL|I2S_TX_FIFO_CTL_FREEZE_Pos|macro|I2S_TX_FIFO_CTL_FREEZE_Pos
DECL|I2S_TX_FIFO_CTL_TRIGGER_LEVEL_Msk|macro|I2S_TX_FIFO_CTL_TRIGGER_LEVEL_Msk
DECL|I2S_TX_FIFO_CTL_TRIGGER_LEVEL_Pos|macro|I2S_TX_FIFO_CTL_TRIGGER_LEVEL_Pos
DECL|I2S_TX_FIFO_STATUS_RD_PTR_Msk|macro|I2S_TX_FIFO_STATUS_RD_PTR_Msk
DECL|I2S_TX_FIFO_STATUS_RD_PTR_Pos|macro|I2S_TX_FIFO_STATUS_RD_PTR_Pos
DECL|I2S_TX_FIFO_STATUS_USED_Msk|macro|I2S_TX_FIFO_STATUS_USED_Msk
DECL|I2S_TX_FIFO_STATUS_USED_Pos|macro|I2S_TX_FIFO_STATUS_USED_Pos
DECL|I2S_TX_FIFO_STATUS_WR_PTR_Msk|macro|I2S_TX_FIFO_STATUS_WR_PTR_Msk
DECL|I2S_TX_FIFO_STATUS_WR_PTR_Pos|macro|I2S_TX_FIFO_STATUS_WR_PTR_Pos
DECL|I2S_TX_FIFO_WR_DATA_Msk|macro|I2S_TX_FIFO_WR_DATA_Msk
DECL|I2S_TX_FIFO_WR_DATA_Pos|macro|I2S_TX_FIFO_WR_DATA_Pos
DECL|I2S_TX_WATCHDOG_WD_COUNTER_Msk|macro|I2S_TX_WATCHDOG_WD_COUNTER_Msk
DECL|I2S_TX_WATCHDOG_WD_COUNTER_Pos|macro|I2S_TX_WATCHDOG_WD_COUNTER_Pos
DECL|I2S_V1_Type|typedef|} I2S_V1_Type; /*!< Size = 3856 (0xF10) */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x00000F0C Interrupt masked register */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000F08 Interrupt mask register */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000F04 Interrupt set register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000F00 Interrupt register */
DECL|RESERVED1|member|__IM uint32_t RESERVED1[3];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[7];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[15];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[6];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[86];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[61];
DECL|RESERVED7|member|__IM uint32_t RESERVED7[764];
DECL|RESERVED|member|__IM uint32_t RESERVED[3];
DECL|RX_CTL|member|__IOM uint32_t RX_CTL; /*!< 0x000000A0 Receiver control */
DECL|RX_FIFO_CTL|member|__IOM uint32_t RX_FIFO_CTL; /*!< 0x00000300 RX FIFO control */
DECL|RX_FIFO_RD_SILENT|member|__IM uint32_t RX_FIFO_RD_SILENT; /*!< 0x0000030C RX FIFO silent read */
DECL|RX_FIFO_RD|member|__IM uint32_t RX_FIFO_RD; /*!< 0x00000308 RX FIFO read */
DECL|RX_FIFO_STATUS|member|__IM uint32_t RX_FIFO_STATUS; /*!< 0x00000304 RX FIFO status */
DECL|RX_WATCHDOG|member|__IOM uint32_t RX_WATCHDOG; /*!< 0x000000A4 Receiver watchdog */
DECL|TR_CTL|member|__IOM uint32_t TR_CTL; /*!< 0x00000040 Trigger control */
DECL|TX_CTL|member|__IOM uint32_t TX_CTL; /*!< 0x00000080 Transmitter control */
DECL|TX_FIFO_CTL|member|__IOM uint32_t TX_FIFO_CTL; /*!< 0x00000200 TX FIFO control */
DECL|TX_FIFO_STATUS|member|__IM uint32_t TX_FIFO_STATUS; /*!< 0x00000204 TX FIFO status */
DECL|TX_FIFO_WR|member|__OM uint32_t TX_FIFO_WR; /*!< 0x00000208 TX FIFO write */
DECL|TX_WATCHDOG|member|__IOM uint32_t TX_WATCHDOG; /*!< 0x00000084 Transmitter watchdog */
DECL|_CYIP_I2S_H_|macro|_CYIP_I2S_H_
