
ra18_broker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a198  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a0  0800a380  0800a380  0000b380  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a920  0800a920  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a920  0800a920  0000b920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a928  0800a928  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a928  0800a928  0000b928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a92c  0800a92c  0000b92c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a930  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010b4  200001d8  0800ab04  0000c1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000128c  0800ab04  0000c28c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001464d  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003aa3  00000000  00000000  0002084a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  000242f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d8f  00000000  00000000  000254b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d1dd  00000000  00000000  0002623f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000179bd  00000000  00000000  0004341c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f3f1  00000000  00000000  0005add9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa1ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059d4  00000000  00000000  000fa210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000ffbe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d8 	.word	0x200001d8
 8000204:	00000000 	.word	0x00000000
 8000208:	0800a368 	.word	0x0800a368

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001dc 	.word	0x200001dc
 8000224:	0800a368 	.word	0x0800a368

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	@ 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_f2uiz>:
 8000d7c:	0042      	lsls	r2, r0, #1
 8000d7e:	d20e      	bcs.n	8000d9e <__aeabi_f2uiz+0x22>
 8000d80:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d84:	d30b      	bcc.n	8000d9e <__aeabi_f2uiz+0x22>
 8000d86:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d8a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d8e:	d409      	bmi.n	8000da4 <__aeabi_f2uiz+0x28>
 8000d90:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d94:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d98:	fa23 f002 	lsr.w	r0, r3, r2
 8000d9c:	4770      	bx	lr
 8000d9e:	f04f 0000 	mov.w	r0, #0
 8000da2:	4770      	bx	lr
 8000da4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000da8:	d101      	bne.n	8000dae <__aeabi_f2uiz+0x32>
 8000daa:	0242      	lsls	r2, r0, #9
 8000dac:	d102      	bne.n	8000db4 <__aeabi_f2uiz+0x38>
 8000dae:	f04f 30ff 	mov.w	r0, #4294967295
 8000db2:	4770      	bx	lr
 8000db4:	f04f 0000 	mov.w	r0, #0
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop

08000dbc <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000dc0:	4b17      	ldr	r3, [pc, #92]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000dc2:	4a18      	ldr	r2, [pc, #96]	@ (8000e24 <MX_CAN_Init+0x68>)
 8000dc4:	601a      	str	r2, [r3, #0]
  /* 36MHz / (Prescaler * (1 + BS1 + BS2)) = Bitrate
     Prescaler=3, BS1=10TQ, BS2=1TQ â†’ 36MHz/(3*(1+10+1)) = 1 Mbps */
  hcan.Init.Prescaler = 3;
 8000dc6:	4b16      	ldr	r3, [pc, #88]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000dc8:	2203      	movs	r2, #3
 8000dca:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000dcc:	4b14      	ldr	r3, [pc, #80]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000dd2:	4b13      	ldr	r3, [pc, #76]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000dd8:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000dda:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8000dde:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000de0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000de6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000dec:	4b0c      	ldr	r3, [pc, #48]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000dee:	2201      	movs	r2, #1
 8000df0:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000df2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000df8:	4b09      	ldr	r3, [pc, #36]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000dfe:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000e04:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000e0a:	4805      	ldr	r0, [pc, #20]	@ (8000e20 <MX_CAN_Init+0x64>)
 8000e0c:	f000 fd14 	bl	8001838 <HAL_CAN_Init>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8000e16:	f000 f927 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000e1a:	bf00      	nop
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	200001f4 	.word	0x200001f4
 8000e24:	40006400 	.word	0x40006400

08000e28 <HAL_CAN_MspInit>:


void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08a      	sub	sp, #40	@ 0x28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e30:	f107 0318 	add.w	r3, r7, #24
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a2e      	ldr	r2, [pc, #184]	@ (8000efc <HAL_CAN_MspInit+0xd4>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d155      	bne.n	8000ef4 <HAL_CAN_MspInit+0xcc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000e48:	4b2d      	ldr	r3, [pc, #180]	@ (8000f00 <HAL_CAN_MspInit+0xd8>)
 8000e4a:	69db      	ldr	r3, [r3, #28]
 8000e4c:	4a2c      	ldr	r2, [pc, #176]	@ (8000f00 <HAL_CAN_MspInit+0xd8>)
 8000e4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e52:	61d3      	str	r3, [r2, #28]
 8000e54:	4b2a      	ldr	r3, [pc, #168]	@ (8000f00 <HAL_CAN_MspInit+0xd8>)
 8000e56:	69db      	ldr	r3, [r3, #28]
 8000e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e5c:	617b      	str	r3, [r7, #20]
 8000e5e:	697b      	ldr	r3, [r7, #20]

    /* AFIO clock for remap */
    __HAL_RCC_AFIO_CLK_ENABLE();
 8000e60:	4b27      	ldr	r3, [pc, #156]	@ (8000f00 <HAL_CAN_MspInit+0xd8>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	4a26      	ldr	r2, [pc, #152]	@ (8000f00 <HAL_CAN_MspInit+0xd8>)
 8000e66:	f043 0301 	orr.w	r3, r3, #1
 8000e6a:	6193      	str	r3, [r2, #24]
 8000e6c:	4b24      	ldr	r3, [pc, #144]	@ (8000f00 <HAL_CAN_MspInit+0xd8>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	f003 0301 	and.w	r3, r3, #1
 8000e74:	613b      	str	r3, [r7, #16]
 8000e76:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
#else
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e78:	4b21      	ldr	r3, [pc, #132]	@ (8000f00 <HAL_CAN_MspInit+0xd8>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	4a20      	ldr	r2, [pc, #128]	@ (8000f00 <HAL_CAN_MspInit+0xd8>)
 8000e7e:	f043 0304 	orr.w	r3, r3, #4
 8000e82:	6193      	str	r3, [r2, #24]
 8000e84:	4b1e      	ldr	r3, [pc, #120]	@ (8000f00 <HAL_CAN_MspInit+0xd8>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f003 0304 	and.w	r3, r3, #4
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e90:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9e:	f107 0318 	add.w	r3, r7, #24
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4817      	ldr	r0, [pc, #92]	@ (8000f04 <HAL_CAN_MspInit+0xdc>)
 8000ea6:	f002 f8e3 	bl	8003070 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000eaa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb8:	f107 0318 	add.w	r3, r7, #24
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4811      	ldr	r0, [pc, #68]	@ (8000f04 <HAL_CAN_MspInit+0xdc>)
 8000ec0:	f002 f8d6 	bl	8003070 <HAL_GPIO_Init>
#endif

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 4, 0);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2104      	movs	r1, #4
 8000ec8:	2014      	movs	r0, #20
 8000eca:	f001 fc16 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000ece:	2014      	movs	r0, #20
 8000ed0:	f001 fc2f 	bl	8002732 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 3, 0);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2103      	movs	r1, #3
 8000ed8:	2015      	movs	r0, #21
 8000eda:	f001 fc0e 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000ede:	2015      	movs	r0, #21
 8000ee0:	f001 fc27 	bl	8002732 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 3, 0);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2103      	movs	r1, #3
 8000ee8:	2016      	movs	r0, #22
 8000eea:	f001 fc06 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000eee:	2016      	movs	r0, #22
 8000ef0:	f001 fc1f 	bl	8002732 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000ef4:	bf00      	nop
 8000ef6:	3728      	adds	r7, #40	@ 0x28
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40006400 	.word	0x40006400
 8000f00:	40021000 	.word	0x40021000
 8000f04:	40010800 	.word	0x40010800

08000f08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f0e:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <MX_DMA_Init+0x48>)
 8000f10:	695b      	ldr	r3, [r3, #20]
 8000f12:	4a0f      	ldr	r2, [pc, #60]	@ (8000f50 <MX_DMA_Init+0x48>)
 8000f14:	f043 0302 	orr.w	r3, r3, #2
 8000f18:	6153      	str	r3, [r2, #20]
 8000f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f50 <MX_DMA_Init+0x48>)
 8000f1c:	695b      	ldr	r3, [r3, #20]
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 3, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2103      	movs	r1, #3
 8000f2a:	203a      	movs	r0, #58	@ 0x3a
 8000f2c:	f001 fbe5 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8000f30:	203a      	movs	r0, #58	@ 0x3a
 8000f32:	f001 fbfe 	bl	8002732 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 3, 0);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2103      	movs	r1, #3
 8000f3a:	203b      	movs	r0, #59	@ 0x3b
 8000f3c:	f001 fbdd 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 8000f40:	203b      	movs	r0, #59	@ 0x3b
 8000f42:	f001 fbf6 	bl	8002732 <HAL_NVIC_EnableIRQ>

}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000

08000f54 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f5a:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <MX_GPIO_Init+0x58>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	4a13      	ldr	r2, [pc, #76]	@ (8000fac <MX_GPIO_Init+0x58>)
 8000f60:	f043 0320 	orr.w	r3, r3, #32
 8000f64:	6193      	str	r3, [r2, #24]
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <MX_GPIO_Init+0x58>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	f003 0320 	and.w	r3, r3, #32
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f72:	4b0e      	ldr	r3, [pc, #56]	@ (8000fac <MX_GPIO_Init+0x58>)
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	4a0d      	ldr	r2, [pc, #52]	@ (8000fac <MX_GPIO_Init+0x58>)
 8000f78:	f043 0304 	orr.w	r3, r3, #4
 8000f7c:	6193      	str	r3, [r2, #24]
 8000f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <MX_GPIO_Init+0x58>)
 8000f80:	699b      	ldr	r3, [r3, #24]
 8000f82:	f003 0304 	and.w	r3, r3, #4
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f8a:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <MX_GPIO_Init+0x58>)
 8000f8c:	699b      	ldr	r3, [r3, #24]
 8000f8e:	4a07      	ldr	r2, [pc, #28]	@ (8000fac <MX_GPIO_Init+0x58>)
 8000f90:	f043 0310 	orr.w	r3, r3, #16
 8000f94:	6193      	str	r3, [r2, #24]
 8000f96:	4b05      	ldr	r3, [pc, #20]	@ (8000fac <MX_GPIO_Init+0x58>)
 8000f98:	699b      	ldr	r3, [r3, #24]
 8000f9a:	f003 0310 	and.w	r3, r3, #16
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]

}
 8000fa2:	bf00      	nop
 8000fa4:	3714      	adds	r7, #20
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bc80      	pop	{r7}
 8000faa:	4770      	bx	lr
 8000fac:	40021000 	.word	0x40021000

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb4:	f000 fbba 	bl	800172c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb8:	f000 f811 	bl	8000fde <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbc:	f7ff ffca 	bl	8000f54 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc0:	f7ff ffa2 	bl	8000f08 <MX_DMA_Init>
  MX_UART5_Init();
 8000fc4:	f000 fa6a 	bl	800149c <MX_UART5_Init>
  MX_CAN_Init();
 8000fc8:	f7ff fef8 	bl	8000dbc <MX_CAN_Init>
  MX_TIM5_Init();
 8000fcc:	f000 f9c8 	bl	8001360 <MX_TIM5_Init>
  MX_UART4_Init();
 8000fd0:	f000 fa3a 	bl	8001448 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  user_setup();
 8000fd4:	f004 fcc4 	bl	8005960 <user_setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  user_loop();
 8000fd8:	f004 fd02 	bl	80059e0 <user_loop>
 8000fdc:	e7fc      	b.n	8000fd8 <main+0x28>

08000fde <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b090      	sub	sp, #64	@ 0x40
 8000fe2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe4:	f107 0318 	add.w	r3, r7, #24
 8000fe8:	2228      	movs	r2, #40	@ 0x28
 8000fea:	2100      	movs	r1, #0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f007 f8e5 	bl	80081bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001000:	2301      	movs	r3, #1
 8001002:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001004:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001008:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800100a:	2300      	movs	r3, #0
 800100c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800100e:	2301      	movs	r3, #1
 8001010:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001012:	2302      	movs	r3, #2
 8001014:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001016:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800101a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800101c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001020:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001022:	f107 0318 	add.w	r3, r7, #24
 8001026:	4618      	mov	r0, r3
 8001028:	f002 f9b6 	bl	8003398 <HAL_RCC_OscConfig>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001032:	f000 f819 	bl	8001068 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001036:	230f      	movs	r3, #15
 8001038:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800103a:	2302      	movs	r3, #2
 800103c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001046:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	2102      	movs	r1, #2
 8001050:	4618      	mov	r0, r3
 8001052:	f002 fc23 	bl	800389c <HAL_RCC_ClockConfig>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800105c:	f000 f804 	bl	8001068 <Error_Handler>
  }
}
 8001060:	bf00      	nop
 8001062:	3740      	adds	r7, #64	@ 0x40
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800106c:	b672      	cpsid	i
}
 800106e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001070:	bf00      	nop
 8001072:	e7fd      	b.n	8001070 <Error_Handler+0x8>

08001074 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800107a:	4b15      	ldr	r3, [pc, #84]	@ (80010d0 <HAL_MspInit+0x5c>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	4a14      	ldr	r2, [pc, #80]	@ (80010d0 <HAL_MspInit+0x5c>)
 8001080:	f043 0301 	orr.w	r3, r3, #1
 8001084:	6193      	str	r3, [r2, #24]
 8001086:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <HAL_MspInit+0x5c>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001092:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <HAL_MspInit+0x5c>)
 8001094:	69db      	ldr	r3, [r3, #28]
 8001096:	4a0e      	ldr	r2, [pc, #56]	@ (80010d0 <HAL_MspInit+0x5c>)
 8001098:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800109c:	61d3      	str	r3, [r2, #28]
 800109e:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <HAL_MspInit+0x5c>)
 80010a0:	69db      	ldr	r3, [r3, #28]
 80010a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010aa:	4b0a      	ldr	r3, [pc, #40]	@ (80010d4 <HAL_MspInit+0x60>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	4a04      	ldr	r2, [pc, #16]	@ (80010d4 <HAL_MspInit+0x60>)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c6:	bf00      	nop
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	40021000 	.word	0x40021000
 80010d4:	40010000 	.word	0x40010000

080010d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <NMI_Handler+0x4>

080010e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <HardFault_Handler+0x4>

080010e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010ec:	bf00      	nop
 80010ee:	e7fd      	b.n	80010ec <MemManage_Handler+0x4>

080010f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <BusFault_Handler+0x4>

080010f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010fc:	bf00      	nop
 80010fe:	e7fd      	b.n	80010fc <UsageFault_Handler+0x4>

08001100 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr

0800110c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr

08001118 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr

08001124 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001128:	f000 fb46 	bl	80017b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}

08001130 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001134:	4802      	ldr	r0, [pc, #8]	@ (8001140 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001136:	f000 fff7 	bl	8002128 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	200001f4 	.word	0x200001f4

08001144 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001148:	4802      	ldr	r0, [pc, #8]	@ (8001154 <CAN1_RX1_IRQHandler+0x10>)
 800114a:	f000 ffed 	bl	8002128 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	200001f4 	.word	0x200001f4

08001158 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800115c:	4802      	ldr	r0, [pc, #8]	@ (8001168 <CAN1_SCE_IRQHandler+0x10>)
 800115e:	f000 ffe3 	bl	8002128 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200001f4 	.word	0x200001f4

0800116c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001170:	4802      	ldr	r0, [pc, #8]	@ (800117c <TIM5_IRQHandler+0x10>)
 8001172:	f002 fd70 	bl	8003c56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000220 	.word	0x20000220

08001180 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001184:	4802      	ldr	r0, [pc, #8]	@ (8001190 <UART4_IRQHandler+0x10>)
 8001186:	f003 fad5 	bl	8004734 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000268 	.word	0x20000268

08001194 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001198:	4802      	ldr	r0, [pc, #8]	@ (80011a4 <UART5_IRQHandler+0x10>)
 800119a:	f003 facb 	bl	8004734 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	200002b0 	.word	0x200002b0

080011a8 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80011ac:	4802      	ldr	r0, [pc, #8]	@ (80011b8 <DMA2_Channel3_IRQHandler+0x10>)
 80011ae:	f001 fcf5 	bl	8002b9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	200002f8 	.word	0x200002f8

080011bc <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <DMA2_Channel4_5_IRQHandler+0x10>)
 80011c2:	f001 fceb 	bl	8002b9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	2000033c 	.word	0x2000033c

080011d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return 1;
 80011d4:	2301      	movs	r3, #1
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr

080011de <_kill>:

int _kill(int pid, int sig)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	b082      	sub	sp, #8
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	6078      	str	r0, [r7, #4]
 80011e6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011e8:	f007 f83a 	bl	8008260 <__errno>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2216      	movs	r2, #22
 80011f0:	601a      	str	r2, [r3, #0]
  return -1;
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <_exit>:

void _exit (int status)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b082      	sub	sp, #8
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001206:	f04f 31ff 	mov.w	r1, #4294967295
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff ffe7 	bl	80011de <_kill>
  while (1) {}    /* Make sure we hang here */
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <_exit+0x12>

08001214 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	e00a      	b.n	800123c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001226:	f3af 8000 	nop.w
 800122a:	4601      	mov	r1, r0
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	1c5a      	adds	r2, r3, #1
 8001230:	60ba      	str	r2, [r7, #8]
 8001232:	b2ca      	uxtb	r2, r1
 8001234:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	3301      	adds	r3, #1
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	429a      	cmp	r2, r3
 8001242:	dbf0      	blt.n	8001226 <_read+0x12>
  }

  return len;
 8001244:	687b      	ldr	r3, [r7, #4]
}
 8001246:	4618      	mov	r0, r3
 8001248:	3718      	adds	r7, #24
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b086      	sub	sp, #24
 8001252:	af00      	add	r7, sp, #0
 8001254:	60f8      	str	r0, [r7, #12]
 8001256:	60b9      	str	r1, [r7, #8]
 8001258:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
 800125e:	e009      	b.n	8001274 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	1c5a      	adds	r2, r3, #1
 8001264:	60ba      	str	r2, [r7, #8]
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	3301      	adds	r3, #1
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	697a      	ldr	r2, [r7, #20]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	429a      	cmp	r2, r3
 800127a:	dbf1      	blt.n	8001260 <_write+0x12>
  }
  return len;
 800127c:	687b      	ldr	r3, [r7, #4]
}
 800127e:	4618      	mov	r0, r3
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <_close>:

int _close(int file)
{
 8001286:	b480      	push	{r7}
 8001288:	b083      	sub	sp, #12
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800128e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001292:	4618      	mov	r0, r3
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr

0800129c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012ac:	605a      	str	r2, [r3, #4]
  return 0;
 80012ae:	2300      	movs	r3, #0
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr

080012ba <_isatty>:

int _isatty(int file)
{
 80012ba:	b480      	push	{r7}
 80012bc:	b083      	sub	sp, #12
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012c2:	2301      	movs	r3, #1
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr

080012ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b085      	sub	sp, #20
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	60f8      	str	r0, [r7, #12]
 80012d6:	60b9      	str	r1, [r7, #8]
 80012d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012da:	2300      	movs	r3, #0
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3714      	adds	r7, #20
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bc80      	pop	{r7}
 80012e4:	4770      	bx	lr
	...

080012e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f0:	4a14      	ldr	r2, [pc, #80]	@ (8001344 <_sbrk+0x5c>)
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <_sbrk+0x60>)
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012fc:	4b13      	ldr	r3, [pc, #76]	@ (800134c <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d102      	bne.n	800130a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001304:	4b11      	ldr	r3, [pc, #68]	@ (800134c <_sbrk+0x64>)
 8001306:	4a12      	ldr	r2, [pc, #72]	@ (8001350 <_sbrk+0x68>)
 8001308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800130a:	4b10      	ldr	r3, [pc, #64]	@ (800134c <_sbrk+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	429a      	cmp	r2, r3
 8001316:	d207      	bcs.n	8001328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001318:	f006 ffa2 	bl	8008260 <__errno>
 800131c:	4603      	mov	r3, r0
 800131e:	220c      	movs	r2, #12
 8001320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001322:	f04f 33ff 	mov.w	r3, #4294967295
 8001326:	e009      	b.n	800133c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001328:	4b08      	ldr	r3, [pc, #32]	@ (800134c <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800132e:	4b07      	ldr	r3, [pc, #28]	@ (800134c <_sbrk+0x64>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4413      	add	r3, r2
 8001336:	4a05      	ldr	r2, [pc, #20]	@ (800134c <_sbrk+0x64>)
 8001338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800133a:	68fb      	ldr	r3, [r7, #12]
}
 800133c:	4618      	mov	r0, r3
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	2000c000 	.word	0x2000c000
 8001348:	00000400 	.word	0x00000400
 800134c:	2000021c 	.word	0x2000021c
 8001350:	20001290 	.word	0x20001290

08001354 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr

08001360 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001366:	f107 0308 	add.w	r3, r7, #8
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001374:	463b      	mov	r3, r7
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800137c:	4b1d      	ldr	r3, [pc, #116]	@ (80013f4 <MX_TIM5_Init+0x94>)
 800137e:	4a1e      	ldr	r2, [pc, #120]	@ (80013f8 <MX_TIM5_Init+0x98>)
 8001380:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 71;
 8001382:	4b1c      	ldr	r3, [pc, #112]	@ (80013f4 <MX_TIM5_Init+0x94>)
 8001384:	2247      	movs	r2, #71	@ 0x47
 8001386:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001388:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <MX_TIM5_Init+0x94>)
 800138a:	2200      	movs	r2, #0
 800138c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 49999;
 800138e:	4b19      	ldr	r3, [pc, #100]	@ (80013f4 <MX_TIM5_Init+0x94>)
 8001390:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001394:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001396:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <MX_TIM5_Init+0x94>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800139c:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <MX_TIM5_Init+0x94>)
 800139e:	2200      	movs	r2, #0
 80013a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80013a2:	4814      	ldr	r0, [pc, #80]	@ (80013f4 <MX_TIM5_Init+0x94>)
 80013a4:	f002 fc08 	bl	8003bb8 <HAL_TIM_Base_Init>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80013ae:	f7ff fe5b 	bl	8001068 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80013b8:	f107 0308 	add.w	r3, r7, #8
 80013bc:	4619      	mov	r1, r3
 80013be:	480d      	ldr	r0, [pc, #52]	@ (80013f4 <MX_TIM5_Init+0x94>)
 80013c0:	f002 fd39 	bl	8003e36 <HAL_TIM_ConfigClockSource>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80013ca:	f7ff fe4d 	bl	8001068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ce:	2300      	movs	r3, #0
 80013d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013d6:	463b      	mov	r3, r7
 80013d8:	4619      	mov	r1, r3
 80013da:	4806      	ldr	r0, [pc, #24]	@ (80013f4 <MX_TIM5_Init+0x94>)
 80013dc:	f002 ff2a 	bl	8004234 <HAL_TIMEx_MasterConfigSynchronization>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80013e6:	f7ff fe3f 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	3718      	adds	r7, #24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000220 	.word	0x20000220
 80013f8:	40000c00 	.word	0x40000c00

080013fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a0d      	ldr	r2, [pc, #52]	@ (8001440 <HAL_TIM_Base_MspInit+0x44>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d113      	bne.n	8001436 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800140e:	4b0d      	ldr	r3, [pc, #52]	@ (8001444 <HAL_TIM_Base_MspInit+0x48>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	4a0c      	ldr	r2, [pc, #48]	@ (8001444 <HAL_TIM_Base_MspInit+0x48>)
 8001414:	f043 0308 	orr.w	r3, r3, #8
 8001418:	61d3      	str	r3, [r2, #28]
 800141a:	4b0a      	ldr	r3, [pc, #40]	@ (8001444 <HAL_TIM_Base_MspInit+0x48>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	f003 0308 	and.w	r3, r3, #8
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 14, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	210e      	movs	r1, #14
 800142a:	2032      	movs	r0, #50	@ 0x32
 800142c:	f001 f965 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001430:	2032      	movs	r0, #50	@ 0x32
 8001432:	f001 f97e 	bl	8002732 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001436:	bf00      	nop
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40000c00 	.word	0x40000c00
 8001444:	40021000 	.word	0x40021000

08001448 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart4_rx;
DMA_HandleTypeDef hdma_uart4_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800144c:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <MX_UART4_Init+0x4c>)
 800144e:	4a12      	ldr	r2, [pc, #72]	@ (8001498 <MX_UART4_Init+0x50>)
 8001450:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001452:	4b10      	ldr	r3, [pc, #64]	@ (8001494 <MX_UART4_Init+0x4c>)
 8001454:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001458:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800145a:	4b0e      	ldr	r3, [pc, #56]	@ (8001494 <MX_UART4_Init+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001460:	4b0c      	ldr	r3, [pc, #48]	@ (8001494 <MX_UART4_Init+0x4c>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001466:	4b0b      	ldr	r3, [pc, #44]	@ (8001494 <MX_UART4_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800146c:	4b09      	ldr	r3, [pc, #36]	@ (8001494 <MX_UART4_Init+0x4c>)
 800146e:	220c      	movs	r2, #12
 8001470:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001472:	4b08      	ldr	r3, [pc, #32]	@ (8001494 <MX_UART4_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <MX_UART4_Init+0x4c>)
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800147e:	4805      	ldr	r0, [pc, #20]	@ (8001494 <MX_UART4_Init+0x4c>)
 8001480:	f002 ff56 	bl	8004330 <HAL_UART_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800148a:	f7ff fded 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000268 	.word	0x20000268
 8001498:	40004c00 	.word	0x40004c00

0800149c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80014a0:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <MX_UART5_Init+0x4c>)
 80014a2:	4a12      	ldr	r2, [pc, #72]	@ (80014ec <MX_UART5_Init+0x50>)
 80014a4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80014a6:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <MX_UART5_Init+0x4c>)
 80014a8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80014ac:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <MX_UART5_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <MX_UART5_Init+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <MX_UART5_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80014c0:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <MX_UART5_Init+0x4c>)
 80014c2:	220c      	movs	r2, #12
 80014c4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <MX_UART5_Init+0x4c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <MX_UART5_Init+0x4c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_UART5_Init+0x4c>)
 80014d4:	f002 ff2c 	bl	8004330 <HAL_UART_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80014de:	f7ff fdc3 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200002b0 	.word	0x200002b0
 80014ec:	40005000 	.word	0x40005000

080014f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08c      	sub	sp, #48	@ 0x30
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f8:	f107 0320 	add.w	r3, r7, #32
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
 8001502:	609a      	str	r2, [r3, #8]
 8001504:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART4)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a6c      	ldr	r2, [pc, #432]	@ (80016bc <HAL_UART_MspInit+0x1cc>)
 800150c:	4293      	cmp	r3, r2
 800150e:	f040 8087 	bne.w	8001620 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001512:	4b6b      	ldr	r3, [pc, #428]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	4a6a      	ldr	r2, [pc, #424]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001518:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800151c:	61d3      	str	r3, [r2, #28]
 800151e:	4b68      	ldr	r3, [pc, #416]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001526:	61fb      	str	r3, [r7, #28]
 8001528:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800152a:	4b65      	ldr	r3, [pc, #404]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 800152c:	699b      	ldr	r3, [r3, #24]
 800152e:	4a64      	ldr	r2, [pc, #400]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001530:	f043 0310 	orr.w	r3, r3, #16
 8001534:	6193      	str	r3, [r2, #24]
 8001536:	4b62      	ldr	r3, [pc, #392]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	f003 0310 	and.w	r3, r3, #16
 800153e:	61bb      	str	r3, [r7, #24]
 8001540:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001542:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001546:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001548:	2302      	movs	r3, #2
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800154c:	2303      	movs	r3, #3
 800154e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001550:	f107 0320 	add.w	r3, r7, #32
 8001554:	4619      	mov	r1, r3
 8001556:	485b      	ldr	r0, [pc, #364]	@ (80016c4 <HAL_UART_MspInit+0x1d4>)
 8001558:	f001 fd8a 	bl	8003070 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800155c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001560:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001562:	2300      	movs	r3, #0
 8001564:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156a:	f107 0320 	add.w	r3, r7, #32
 800156e:	4619      	mov	r1, r3
 8001570:	4854      	ldr	r0, [pc, #336]	@ (80016c4 <HAL_UART_MspInit+0x1d4>)
 8001572:	f001 fd7d 	bl	8003070 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel3;
 8001576:	4b54      	ldr	r3, [pc, #336]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 8001578:	4a54      	ldr	r2, [pc, #336]	@ (80016cc <HAL_UART_MspInit+0x1dc>)
 800157a:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800157c:	4b52      	ldr	r3, [pc, #328]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 800157e:	2200      	movs	r2, #0
 8001580:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001582:	4b51      	ldr	r3, [pc, #324]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001588:	4b4f      	ldr	r3, [pc, #316]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 800158a:	2280      	movs	r2, #128	@ 0x80
 800158c:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800158e:	4b4e      	ldr	r3, [pc, #312]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001594:	4b4c      	ldr	r3, [pc, #304]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 8001596:	2200      	movs	r2, #0
 8001598:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800159a:	4b4b      	ldr	r3, [pc, #300]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015a0:	4b49      	ldr	r3, [pc, #292]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80015a6:	4848      	ldr	r0, [pc, #288]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 80015a8:	f001 f8de 	bl	8002768 <HAL_DMA_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80015b2:	f7ff fd59 	bl	8001068 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a43      	ldr	r2, [pc, #268]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 80015ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015bc:	4a42      	ldr	r2, [pc, #264]	@ (80016c8 <HAL_UART_MspInit+0x1d8>)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel5;
 80015c2:	4b43      	ldr	r3, [pc, #268]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 80015c4:	4a43      	ldr	r2, [pc, #268]	@ (80016d4 <HAL_UART_MspInit+0x1e4>)
 80015c6:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015c8:	4b41      	ldr	r3, [pc, #260]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 80015ca:	2210      	movs	r2, #16
 80015cc:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ce:	4b40      	ldr	r3, [pc, #256]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015d4:	4b3e      	ldr	r3, [pc, #248]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 80015d6:	2280      	movs	r2, #128	@ 0x80
 80015d8:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015da:	4b3d      	ldr	r3, [pc, #244]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 80015dc:	2200      	movs	r2, #0
 80015de:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015e0:	4b3b      	ldr	r3, [pc, #236]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80015e6:	4b3a      	ldr	r3, [pc, #232]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015ec:	4b38      	ldr	r3, [pc, #224]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80015f2:	4837      	ldr	r0, [pc, #220]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 80015f4:	f001 f8b8 	bl	8002768 <HAL_DMA_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80015fe:	f7ff fd33 	bl	8001068 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a32      	ldr	r2, [pc, #200]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 8001606:	639a      	str	r2, [r3, #56]	@ 0x38
 8001608:	4a31      	ldr	r2, [pc, #196]	@ (80016d0 <HAL_UART_MspInit+0x1e0>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 4, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2104      	movs	r1, #4
 8001612:	2034      	movs	r0, #52	@ 0x34
 8001614:	f001 f871 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001618:	2034      	movs	r0, #52	@ 0x34
 800161a:	f001 f88a 	bl	8002732 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 800161e:	e049      	b.n	80016b4 <HAL_UART_MspInit+0x1c4>
  else if(uartHandle->Instance==UART5)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a2c      	ldr	r2, [pc, #176]	@ (80016d8 <HAL_UART_MspInit+0x1e8>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d144      	bne.n	80016b4 <HAL_UART_MspInit+0x1c4>
    __HAL_RCC_UART5_CLK_ENABLE();
 800162a:	4b25      	ldr	r3, [pc, #148]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	4a24      	ldr	r2, [pc, #144]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001630:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001634:	61d3      	str	r3, [r2, #28]
 8001636:	4b22      	ldr	r3, [pc, #136]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800163e:	617b      	str	r3, [r7, #20]
 8001640:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001642:	4b1f      	ldr	r3, [pc, #124]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001644:	699b      	ldr	r3, [r3, #24]
 8001646:	4a1e      	ldr	r2, [pc, #120]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001648:	f043 0310 	orr.w	r3, r3, #16
 800164c:	6193      	str	r3, [r2, #24]
 800164e:	4b1c      	ldr	r3, [pc, #112]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	f003 0310 	and.w	r3, r3, #16
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800165a:	4b19      	ldr	r3, [pc, #100]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	4a18      	ldr	r2, [pc, #96]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001660:	f043 0320 	orr.w	r3, r3, #32
 8001664:	6193      	str	r3, [r2, #24]
 8001666:	4b16      	ldr	r3, [pc, #88]	@ (80016c0 <HAL_UART_MspInit+0x1d0>)
 8001668:	699b      	ldr	r3, [r3, #24]
 800166a:	f003 0320 	and.w	r3, r3, #32
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001672:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001676:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001678:	2302      	movs	r3, #2
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800167c:	2303      	movs	r3, #3
 800167e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001680:	f107 0320 	add.w	r3, r7, #32
 8001684:	4619      	mov	r1, r3
 8001686:	480f      	ldr	r0, [pc, #60]	@ (80016c4 <HAL_UART_MspInit+0x1d4>)
 8001688:	f001 fcf2 	bl	8003070 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800168c:	2304      	movs	r3, #4
 800168e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001690:	2300      	movs	r3, #0
 8001692:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001698:	f107 0320 	add.w	r3, r7, #32
 800169c:	4619      	mov	r1, r3
 800169e:	480f      	ldr	r0, [pc, #60]	@ (80016dc <HAL_UART_MspInit+0x1ec>)
 80016a0:	f001 fce6 	bl	8003070 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 2, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2102      	movs	r1, #2
 80016a8:	2035      	movs	r0, #53	@ 0x35
 80016aa:	f001 f826 	bl	80026fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80016ae:	2035      	movs	r0, #53	@ 0x35
 80016b0:	f001 f83f 	bl	8002732 <HAL_NVIC_EnableIRQ>
}
 80016b4:	bf00      	nop
 80016b6:	3730      	adds	r7, #48	@ 0x30
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40004c00 	.word	0x40004c00
 80016c0:	40021000 	.word	0x40021000
 80016c4:	40011000 	.word	0x40011000
 80016c8:	200002f8 	.word	0x200002f8
 80016cc:	40020430 	.word	0x40020430
 80016d0:	2000033c 	.word	0x2000033c
 80016d4:	40020458 	.word	0x40020458
 80016d8:	40005000 	.word	0x40005000
 80016dc:	40011400 	.word	0x40011400

080016e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016e0:	f7ff fe38 	bl	8001354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016e4:	480b      	ldr	r0, [pc, #44]	@ (8001714 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016e6:	490c      	ldr	r1, [pc, #48]	@ (8001718 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016e8:	4a0c      	ldr	r2, [pc, #48]	@ (800171c <LoopFillZerobss+0x16>)
  movs r3, #0
 80016ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016ec:	e002      	b.n	80016f4 <LoopCopyDataInit>

080016ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016f2:	3304      	adds	r3, #4

080016f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f8:	d3f9      	bcc.n	80016ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016fa:	4a09      	ldr	r2, [pc, #36]	@ (8001720 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016fc:	4c09      	ldr	r4, [pc, #36]	@ (8001724 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001700:	e001      	b.n	8001706 <LoopFillZerobss>

08001702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001704:	3204      	adds	r2, #4

08001706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001708:	d3fb      	bcc.n	8001702 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800170a:	f006 fdaf 	bl	800826c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800170e:	f7ff fc4f 	bl	8000fb0 <main>
  bx lr
 8001712:	4770      	bx	lr
  ldr r0, =_sdata
 8001714:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001718:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800171c:	0800a930 	.word	0x0800a930
  ldr r2, =_sbss
 8001720:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001724:	2000128c 	.word	0x2000128c

08001728 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001728:	e7fe      	b.n	8001728 <ADC1_2_IRQHandler>
	...

0800172c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001730:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <HAL_Init+0x28>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a07      	ldr	r2, [pc, #28]	@ (8001754 <HAL_Init+0x28>)
 8001736:	f043 0310 	orr.w	r3, r3, #16
 800173a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800173c:	2003      	movs	r0, #3
 800173e:	f000 ffd1 	bl	80026e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001742:	200f      	movs	r0, #15
 8001744:	f000 f808 	bl	8001758 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001748:	f7ff fc94 	bl	8001074 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40022000 	.word	0x40022000

08001758 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001760:	4b12      	ldr	r3, [pc, #72]	@ (80017ac <HAL_InitTick+0x54>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b12      	ldr	r3, [pc, #72]	@ (80017b0 <HAL_InitTick+0x58>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	4619      	mov	r1, r3
 800176a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800176e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001772:	fbb2 f3f3 	udiv	r3, r2, r3
 8001776:	4618      	mov	r0, r3
 8001778:	f000 ffe9 	bl	800274e <HAL_SYSTICK_Config>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e00e      	b.n	80017a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b0f      	cmp	r3, #15
 800178a:	d80a      	bhi.n	80017a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800178c:	2200      	movs	r2, #0
 800178e:	6879      	ldr	r1, [r7, #4]
 8001790:	f04f 30ff 	mov.w	r0, #4294967295
 8001794:	f000 ffb1 	bl	80026fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001798:	4a06      	ldr	r2, [pc, #24]	@ (80017b4 <HAL_InitTick+0x5c>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800179e:	2300      	movs	r3, #0
 80017a0:	e000      	b.n	80017a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000000 	.word	0x20000000
 80017b0:	20000008 	.word	0x20000008
 80017b4:	20000004 	.word	0x20000004

080017b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <HAL_IncTick+0x1c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <HAL_IncTick+0x20>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4413      	add	r3, r2
 80017c8:	4a03      	ldr	r2, [pc, #12]	@ (80017d8 <HAL_IncTick+0x20>)
 80017ca:	6013      	str	r3, [r2, #0]
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	20000008 	.word	0x20000008
 80017d8:	20000380 	.word	0x20000380

080017dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return uwTick;
 80017e0:	4b02      	ldr	r3, [pc, #8]	@ (80017ec <HAL_GetTick+0x10>)
 80017e2:	681b      	ldr	r3, [r3, #0]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	20000380 	.word	0x20000380

080017f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017f8:	f7ff fff0 	bl	80017dc <HAL_GetTick>
 80017fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001808:	d005      	beq.n	8001816 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800180a:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <HAL_Delay+0x44>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	4413      	add	r3, r2
 8001814:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001816:	bf00      	nop
 8001818:	f7ff ffe0 	bl	80017dc <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	429a      	cmp	r2, r3
 8001826:	d8f7      	bhi.n	8001818 <HAL_Delay+0x28>
  {
  }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000008 	.word	0x20000008

08001838 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e0ed      	b.n	8001a26 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001850:	b2db      	uxtb	r3, r3
 8001852:	2b00      	cmp	r3, #0
 8001854:	d102      	bne.n	800185c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff fae6 	bl	8000e28 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f042 0201 	orr.w	r2, r2, #1
 800186a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800186c:	f7ff ffb6 	bl	80017dc <HAL_GetTick>
 8001870:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001872:	e012      	b.n	800189a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001874:	f7ff ffb2 	bl	80017dc <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b0a      	cmp	r3, #10
 8001880:	d90b      	bls.n	800189a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001886:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2205      	movs	r2, #5
 8001892:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e0c5      	b.n	8001a26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d0e5      	beq.n	8001874 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f022 0202 	bic.w	r2, r2, #2
 80018b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80018b8:	f7ff ff90 	bl	80017dc <HAL_GetTick>
 80018bc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80018be:	e012      	b.n	80018e6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018c0:	f7ff ff8c 	bl	80017dc <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b0a      	cmp	r3, #10
 80018cc:	d90b      	bls.n	80018e6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2205      	movs	r2, #5
 80018de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e09f      	b.n	8001a26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 0302 	and.w	r3, r3, #2
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d1e5      	bne.n	80018c0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	7e1b      	ldrb	r3, [r3, #24]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d108      	bne.n	800190e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	e007      	b.n	800191e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800191c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	7e5b      	ldrb	r3, [r3, #25]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d108      	bne.n	8001938 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	e007      	b.n	8001948 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001946:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	7e9b      	ldrb	r3, [r3, #26]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d108      	bne.n	8001962 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f042 0220 	orr.w	r2, r2, #32
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	e007      	b.n	8001972 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f022 0220 	bic.w	r2, r2, #32
 8001970:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	7edb      	ldrb	r3, [r3, #27]
 8001976:	2b01      	cmp	r3, #1
 8001978:	d108      	bne.n	800198c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 0210 	bic.w	r2, r2, #16
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	e007      	b.n	800199c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f042 0210 	orr.w	r2, r2, #16
 800199a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	7f1b      	ldrb	r3, [r3, #28]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d108      	bne.n	80019b6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f042 0208 	orr.w	r2, r2, #8
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	e007      	b.n	80019c6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f022 0208 	bic.w	r2, r2, #8
 80019c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	7f5b      	ldrb	r3, [r3, #29]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d108      	bne.n	80019e0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f042 0204 	orr.w	r2, r2, #4
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	e007      	b.n	80019f0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 0204 	bic.w	r2, r2, #4
 80019ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689a      	ldr	r2, [r3, #8]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	431a      	orrs	r2, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	431a      	orrs	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	695b      	ldr	r3, [r3, #20]
 8001a04:	ea42 0103 	orr.w	r1, r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	1e5a      	subs	r2, r3, #1
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	430a      	orrs	r2, r1
 8001a14:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b087      	sub	sp, #28
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
 8001a36:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a44:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001a46:	7cfb      	ldrb	r3, [r7, #19]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d003      	beq.n	8001a54 <HAL_CAN_ConfigFilter+0x26>
 8001a4c:	7cfb      	ldrb	r3, [r7, #19]
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	f040 80aa 	bne.w	8001ba8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001a5a:	f043 0201 	orr.w	r2, r3, #1
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	695b      	ldr	r3, [r3, #20]
 8001a68:	f003 031f 	and.w	r3, r3, #31
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	401a      	ands	r2, r3
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	69db      	ldr	r3, [r3, #28]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d123      	bne.n	8001ad6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	43db      	mvns	r3, r3
 8001a98:	401a      	ands	r2, r3
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001aac:	683a      	ldr	r2, [r7, #0]
 8001aae:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001ab0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	3248      	adds	r2, #72	@ 0x48
 8001ab6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001aca:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001acc:	6979      	ldr	r1, [r7, #20]
 8001ace:	3348      	adds	r3, #72	@ 0x48
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	440b      	add	r3, r1
 8001ad4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	69db      	ldr	r3, [r3, #28]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d122      	bne.n	8001b24 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001afe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	3248      	adds	r2, #72	@ 0x48
 8001b04:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001b18:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001b1a:	6979      	ldr	r1, [r7, #20]
 8001b1c:	3348      	adds	r3, #72	@ 0x48
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	440b      	add	r3, r1
 8001b22:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d109      	bne.n	8001b40 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	43db      	mvns	r3, r3
 8001b36:	401a      	ands	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001b3e:	e007      	b.n	8001b50 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	691b      	ldr	r3, [r3, #16]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d109      	bne.n	8001b6c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	43db      	mvns	r3, r3
 8001b62:	401a      	ands	r2, r3
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001b6a:	e007      	b.n	8001b7c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	431a      	orrs	r2, r3
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	6a1b      	ldr	r3, [r3, #32]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d107      	bne.n	8001b94 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	431a      	orrs	r2, r3
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001b9a:	f023 0201 	bic.w	r2, r3, #1
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	e006      	b.n	8001bb6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bac:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
  }
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	371c      	adds	r7, #28
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr

08001bc0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d12e      	bne.n	8001c32 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f022 0201 	bic.w	r2, r2, #1
 8001bea:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001bec:	f7ff fdf6 	bl	80017dc <HAL_GetTick>
 8001bf0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001bf2:	e012      	b.n	8001c1a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001bf4:	f7ff fdf2 	bl	80017dc <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b0a      	cmp	r3, #10
 8001c00:	d90b      	bls.n	8001c1a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c06:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2205      	movs	r2, #5
 8001c12:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e012      	b.n	8001c40 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1e5      	bne.n	8001bf4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	e006      	b.n	8001c40 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c36:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
  }
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3710      	adds	r7, #16
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b089      	sub	sp, #36	@ 0x24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
 8001c54:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c5c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c66:	7ffb      	ldrb	r3, [r7, #31]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d003      	beq.n	8001c74 <HAL_CAN_AddTxMessage+0x2c>
 8001c6c:	7ffb      	ldrb	r3, [r7, #31]
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	f040 80ad 	bne.w	8001dce <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d10a      	bne.n	8001c94 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d105      	bne.n	8001c94 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	f000 8095 	beq.w	8001dbe <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	0e1b      	lsrs	r3, r3, #24
 8001c98:	f003 0303 	and.w	r3, r3, #3
 8001c9c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	409a      	lsls	r2, r3
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d10d      	bne.n	8001ccc <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001cba:	68f9      	ldr	r1, [r7, #12]
 8001cbc:	6809      	ldr	r1, [r1, #0]
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	3318      	adds	r3, #24
 8001cc4:	011b      	lsls	r3, r3, #4
 8001cc6:	440b      	add	r3, r1
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	e00f      	b.n	8001cec <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001cd6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001cdc:	68f9      	ldr	r1, [r7, #12]
 8001cde:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001ce0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3318      	adds	r3, #24
 8001ce6:	011b      	lsls	r3, r3, #4
 8001ce8:	440b      	add	r3, r1
 8001cea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	6819      	ldr	r1, [r3, #0]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	691a      	ldr	r2, [r3, #16]
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	3318      	adds	r3, #24
 8001cf8:	011b      	lsls	r3, r3, #4
 8001cfa:	440b      	add	r3, r1
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	7d1b      	ldrb	r3, [r3, #20]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d111      	bne.n	8001d2c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	3318      	adds	r3, #24
 8001d10:	011b      	lsls	r3, r3, #4
 8001d12:	4413      	add	r3, r2
 8001d14:	3304      	adds	r3, #4
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	6811      	ldr	r1, [r2, #0]
 8001d1c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	3318      	adds	r3, #24
 8001d24:	011b      	lsls	r3, r3, #4
 8001d26:	440b      	add	r3, r1
 8001d28:	3304      	adds	r3, #4
 8001d2a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3307      	adds	r3, #7
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	061a      	lsls	r2, r3, #24
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3306      	adds	r3, #6
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	041b      	lsls	r3, r3, #16
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	3305      	adds	r3, #5
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	4313      	orrs	r3, r2
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	3204      	adds	r2, #4
 8001d4c:	7812      	ldrb	r2, [r2, #0]
 8001d4e:	4610      	mov	r0, r2
 8001d50:	68fa      	ldr	r2, [r7, #12]
 8001d52:	6811      	ldr	r1, [r2, #0]
 8001d54:	ea43 0200 	orr.w	r2, r3, r0
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	440b      	add	r3, r1
 8001d5e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001d62:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3303      	adds	r3, #3
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	061a      	lsls	r2, r3, #24
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3302      	adds	r3, #2
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	041b      	lsls	r3, r3, #16
 8001d74:	431a      	orrs	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	021b      	lsls	r3, r3, #8
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	7812      	ldrb	r2, [r2, #0]
 8001d84:	4610      	mov	r0, r2
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	6811      	ldr	r1, [r2, #0]
 8001d8a:	ea43 0200 	orr.w	r2, r3, r0
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	011b      	lsls	r3, r3, #4
 8001d92:	440b      	add	r3, r1
 8001d94:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001d98:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	3318      	adds	r3, #24
 8001da2:	011b      	lsls	r3, r3, #4
 8001da4:	4413      	add	r3, r2
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	6811      	ldr	r1, [r2, #0]
 8001dac:	f043 0201 	orr.w	r2, r3, #1
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	3318      	adds	r3, #24
 8001db4:	011b      	lsls	r3, r3, #4
 8001db6:	440b      	add	r3, r1
 8001db8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	e00e      	b.n	8001ddc <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e006      	b.n	8001ddc <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
  }
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3724      	adds	r7, #36	@ 0x24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bc80      	pop	{r7}
 8001de4:	4770      	bx	lr

08001de6 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b085      	sub	sp, #20
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001df8:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001dfa:	7afb      	ldrb	r3, [r7, #11]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d002      	beq.n	8001e06 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001e00:	7afb      	ldrb	r3, [r7, #11]
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d11d      	bne.n	8001e42 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d002      	beq.n	8001e1a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	3301      	adds	r3, #1
 8001e18:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d002      	beq.n	8001e2e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d002      	beq.n	8001e42 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001e42:	68fb      	ldr	r3, [r7, #12]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr

08001e4e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b087      	sub	sp, #28
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
 8001e5a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e62:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e64:	7dfb      	ldrb	r3, [r7, #23]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d003      	beq.n	8001e72 <HAL_CAN_GetRxMessage+0x24>
 8001e6a:	7dfb      	ldrb	r3, [r7, #23]
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	f040 8103 	bne.w	8002078 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d10e      	bne.n	8001e96 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d116      	bne.n	8001eb4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e0f7      	b.n	8002086 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d107      	bne.n	8001eb4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e0e8      	b.n	8002086 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	331b      	adds	r3, #27
 8001ebc:	011b      	lsls	r3, r3, #4
 8001ebe:	4413      	add	r3, r2
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0204 	and.w	r2, r3, #4
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d10c      	bne.n	8001eec <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	331b      	adds	r3, #27
 8001eda:	011b      	lsls	r3, r3, #4
 8001edc:	4413      	add	r3, r2
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	0d5b      	lsrs	r3, r3, #21
 8001ee2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	e00b      	b.n	8001f04 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	331b      	adds	r3, #27
 8001ef4:	011b      	lsls	r3, r3, #4
 8001ef6:	4413      	add	r3, r2
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	08db      	lsrs	r3, r3, #3
 8001efc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	331b      	adds	r3, #27
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	4413      	add	r3, r2
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0202 	and.w	r2, r3, #2
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	331b      	adds	r3, #27
 8001f22:	011b      	lsls	r3, r3, #4
 8001f24:	4413      	add	r3, r2
 8001f26:	3304      	adds	r3, #4
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2208      	movs	r2, #8
 8001f36:	611a      	str	r2, [r3, #16]
 8001f38:	e00b      	b.n	8001f52 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	331b      	adds	r3, #27
 8001f42:	011b      	lsls	r3, r3, #4
 8001f44:	4413      	add	r3, r2
 8001f46:	3304      	adds	r3, #4
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 020f 	and.w	r2, r3, #15
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	331b      	adds	r3, #27
 8001f5a:	011b      	lsls	r3, r3, #4
 8001f5c:	4413      	add	r3, r2
 8001f5e:	3304      	adds	r3, #4
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	0a1b      	lsrs	r3, r3, #8
 8001f64:	b2da      	uxtb	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	331b      	adds	r3, #27
 8001f72:	011b      	lsls	r3, r3, #4
 8001f74:	4413      	add	r3, r2
 8001f76:	3304      	adds	r3, #4
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	0c1b      	lsrs	r3, r3, #16
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	011b      	lsls	r3, r3, #4
 8001f8a:	4413      	add	r3, r2
 8001f8c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	4413      	add	r3, r2
 8001fa2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	0a1a      	lsrs	r2, r3, #8
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	3301      	adds	r3, #1
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	011b      	lsls	r3, r3, #4
 8001fba:	4413      	add	r3, r2
 8001fbc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	0c1a      	lsrs	r2, r3, #16
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	3302      	adds	r3, #2
 8001fc8:	b2d2      	uxtb	r2, r2
 8001fca:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	4413      	add	r3, r2
 8001fd6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	0e1a      	lsrs	r2, r3, #24
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	3303      	adds	r3, #3
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	011b      	lsls	r3, r3, #4
 8001fee:	4413      	add	r3, r2
 8001ff0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	3304      	adds	r3, #4
 8001ffa:	b2d2      	uxtb	r2, r2
 8001ffc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	4413      	add	r3, r2
 8002008:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	0a1a      	lsrs	r2, r3, #8
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	3305      	adds	r3, #5
 8002014:	b2d2      	uxtb	r2, r2
 8002016:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	4413      	add	r3, r2
 8002022:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	0c1a      	lsrs	r2, r3, #16
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	3306      	adds	r3, #6
 800202e:	b2d2      	uxtb	r2, r2
 8002030:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	011b      	lsls	r3, r3, #4
 800203a:	4413      	add	r3, r2
 800203c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	0e1a      	lsrs	r2, r3, #24
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	3307      	adds	r3, #7
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d108      	bne.n	8002064 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68da      	ldr	r2, [r3, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f042 0220 	orr.w	r2, r2, #32
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	e007      	b.n	8002074 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691a      	ldr	r2, [r3, #16]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f042 0220 	orr.w	r2, r2, #32
 8002072:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002074:	2300      	movs	r3, #0
 8002076:	e006      	b.n	8002086 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
  }
}
 8002086:	4618      	mov	r0, r3
 8002088:	371c      	adds	r7, #28
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 800209a:	2300      	movs	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020a4:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80020a6:	7afb      	ldrb	r3, [r7, #11]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d002      	beq.n	80020b2 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80020ac:	7afb      	ldrb	r3, [r7, #11]
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d10f      	bne.n	80020d2 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d106      	bne.n	80020c6 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	e005      	b.n	80020d2 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	691b      	ldr	r3, [r3, #16]
 80020cc:	f003 0303 	and.w	r3, r3, #3
 80020d0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80020d2:	68fb      	ldr	r3, [r7, #12]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr

080020de <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80020de:	b480      	push	{r7}
 80020e0:	b085      	sub	sp, #20
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
 80020e6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020ee:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d002      	beq.n	80020fc <HAL_CAN_ActivateNotification+0x1e>
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d109      	bne.n	8002110 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	6959      	ldr	r1, [r3, #20]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800210c:	2300      	movs	r3, #0
 800210e:	e006      	b.n	800211e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
  }
}
 800211e:	4618      	mov	r0, r3
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr

08002128 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08a      	sub	sp, #40	@ 0x28
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002130:	2300      	movs	r3, #0
 8002132:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002164:	6a3b      	ldr	r3, [r7, #32]
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b00      	cmp	r3, #0
 800216c:	d07c      	beq.n	8002268 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	2b00      	cmp	r3, #0
 8002176:	d023      	beq.n	80021c0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2201      	movs	r2, #1
 800217e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d003      	beq.n	8002192 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f983 	bl	8002496 <HAL_CAN_TxMailbox0CompleteCallback>
 8002190:	e016      	b.n	80021c0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	f003 0304 	and.w	r3, r3, #4
 8002198:	2b00      	cmp	r3, #0
 800219a:	d004      	beq.n	80021a6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800219c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80021a4:	e00c      	b.n	80021c0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	f003 0308 	and.w	r3, r3, #8
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d004      	beq.n	80021ba <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80021b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80021b8:	e002      	b.n	80021c0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f986 	bl	80024cc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d024      	beq.n	8002214 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021d2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d003      	beq.n	80021e6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f000 f962 	bl	80024a8 <HAL_CAN_TxMailbox1CompleteCallback>
 80021e4:	e016      	b.n	8002214 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d004      	beq.n	80021fa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80021f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80021f8:	e00c      	b.n	8002214 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002200:	2b00      	cmp	r3, #0
 8002202:	d004      	beq.n	800220e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002206:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
 800220c:	e002      	b.n	8002214 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 f965 	bl	80024de <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d024      	beq.n	8002268 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002226:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d003      	beq.n	800223a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f941 	bl	80024ba <HAL_CAN_TxMailbox2CompleteCallback>
 8002238:	e016      	b.n	8002268 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d004      	beq.n	800224e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002246:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800224a:	627b      	str	r3, [r7, #36]	@ 0x24
 800224c:	e00c      	b.n	8002268 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800224e:	69bb      	ldr	r3, [r7, #24]
 8002250:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d004      	beq.n	8002262 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800225e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002260:	e002      	b.n	8002268 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f944 	bl	80024f0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002268:	6a3b      	ldr	r3, [r7, #32]
 800226a:	f003 0308 	and.w	r3, r3, #8
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00c      	beq.n	800228c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	f003 0310 	and.w	r3, r3, #16
 8002278:	2b00      	cmp	r3, #0
 800227a:	d007      	beq.n	800228c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800227c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002282:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2210      	movs	r2, #16
 800228a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800228c:	6a3b      	ldr	r3, [r7, #32]
 800228e:	f003 0304 	and.w	r3, r3, #4
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00b      	beq.n	80022ae <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	f003 0308 	and.w	r3, r3, #8
 800229c:	2b00      	cmp	r3, #0
 800229e:	d006      	beq.n	80022ae <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2208      	movs	r2, #8
 80022a6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f000 f92a 	bl	8002502 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80022ae:	6a3b      	ldr	r3, [r7, #32]
 80022b0:	f003 0302 	and.w	r3, r3, #2
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d009      	beq.n	80022cc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	f003 0303 	and.w	r3, r3, #3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d002      	beq.n	80022cc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f003 fc88 	bl	8005bdc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80022cc:	6a3b      	ldr	r3, [r7, #32]
 80022ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d00c      	beq.n	80022f0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	f003 0310 	and.w	r3, r3, #16
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d007      	beq.n	80022f0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80022e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022e6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2210      	movs	r2, #16
 80022ee:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80022f0:	6a3b      	ldr	r3, [r7, #32]
 80022f2:	f003 0320 	and.w	r3, r3, #32
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	f003 0308 	and.w	r3, r3, #8
 8002300:	2b00      	cmp	r3, #0
 8002302:	d006      	beq.n	8002312 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2208      	movs	r2, #8
 800230a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f000 f901 	bl	8002514 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002312:	6a3b      	ldr	r3, [r7, #32]
 8002314:	f003 0310 	and.w	r3, r3, #16
 8002318:	2b00      	cmp	r3, #0
 800231a:	d009      	beq.n	8002330 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	f003 0303 	and.w	r3, r3, #3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f003 fcc8 	bl	8005cc0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002330:	6a3b      	ldr	r3, [r7, #32]
 8002332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00b      	beq.n	8002352 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	f003 0310 	and.w	r3, r3, #16
 8002340:	2b00      	cmp	r3, #0
 8002342:	d006      	beq.n	8002352 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2210      	movs	r2, #16
 800234a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 f8ea 	bl	8002526 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002352:	6a3b      	ldr	r3, [r7, #32]
 8002354:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d00b      	beq.n	8002374 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	f003 0308 	and.w	r3, r3, #8
 8002362:	2b00      	cmp	r3, #0
 8002364:	d006      	beq.n	8002374 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2208      	movs	r2, #8
 800236c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f000 f8e2 	bl	8002538 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d07b      	beq.n	8002476 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	f003 0304 	and.w	r3, r3, #4
 8002384:	2b00      	cmp	r3, #0
 8002386:	d072      	beq.n	800246e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002388:	6a3b      	ldr	r3, [r7, #32]
 800238a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800238e:	2b00      	cmp	r3, #0
 8002390:	d008      	beq.n	80023a4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d008      	beq.n	80023c0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d003      	beq.n	80023c0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80023b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ba:	f043 0302 	orr.w	r3, r3, #2
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80023c0:	6a3b      	ldr	r3, [r7, #32]
 80023c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d008      	beq.n	80023dc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80023d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d6:	f043 0304 	orr.w	r3, r3, #4
 80023da:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80023dc:	6a3b      	ldr	r3, [r7, #32]
 80023de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d043      	beq.n	800246e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d03e      	beq.n	800246e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023f6:	2b60      	cmp	r3, #96	@ 0x60
 80023f8:	d02b      	beq.n	8002452 <HAL_CAN_IRQHandler+0x32a>
 80023fa:	2b60      	cmp	r3, #96	@ 0x60
 80023fc:	d82e      	bhi.n	800245c <HAL_CAN_IRQHandler+0x334>
 80023fe:	2b50      	cmp	r3, #80	@ 0x50
 8002400:	d022      	beq.n	8002448 <HAL_CAN_IRQHandler+0x320>
 8002402:	2b50      	cmp	r3, #80	@ 0x50
 8002404:	d82a      	bhi.n	800245c <HAL_CAN_IRQHandler+0x334>
 8002406:	2b40      	cmp	r3, #64	@ 0x40
 8002408:	d019      	beq.n	800243e <HAL_CAN_IRQHandler+0x316>
 800240a:	2b40      	cmp	r3, #64	@ 0x40
 800240c:	d826      	bhi.n	800245c <HAL_CAN_IRQHandler+0x334>
 800240e:	2b30      	cmp	r3, #48	@ 0x30
 8002410:	d010      	beq.n	8002434 <HAL_CAN_IRQHandler+0x30c>
 8002412:	2b30      	cmp	r3, #48	@ 0x30
 8002414:	d822      	bhi.n	800245c <HAL_CAN_IRQHandler+0x334>
 8002416:	2b10      	cmp	r3, #16
 8002418:	d002      	beq.n	8002420 <HAL_CAN_IRQHandler+0x2f8>
 800241a:	2b20      	cmp	r3, #32
 800241c:	d005      	beq.n	800242a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800241e:	e01d      	b.n	800245c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002422:	f043 0308 	orr.w	r3, r3, #8
 8002426:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002428:	e019      	b.n	800245e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242c:	f043 0310 	orr.w	r3, r3, #16
 8002430:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002432:	e014      	b.n	800245e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002436:	f043 0320 	orr.w	r3, r3, #32
 800243a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800243c:	e00f      	b.n	800245e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002444:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002446:	e00a      	b.n	800245e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800244e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002450:	e005      	b.n	800245e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002458:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800245a:	e000      	b.n	800245e <HAL_CAN_IRQHandler+0x336>
            break;
 800245c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	699a      	ldr	r2, [r3, #24]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800246c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2204      	movs	r2, #4
 8002474:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002478:	2b00      	cmp	r3, #0
 800247a:	d008      	beq.n	800248e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002482:	431a      	orrs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f003 fc8b 	bl	8005da4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800248e:	bf00      	nop
 8002490:	3728      	adds	r7, #40	@ 0x28
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002496:	b480      	push	{r7}
 8002498:	b083      	sub	sp, #12
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr

080024a8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bc80      	pop	{r7}
 80024b8:	4770      	bx	lr

080024ba <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80024ba:	b480      	push	{r7}
 80024bc:	b083      	sub	sp, #12
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80024c2:	bf00      	nop
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bc80      	pop	{r7}
 80024ca:	4770      	bx	lr

080024cc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80024d4:	bf00      	nop
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr

080024de <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr

080024f0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr

08002502 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800250a:	bf00      	nop
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr

08002514 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr

08002526 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr

08002538 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr
	...

0800254c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800255c:	4b0c      	ldr	r3, [pc, #48]	@ (8002590 <__NVIC_SetPriorityGrouping+0x44>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002568:	4013      	ands	r3, r2
 800256a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002574:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800257c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800257e:	4a04      	ldr	r2, [pc, #16]	@ (8002590 <__NVIC_SetPriorityGrouping+0x44>)
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	60d3      	str	r3, [r2, #12]
}
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002598:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <__NVIC_GetPriorityGrouping+0x18>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	0a1b      	lsrs	r3, r3, #8
 800259e:	f003 0307 	and.w	r3, r3, #7
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	db0b      	blt.n	80025da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	f003 021f 	and.w	r2, r3, #31
 80025c8:	4906      	ldr	r1, [pc, #24]	@ (80025e4 <__NVIC_EnableIRQ+0x34>)
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	095b      	lsrs	r3, r3, #5
 80025d0:	2001      	movs	r0, #1
 80025d2:	fa00 f202 	lsl.w	r2, r0, r2
 80025d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025da:	bf00      	nop
 80025dc:	370c      	adds	r7, #12
 80025de:	46bd      	mov	sp, r7
 80025e0:	bc80      	pop	{r7}
 80025e2:	4770      	bx	lr
 80025e4:	e000e100 	.word	0xe000e100

080025e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	6039      	str	r1, [r7, #0]
 80025f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	db0a      	blt.n	8002612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	490c      	ldr	r1, [pc, #48]	@ (8002634 <__NVIC_SetPriority+0x4c>)
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	0112      	lsls	r2, r2, #4
 8002608:	b2d2      	uxtb	r2, r2
 800260a:	440b      	add	r3, r1
 800260c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002610:	e00a      	b.n	8002628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	b2da      	uxtb	r2, r3
 8002616:	4908      	ldr	r1, [pc, #32]	@ (8002638 <__NVIC_SetPriority+0x50>)
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	f003 030f 	and.w	r3, r3, #15
 800261e:	3b04      	subs	r3, #4
 8002620:	0112      	lsls	r2, r2, #4
 8002622:	b2d2      	uxtb	r2, r2
 8002624:	440b      	add	r3, r1
 8002626:	761a      	strb	r2, [r3, #24]
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	e000e100 	.word	0xe000e100
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800263c:	b480      	push	{r7}
 800263e:	b089      	sub	sp, #36	@ 0x24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	f1c3 0307 	rsb	r3, r3, #7
 8002656:	2b04      	cmp	r3, #4
 8002658:	bf28      	it	cs
 800265a:	2304      	movcs	r3, #4
 800265c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	3304      	adds	r3, #4
 8002662:	2b06      	cmp	r3, #6
 8002664:	d902      	bls.n	800266c <NVIC_EncodePriority+0x30>
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	3b03      	subs	r3, #3
 800266a:	e000      	b.n	800266e <NVIC_EncodePriority+0x32>
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002670:	f04f 32ff 	mov.w	r2, #4294967295
 8002674:	69bb      	ldr	r3, [r7, #24]
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	43da      	mvns	r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	401a      	ands	r2, r3
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002684:	f04f 31ff 	mov.w	r1, #4294967295
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	fa01 f303 	lsl.w	r3, r1, r3
 800268e:	43d9      	mvns	r1, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002694:	4313      	orrs	r3, r2
         );
}
 8002696:	4618      	mov	r0, r3
 8002698:	3724      	adds	r7, #36	@ 0x24
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026b0:	d301      	bcc.n	80026b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00f      	b.n	80026d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026b6:	4a0a      	ldr	r2, [pc, #40]	@ (80026e0 <SysTick_Config+0x40>)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026be:	210f      	movs	r1, #15
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295
 80026c4:	f7ff ff90 	bl	80025e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026c8:	4b05      	ldr	r3, [pc, #20]	@ (80026e0 <SysTick_Config+0x40>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ce:	4b04      	ldr	r3, [pc, #16]	@ (80026e0 <SysTick_Config+0x40>)
 80026d0:	2207      	movs	r2, #7
 80026d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	e000e010 	.word	0xe000e010

080026e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff ff2d 	bl	800254c <__NVIC_SetPriorityGrouping>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b086      	sub	sp, #24
 80026fe:	af00      	add	r7, sp, #0
 8002700:	4603      	mov	r3, r0
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
 8002706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800270c:	f7ff ff42 	bl	8002594 <__NVIC_GetPriorityGrouping>
 8002710:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	68b9      	ldr	r1, [r7, #8]
 8002716:	6978      	ldr	r0, [r7, #20]
 8002718:	f7ff ff90 	bl	800263c <NVIC_EncodePriority>
 800271c:	4602      	mov	r2, r0
 800271e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002722:	4611      	mov	r1, r2
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff5f 	bl	80025e8 <__NVIC_SetPriority>
}
 800272a:	bf00      	nop
 800272c:	3718      	adds	r7, #24
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	4603      	mov	r3, r0
 800273a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800273c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff35 	bl	80025b0 <__NVIC_EnableIRQ>
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b082      	sub	sp, #8
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7ff ffa2 	bl	80026a0 <SysTick_Config>
 800275c:	4603      	mov	r3, r0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002770:	2300      	movs	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e059      	b.n	8002832 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	461a      	mov	r2, r3
 8002784:	4b2d      	ldr	r3, [pc, #180]	@ (800283c <HAL_DMA_Init+0xd4>)
 8002786:	429a      	cmp	r2, r3
 8002788:	d80f      	bhi.n	80027aa <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	461a      	mov	r2, r3
 8002790:	4b2b      	ldr	r3, [pc, #172]	@ (8002840 <HAL_DMA_Init+0xd8>)
 8002792:	4413      	add	r3, r2
 8002794:	4a2b      	ldr	r2, [pc, #172]	@ (8002844 <HAL_DMA_Init+0xdc>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	091b      	lsrs	r3, r3, #4
 800279c:	009a      	lsls	r2, r3, #2
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a28      	ldr	r2, [pc, #160]	@ (8002848 <HAL_DMA_Init+0xe0>)
 80027a6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027a8:	e00e      	b.n	80027c8 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	461a      	mov	r2, r3
 80027b0:	4b26      	ldr	r3, [pc, #152]	@ (800284c <HAL_DMA_Init+0xe4>)
 80027b2:	4413      	add	r3, r2
 80027b4:	4a23      	ldr	r2, [pc, #140]	@ (8002844 <HAL_DMA_Init+0xdc>)
 80027b6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ba:	091b      	lsrs	r3, r3, #4
 80027bc:	009a      	lsls	r2, r3, #2
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a22      	ldr	r2, [pc, #136]	@ (8002850 <HAL_DMA_Init+0xe8>)
 80027c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2202      	movs	r2, #2
 80027cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80027de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80027e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002804:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	4313      	orrs	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	40020407 	.word	0x40020407
 8002840:	bffdfff8 	.word	0xbffdfff8
 8002844:	cccccccd 	.word	0xcccccccd
 8002848:	40020000 	.word	0x40020000
 800284c:	bffdfbf8 	.word	0xbffdfbf8
 8002850:	40020400 	.word	0x40020400

08002854 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af00      	add	r7, sp, #0
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
 8002860:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f893 3020 	ldrb.w	r3, [r3, #32]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d101      	bne.n	8002874 <HAL_DMA_Start_IT+0x20>
 8002870:	2302      	movs	r3, #2
 8002872:	e04b      	b.n	800290c <HAL_DMA_Start_IT+0xb8>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b01      	cmp	r3, #1
 8002886:	d13a      	bne.n	80028fe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2202      	movs	r2, #2
 800288c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0201 	bic.w	r2, r2, #1
 80028a4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	68b9      	ldr	r1, [r7, #8]
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 fbb1 	bl	8003014 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d008      	beq.n	80028cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 020e 	orr.w	r2, r2, #14
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	e00f      	b.n	80028ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f022 0204 	bic.w	r2, r2, #4
 80028da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f042 020a 	orr.w	r2, r2, #10
 80028ea:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f042 0201 	orr.w	r2, r2, #1
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	e005      	b.n	800290a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002906:	2302      	movs	r3, #2
 8002908:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800290a:	7dfb      	ldrb	r3, [r7, #23]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3718      	adds	r7, #24
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d008      	beq.n	800293e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2204      	movs	r2, #4
 8002930:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e020      	b.n	8002980 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 020e 	bic.w	r2, r2, #14
 800294c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 0201 	bic.w	r2, r2, #1
 800295c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002966:	2101      	movs	r1, #1
 8002968:	fa01 f202 	lsl.w	r2, r1, r2
 800296c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800297e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	bc80      	pop	{r7}
 8002988:	4770      	bx	lr
	...

0800298c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002994:	2300      	movs	r3, #0
 8002996:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d005      	beq.n	80029b0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2204      	movs	r2, #4
 80029a8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	73fb      	strb	r3, [r7, #15]
 80029ae:	e0d6      	b.n	8002b5e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 020e 	bic.w	r2, r2, #14
 80029be:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f022 0201 	bic.w	r2, r2, #1
 80029ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	461a      	mov	r2, r3
 80029d6:	4b64      	ldr	r3, [pc, #400]	@ (8002b68 <HAL_DMA_Abort_IT+0x1dc>)
 80029d8:	429a      	cmp	r2, r3
 80029da:	d958      	bls.n	8002a8e <HAL_DMA_Abort_IT+0x102>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a62      	ldr	r2, [pc, #392]	@ (8002b6c <HAL_DMA_Abort_IT+0x1e0>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d04f      	beq.n	8002a86 <HAL_DMA_Abort_IT+0xfa>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a61      	ldr	r2, [pc, #388]	@ (8002b70 <HAL_DMA_Abort_IT+0x1e4>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d048      	beq.n	8002a82 <HAL_DMA_Abort_IT+0xf6>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a5f      	ldr	r2, [pc, #380]	@ (8002b74 <HAL_DMA_Abort_IT+0x1e8>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d040      	beq.n	8002a7c <HAL_DMA_Abort_IT+0xf0>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a5e      	ldr	r2, [pc, #376]	@ (8002b78 <HAL_DMA_Abort_IT+0x1ec>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d038      	beq.n	8002a76 <HAL_DMA_Abort_IT+0xea>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a5c      	ldr	r2, [pc, #368]	@ (8002b7c <HAL_DMA_Abort_IT+0x1f0>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d030      	beq.n	8002a70 <HAL_DMA_Abort_IT+0xe4>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a5b      	ldr	r2, [pc, #364]	@ (8002b80 <HAL_DMA_Abort_IT+0x1f4>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d028      	beq.n	8002a6a <HAL_DMA_Abort_IT+0xde>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a52      	ldr	r2, [pc, #328]	@ (8002b68 <HAL_DMA_Abort_IT+0x1dc>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d020      	beq.n	8002a64 <HAL_DMA_Abort_IT+0xd8>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a57      	ldr	r2, [pc, #348]	@ (8002b84 <HAL_DMA_Abort_IT+0x1f8>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d019      	beq.n	8002a60 <HAL_DMA_Abort_IT+0xd4>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a55      	ldr	r2, [pc, #340]	@ (8002b88 <HAL_DMA_Abort_IT+0x1fc>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d012      	beq.n	8002a5c <HAL_DMA_Abort_IT+0xd0>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a54      	ldr	r2, [pc, #336]	@ (8002b8c <HAL_DMA_Abort_IT+0x200>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d00a      	beq.n	8002a56 <HAL_DMA_Abort_IT+0xca>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a52      	ldr	r2, [pc, #328]	@ (8002b90 <HAL_DMA_Abort_IT+0x204>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d102      	bne.n	8002a50 <HAL_DMA_Abort_IT+0xc4>
 8002a4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a4e:	e01b      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a54:	e018      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a5a:	e015      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a5c:	2310      	movs	r3, #16
 8002a5e:	e013      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a60:	2301      	movs	r3, #1
 8002a62:	e011      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a68:	e00e      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a6a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a6e:	e00b      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a74:	e008      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a7a:	e005      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a80:	e002      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a82:	2310      	movs	r3, #16
 8002a84:	e000      	b.n	8002a88 <HAL_DMA_Abort_IT+0xfc>
 8002a86:	2301      	movs	r3, #1
 8002a88:	4a42      	ldr	r2, [pc, #264]	@ (8002b94 <HAL_DMA_Abort_IT+0x208>)
 8002a8a:	6053      	str	r3, [r2, #4]
 8002a8c:	e057      	b.n	8002b3e <HAL_DMA_Abort_IT+0x1b2>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a36      	ldr	r2, [pc, #216]	@ (8002b6c <HAL_DMA_Abort_IT+0x1e0>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d04f      	beq.n	8002b38 <HAL_DMA_Abort_IT+0x1ac>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a34      	ldr	r2, [pc, #208]	@ (8002b70 <HAL_DMA_Abort_IT+0x1e4>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d048      	beq.n	8002b34 <HAL_DMA_Abort_IT+0x1a8>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a33      	ldr	r2, [pc, #204]	@ (8002b74 <HAL_DMA_Abort_IT+0x1e8>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d040      	beq.n	8002b2e <HAL_DMA_Abort_IT+0x1a2>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a31      	ldr	r2, [pc, #196]	@ (8002b78 <HAL_DMA_Abort_IT+0x1ec>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d038      	beq.n	8002b28 <HAL_DMA_Abort_IT+0x19c>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a30      	ldr	r2, [pc, #192]	@ (8002b7c <HAL_DMA_Abort_IT+0x1f0>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d030      	beq.n	8002b22 <HAL_DMA_Abort_IT+0x196>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a2e      	ldr	r2, [pc, #184]	@ (8002b80 <HAL_DMA_Abort_IT+0x1f4>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d028      	beq.n	8002b1c <HAL_DMA_Abort_IT+0x190>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a26      	ldr	r2, [pc, #152]	@ (8002b68 <HAL_DMA_Abort_IT+0x1dc>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d020      	beq.n	8002b16 <HAL_DMA_Abort_IT+0x18a>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8002b84 <HAL_DMA_Abort_IT+0x1f8>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d019      	beq.n	8002b12 <HAL_DMA_Abort_IT+0x186>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a29      	ldr	r2, [pc, #164]	@ (8002b88 <HAL_DMA_Abort_IT+0x1fc>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d012      	beq.n	8002b0e <HAL_DMA_Abort_IT+0x182>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a27      	ldr	r2, [pc, #156]	@ (8002b8c <HAL_DMA_Abort_IT+0x200>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d00a      	beq.n	8002b08 <HAL_DMA_Abort_IT+0x17c>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a26      	ldr	r2, [pc, #152]	@ (8002b90 <HAL_DMA_Abort_IT+0x204>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d102      	bne.n	8002b02 <HAL_DMA_Abort_IT+0x176>
 8002afc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b00:	e01b      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b02:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b06:	e018      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b0c:	e015      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b0e:	2310      	movs	r3, #16
 8002b10:	e013      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b12:	2301      	movs	r3, #1
 8002b14:	e011      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b16:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b1a:	e00e      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b1c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b20:	e00b      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b22:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b26:	e008      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b2c:	e005      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b2e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b32:	e002      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b34:	2310      	movs	r3, #16
 8002b36:	e000      	b.n	8002b3a <HAL_DMA_Abort_IT+0x1ae>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	4a17      	ldr	r2, [pc, #92]	@ (8002b98 <HAL_DMA_Abort_IT+0x20c>)
 8002b3c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	4798      	blx	r3
    } 
  }
  return status;
 8002b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40020080 	.word	0x40020080
 8002b6c:	40020008 	.word	0x40020008
 8002b70:	4002001c 	.word	0x4002001c
 8002b74:	40020030 	.word	0x40020030
 8002b78:	40020044 	.word	0x40020044
 8002b7c:	40020058 	.word	0x40020058
 8002b80:	4002006c 	.word	0x4002006c
 8002b84:	40020408 	.word	0x40020408
 8002b88:	4002041c 	.word	0x4002041c
 8002b8c:	40020430 	.word	0x40020430
 8002b90:	40020444 	.word	0x40020444
 8002b94:	40020400 	.word	0x40020400
 8002b98:	40020000 	.word	0x40020000

08002b9c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb8:	2204      	movs	r2, #4
 8002bba:	409a      	lsls	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f000 80f1 	beq.w	8002da8 <HAL_DMA_IRQHandler+0x20c>
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	f003 0304 	and.w	r3, r3, #4
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 80eb 	beq.w	8002da8 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0320 	and.w	r3, r3, #32
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d107      	bne.n	8002bf0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f022 0204 	bic.w	r2, r2, #4
 8002bee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4b5f      	ldr	r3, [pc, #380]	@ (8002d74 <HAL_DMA_IRQHandler+0x1d8>)
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d958      	bls.n	8002cae <HAL_DMA_IRQHandler+0x112>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a5d      	ldr	r2, [pc, #372]	@ (8002d78 <HAL_DMA_IRQHandler+0x1dc>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d04f      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x10a>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a5c      	ldr	r2, [pc, #368]	@ (8002d7c <HAL_DMA_IRQHandler+0x1e0>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d048      	beq.n	8002ca2 <HAL_DMA_IRQHandler+0x106>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a5a      	ldr	r2, [pc, #360]	@ (8002d80 <HAL_DMA_IRQHandler+0x1e4>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d040      	beq.n	8002c9c <HAL_DMA_IRQHandler+0x100>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a59      	ldr	r2, [pc, #356]	@ (8002d84 <HAL_DMA_IRQHandler+0x1e8>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d038      	beq.n	8002c96 <HAL_DMA_IRQHandler+0xfa>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a57      	ldr	r2, [pc, #348]	@ (8002d88 <HAL_DMA_IRQHandler+0x1ec>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d030      	beq.n	8002c90 <HAL_DMA_IRQHandler+0xf4>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a56      	ldr	r2, [pc, #344]	@ (8002d8c <HAL_DMA_IRQHandler+0x1f0>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d028      	beq.n	8002c8a <HAL_DMA_IRQHandler+0xee>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a4d      	ldr	r2, [pc, #308]	@ (8002d74 <HAL_DMA_IRQHandler+0x1d8>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d020      	beq.n	8002c84 <HAL_DMA_IRQHandler+0xe8>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a52      	ldr	r2, [pc, #328]	@ (8002d90 <HAL_DMA_IRQHandler+0x1f4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d019      	beq.n	8002c80 <HAL_DMA_IRQHandler+0xe4>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a50      	ldr	r2, [pc, #320]	@ (8002d94 <HAL_DMA_IRQHandler+0x1f8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d012      	beq.n	8002c7c <HAL_DMA_IRQHandler+0xe0>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a4f      	ldr	r2, [pc, #316]	@ (8002d98 <HAL_DMA_IRQHandler+0x1fc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d00a      	beq.n	8002c76 <HAL_DMA_IRQHandler+0xda>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a4d      	ldr	r2, [pc, #308]	@ (8002d9c <HAL_DMA_IRQHandler+0x200>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d102      	bne.n	8002c70 <HAL_DMA_IRQHandler+0xd4>
 8002c6a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c6e:	e01b      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002c70:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002c74:	e018      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002c76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c7a:	e015      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002c7c:	2340      	movs	r3, #64	@ 0x40
 8002c7e:	e013      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002c80:	2304      	movs	r3, #4
 8002c82:	e011      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002c84:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002c88:	e00e      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002c8a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002c8e:	e00b      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002c90:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002c94:	e008      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002c96:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c9a:	e005      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002c9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ca0:	e002      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002ca2:	2340      	movs	r3, #64	@ 0x40
 8002ca4:	e000      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x10c>
 8002ca6:	2304      	movs	r3, #4
 8002ca8:	4a3d      	ldr	r2, [pc, #244]	@ (8002da0 <HAL_DMA_IRQHandler+0x204>)
 8002caa:	6053      	str	r3, [r2, #4]
 8002cac:	e057      	b.n	8002d5e <HAL_DMA_IRQHandler+0x1c2>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a31      	ldr	r2, [pc, #196]	@ (8002d78 <HAL_DMA_IRQHandler+0x1dc>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d04f      	beq.n	8002d58 <HAL_DMA_IRQHandler+0x1bc>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a2f      	ldr	r2, [pc, #188]	@ (8002d7c <HAL_DMA_IRQHandler+0x1e0>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d048      	beq.n	8002d54 <HAL_DMA_IRQHandler+0x1b8>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a2e      	ldr	r2, [pc, #184]	@ (8002d80 <HAL_DMA_IRQHandler+0x1e4>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d040      	beq.n	8002d4e <HAL_DMA_IRQHandler+0x1b2>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a2c      	ldr	r2, [pc, #176]	@ (8002d84 <HAL_DMA_IRQHandler+0x1e8>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d038      	beq.n	8002d48 <HAL_DMA_IRQHandler+0x1ac>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a2b      	ldr	r2, [pc, #172]	@ (8002d88 <HAL_DMA_IRQHandler+0x1ec>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d030      	beq.n	8002d42 <HAL_DMA_IRQHandler+0x1a6>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a29      	ldr	r2, [pc, #164]	@ (8002d8c <HAL_DMA_IRQHandler+0x1f0>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d028      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x1a0>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a21      	ldr	r2, [pc, #132]	@ (8002d74 <HAL_DMA_IRQHandler+0x1d8>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d020      	beq.n	8002d36 <HAL_DMA_IRQHandler+0x19a>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a25      	ldr	r2, [pc, #148]	@ (8002d90 <HAL_DMA_IRQHandler+0x1f4>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d019      	beq.n	8002d32 <HAL_DMA_IRQHandler+0x196>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a24      	ldr	r2, [pc, #144]	@ (8002d94 <HAL_DMA_IRQHandler+0x1f8>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d012      	beq.n	8002d2e <HAL_DMA_IRQHandler+0x192>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a22      	ldr	r2, [pc, #136]	@ (8002d98 <HAL_DMA_IRQHandler+0x1fc>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d00a      	beq.n	8002d28 <HAL_DMA_IRQHandler+0x18c>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a21      	ldr	r2, [pc, #132]	@ (8002d9c <HAL_DMA_IRQHandler+0x200>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d102      	bne.n	8002d22 <HAL_DMA_IRQHandler+0x186>
 8002d1c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002d20:	e01b      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d22:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002d26:	e018      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d2c:	e015      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d2e:	2340      	movs	r3, #64	@ 0x40
 8002d30:	e013      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d32:	2304      	movs	r3, #4
 8002d34:	e011      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d36:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002d3a:	e00e      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d3c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002d40:	e00b      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d42:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002d46:	e008      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d48:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002d4c:	e005      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d52:	e002      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d54:	2340      	movs	r3, #64	@ 0x40
 8002d56:	e000      	b.n	8002d5a <HAL_DMA_IRQHandler+0x1be>
 8002d58:	2304      	movs	r3, #4
 8002d5a:	4a12      	ldr	r2, [pc, #72]	@ (8002da4 <HAL_DMA_IRQHandler+0x208>)
 8002d5c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 8136 	beq.w	8002fd4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002d70:	e130      	b.n	8002fd4 <HAL_DMA_IRQHandler+0x438>
 8002d72:	bf00      	nop
 8002d74:	40020080 	.word	0x40020080
 8002d78:	40020008 	.word	0x40020008
 8002d7c:	4002001c 	.word	0x4002001c
 8002d80:	40020030 	.word	0x40020030
 8002d84:	40020044 	.word	0x40020044
 8002d88:	40020058 	.word	0x40020058
 8002d8c:	4002006c 	.word	0x4002006c
 8002d90:	40020408 	.word	0x40020408
 8002d94:	4002041c 	.word	0x4002041c
 8002d98:	40020430 	.word	0x40020430
 8002d9c:	40020444 	.word	0x40020444
 8002da0:	40020400 	.word	0x40020400
 8002da4:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dac:	2202      	movs	r2, #2
 8002dae:	409a      	lsls	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	4013      	ands	r3, r2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f000 80dd 	beq.w	8002f74 <HAL_DMA_IRQHandler+0x3d8>
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	f003 0302 	and.w	r3, r3, #2
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f000 80d7 	beq.w	8002f74 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0320 	and.w	r3, r3, #32
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d10b      	bne.n	8002dec <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 020a 	bic.w	r2, r2, #10
 8002de2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	461a      	mov	r2, r3
 8002df2:	4b7b      	ldr	r3, [pc, #492]	@ (8002fe0 <HAL_DMA_IRQHandler+0x444>)
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d958      	bls.n	8002eaa <HAL_DMA_IRQHandler+0x30e>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a79      	ldr	r2, [pc, #484]	@ (8002fe4 <HAL_DMA_IRQHandler+0x448>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d04f      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x306>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a78      	ldr	r2, [pc, #480]	@ (8002fe8 <HAL_DMA_IRQHandler+0x44c>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d048      	beq.n	8002e9e <HAL_DMA_IRQHandler+0x302>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a76      	ldr	r2, [pc, #472]	@ (8002fec <HAL_DMA_IRQHandler+0x450>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d040      	beq.n	8002e98 <HAL_DMA_IRQHandler+0x2fc>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a75      	ldr	r2, [pc, #468]	@ (8002ff0 <HAL_DMA_IRQHandler+0x454>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d038      	beq.n	8002e92 <HAL_DMA_IRQHandler+0x2f6>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a73      	ldr	r2, [pc, #460]	@ (8002ff4 <HAL_DMA_IRQHandler+0x458>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d030      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x2f0>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a72      	ldr	r2, [pc, #456]	@ (8002ff8 <HAL_DMA_IRQHandler+0x45c>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d028      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x2ea>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a69      	ldr	r2, [pc, #420]	@ (8002fe0 <HAL_DMA_IRQHandler+0x444>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d020      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x2e4>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a6e      	ldr	r2, [pc, #440]	@ (8002ffc <HAL_DMA_IRQHandler+0x460>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d019      	beq.n	8002e7c <HAL_DMA_IRQHandler+0x2e0>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a6c      	ldr	r2, [pc, #432]	@ (8003000 <HAL_DMA_IRQHandler+0x464>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d012      	beq.n	8002e78 <HAL_DMA_IRQHandler+0x2dc>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a6b      	ldr	r2, [pc, #428]	@ (8003004 <HAL_DMA_IRQHandler+0x468>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d00a      	beq.n	8002e72 <HAL_DMA_IRQHandler+0x2d6>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a69      	ldr	r2, [pc, #420]	@ (8003008 <HAL_DMA_IRQHandler+0x46c>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d102      	bne.n	8002e6c <HAL_DMA_IRQHandler+0x2d0>
 8002e66:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e6a:	e01b      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e6c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e70:	e018      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e76:	e015      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e78:	2320      	movs	r3, #32
 8002e7a:	e013      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e011      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e84:	e00e      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e86:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e8a:	e00b      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e90:	e008      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e96:	e005      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e9c:	e002      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002e9e:	2320      	movs	r3, #32
 8002ea0:	e000      	b.n	8002ea4 <HAL_DMA_IRQHandler+0x308>
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	4a59      	ldr	r2, [pc, #356]	@ (800300c <HAL_DMA_IRQHandler+0x470>)
 8002ea6:	6053      	str	r3, [r2, #4]
 8002ea8:	e057      	b.n	8002f5a <HAL_DMA_IRQHandler+0x3be>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a4d      	ldr	r2, [pc, #308]	@ (8002fe4 <HAL_DMA_IRQHandler+0x448>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d04f      	beq.n	8002f54 <HAL_DMA_IRQHandler+0x3b8>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a4b      	ldr	r2, [pc, #300]	@ (8002fe8 <HAL_DMA_IRQHandler+0x44c>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d048      	beq.n	8002f50 <HAL_DMA_IRQHandler+0x3b4>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a4a      	ldr	r2, [pc, #296]	@ (8002fec <HAL_DMA_IRQHandler+0x450>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d040      	beq.n	8002f4a <HAL_DMA_IRQHandler+0x3ae>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a48      	ldr	r2, [pc, #288]	@ (8002ff0 <HAL_DMA_IRQHandler+0x454>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d038      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x3a8>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a47      	ldr	r2, [pc, #284]	@ (8002ff4 <HAL_DMA_IRQHandler+0x458>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d030      	beq.n	8002f3e <HAL_DMA_IRQHandler+0x3a2>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a45      	ldr	r2, [pc, #276]	@ (8002ff8 <HAL_DMA_IRQHandler+0x45c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d028      	beq.n	8002f38 <HAL_DMA_IRQHandler+0x39c>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a3d      	ldr	r2, [pc, #244]	@ (8002fe0 <HAL_DMA_IRQHandler+0x444>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d020      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x396>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a41      	ldr	r2, [pc, #260]	@ (8002ffc <HAL_DMA_IRQHandler+0x460>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d019      	beq.n	8002f2e <HAL_DMA_IRQHandler+0x392>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a40      	ldr	r2, [pc, #256]	@ (8003000 <HAL_DMA_IRQHandler+0x464>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d012      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x38e>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a3e      	ldr	r2, [pc, #248]	@ (8003004 <HAL_DMA_IRQHandler+0x468>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d00a      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x388>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a3d      	ldr	r2, [pc, #244]	@ (8003008 <HAL_DMA_IRQHandler+0x46c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d102      	bne.n	8002f1e <HAL_DMA_IRQHandler+0x382>
 8002f18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f1c:	e01b      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f22:	e018      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f28:	e015      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f2a:	2320      	movs	r3, #32
 8002f2c:	e013      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f2e:	2302      	movs	r3, #2
 8002f30:	e011      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f36:	e00e      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f38:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002f3c:	e00b      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f42:	e008      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f48:	e005      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f4e:	e002      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f50:	2320      	movs	r3, #32
 8002f52:	e000      	b.n	8002f56 <HAL_DMA_IRQHandler+0x3ba>
 8002f54:	2302      	movs	r3, #2
 8002f56:	4a2e      	ldr	r2, [pc, #184]	@ (8003010 <HAL_DMA_IRQHandler+0x474>)
 8002f58:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d034      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002f72:	e02f      	b.n	8002fd4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	2208      	movs	r2, #8
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d028      	beq.n	8002fd6 <HAL_DMA_IRQHandler+0x43a>
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	f003 0308 	and.w	r3, r3, #8
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d023      	beq.n	8002fd6 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 020e 	bic.w	r2, r2, #14
 8002f9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fac:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d004      	beq.n	8002fd6 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	4798      	blx	r3
    }
  }
  return;
 8002fd4:	bf00      	nop
 8002fd6:	bf00      	nop
}
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40020080 	.word	0x40020080
 8002fe4:	40020008 	.word	0x40020008
 8002fe8:	4002001c 	.word	0x4002001c
 8002fec:	40020030 	.word	0x40020030
 8002ff0:	40020044 	.word	0x40020044
 8002ff4:	40020058 	.word	0x40020058
 8002ff8:	4002006c 	.word	0x4002006c
 8002ffc:	40020408 	.word	0x40020408
 8003000:	4002041c 	.word	0x4002041c
 8003004:	40020430 	.word	0x40020430
 8003008:	40020444 	.word	0x40020444
 800300c:	40020400 	.word	0x40020400
 8003010:	40020000 	.word	0x40020000

08003014 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
 8003020:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800302a:	2101      	movs	r1, #1
 800302c:	fa01 f202 	lsl.w	r2, r1, r2
 8003030:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	2b10      	cmp	r3, #16
 8003040:	d108      	bne.n	8003054 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	68ba      	ldr	r2, [r7, #8]
 8003050:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003052:	e007      	b.n	8003064 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	60da      	str	r2, [r3, #12]
}
 8003064:	bf00      	nop
 8003066:	3714      	adds	r7, #20
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr
	...

08003070 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003070:	b480      	push	{r7}
 8003072:	b08b      	sub	sp, #44	@ 0x2c
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800307a:	2300      	movs	r3, #0
 800307c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800307e:	2300      	movs	r3, #0
 8003080:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003082:	e179      	b.n	8003378 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003084:	2201      	movs	r2, #1
 8003086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	69fa      	ldr	r2, [r7, #28]
 8003094:	4013      	ands	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	429a      	cmp	r2, r3
 800309e:	f040 8168 	bne.w	8003372 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	4a96      	ldr	r2, [pc, #600]	@ (8003300 <HAL_GPIO_Init+0x290>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d05e      	beq.n	800316a <HAL_GPIO_Init+0xfa>
 80030ac:	4a94      	ldr	r2, [pc, #592]	@ (8003300 <HAL_GPIO_Init+0x290>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d875      	bhi.n	800319e <HAL_GPIO_Init+0x12e>
 80030b2:	4a94      	ldr	r2, [pc, #592]	@ (8003304 <HAL_GPIO_Init+0x294>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d058      	beq.n	800316a <HAL_GPIO_Init+0xfa>
 80030b8:	4a92      	ldr	r2, [pc, #584]	@ (8003304 <HAL_GPIO_Init+0x294>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d86f      	bhi.n	800319e <HAL_GPIO_Init+0x12e>
 80030be:	4a92      	ldr	r2, [pc, #584]	@ (8003308 <HAL_GPIO_Init+0x298>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d052      	beq.n	800316a <HAL_GPIO_Init+0xfa>
 80030c4:	4a90      	ldr	r2, [pc, #576]	@ (8003308 <HAL_GPIO_Init+0x298>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d869      	bhi.n	800319e <HAL_GPIO_Init+0x12e>
 80030ca:	4a90      	ldr	r2, [pc, #576]	@ (800330c <HAL_GPIO_Init+0x29c>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d04c      	beq.n	800316a <HAL_GPIO_Init+0xfa>
 80030d0:	4a8e      	ldr	r2, [pc, #568]	@ (800330c <HAL_GPIO_Init+0x29c>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d863      	bhi.n	800319e <HAL_GPIO_Init+0x12e>
 80030d6:	4a8e      	ldr	r2, [pc, #568]	@ (8003310 <HAL_GPIO_Init+0x2a0>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d046      	beq.n	800316a <HAL_GPIO_Init+0xfa>
 80030dc:	4a8c      	ldr	r2, [pc, #560]	@ (8003310 <HAL_GPIO_Init+0x2a0>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d85d      	bhi.n	800319e <HAL_GPIO_Init+0x12e>
 80030e2:	2b12      	cmp	r3, #18
 80030e4:	d82a      	bhi.n	800313c <HAL_GPIO_Init+0xcc>
 80030e6:	2b12      	cmp	r3, #18
 80030e8:	d859      	bhi.n	800319e <HAL_GPIO_Init+0x12e>
 80030ea:	a201      	add	r2, pc, #4	@ (adr r2, 80030f0 <HAL_GPIO_Init+0x80>)
 80030ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f0:	0800316b 	.word	0x0800316b
 80030f4:	08003145 	.word	0x08003145
 80030f8:	08003157 	.word	0x08003157
 80030fc:	08003199 	.word	0x08003199
 8003100:	0800319f 	.word	0x0800319f
 8003104:	0800319f 	.word	0x0800319f
 8003108:	0800319f 	.word	0x0800319f
 800310c:	0800319f 	.word	0x0800319f
 8003110:	0800319f 	.word	0x0800319f
 8003114:	0800319f 	.word	0x0800319f
 8003118:	0800319f 	.word	0x0800319f
 800311c:	0800319f 	.word	0x0800319f
 8003120:	0800319f 	.word	0x0800319f
 8003124:	0800319f 	.word	0x0800319f
 8003128:	0800319f 	.word	0x0800319f
 800312c:	0800319f 	.word	0x0800319f
 8003130:	0800319f 	.word	0x0800319f
 8003134:	0800314d 	.word	0x0800314d
 8003138:	08003161 	.word	0x08003161
 800313c:	4a75      	ldr	r2, [pc, #468]	@ (8003314 <HAL_GPIO_Init+0x2a4>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d013      	beq.n	800316a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003142:	e02c      	b.n	800319e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	623b      	str	r3, [r7, #32]
          break;
 800314a:	e029      	b.n	80031a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	3304      	adds	r3, #4
 8003152:	623b      	str	r3, [r7, #32]
          break;
 8003154:	e024      	b.n	80031a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	3308      	adds	r3, #8
 800315c:	623b      	str	r3, [r7, #32]
          break;
 800315e:	e01f      	b.n	80031a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	330c      	adds	r3, #12
 8003166:	623b      	str	r3, [r7, #32]
          break;
 8003168:	e01a      	b.n	80031a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d102      	bne.n	8003178 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003172:	2304      	movs	r3, #4
 8003174:	623b      	str	r3, [r7, #32]
          break;
 8003176:	e013      	b.n	80031a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	2b01      	cmp	r3, #1
 800317e:	d105      	bne.n	800318c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003180:	2308      	movs	r3, #8
 8003182:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	69fa      	ldr	r2, [r7, #28]
 8003188:	611a      	str	r2, [r3, #16]
          break;
 800318a:	e009      	b.n	80031a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800318c:	2308      	movs	r3, #8
 800318e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	69fa      	ldr	r2, [r7, #28]
 8003194:	615a      	str	r2, [r3, #20]
          break;
 8003196:	e003      	b.n	80031a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003198:	2300      	movs	r3, #0
 800319a:	623b      	str	r3, [r7, #32]
          break;
 800319c:	e000      	b.n	80031a0 <HAL_GPIO_Init+0x130>
          break;
 800319e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	2bff      	cmp	r3, #255	@ 0xff
 80031a4:	d801      	bhi.n	80031aa <HAL_GPIO_Init+0x13a>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	e001      	b.n	80031ae <HAL_GPIO_Init+0x13e>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	3304      	adds	r3, #4
 80031ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	2bff      	cmp	r3, #255	@ 0xff
 80031b4:	d802      	bhi.n	80031bc <HAL_GPIO_Init+0x14c>
 80031b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	e002      	b.n	80031c2 <HAL_GPIO_Init+0x152>
 80031bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031be:	3b08      	subs	r3, #8
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	210f      	movs	r1, #15
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	fa01 f303 	lsl.w	r3, r1, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	401a      	ands	r2, r3
 80031d4:	6a39      	ldr	r1, [r7, #32]
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	fa01 f303 	lsl.w	r3, r1, r3
 80031dc:	431a      	orrs	r2, r3
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	f000 80c1 	beq.w	8003372 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031f0:	4b49      	ldr	r3, [pc, #292]	@ (8003318 <HAL_GPIO_Init+0x2a8>)
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	4a48      	ldr	r2, [pc, #288]	@ (8003318 <HAL_GPIO_Init+0x2a8>)
 80031f6:	f043 0301 	orr.w	r3, r3, #1
 80031fa:	6193      	str	r3, [r2, #24]
 80031fc:	4b46      	ldr	r3, [pc, #280]	@ (8003318 <HAL_GPIO_Init+0x2a8>)
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003208:	4a44      	ldr	r2, [pc, #272]	@ (800331c <HAL_GPIO_Init+0x2ac>)
 800320a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320c:	089b      	lsrs	r3, r3, #2
 800320e:	3302      	adds	r3, #2
 8003210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003214:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003218:	f003 0303 	and.w	r3, r3, #3
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	220f      	movs	r2, #15
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43db      	mvns	r3, r3
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	4013      	ands	r3, r2
 800322a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a3c      	ldr	r2, [pc, #240]	@ (8003320 <HAL_GPIO_Init+0x2b0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d01f      	beq.n	8003274 <HAL_GPIO_Init+0x204>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a3b      	ldr	r2, [pc, #236]	@ (8003324 <HAL_GPIO_Init+0x2b4>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d019      	beq.n	8003270 <HAL_GPIO_Init+0x200>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a3a      	ldr	r2, [pc, #232]	@ (8003328 <HAL_GPIO_Init+0x2b8>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d013      	beq.n	800326c <HAL_GPIO_Init+0x1fc>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a39      	ldr	r2, [pc, #228]	@ (800332c <HAL_GPIO_Init+0x2bc>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d00d      	beq.n	8003268 <HAL_GPIO_Init+0x1f8>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a38      	ldr	r2, [pc, #224]	@ (8003330 <HAL_GPIO_Init+0x2c0>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d007      	beq.n	8003264 <HAL_GPIO_Init+0x1f4>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a37      	ldr	r2, [pc, #220]	@ (8003334 <HAL_GPIO_Init+0x2c4>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d101      	bne.n	8003260 <HAL_GPIO_Init+0x1f0>
 800325c:	2305      	movs	r3, #5
 800325e:	e00a      	b.n	8003276 <HAL_GPIO_Init+0x206>
 8003260:	2306      	movs	r3, #6
 8003262:	e008      	b.n	8003276 <HAL_GPIO_Init+0x206>
 8003264:	2304      	movs	r3, #4
 8003266:	e006      	b.n	8003276 <HAL_GPIO_Init+0x206>
 8003268:	2303      	movs	r3, #3
 800326a:	e004      	b.n	8003276 <HAL_GPIO_Init+0x206>
 800326c:	2302      	movs	r3, #2
 800326e:	e002      	b.n	8003276 <HAL_GPIO_Init+0x206>
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <HAL_GPIO_Init+0x206>
 8003274:	2300      	movs	r3, #0
 8003276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003278:	f002 0203 	and.w	r2, r2, #3
 800327c:	0092      	lsls	r2, r2, #2
 800327e:	4093      	lsls	r3, r2
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003286:	4925      	ldr	r1, [pc, #148]	@ (800331c <HAL_GPIO_Init+0x2ac>)
 8003288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328a:	089b      	lsrs	r3, r3, #2
 800328c:	3302      	adds	r3, #2
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d006      	beq.n	80032ae <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032a0:	4b25      	ldr	r3, [pc, #148]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	4924      	ldr	r1, [pc, #144]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	608b      	str	r3, [r1, #8]
 80032ac:	e006      	b.n	80032bc <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032ae:	4b22      	ldr	r3, [pc, #136]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032b0:	689a      	ldr	r2, [r3, #8]
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	4920      	ldr	r1, [pc, #128]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d006      	beq.n	80032d6 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032ca:	68da      	ldr	r2, [r3, #12]
 80032cc:	491a      	ldr	r1, [pc, #104]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	60cb      	str	r3, [r1, #12]
 80032d4:	e006      	b.n	80032e4 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032d6:	4b18      	ldr	r3, [pc, #96]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	43db      	mvns	r3, r3
 80032de:	4916      	ldr	r1, [pc, #88]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032e0:	4013      	ands	r3, r2
 80032e2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d025      	beq.n	800333c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032f0:	4b11      	ldr	r3, [pc, #68]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	4910      	ldr	r1, [pc, #64]	@ (8003338 <HAL_GPIO_Init+0x2c8>)
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	604b      	str	r3, [r1, #4]
 80032fc:	e025      	b.n	800334a <HAL_GPIO_Init+0x2da>
 80032fe:	bf00      	nop
 8003300:	10320000 	.word	0x10320000
 8003304:	10310000 	.word	0x10310000
 8003308:	10220000 	.word	0x10220000
 800330c:	10210000 	.word	0x10210000
 8003310:	10120000 	.word	0x10120000
 8003314:	10110000 	.word	0x10110000
 8003318:	40021000 	.word	0x40021000
 800331c:	40010000 	.word	0x40010000
 8003320:	40010800 	.word	0x40010800
 8003324:	40010c00 	.word	0x40010c00
 8003328:	40011000 	.word	0x40011000
 800332c:	40011400 	.word	0x40011400
 8003330:	40011800 	.word	0x40011800
 8003334:	40011c00 	.word	0x40011c00
 8003338:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800333c:	4b15      	ldr	r3, [pc, #84]	@ (8003394 <HAL_GPIO_Init+0x324>)
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	43db      	mvns	r3, r3
 8003344:	4913      	ldr	r1, [pc, #76]	@ (8003394 <HAL_GPIO_Init+0x324>)
 8003346:	4013      	ands	r3, r2
 8003348:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d006      	beq.n	8003364 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003356:	4b0f      	ldr	r3, [pc, #60]	@ (8003394 <HAL_GPIO_Init+0x324>)
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	490e      	ldr	r1, [pc, #56]	@ (8003394 <HAL_GPIO_Init+0x324>)
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	600b      	str	r3, [r1, #0]
 8003362:	e006      	b.n	8003372 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003364:	4b0b      	ldr	r3, [pc, #44]	@ (8003394 <HAL_GPIO_Init+0x324>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	43db      	mvns	r3, r3
 800336c:	4909      	ldr	r1, [pc, #36]	@ (8003394 <HAL_GPIO_Init+0x324>)
 800336e:	4013      	ands	r3, r2
 8003370:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	3301      	adds	r3, #1
 8003376:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337e:	fa22 f303 	lsr.w	r3, r2, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	f47f ae7e 	bne.w	8003084 <HAL_GPIO_Init+0x14>
  }
}
 8003388:	bf00      	nop
 800338a:	bf00      	nop
 800338c:	372c      	adds	r7, #44	@ 0x2c
 800338e:	46bd      	mov	sp, r7
 8003390:	bc80      	pop	{r7}
 8003392:	4770      	bx	lr
 8003394:	40010400 	.word	0x40010400

08003398 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e272      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	f000 8087 	beq.w	80034c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033b8:	4b92      	ldr	r3, [pc, #584]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 030c 	and.w	r3, r3, #12
 80033c0:	2b04      	cmp	r3, #4
 80033c2:	d00c      	beq.n	80033de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033c4:	4b8f      	ldr	r3, [pc, #572]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f003 030c 	and.w	r3, r3, #12
 80033cc:	2b08      	cmp	r3, #8
 80033ce:	d112      	bne.n	80033f6 <HAL_RCC_OscConfig+0x5e>
 80033d0:	4b8c      	ldr	r3, [pc, #560]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033dc:	d10b      	bne.n	80033f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033de:	4b89      	ldr	r3, [pc, #548]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d06c      	beq.n	80034c4 <HAL_RCC_OscConfig+0x12c>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d168      	bne.n	80034c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e24c      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033fe:	d106      	bne.n	800340e <HAL_RCC_OscConfig+0x76>
 8003400:	4b80      	ldr	r3, [pc, #512]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a7f      	ldr	r2, [pc, #508]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003406:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800340a:	6013      	str	r3, [r2, #0]
 800340c:	e02e      	b.n	800346c <HAL_RCC_OscConfig+0xd4>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10c      	bne.n	8003430 <HAL_RCC_OscConfig+0x98>
 8003416:	4b7b      	ldr	r3, [pc, #492]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a7a      	ldr	r2, [pc, #488]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 800341c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003420:	6013      	str	r3, [r2, #0]
 8003422:	4b78      	ldr	r3, [pc, #480]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a77      	ldr	r2, [pc, #476]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003428:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	e01d      	b.n	800346c <HAL_RCC_OscConfig+0xd4>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003438:	d10c      	bne.n	8003454 <HAL_RCC_OscConfig+0xbc>
 800343a:	4b72      	ldr	r3, [pc, #456]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a71      	ldr	r2, [pc, #452]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003440:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003444:	6013      	str	r3, [r2, #0]
 8003446:	4b6f      	ldr	r3, [pc, #444]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a6e      	ldr	r2, [pc, #440]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 800344c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	e00b      	b.n	800346c <HAL_RCC_OscConfig+0xd4>
 8003454:	4b6b      	ldr	r3, [pc, #428]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a6a      	ldr	r2, [pc, #424]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 800345a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800345e:	6013      	str	r3, [r2, #0]
 8003460:	4b68      	ldr	r3, [pc, #416]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a67      	ldr	r2, [pc, #412]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003466:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800346a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d013      	beq.n	800349c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003474:	f7fe f9b2 	bl	80017dc <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800347c:	f7fe f9ae 	bl	80017dc <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b64      	cmp	r3, #100	@ 0x64
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e200      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348e:	4b5d      	ldr	r3, [pc, #372]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0f0      	beq.n	800347c <HAL_RCC_OscConfig+0xe4>
 800349a:	e014      	b.n	80034c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349c:	f7fe f99e 	bl	80017dc <HAL_GetTick>
 80034a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034a2:	e008      	b.n	80034b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a4:	f7fe f99a 	bl	80017dc <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b64      	cmp	r3, #100	@ 0x64
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e1ec      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034b6:	4b53      	ldr	r3, [pc, #332]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1f0      	bne.n	80034a4 <HAL_RCC_OscConfig+0x10c>
 80034c2:	e000      	b.n	80034c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d063      	beq.n	800359a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034d2:	4b4c      	ldr	r3, [pc, #304]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 030c 	and.w	r3, r3, #12
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00b      	beq.n	80034f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034de:	4b49      	ldr	r3, [pc, #292]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f003 030c 	and.w	r3, r3, #12
 80034e6:	2b08      	cmp	r3, #8
 80034e8:	d11c      	bne.n	8003524 <HAL_RCC_OscConfig+0x18c>
 80034ea:	4b46      	ldr	r3, [pc, #280]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d116      	bne.n	8003524 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034f6:	4b43      	ldr	r3, [pc, #268]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d005      	beq.n	800350e <HAL_RCC_OscConfig+0x176>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d001      	beq.n	800350e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e1c0      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800350e:	4b3d      	ldr	r3, [pc, #244]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4939      	ldr	r1, [pc, #228]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 800351e:	4313      	orrs	r3, r2
 8003520:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003522:	e03a      	b.n	800359a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d020      	beq.n	800356e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800352c:	4b36      	ldr	r3, [pc, #216]	@ (8003608 <HAL_RCC_OscConfig+0x270>)
 800352e:	2201      	movs	r2, #1
 8003530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003532:	f7fe f953 	bl	80017dc <HAL_GetTick>
 8003536:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003538:	e008      	b.n	800354c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800353a:	f7fe f94f 	bl	80017dc <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d901      	bls.n	800354c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e1a1      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800354c:	4b2d      	ldr	r3, [pc, #180]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0f0      	beq.n	800353a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003558:	4b2a      	ldr	r3, [pc, #168]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	00db      	lsls	r3, r3, #3
 8003566:	4927      	ldr	r1, [pc, #156]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003568:	4313      	orrs	r3, r2
 800356a:	600b      	str	r3, [r1, #0]
 800356c:	e015      	b.n	800359a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800356e:	4b26      	ldr	r3, [pc, #152]	@ (8003608 <HAL_RCC_OscConfig+0x270>)
 8003570:	2200      	movs	r2, #0
 8003572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003574:	f7fe f932 	bl	80017dc <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800357c:	f7fe f92e 	bl	80017dc <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b02      	cmp	r3, #2
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e180      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800358e:	4b1d      	ldr	r3, [pc, #116]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d1f0      	bne.n	800357c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0308 	and.w	r3, r3, #8
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d03a      	beq.n	800361c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d019      	beq.n	80035e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ae:	4b17      	ldr	r3, [pc, #92]	@ (800360c <HAL_RCC_OscConfig+0x274>)
 80035b0:	2201      	movs	r2, #1
 80035b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b4:	f7fe f912 	bl	80017dc <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035bc:	f7fe f90e 	bl	80017dc <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e160      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003604 <HAL_RCC_OscConfig+0x26c>)
 80035d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0f0      	beq.n	80035bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035da:	2001      	movs	r0, #1
 80035dc:	f000 face 	bl	8003b7c <RCC_Delay>
 80035e0:	e01c      	b.n	800361c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035e2:	4b0a      	ldr	r3, [pc, #40]	@ (800360c <HAL_RCC_OscConfig+0x274>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e8:	f7fe f8f8 	bl	80017dc <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035ee:	e00f      	b.n	8003610 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035f0:	f7fe f8f4 	bl	80017dc <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d908      	bls.n	8003610 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e146      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
 8003602:	bf00      	nop
 8003604:	40021000 	.word	0x40021000
 8003608:	42420000 	.word	0x42420000
 800360c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003610:	4b92      	ldr	r3, [pc, #584]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 8003612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1e9      	bne.n	80035f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	f000 80a6 	beq.w	8003776 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800362a:	2300      	movs	r3, #0
 800362c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800362e:	4b8b      	ldr	r3, [pc, #556]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10d      	bne.n	8003656 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800363a:	4b88      	ldr	r3, [pc, #544]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	4a87      	ldr	r2, [pc, #540]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 8003640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003644:	61d3      	str	r3, [r2, #28]
 8003646:	4b85      	ldr	r3, [pc, #532]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003652:	2301      	movs	r3, #1
 8003654:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003656:	4b82      	ldr	r3, [pc, #520]	@ (8003860 <HAL_RCC_OscConfig+0x4c8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365e:	2b00      	cmp	r3, #0
 8003660:	d118      	bne.n	8003694 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003662:	4b7f      	ldr	r3, [pc, #508]	@ (8003860 <HAL_RCC_OscConfig+0x4c8>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a7e      	ldr	r2, [pc, #504]	@ (8003860 <HAL_RCC_OscConfig+0x4c8>)
 8003668:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800366c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800366e:	f7fe f8b5 	bl	80017dc <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003674:	e008      	b.n	8003688 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003676:	f7fe f8b1 	bl	80017dc <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b64      	cmp	r3, #100	@ 0x64
 8003682:	d901      	bls.n	8003688 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e103      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003688:	4b75      	ldr	r3, [pc, #468]	@ (8003860 <HAL_RCC_OscConfig+0x4c8>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0f0      	beq.n	8003676 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d106      	bne.n	80036aa <HAL_RCC_OscConfig+0x312>
 800369c:	4b6f      	ldr	r3, [pc, #444]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	4a6e      	ldr	r2, [pc, #440]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036a2:	f043 0301 	orr.w	r3, r3, #1
 80036a6:	6213      	str	r3, [r2, #32]
 80036a8:	e02d      	b.n	8003706 <HAL_RCC_OscConfig+0x36e>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10c      	bne.n	80036cc <HAL_RCC_OscConfig+0x334>
 80036b2:	4b6a      	ldr	r3, [pc, #424]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	4a69      	ldr	r2, [pc, #420]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6213      	str	r3, [r2, #32]
 80036be:	4b67      	ldr	r3, [pc, #412]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	4a66      	ldr	r2, [pc, #408]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036c4:	f023 0304 	bic.w	r3, r3, #4
 80036c8:	6213      	str	r3, [r2, #32]
 80036ca:	e01c      	b.n	8003706 <HAL_RCC_OscConfig+0x36e>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	2b05      	cmp	r3, #5
 80036d2:	d10c      	bne.n	80036ee <HAL_RCC_OscConfig+0x356>
 80036d4:	4b61      	ldr	r3, [pc, #388]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	4a60      	ldr	r2, [pc, #384]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036da:	f043 0304 	orr.w	r3, r3, #4
 80036de:	6213      	str	r3, [r2, #32]
 80036e0:	4b5e      	ldr	r3, [pc, #376]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	4a5d      	ldr	r2, [pc, #372]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036e6:	f043 0301 	orr.w	r3, r3, #1
 80036ea:	6213      	str	r3, [r2, #32]
 80036ec:	e00b      	b.n	8003706 <HAL_RCC_OscConfig+0x36e>
 80036ee:	4b5b      	ldr	r3, [pc, #364]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	4a5a      	ldr	r2, [pc, #360]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036f4:	f023 0301 	bic.w	r3, r3, #1
 80036f8:	6213      	str	r3, [r2, #32]
 80036fa:	4b58      	ldr	r3, [pc, #352]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80036fc:	6a1b      	ldr	r3, [r3, #32]
 80036fe:	4a57      	ldr	r2, [pc, #348]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 8003700:	f023 0304 	bic.w	r3, r3, #4
 8003704:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d015      	beq.n	800373a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800370e:	f7fe f865 	bl	80017dc <HAL_GetTick>
 8003712:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003714:	e00a      	b.n	800372c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003716:	f7fe f861 	bl	80017dc <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003724:	4293      	cmp	r3, r2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e0b1      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800372c:	4b4b      	ldr	r3, [pc, #300]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0ee      	beq.n	8003716 <HAL_RCC_OscConfig+0x37e>
 8003738:	e014      	b.n	8003764 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800373a:	f7fe f84f 	bl	80017dc <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003740:	e00a      	b.n	8003758 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003742:	f7fe f84b 	bl	80017dc <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003750:	4293      	cmp	r3, r2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e09b      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003758:	4b40      	ldr	r3, [pc, #256]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1ee      	bne.n	8003742 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003764:	7dfb      	ldrb	r3, [r7, #23]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d105      	bne.n	8003776 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800376a:	4b3c      	ldr	r3, [pc, #240]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	4a3b      	ldr	r2, [pc, #236]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 8003770:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003774:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	2b00      	cmp	r3, #0
 800377c:	f000 8087 	beq.w	800388e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003780:	4b36      	ldr	r3, [pc, #216]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f003 030c 	and.w	r3, r3, #12
 8003788:	2b08      	cmp	r3, #8
 800378a:	d061      	beq.n	8003850 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69db      	ldr	r3, [r3, #28]
 8003790:	2b02      	cmp	r3, #2
 8003792:	d146      	bne.n	8003822 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003794:	4b33      	ldr	r3, [pc, #204]	@ (8003864 <HAL_RCC_OscConfig+0x4cc>)
 8003796:	2200      	movs	r2, #0
 8003798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800379a:	f7fe f81f 	bl	80017dc <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a2:	f7fe f81b 	bl	80017dc <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e06d      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037b4:	4b29      	ldr	r3, [pc, #164]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d1f0      	bne.n	80037a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037c8:	d108      	bne.n	80037dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037ca:	4b24      	ldr	r3, [pc, #144]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	4921      	ldr	r1, [pc, #132]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037dc:	4b1f      	ldr	r3, [pc, #124]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a19      	ldr	r1, [r3, #32]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ec:	430b      	orrs	r3, r1
 80037ee:	491b      	ldr	r1, [pc, #108]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003864 <HAL_RCC_OscConfig+0x4cc>)
 80037f6:	2201      	movs	r2, #1
 80037f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fa:	f7fd ffef 	bl	80017dc <HAL_GetTick>
 80037fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003800:	e008      	b.n	8003814 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003802:	f7fd ffeb 	bl	80017dc <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b02      	cmp	r3, #2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e03d      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003814:	4b11      	ldr	r3, [pc, #68]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0f0      	beq.n	8003802 <HAL_RCC_OscConfig+0x46a>
 8003820:	e035      	b.n	800388e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003822:	4b10      	ldr	r3, [pc, #64]	@ (8003864 <HAL_RCC_OscConfig+0x4cc>)
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003828:	f7fd ffd8 	bl	80017dc <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003830:	f7fd ffd4 	bl	80017dc <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e026      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003842:	4b06      	ldr	r3, [pc, #24]	@ (800385c <HAL_RCC_OscConfig+0x4c4>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f0      	bne.n	8003830 <HAL_RCC_OscConfig+0x498>
 800384e:	e01e      	b.n	800388e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d107      	bne.n	8003868 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e019      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
 800385c:	40021000 	.word	0x40021000
 8003860:	40007000 	.word	0x40007000
 8003864:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003868:	4b0b      	ldr	r3, [pc, #44]	@ (8003898 <HAL_RCC_OscConfig+0x500>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	429a      	cmp	r2, r3
 800387a:	d106      	bne.n	800388a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003886:	429a      	cmp	r2, r3
 8003888:	d001      	beq.n	800388e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e000      	b.n	8003890 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	40021000 	.word	0x40021000

0800389c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e0d0      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038b0:	4b6a      	ldr	r3, [pc, #424]	@ (8003a5c <HAL_RCC_ClockConfig+0x1c0>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d910      	bls.n	80038e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038be:	4b67      	ldr	r3, [pc, #412]	@ (8003a5c <HAL_RCC_ClockConfig+0x1c0>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f023 0207 	bic.w	r2, r3, #7
 80038c6:	4965      	ldr	r1, [pc, #404]	@ (8003a5c <HAL_RCC_ClockConfig+0x1c0>)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ce:	4b63      	ldr	r3, [pc, #396]	@ (8003a5c <HAL_RCC_ClockConfig+0x1c0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0307 	and.w	r3, r3, #7
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d001      	beq.n	80038e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e0b8      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d020      	beq.n	800392e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d005      	beq.n	8003904 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038f8:	4b59      	ldr	r3, [pc, #356]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	4a58      	ldr	r2, [pc, #352]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 80038fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003902:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0308 	and.w	r3, r3, #8
 800390c:	2b00      	cmp	r3, #0
 800390e:	d005      	beq.n	800391c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003910:	4b53      	ldr	r3, [pc, #332]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	4a52      	ldr	r2, [pc, #328]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 8003916:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800391a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800391c:	4b50      	ldr	r3, [pc, #320]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	494d      	ldr	r1, [pc, #308]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 800392a:	4313      	orrs	r3, r2
 800392c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d040      	beq.n	80039bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d107      	bne.n	8003952 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003942:	4b47      	ldr	r3, [pc, #284]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d115      	bne.n	800397a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e07f      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	2b02      	cmp	r3, #2
 8003958:	d107      	bne.n	800396a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800395a:	4b41      	ldr	r3, [pc, #260]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d109      	bne.n	800397a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e073      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800396a:	4b3d      	ldr	r3, [pc, #244]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e06b      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800397a:	4b39      	ldr	r3, [pc, #228]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f023 0203 	bic.w	r2, r3, #3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	4936      	ldr	r1, [pc, #216]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 8003988:	4313      	orrs	r3, r2
 800398a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800398c:	f7fd ff26 	bl	80017dc <HAL_GetTick>
 8003990:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003992:	e00a      	b.n	80039aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003994:	f7fd ff22 	bl	80017dc <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e053      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039aa:	4b2d      	ldr	r3, [pc, #180]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f003 020c 	and.w	r2, r3, #12
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d1eb      	bne.n	8003994 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039bc:	4b27      	ldr	r3, [pc, #156]	@ (8003a5c <HAL_RCC_ClockConfig+0x1c0>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0307 	and.w	r3, r3, #7
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d210      	bcs.n	80039ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ca:	4b24      	ldr	r3, [pc, #144]	@ (8003a5c <HAL_RCC_ClockConfig+0x1c0>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f023 0207 	bic.w	r2, r3, #7
 80039d2:	4922      	ldr	r1, [pc, #136]	@ (8003a5c <HAL_RCC_ClockConfig+0x1c0>)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039da:	4b20      	ldr	r3, [pc, #128]	@ (8003a5c <HAL_RCC_ClockConfig+0x1c0>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d001      	beq.n	80039ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e032      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0304 	and.w	r3, r3, #4
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d008      	beq.n	8003a0a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039f8:	4b19      	ldr	r3, [pc, #100]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	4916      	ldr	r1, [pc, #88]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d009      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a16:	4b12      	ldr	r3, [pc, #72]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	490e      	ldr	r1, [pc, #56]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a2a:	f000 f821 	bl	8003a70 <HAL_RCC_GetSysClockFreq>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	4b0b      	ldr	r3, [pc, #44]	@ (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	091b      	lsrs	r3, r3, #4
 8003a36:	f003 030f 	and.w	r3, r3, #15
 8003a3a:	490a      	ldr	r1, [pc, #40]	@ (8003a64 <HAL_RCC_ClockConfig+0x1c8>)
 8003a3c:	5ccb      	ldrb	r3, [r1, r3]
 8003a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a42:	4a09      	ldr	r2, [pc, #36]	@ (8003a68 <HAL_RCC_ClockConfig+0x1cc>)
 8003a44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a46:	4b09      	ldr	r3, [pc, #36]	@ (8003a6c <HAL_RCC_ClockConfig+0x1d0>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fd fe84 	bl	8001758 <HAL_InitTick>

  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40022000 	.word	0x40022000
 8003a60:	40021000 	.word	0x40021000
 8003a64:	0800a584 	.word	0x0800a584
 8003a68:	20000000 	.word	0x20000000
 8003a6c:	20000004 	.word	0x20000004

08003a70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b087      	sub	sp, #28
 8003a74:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a76:	2300      	movs	r3, #0
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60bb      	str	r3, [r7, #8]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	2300      	movs	r3, #0
 8003a84:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003b04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f003 030c 	and.w	r3, r3, #12
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	d002      	beq.n	8003aa0 <HAL_RCC_GetSysClockFreq+0x30>
 8003a9a:	2b08      	cmp	r3, #8
 8003a9c:	d003      	beq.n	8003aa6 <HAL_RCC_GetSysClockFreq+0x36>
 8003a9e:	e027      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003aa0:	4b19      	ldr	r3, [pc, #100]	@ (8003b08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003aa2:	613b      	str	r3, [r7, #16]
      break;
 8003aa4:	e027      	b.n	8003af6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	0c9b      	lsrs	r3, r3, #18
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	4a17      	ldr	r2, [pc, #92]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ab0:	5cd3      	ldrb	r3, [r2, r3]
 8003ab2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d010      	beq.n	8003ae0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003abe:	4b11      	ldr	r3, [pc, #68]	@ (8003b04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	0c5b      	lsrs	r3, r3, #17
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	4a11      	ldr	r2, [pc, #68]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003aca:	5cd3      	ldrb	r3, [r2, r3]
 8003acc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8003b08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ad2:	fb03 f202 	mul.w	r2, r3, r2
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003adc:	617b      	str	r3, [r7, #20]
 8003ade:	e004      	b.n	8003aea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a0c      	ldr	r2, [pc, #48]	@ (8003b14 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003ae4:	fb02 f303 	mul.w	r3, r2, r3
 8003ae8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	613b      	str	r3, [r7, #16]
      break;
 8003aee:	e002      	b.n	8003af6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003af0:	4b05      	ldr	r3, [pc, #20]	@ (8003b08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003af2:	613b      	str	r3, [r7, #16]
      break;
 8003af4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003af6:	693b      	ldr	r3, [r7, #16]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	371c      	adds	r7, #28
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bc80      	pop	{r7}
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40021000 	.word	0x40021000
 8003b08:	007a1200 	.word	0x007a1200
 8003b0c:	0800a59c 	.word	0x0800a59c
 8003b10:	0800a5ac 	.word	0x0800a5ac
 8003b14:	003d0900 	.word	0x003d0900

08003b18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b1c:	4b02      	ldr	r3, [pc, #8]	@ (8003b28 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bc80      	pop	{r7}
 8003b26:	4770      	bx	lr
 8003b28:	20000000 	.word	0x20000000

08003b2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b30:	f7ff fff2 	bl	8003b18 <HAL_RCC_GetHCLKFreq>
 8003b34:	4602      	mov	r2, r0
 8003b36:	4b05      	ldr	r3, [pc, #20]	@ (8003b4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	0a1b      	lsrs	r3, r3, #8
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	4903      	ldr	r1, [pc, #12]	@ (8003b50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b42:	5ccb      	ldrb	r3, [r1, r3]
 8003b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	0800a594 	.word	0x0800a594

08003b54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b58:	f7ff ffde 	bl	8003b18 <HAL_RCC_GetHCLKFreq>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	4b05      	ldr	r3, [pc, #20]	@ (8003b74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	0adb      	lsrs	r3, r3, #11
 8003b64:	f003 0307 	and.w	r3, r3, #7
 8003b68:	4903      	ldr	r1, [pc, #12]	@ (8003b78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b6a:	5ccb      	ldrb	r3, [r1, r3]
 8003b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	40021000 	.word	0x40021000
 8003b78:	0800a594 	.word	0x0800a594

08003b7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b84:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb0 <RCC_Delay+0x34>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a0a      	ldr	r2, [pc, #40]	@ (8003bb4 <RCC_Delay+0x38>)
 8003b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8e:	0a5b      	lsrs	r3, r3, #9
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	fb02 f303 	mul.w	r3, r2, r3
 8003b96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b98:	bf00      	nop
  }
  while (Delay --);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	1e5a      	subs	r2, r3, #1
 8003b9e:	60fa      	str	r2, [r7, #12]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1f9      	bne.n	8003b98 <RCC_Delay+0x1c>
}
 8003ba4:	bf00      	nop
 8003ba6:	bf00      	nop
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bc80      	pop	{r7}
 8003bae:	4770      	bx	lr
 8003bb0:	20000000 	.word	0x20000000
 8003bb4:	10624dd3 	.word	0x10624dd3

08003bb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e041      	b.n	8003c4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7fd fc0c 	bl	80013fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	3304      	adds	r3, #4
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	4610      	mov	r0, r2
 8003bf8:	f000 fa00 	bl	8003ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3708      	adds	r7, #8
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b084      	sub	sp, #16
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d020      	beq.n	8003cba <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d01b      	beq.n	8003cba <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f06f 0202 	mvn.w	r2, #2
 8003c8a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	699b      	ldr	r3, [r3, #24]
 8003c98:	f003 0303 	and.w	r3, r3, #3
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f002 f919 	bl	8005ed8 <HAL_TIM_IC_CaptureCallback>
 8003ca6:	e005      	b.n	8003cb4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 f98b 	bl	8003fc4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f991 	bl	8003fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	f003 0304 	and.w	r3, r3, #4
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d020      	beq.n	8003d06 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d01b      	beq.n	8003d06 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f06f 0204 	mvn.w	r2, #4
 8003cd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2202      	movs	r2, #2
 8003cdc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	699b      	ldr	r3, [r3, #24]
 8003ce4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d003      	beq.n	8003cf4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f002 f8f3 	bl	8005ed8 <HAL_TIM_IC_CaptureCallback>
 8003cf2:	e005      	b.n	8003d00 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 f965 	bl	8003fc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f96b 	bl	8003fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	f003 0308 	and.w	r3, r3, #8
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d020      	beq.n	8003d52 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d01b      	beq.n	8003d52 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f06f 0208 	mvn.w	r2, #8
 8003d22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2204      	movs	r2, #4
 8003d28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	69db      	ldr	r3, [r3, #28]
 8003d30:	f003 0303 	and.w	r3, r3, #3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d003      	beq.n	8003d40 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f002 f8cd 	bl	8005ed8 <HAL_TIM_IC_CaptureCallback>
 8003d3e:	e005      	b.n	8003d4c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 f93f 	bl	8003fc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f945 	bl	8003fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	f003 0310 	and.w	r3, r3, #16
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d020      	beq.n	8003d9e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f003 0310 	and.w	r3, r3, #16
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d01b      	beq.n	8003d9e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f06f 0210 	mvn.w	r2, #16
 8003d6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2208      	movs	r2, #8
 8003d74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	69db      	ldr	r3, [r3, #28]
 8003d7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d003      	beq.n	8003d8c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f002 f8a7 	bl	8005ed8 <HAL_TIM_IC_CaptureCallback>
 8003d8a:	e005      	b.n	8003d98 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f919 	bl	8003fc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f91f 	bl	8003fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00c      	beq.n	8003dc2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d007      	beq.n	8003dc2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f06f 0201 	mvn.w	r2, #1
 8003dba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f002 f897 	bl	8005ef0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00c      	beq.n	8003de6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d007      	beq.n	8003de6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003dde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f000 fa9c 	bl	800431e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00c      	beq.n	8003e0a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d007      	beq.n	8003e0a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f000 f8ef 	bl	8003fe8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f003 0320 	and.w	r3, r3, #32
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00c      	beq.n	8003e2e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f003 0320 	and.w	r3, r3, #32
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d007      	beq.n	8003e2e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f06f 0220 	mvn.w	r2, #32
 8003e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 fa6f 	bl	800430c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e2e:	bf00      	nop
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e36:	b580      	push	{r7, lr}
 8003e38:	b084      	sub	sp, #16
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
 8003e3e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d101      	bne.n	8003e52 <HAL_TIM_ConfigClockSource+0x1c>
 8003e4e:	2302      	movs	r3, #2
 8003e50:	e0b4      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x186>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003e70:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e78:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e8a:	d03e      	beq.n	8003f0a <HAL_TIM_ConfigClockSource+0xd4>
 8003e8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e90:	f200 8087 	bhi.w	8003fa2 <HAL_TIM_ConfigClockSource+0x16c>
 8003e94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e98:	f000 8086 	beq.w	8003fa8 <HAL_TIM_ConfigClockSource+0x172>
 8003e9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ea0:	d87f      	bhi.n	8003fa2 <HAL_TIM_ConfigClockSource+0x16c>
 8003ea2:	2b70      	cmp	r3, #112	@ 0x70
 8003ea4:	d01a      	beq.n	8003edc <HAL_TIM_ConfigClockSource+0xa6>
 8003ea6:	2b70      	cmp	r3, #112	@ 0x70
 8003ea8:	d87b      	bhi.n	8003fa2 <HAL_TIM_ConfigClockSource+0x16c>
 8003eaa:	2b60      	cmp	r3, #96	@ 0x60
 8003eac:	d050      	beq.n	8003f50 <HAL_TIM_ConfigClockSource+0x11a>
 8003eae:	2b60      	cmp	r3, #96	@ 0x60
 8003eb0:	d877      	bhi.n	8003fa2 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb2:	2b50      	cmp	r3, #80	@ 0x50
 8003eb4:	d03c      	beq.n	8003f30 <HAL_TIM_ConfigClockSource+0xfa>
 8003eb6:	2b50      	cmp	r3, #80	@ 0x50
 8003eb8:	d873      	bhi.n	8003fa2 <HAL_TIM_ConfigClockSource+0x16c>
 8003eba:	2b40      	cmp	r3, #64	@ 0x40
 8003ebc:	d058      	beq.n	8003f70 <HAL_TIM_ConfigClockSource+0x13a>
 8003ebe:	2b40      	cmp	r3, #64	@ 0x40
 8003ec0:	d86f      	bhi.n	8003fa2 <HAL_TIM_ConfigClockSource+0x16c>
 8003ec2:	2b30      	cmp	r3, #48	@ 0x30
 8003ec4:	d064      	beq.n	8003f90 <HAL_TIM_ConfigClockSource+0x15a>
 8003ec6:	2b30      	cmp	r3, #48	@ 0x30
 8003ec8:	d86b      	bhi.n	8003fa2 <HAL_TIM_ConfigClockSource+0x16c>
 8003eca:	2b20      	cmp	r3, #32
 8003ecc:	d060      	beq.n	8003f90 <HAL_TIM_ConfigClockSource+0x15a>
 8003ece:	2b20      	cmp	r3, #32
 8003ed0:	d867      	bhi.n	8003fa2 <HAL_TIM_ConfigClockSource+0x16c>
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d05c      	beq.n	8003f90 <HAL_TIM_ConfigClockSource+0x15a>
 8003ed6:	2b10      	cmp	r3, #16
 8003ed8:	d05a      	beq.n	8003f90 <HAL_TIM_ConfigClockSource+0x15a>
 8003eda:	e062      	b.n	8003fa2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003eec:	f000 f983 	bl	80041f6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003efe:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	609a      	str	r2, [r3, #8]
      break;
 8003f08:	e04f      	b.n	8003faa <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f1a:	f000 f96c 	bl	80041f6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f2c:	609a      	str	r2, [r3, #8]
      break;
 8003f2e:	e03c      	b.n	8003faa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	f000 f8e3 	bl	8004108 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2150      	movs	r1, #80	@ 0x50
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f000 f93a 	bl	80041c2 <TIM_ITRx_SetConfig>
      break;
 8003f4e:	e02c      	b.n	8003faa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	f000 f901 	bl	8004164 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2160      	movs	r1, #96	@ 0x60
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 f92a 	bl	80041c2 <TIM_ITRx_SetConfig>
      break;
 8003f6e:	e01c      	b.n	8003faa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	f000 f8c3 	bl	8004108 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2140      	movs	r1, #64	@ 0x40
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f000 f91a 	bl	80041c2 <TIM_ITRx_SetConfig>
      break;
 8003f8e:	e00c      	b.n	8003faa <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4610      	mov	r0, r2
 8003f9c:	f000 f911 	bl	80041c2 <TIM_ITRx_SetConfig>
      break;
 8003fa0:	e003      	b.n	8003faa <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	73fb      	strb	r3, [r7, #15]
      break;
 8003fa6:	e000      	b.n	8003faa <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003fa8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bc80      	pop	{r7}
 8003fd4:	4770      	bx	lr

08003fd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bc80      	pop	{r7}
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bc80      	pop	{r7}
 8003ff8:	4770      	bx	lr
	...

08003ffc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a39      	ldr	r2, [pc, #228]	@ (80040f4 <TIM_Base_SetConfig+0xf8>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d013      	beq.n	800403c <TIM_Base_SetConfig+0x40>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a38      	ldr	r2, [pc, #224]	@ (80040f8 <TIM_Base_SetConfig+0xfc>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d00f      	beq.n	800403c <TIM_Base_SetConfig+0x40>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004022:	d00b      	beq.n	800403c <TIM_Base_SetConfig+0x40>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a35      	ldr	r2, [pc, #212]	@ (80040fc <TIM_Base_SetConfig+0x100>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d007      	beq.n	800403c <TIM_Base_SetConfig+0x40>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a34      	ldr	r2, [pc, #208]	@ (8004100 <TIM_Base_SetConfig+0x104>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d003      	beq.n	800403c <TIM_Base_SetConfig+0x40>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a33      	ldr	r2, [pc, #204]	@ (8004104 <TIM_Base_SetConfig+0x108>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d108      	bne.n	800404e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004042:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a28      	ldr	r2, [pc, #160]	@ (80040f4 <TIM_Base_SetConfig+0xf8>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d013      	beq.n	800407e <TIM_Base_SetConfig+0x82>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a27      	ldr	r2, [pc, #156]	@ (80040f8 <TIM_Base_SetConfig+0xfc>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d00f      	beq.n	800407e <TIM_Base_SetConfig+0x82>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004064:	d00b      	beq.n	800407e <TIM_Base_SetConfig+0x82>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a24      	ldr	r2, [pc, #144]	@ (80040fc <TIM_Base_SetConfig+0x100>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d007      	beq.n	800407e <TIM_Base_SetConfig+0x82>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a23      	ldr	r2, [pc, #140]	@ (8004100 <TIM_Base_SetConfig+0x104>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d003      	beq.n	800407e <TIM_Base_SetConfig+0x82>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a22      	ldr	r2, [pc, #136]	@ (8004104 <TIM_Base_SetConfig+0x108>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d108      	bne.n	8004090 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004084:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	4313      	orrs	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	4313      	orrs	r3, r2
 800409c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68fa      	ldr	r2, [r7, #12]
 80040a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a0f      	ldr	r2, [pc, #60]	@ (80040f4 <TIM_Base_SetConfig+0xf8>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d003      	beq.n	80040c4 <TIM_Base_SetConfig+0xc8>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a0e      	ldr	r2, [pc, #56]	@ (80040f8 <TIM_Base_SetConfig+0xfc>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d103      	bne.n	80040cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	691a      	ldr	r2, [r3, #16]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d005      	beq.n	80040ea <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	f023 0201 	bic.w	r2, r3, #1
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	611a      	str	r2, [r3, #16]
  }
}
 80040ea:	bf00      	nop
 80040ec:	3714      	adds	r7, #20
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr
 80040f4:	40012c00 	.word	0x40012c00
 80040f8:	40013400 	.word	0x40013400
 80040fc:	40000400 	.word	0x40000400
 8004100:	40000800 	.word	0x40000800
 8004104:	40000c00 	.word	0x40000c00

08004108 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004108:	b480      	push	{r7}
 800410a:	b087      	sub	sp, #28
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6a1b      	ldr	r3, [r3, #32]
 8004118:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	f023 0201 	bic.w	r2, r3, #1
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004132:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	011b      	lsls	r3, r3, #4
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f023 030a 	bic.w	r3, r3, #10
 8004144:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	4313      	orrs	r3, r2
 800414c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	693a      	ldr	r2, [r7, #16]
 8004152:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	621a      	str	r2, [r3, #32]
}
 800415a:	bf00      	nop
 800415c:	371c      	adds	r7, #28
 800415e:	46bd      	mov	sp, r7
 8004160:	bc80      	pop	{r7}
 8004162:	4770      	bx	lr

08004164 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004164:	b480      	push	{r7}
 8004166:	b087      	sub	sp, #28
 8004168:	af00      	add	r7, sp, #0
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	60b9      	str	r1, [r7, #8]
 800416e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	f023 0210 	bic.w	r2, r3, #16
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800418e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	031b      	lsls	r3, r3, #12
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	4313      	orrs	r3, r2
 8004198:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80041a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	697a      	ldr	r2, [r7, #20]
 80041b6:	621a      	str	r2, [r3, #32]
}
 80041b8:	bf00      	nop
 80041ba:	371c      	adds	r7, #28
 80041bc:	46bd      	mov	sp, r7
 80041be:	bc80      	pop	{r7}
 80041c0:	4770      	bx	lr

080041c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041c2:	b480      	push	{r7}
 80041c4:	b085      	sub	sp, #20
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
 80041ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041da:	683a      	ldr	r2, [r7, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	4313      	orrs	r3, r2
 80041e0:	f043 0307 	orr.w	r3, r3, #7
 80041e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	609a      	str	r2, [r3, #8]
}
 80041ec:	bf00      	nop
 80041ee:	3714      	adds	r7, #20
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bc80      	pop	{r7}
 80041f4:	4770      	bx	lr

080041f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b087      	sub	sp, #28
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	60f8      	str	r0, [r7, #12]
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	607a      	str	r2, [r7, #4]
 8004202:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004210:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	021a      	lsls	r2, r3, #8
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	431a      	orrs	r2, r3
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	4313      	orrs	r3, r2
 800421e:	697a      	ldr	r2, [r7, #20]
 8004220:	4313      	orrs	r3, r2
 8004222:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	609a      	str	r2, [r3, #8]
}
 800422a:	bf00      	nop
 800422c:	371c      	adds	r7, #28
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr

08004234 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004244:	2b01      	cmp	r3, #1
 8004246:	d101      	bne.n	800424c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004248:	2302      	movs	r3, #2
 800424a:	e050      	b.n	80042ee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004272:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	4313      	orrs	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a1b      	ldr	r2, [pc, #108]	@ (80042f8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d018      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a19      	ldr	r2, [pc, #100]	@ (80042fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d013      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042a2:	d00e      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a15      	ldr	r2, [pc, #84]	@ (8004300 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d009      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a14      	ldr	r2, [pc, #80]	@ (8004304 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d004      	beq.n	80042c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a12      	ldr	r2, [pc, #72]	@ (8004308 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d10c      	bne.n	80042dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68ba      	ldr	r2, [r7, #8]
 80042da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3714      	adds	r7, #20
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bc80      	pop	{r7}
 80042f6:	4770      	bx	lr
 80042f8:	40012c00 	.word	0x40012c00
 80042fc:	40013400 	.word	0x40013400
 8004300:	40000400 	.word	0x40000400
 8004304:	40000800 	.word	0x40000800
 8004308:	40000c00 	.word	0x40000c00

0800430c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr

0800431e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	bc80      	pop	{r7}
 800432e:	4770      	bx	lr

08004330 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e042      	b.n	80043c8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d106      	bne.n	800435c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7fd f8ca 	bl	80014f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2224      	movs	r2, #36	@ 0x24
 8004360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68da      	ldr	r2, [r3, #12]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004372:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f001 f8db 	bl	8005530 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	691a      	ldr	r2, [r3, #16]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004388:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004398:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68da      	ldr	r2, [r3, #12]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2220      	movs	r2, #32
 80043b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2220      	movs	r2, #32
 80043bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b08a      	sub	sp, #40	@ 0x28
 80043d4:	af02      	add	r7, sp, #8
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	4613      	mov	r3, r2
 80043de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043e0:	2300      	movs	r3, #0
 80043e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	2b20      	cmp	r3, #32
 80043ee:	d175      	bne.n	80044dc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d002      	beq.n	80043fc <HAL_UART_Transmit+0x2c>
 80043f6:	88fb      	ldrh	r3, [r7, #6]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d101      	bne.n	8004400 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e06e      	b.n	80044de <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2221      	movs	r2, #33	@ 0x21
 800440a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800440e:	f7fd f9e5 	bl	80017dc <HAL_GetTick>
 8004412:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	88fa      	ldrh	r2, [r7, #6]
 8004418:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	88fa      	ldrh	r2, [r7, #6]
 800441e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004428:	d108      	bne.n	800443c <HAL_UART_Transmit+0x6c>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d104      	bne.n	800443c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004432:	2300      	movs	r3, #0
 8004434:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	61bb      	str	r3, [r7, #24]
 800443a:	e003      	b.n	8004444 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004440:	2300      	movs	r3, #0
 8004442:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004444:	e02e      	b.n	80044a4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	9300      	str	r3, [sp, #0]
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2200      	movs	r2, #0
 800444e:	2180      	movs	r1, #128	@ 0x80
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f000 fd7e 	bl	8004f52 <UART_WaitOnFlagUntilTimeout>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2220      	movs	r2, #32
 8004460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e03a      	b.n	80044de <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10b      	bne.n	8004486 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	881b      	ldrh	r3, [r3, #0]
 8004472:	461a      	mov	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800447c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	3302      	adds	r3, #2
 8004482:	61bb      	str	r3, [r7, #24]
 8004484:	e007      	b.n	8004496 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	781a      	ldrb	r2, [r3, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	3301      	adds	r3, #1
 8004494:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800449a:	b29b      	uxth	r3, r3
 800449c:	3b01      	subs	r3, #1
 800449e:	b29a      	uxth	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d1cb      	bne.n	8004446 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	9300      	str	r3, [sp, #0]
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	2200      	movs	r2, #0
 80044b6:	2140      	movs	r1, #64	@ 0x40
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f000 fd4a 	bl	8004f52 <UART_WaitOnFlagUntilTimeout>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d005      	beq.n	80044d0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e006      	b.n	80044de <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2220      	movs	r2, #32
 80044d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80044d8:	2300      	movs	r3, #0
 80044da:	e000      	b.n	80044de <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80044dc:	2302      	movs	r3, #2
  }
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3720      	adds	r7, #32
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
	...

080044e8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b08c      	sub	sp, #48	@ 0x30
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	4613      	mov	r3, r2
 80044f4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	2b20      	cmp	r3, #32
 8004500:	d156      	bne.n	80045b0 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <HAL_UART_Transmit_DMA+0x26>
 8004508:	88fb      	ldrh	r3, [r7, #6]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e04f      	b.n	80045b2 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	88fa      	ldrh	r2, [r7, #6]
 800451c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	88fa      	ldrh	r2, [r7, #6]
 8004522:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2221      	movs	r2, #33	@ 0x21
 800452e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004536:	4a21      	ldr	r2, [pc, #132]	@ (80045bc <HAL_UART_Transmit_DMA+0xd4>)
 8004538:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800453e:	4a20      	ldr	r2, [pc, #128]	@ (80045c0 <HAL_UART_Transmit_DMA+0xd8>)
 8004540:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004546:	4a1f      	ldr	r2, [pc, #124]	@ (80045c4 <HAL_UART_Transmit_DMA+0xdc>)
 8004548:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454e:	2200      	movs	r2, #0
 8004550:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8004552:	f107 0308 	add.w	r3, r7, #8
 8004556:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800455c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800455e:	6819      	ldr	r1, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	3304      	adds	r3, #4
 8004566:	461a      	mov	r2, r3
 8004568:	88fb      	ldrh	r3, [r7, #6]
 800456a:	f7fe f973 	bl	8002854 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004576:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	3314      	adds	r3, #20
 800457e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	e853 3f00 	ldrex	r3, [r3]
 8004586:	617b      	str	r3, [r7, #20]
   return(result);
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800458e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	3314      	adds	r3, #20
 8004596:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004598:	627a      	str	r2, [r7, #36]	@ 0x24
 800459a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800459c:	6a39      	ldr	r1, [r7, #32]
 800459e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045a0:	e841 2300 	strex	r3, r2, [r1]
 80045a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1e5      	bne.n	8004578 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	e000      	b.n	80045b2 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80045b0:	2302      	movs	r3, #2
  }
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3730      	adds	r7, #48	@ 0x30
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	08004ca1 	.word	0x08004ca1
 80045c0:	08004d3b 	.word	0x08004d3b
 80045c4:	08004ebf 	.word	0x08004ebf

080045c8 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08c      	sub	sp, #48	@ 0x30
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	4613      	mov	r3, r2
 80045d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b20      	cmp	r3, #32
 80045e0:	d14a      	bne.n	8004678 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d002      	beq.n	80045ee <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80045e8:	88fb      	ldrh	r3, [r7, #6]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e043      	b.n	800467a <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80045fe:	88fb      	ldrh	r3, [r7, #6]
 8004600:	461a      	mov	r2, r3
 8004602:	68b9      	ldr	r1, [r7, #8]
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fcfd 	bl	8005004 <UART_Start_Receive_IT>
 800460a:	4603      	mov	r3, r0
 800460c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004610:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004614:	2b00      	cmp	r3, #0
 8004616:	d12c      	bne.n	8004672 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	2b01      	cmp	r3, #1
 800461e:	d125      	bne.n	800466c <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004620:	2300      	movs	r3, #0
 8004622:	613b      	str	r3, [r7, #16]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	613b      	str	r3, [r7, #16]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	613b      	str	r3, [r7, #16]
 8004634:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	330c      	adds	r3, #12
 800463c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	e853 3f00 	ldrex	r3, [r3]
 8004644:	617b      	str	r3, [r7, #20]
   return(result);
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	f043 0310 	orr.w	r3, r3, #16
 800464c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	330c      	adds	r3, #12
 8004654:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004656:	627a      	str	r2, [r7, #36]	@ 0x24
 8004658:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465a:	6a39      	ldr	r1, [r7, #32]
 800465c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800465e:	e841 2300 	strex	r3, r2, [r1]
 8004662:	61fb      	str	r3, [r7, #28]
   return(result);
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1e5      	bne.n	8004636 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800466a:	e002      	b.n	8004672 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8004672:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004676:	e000      	b.n	800467a <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8004678:	2302      	movs	r3, #2
  }
}
 800467a:	4618      	mov	r0, r3
 800467c:	3730      	adds	r7, #48	@ 0x30
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b08c      	sub	sp, #48	@ 0x30
 8004686:	af00      	add	r7, sp, #0
 8004688:	60f8      	str	r0, [r7, #12]
 800468a:	60b9      	str	r1, [r7, #8]
 800468c:	4613      	mov	r3, r2
 800468e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004696:	b2db      	uxtb	r3, r3
 8004698:	2b20      	cmp	r3, #32
 800469a:	d146      	bne.n	800472a <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80046a2:	88fb      	ldrh	r3, [r7, #6]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d101      	bne.n	80046ac <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e03f      	b.n	800472c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2201      	movs	r2, #1
 80046b0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80046b8:	88fb      	ldrh	r3, [r7, #6]
 80046ba:	461a      	mov	r2, r3
 80046bc:	68b9      	ldr	r1, [r7, #8]
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 fcda 	bl	8005078 <UART_Start_Receive_DMA>
 80046c4:	4603      	mov	r3, r0
 80046c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d125      	bne.n	800471e <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046d2:	2300      	movs	r3, #0
 80046d4:	613b      	str	r3, [r7, #16]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	613b      	str	r3, [r7, #16]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	613b      	str	r3, [r7, #16]
 80046e6:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	330c      	adds	r3, #12
 80046ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	e853 3f00 	ldrex	r3, [r3]
 80046f6:	617b      	str	r3, [r7, #20]
   return(result);
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	f043 0310 	orr.w	r3, r3, #16
 80046fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	330c      	adds	r3, #12
 8004706:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004708:	627a      	str	r2, [r7, #36]	@ 0x24
 800470a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470c:	6a39      	ldr	r1, [r7, #32]
 800470e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004710:	e841 2300 	strex	r3, r2, [r1]
 8004714:	61fb      	str	r3, [r7, #28]
   return(result);
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1e5      	bne.n	80046e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800471c:	e002      	b.n	8004724 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8004724:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004728:	e000      	b.n	800472c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800472a:	2302      	movs	r3, #2
  }
}
 800472c:	4618      	mov	r0, r3
 800472e:	3730      	adds	r7, #48	@ 0x30
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b0ba      	sub	sp, #232	@ 0xe8
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	695b      	ldr	r3, [r3, #20]
 8004756:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800475a:	2300      	movs	r3, #0
 800475c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004760:	2300      	movs	r3, #0
 8004762:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800476a:	f003 030f 	and.w	r3, r3, #15
 800476e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004772:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10f      	bne.n	800479a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800477a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800477e:	f003 0320 	and.w	r3, r3, #32
 8004782:	2b00      	cmp	r3, #0
 8004784:	d009      	beq.n	800479a <HAL_UART_IRQHandler+0x66>
 8004786:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800478a:	f003 0320 	and.w	r3, r3, #32
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f000 fe0e 	bl	80053b4 <UART_Receive_IT>
      return;
 8004798:	e25b      	b.n	8004c52 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800479a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 80de 	beq.w	8004960 <HAL_UART_IRQHandler+0x22c>
 80047a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047a8:	f003 0301 	and.w	r3, r3, #1
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d106      	bne.n	80047be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047b4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 80d1 	beq.w	8004960 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00b      	beq.n	80047e2 <HAL_UART_IRQHandler+0xae>
 80047ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d005      	beq.n	80047e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047da:	f043 0201 	orr.w	r2, r3, #1
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047e6:	f003 0304 	and.w	r3, r3, #4
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00b      	beq.n	8004806 <HAL_UART_IRQHandler+0xd2>
 80047ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d005      	beq.n	8004806 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047fe:	f043 0202 	orr.w	r2, r3, #2
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00b      	beq.n	800482a <HAL_UART_IRQHandler+0xf6>
 8004812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d005      	beq.n	800482a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004822:	f043 0204 	orr.w	r2, r3, #4
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800482a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800482e:	f003 0308 	and.w	r3, r3, #8
 8004832:	2b00      	cmp	r3, #0
 8004834:	d011      	beq.n	800485a <HAL_UART_IRQHandler+0x126>
 8004836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800483a:	f003 0320 	and.w	r3, r3, #32
 800483e:	2b00      	cmp	r3, #0
 8004840:	d105      	bne.n	800484e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004852:	f043 0208 	orr.w	r2, r3, #8
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800485e:	2b00      	cmp	r3, #0
 8004860:	f000 81f2 	beq.w	8004c48 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d008      	beq.n	8004882 <HAL_UART_IRQHandler+0x14e>
 8004870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004874:	f003 0320 	and.w	r3, r3, #32
 8004878:	2b00      	cmp	r3, #0
 800487a:	d002      	beq.n	8004882 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 fd99 	bl	80053b4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	695b      	ldr	r3, [r3, #20]
 8004888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800488c:	2b00      	cmp	r3, #0
 800488e:	bf14      	ite	ne
 8004890:	2301      	movne	r3, #1
 8004892:	2300      	moveq	r3, #0
 8004894:	b2db      	uxtb	r3, r3
 8004896:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d103      	bne.n	80048ae <HAL_UART_IRQHandler+0x17a>
 80048a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d04f      	beq.n	800494e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 fca3 	bl	80051fa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d041      	beq.n	8004946 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	3314      	adds	r3, #20
 80048c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80048d0:	e853 3f00 	ldrex	r3, [r3]
 80048d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80048d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80048dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	3314      	adds	r3, #20
 80048ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80048ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80048f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80048fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80048fe:	e841 2300 	strex	r3, r2, [r1]
 8004902:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004906:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1d9      	bne.n	80048c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004912:	2b00      	cmp	r3, #0
 8004914:	d013      	beq.n	800493e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491a:	4a7e      	ldr	r2, [pc, #504]	@ (8004b14 <HAL_UART_IRQHandler+0x3e0>)
 800491c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004922:	4618      	mov	r0, r3
 8004924:	f7fe f832 	bl	800298c <HAL_DMA_Abort_IT>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d016      	beq.n	800495c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004938:	4610      	mov	r0, r2
 800493a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800493c:	e00e      	b.n	800495c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f001 fbbe 	bl	80060c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004944:	e00a      	b.n	800495c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f001 fbba 	bl	80060c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800494c:	e006      	b.n	800495c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f001 fbb6 	bl	80060c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800495a:	e175      	b.n	8004c48 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800495c:	bf00      	nop
    return;
 800495e:	e173      	b.n	8004c48 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004964:	2b01      	cmp	r3, #1
 8004966:	f040 814f 	bne.w	8004c08 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800496a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800496e:	f003 0310 	and.w	r3, r3, #16
 8004972:	2b00      	cmp	r3, #0
 8004974:	f000 8148 	beq.w	8004c08 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800497c:	f003 0310 	and.w	r3, r3, #16
 8004980:	2b00      	cmp	r3, #0
 8004982:	f000 8141 	beq.w	8004c08 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004986:	2300      	movs	r3, #0
 8004988:	60bb      	str	r3, [r7, #8]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	60bb      	str	r3, [r7, #8]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	60bb      	str	r3, [r7, #8]
 800499a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f000 80b6 	beq.w	8004b18 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 8145 	beq.w	8004c4c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049ca:	429a      	cmp	r2, r3
 80049cc:	f080 813e 	bcs.w	8004c4c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049d6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	2b20      	cmp	r3, #32
 80049e0:	f000 8088 	beq.w	8004af4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	330c      	adds	r3, #12
 80049ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80049f2:	e853 3f00 	ldrex	r3, [r3]
 80049f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80049fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80049fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a02:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	330c      	adds	r3, #12
 8004a0c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004a10:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a18:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004a1c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a20:	e841 2300 	strex	r3, r2, [r1]
 8004a24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004a28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1d9      	bne.n	80049e4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	3314      	adds	r3, #20
 8004a36:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a3a:	e853 3f00 	ldrex	r3, [r3]
 8004a3e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004a40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a42:	f023 0301 	bic.w	r3, r3, #1
 8004a46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	3314      	adds	r3, #20
 8004a50:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a54:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004a58:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a5a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004a5c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004a60:	e841 2300 	strex	r3, r2, [r1]
 8004a64:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004a66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d1e1      	bne.n	8004a30 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	3314      	adds	r3, #20
 8004a72:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a76:	e853 3f00 	ldrex	r3, [r3]
 8004a7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004a7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3314      	adds	r3, #20
 8004a8c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004a90:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a92:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a94:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004a96:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004a98:	e841 2300 	strex	r3, r2, [r1]
 8004a9c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004a9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1e3      	bne.n	8004a6c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	330c      	adds	r3, #12
 8004ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004abc:	e853 3f00 	ldrex	r3, [r3]
 8004ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ac2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ac4:	f023 0310 	bic.w	r3, r3, #16
 8004ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	330c      	adds	r3, #12
 8004ad2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004ad6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004ad8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004adc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ade:	e841 2300 	strex	r3, r2, [r1]
 8004ae2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1e3      	bne.n	8004ab2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fd ff10 	bl	8002914 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2202      	movs	r2, #2
 8004af8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	4619      	mov	r1, r3
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f001 fa9a 	bl	8006044 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b10:	e09c      	b.n	8004c4c <HAL_UART_IRQHandler+0x518>
 8004b12:	bf00      	nop
 8004b14:	080052bf 	.word	0x080052bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 808e 	beq.w	8004c50 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004b34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 8089 	beq.w	8004c50 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	330c      	adds	r3, #12
 8004b44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b48:	e853 3f00 	ldrex	r3, [r3]
 8004b4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	330c      	adds	r3, #12
 8004b5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004b62:	647a      	str	r2, [r7, #68]	@ 0x44
 8004b64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b6a:	e841 2300 	strex	r3, r2, [r1]
 8004b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1e3      	bne.n	8004b3e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	3314      	adds	r3, #20
 8004b7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b80:	e853 3f00 	ldrex	r3, [r3]
 8004b84:	623b      	str	r3, [r7, #32]
   return(result);
 8004b86:	6a3b      	ldr	r3, [r7, #32]
 8004b88:	f023 0301 	bic.w	r3, r3, #1
 8004b8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	3314      	adds	r3, #20
 8004b96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004b9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ba0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ba2:	e841 2300 	strex	r3, r2, [r1]
 8004ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1e3      	bne.n	8004b76 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2220      	movs	r2, #32
 8004bb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	330c      	adds	r3, #12
 8004bc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	e853 3f00 	ldrex	r3, [r3]
 8004bca:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 0310 	bic.w	r3, r3, #16
 8004bd2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	330c      	adds	r3, #12
 8004bdc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004be0:	61fa      	str	r2, [r7, #28]
 8004be2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be4:	69b9      	ldr	r1, [r7, #24]
 8004be6:	69fa      	ldr	r2, [r7, #28]
 8004be8:	e841 2300 	strex	r3, r2, [r1]
 8004bec:	617b      	str	r3, [r7, #20]
   return(result);
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1e3      	bne.n	8004bbc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004bfa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004bfe:	4619      	mov	r1, r3
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f001 fa1f 	bl	8006044 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c06:	e023      	b.n	8004c50 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d009      	beq.n	8004c28 <HAL_UART_IRQHandler+0x4f4>
 8004c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d003      	beq.n	8004c28 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 fb60 	bl	80052e6 <UART_Transmit_IT>
    return;
 8004c26:	e014      	b.n	8004c52 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00e      	beq.n	8004c52 <HAL_UART_IRQHandler+0x51e>
 8004c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d008      	beq.n	8004c52 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 fb9f 	bl	8005384 <UART_EndTransmit_IT>
    return;
 8004c46:	e004      	b.n	8004c52 <HAL_UART_IRQHandler+0x51e>
    return;
 8004c48:	bf00      	nop
 8004c4a:	e002      	b.n	8004c52 <HAL_UART_IRQHandler+0x51e>
      return;
 8004c4c:	bf00      	nop
 8004c4e:	e000      	b.n	8004c52 <HAL_UART_IRQHandler+0x51e>
      return;
 8004c50:	bf00      	nop
  }
}
 8004c52:	37e8      	adds	r7, #232	@ 0xe8
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bc80      	pop	{r7}
 8004c68:	4770      	bx	lr

08004c6a <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bc80      	pop	{r7}
 8004c7a:	4770      	bx	lr

08004c7c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004c84:	bf00      	nop
 8004c86:	370c      	adds	r7, #12
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bc80      	pop	{r7}
 8004c8c:	4770      	bx	lr

08004c8e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004c96:	bf00      	nop
 8004c98:	370c      	adds	r7, #12
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bc80      	pop	{r7}
 8004c9e:	4770      	bx	lr

08004ca0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b090      	sub	sp, #64	@ 0x40
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0320 	and.w	r3, r3, #32
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d137      	bne.n	8004d2c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004cc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	3314      	adds	r3, #20
 8004cc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ccc:	e853 3f00 	ldrex	r3, [r3]
 8004cd0:	623b      	str	r3, [r7, #32]
   return(result);
 8004cd2:	6a3b      	ldr	r3, [r7, #32]
 8004cd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	3314      	adds	r3, #20
 8004ce0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004ce2:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ce8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cea:	e841 2300 	strex	r3, r2, [r1]
 8004cee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1e5      	bne.n	8004cc2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	330c      	adds	r3, #12
 8004cfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	e853 3f00 	ldrex	r3, [r3]
 8004d04:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	330c      	adds	r3, #12
 8004d14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d16:	61fa      	str	r2, [r7, #28]
 8004d18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1a:	69b9      	ldr	r1, [r7, #24]
 8004d1c:	69fa      	ldr	r2, [r7, #28]
 8004d1e:	e841 2300 	strex	r3, r2, [r1]
 8004d22:	617b      	str	r3, [r7, #20]
   return(result);
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1e5      	bne.n	8004cf6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d2a:	e002      	b.n	8004d32 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004d2c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004d2e:	f7ff ff93 	bl	8004c58 <HAL_UART_TxCpltCallback>
}
 8004d32:	bf00      	nop
 8004d34:	3740      	adds	r7, #64	@ 0x40
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b084      	sub	sp, #16
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d46:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f7ff ff8e 	bl	8004c6a <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d4e:	bf00      	nop
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b09c      	sub	sp, #112	@ 0x70
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d62:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0320 	and.w	r3, r3, #32
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d172      	bne.n	8004e58 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004d72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d74:	2200      	movs	r2, #0
 8004d76:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	330c      	adds	r3, #12
 8004d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d82:	e853 3f00 	ldrex	r3, [r3]
 8004d86:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d8e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	330c      	adds	r3, #12
 8004d96:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004d98:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004d9a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004da0:	e841 2300 	strex	r3, r2, [r1]
 8004da4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004da6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1e5      	bne.n	8004d78 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	3314      	adds	r3, #20
 8004db2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004db6:	e853 3f00 	ldrex	r3, [r3]
 8004dba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dbe:	f023 0301 	bic.w	r3, r3, #1
 8004dc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8004dc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	3314      	adds	r3, #20
 8004dca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004dcc:	647a      	str	r2, [r7, #68]	@ 0x44
 8004dce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004dd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004dd4:	e841 2300 	strex	r3, r2, [r1]
 8004dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1e5      	bne.n	8004dac <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004de0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3314      	adds	r3, #20
 8004de6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dea:	e853 3f00 	ldrex	r3, [r3]
 8004dee:	623b      	str	r3, [r7, #32]
   return(result);
 8004df0:	6a3b      	ldr	r3, [r7, #32]
 8004df2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004df6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004df8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3314      	adds	r3, #20
 8004dfe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004e00:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e08:	e841 2300 	strex	r3, r2, [r1]
 8004e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1e5      	bne.n	8004de0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e16:	2220      	movs	r2, #32
 8004e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d119      	bne.n	8004e58 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	330c      	adds	r3, #12
 8004e2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	e853 3f00 	ldrex	r3, [r3]
 8004e32:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f023 0310 	bic.w	r3, r3, #16
 8004e3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	330c      	adds	r3, #12
 8004e42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004e44:	61fa      	str	r2, [r7, #28]
 8004e46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e48:	69b9      	ldr	r1, [r7, #24]
 8004e4a:	69fa      	ldr	r2, [r7, #28]
 8004e4c:	e841 2300 	strex	r3, r2, [r1]
 8004e50:	617b      	str	r3, [r7, #20]
   return(result);
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d1e5      	bne.n	8004e24 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d106      	bne.n	8004e74 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004e6e:	f001 f8e9 	bl	8006044 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e72:	e002      	b.n	8004e7a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004e74:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004e76:	f7ff ff01 	bl	8004c7c <HAL_UART_RxCpltCallback>
}
 8004e7a:	bf00      	nop
 8004e7c:	3770      	adds	r7, #112	@ 0x70
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b084      	sub	sp, #16
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2201      	movs	r2, #1
 8004e94:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d108      	bne.n	8004eb0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ea2:	085b      	lsrs	r3, r3, #1
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	4619      	mov	r1, r3
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f001 f8cb 	bl	8006044 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004eae:	e002      	b.n	8004eb6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f7ff feec 	bl	8004c8e <HAL_UART_RxHalfCpltCallback>
}
 8004eb6:	bf00      	nop
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b084      	sub	sp, #16
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	bf14      	ite	ne
 8004ede:	2301      	movne	r3, #1
 8004ee0:	2300      	moveq	r3, #0
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b21      	cmp	r3, #33	@ 0x21
 8004ef0:	d108      	bne.n	8004f04 <UART_DMAError+0x46>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	2200      	movs	r2, #0
 8004efc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004efe:	68b8      	ldr	r0, [r7, #8]
 8004f00:	f000 f954 	bl	80051ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	bf14      	ite	ne
 8004f12:	2301      	movne	r3, #1
 8004f14:	2300      	moveq	r3, #0
 8004f16:	b2db      	uxtb	r3, r3
 8004f18:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b22      	cmp	r3, #34	@ 0x22
 8004f24:	d108      	bne.n	8004f38 <UART_DMAError+0x7a>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d005      	beq.n	8004f38 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004f32:	68b8      	ldr	r0, [r7, #8]
 8004f34:	f000 f961 	bl	80051fa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f3c:	f043 0210 	orr.w	r2, r3, #16
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f44:	68b8      	ldr	r0, [r7, #8]
 8004f46:	f001 f8bb 	bl	80060c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f4a:	bf00      	nop
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b086      	sub	sp, #24
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	60f8      	str	r0, [r7, #12]
 8004f5a:	60b9      	str	r1, [r7, #8]
 8004f5c:	603b      	str	r3, [r7, #0]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f62:	e03b      	b.n	8004fdc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f64:	6a3b      	ldr	r3, [r7, #32]
 8004f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f6a:	d037      	beq.n	8004fdc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f6c:	f7fc fc36 	bl	80017dc <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	6a3a      	ldr	r2, [r7, #32]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d302      	bcc.n	8004f82 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f7c:	6a3b      	ldr	r3, [r7, #32]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e03a      	b.n	8004ffc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f003 0304 	and.w	r3, r3, #4
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d023      	beq.n	8004fdc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	2b80      	cmp	r3, #128	@ 0x80
 8004f98:	d020      	beq.n	8004fdc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	2b40      	cmp	r3, #64	@ 0x40
 8004f9e:	d01d      	beq.n	8004fdc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0308 	and.w	r3, r3, #8
 8004faa:	2b08      	cmp	r3, #8
 8004fac:	d116      	bne.n	8004fdc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004fae:	2300      	movs	r3, #0
 8004fb0:	617b      	str	r3, [r7, #20]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	617b      	str	r3, [r7, #20]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	617b      	str	r3, [r7, #20]
 8004fc2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fc4:	68f8      	ldr	r0, [r7, #12]
 8004fc6:	f000 f918 	bl	80051fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2208      	movs	r2, #8
 8004fce:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e00f      	b.n	8004ffc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	bf0c      	ite	eq
 8004fec:	2301      	moveq	r3, #1
 8004fee:	2300      	movne	r3, #0
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	79fb      	ldrb	r3, [r7, #7]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d0b4      	beq.n	8004f64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3718      	adds	r7, #24
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	4613      	mov	r3, r2
 8005010:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	68ba      	ldr	r2, [r7, #8]
 8005016:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	88fa      	ldrh	r2, [r7, #6]
 800501c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	88fa      	ldrh	r2, [r7, #6]
 8005022:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2222      	movs	r2, #34	@ 0x22
 800502e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d007      	beq.n	800504a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68da      	ldr	r2, [r3, #12]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005048:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695a      	ldr	r2, [r3, #20]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f042 0201 	orr.w	r2, r2, #1
 8005058:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f042 0220 	orr.w	r2, r2, #32
 8005068:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3714      	adds	r7, #20
 8005070:	46bd      	mov	sp, r7
 8005072:	bc80      	pop	{r7}
 8005074:	4770      	bx	lr
	...

08005078 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b098      	sub	sp, #96	@ 0x60
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	4613      	mov	r3, r2
 8005084:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005086:	68ba      	ldr	r2, [r7, #8]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	88fa      	ldrh	r2, [r7, #6]
 8005090:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2222      	movs	r2, #34	@ 0x22
 800509c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a4:	4a3e      	ldr	r2, [pc, #248]	@ (80051a0 <UART_Start_Receive_DMA+0x128>)
 80050a6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ac:	4a3d      	ldr	r2, [pc, #244]	@ (80051a4 <UART_Start_Receive_DMA+0x12c>)
 80050ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b4:	4a3c      	ldr	r2, [pc, #240]	@ (80051a8 <UART_Start_Receive_DMA+0x130>)
 80050b6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050bc:	2200      	movs	r2, #0
 80050be:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80050c0:	f107 0308 	add.w	r3, r7, #8
 80050c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	3304      	adds	r3, #4
 80050d0:	4619      	mov	r1, r3
 80050d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	88fb      	ldrh	r3, [r7, #6]
 80050d8:	f7fd fbbc 	bl	8002854 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80050dc:	2300      	movs	r3, #0
 80050de:	613b      	str	r3, [r7, #16]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	613b      	str	r3, [r7, #16]
 80050f0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d019      	beq.n	800512e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	330c      	adds	r3, #12
 8005100:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005102:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005104:	e853 3f00 	ldrex	r3, [r3]
 8005108:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800510a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800510c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005110:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	330c      	adds	r3, #12
 8005118:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800511a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800511c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800511e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005120:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005122:	e841 2300 	strex	r3, r2, [r1]
 8005126:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005128:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1e5      	bne.n	80050fa <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	3314      	adds	r3, #20
 8005134:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005138:	e853 3f00 	ldrex	r3, [r3]
 800513c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800513e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005140:	f043 0301 	orr.w	r3, r3, #1
 8005144:	657b      	str	r3, [r7, #84]	@ 0x54
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	3314      	adds	r3, #20
 800514c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800514e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005150:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005152:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005154:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005156:	e841 2300 	strex	r3, r2, [r1]
 800515a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800515c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1e5      	bne.n	800512e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	3314      	adds	r3, #20
 8005168:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	e853 3f00 	ldrex	r3, [r3]
 8005170:	617b      	str	r3, [r7, #20]
   return(result);
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005178:	653b      	str	r3, [r7, #80]	@ 0x50
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	3314      	adds	r3, #20
 8005180:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005182:	627a      	str	r2, [r7, #36]	@ 0x24
 8005184:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005186:	6a39      	ldr	r1, [r7, #32]
 8005188:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800518a:	e841 2300 	strex	r3, r2, [r1]
 800518e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1e5      	bne.n	8005162 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3760      	adds	r7, #96	@ 0x60
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	08004d57 	.word	0x08004d57
 80051a4:	08004e83 	.word	0x08004e83
 80051a8:	08004ebf 	.word	0x08004ebf

080051ac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b089      	sub	sp, #36	@ 0x24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	330c      	adds	r3, #12
 80051ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	e853 3f00 	ldrex	r3, [r3]
 80051c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80051ca:	61fb      	str	r3, [r7, #28]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	330c      	adds	r3, #12
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	61ba      	str	r2, [r7, #24]
 80051d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d8:	6979      	ldr	r1, [r7, #20]
 80051da:	69ba      	ldr	r2, [r7, #24]
 80051dc:	e841 2300 	strex	r3, r2, [r1]
 80051e0:	613b      	str	r3, [r7, #16]
   return(result);
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1e5      	bne.n	80051b4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2220      	movs	r2, #32
 80051ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80051f0:	bf00      	nop
 80051f2:	3724      	adds	r7, #36	@ 0x24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bc80      	pop	{r7}
 80051f8:	4770      	bx	lr

080051fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051fa:	b480      	push	{r7}
 80051fc:	b095      	sub	sp, #84	@ 0x54
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	330c      	adds	r3, #12
 8005208:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800520c:	e853 3f00 	ldrex	r3, [r3]
 8005210:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005214:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005218:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	330c      	adds	r3, #12
 8005220:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005222:	643a      	str	r2, [r7, #64]	@ 0x40
 8005224:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005226:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005228:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800522a:	e841 2300 	strex	r3, r2, [r1]
 800522e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1e5      	bne.n	8005202 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	3314      	adds	r3, #20
 800523c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523e:	6a3b      	ldr	r3, [r7, #32]
 8005240:	e853 3f00 	ldrex	r3, [r3]
 8005244:	61fb      	str	r3, [r7, #28]
   return(result);
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	f023 0301 	bic.w	r3, r3, #1
 800524c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	3314      	adds	r3, #20
 8005254:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005256:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005258:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800525c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800525e:	e841 2300 	strex	r3, r2, [r1]
 8005262:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005266:	2b00      	cmp	r3, #0
 8005268:	d1e5      	bne.n	8005236 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800526e:	2b01      	cmp	r3, #1
 8005270:	d119      	bne.n	80052a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	330c      	adds	r3, #12
 8005278:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	e853 3f00 	ldrex	r3, [r3]
 8005280:	60bb      	str	r3, [r7, #8]
   return(result);
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	f023 0310 	bic.w	r3, r3, #16
 8005288:	647b      	str	r3, [r7, #68]	@ 0x44
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	330c      	adds	r3, #12
 8005290:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005292:	61ba      	str	r2, [r7, #24]
 8005294:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005296:	6979      	ldr	r1, [r7, #20]
 8005298:	69ba      	ldr	r2, [r7, #24]
 800529a:	e841 2300 	strex	r3, r2, [r1]
 800529e:	613b      	str	r3, [r7, #16]
   return(result);
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1e5      	bne.n	8005272 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2220      	movs	r2, #32
 80052aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052b4:	bf00      	nop
 80052b6:	3754      	adds	r7, #84	@ 0x54
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bc80      	pop	{r7}
 80052bc:	4770      	bx	lr

080052be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b084      	sub	sp, #16
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f000 fef1 	bl	80060c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052de:	bf00      	nop
 80052e0:	3710      	adds	r7, #16
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80052e6:	b480      	push	{r7}
 80052e8:	b085      	sub	sp, #20
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	2b21      	cmp	r3, #33	@ 0x21
 80052f8:	d13e      	bne.n	8005378 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005302:	d114      	bne.n	800532e <UART_Transmit_IT+0x48>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d110      	bne.n	800532e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	881b      	ldrh	r3, [r3, #0]
 8005316:	461a      	mov	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005320:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	1c9a      	adds	r2, r3, #2
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	621a      	str	r2, [r3, #32]
 800532c:	e008      	b.n	8005340 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a1b      	ldr	r3, [r3, #32]
 8005332:	1c59      	adds	r1, r3, #1
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	6211      	str	r1, [r2, #32]
 8005338:	781a      	ldrb	r2, [r3, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005344:	b29b      	uxth	r3, r3
 8005346:	3b01      	subs	r3, #1
 8005348:	b29b      	uxth	r3, r3
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	4619      	mov	r1, r3
 800534e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005350:	2b00      	cmp	r3, #0
 8005352:	d10f      	bne.n	8005374 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68da      	ldr	r2, [r3, #12]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005362:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68da      	ldr	r2, [r3, #12]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005372:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005374:	2300      	movs	r3, #0
 8005376:	e000      	b.n	800537a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005378:	2302      	movs	r3, #2
  }
}
 800537a:	4618      	mov	r0, r3
 800537c:	3714      	adds	r7, #20
 800537e:	46bd      	mov	sp, r7
 8005380:	bc80      	pop	{r7}
 8005382:	4770      	bx	lr

08005384 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800539a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2220      	movs	r2, #32
 80053a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f7ff fc57 	bl	8004c58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3708      	adds	r7, #8
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b08c      	sub	sp, #48	@ 0x30
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b22      	cmp	r3, #34	@ 0x22
 80053c6:	f040 80ae 	bne.w	8005526 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053d2:	d117      	bne.n	8005404 <UART_Receive_IT+0x50>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	691b      	ldr	r3, [r3, #16]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d113      	bne.n	8005404 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80053dc:	2300      	movs	r3, #0
 80053de:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053fc:	1c9a      	adds	r2, r3, #2
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	629a      	str	r2, [r3, #40]	@ 0x28
 8005402:	e026      	b.n	8005452 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005408:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800540a:	2300      	movs	r3, #0
 800540c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005416:	d007      	beq.n	8005428 <UART_Receive_IT+0x74>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10a      	bne.n	8005436 <UART_Receive_IT+0x82>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d106      	bne.n	8005436 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	b2da      	uxtb	r2, r3
 8005430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005432:	701a      	strb	r2, [r3, #0]
 8005434:	e008      	b.n	8005448 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	b2db      	uxtb	r3, r3
 800543e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005442:	b2da      	uxtb	r2, r3
 8005444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005446:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800544c:	1c5a      	adds	r2, r3, #1
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005456:	b29b      	uxth	r3, r3
 8005458:	3b01      	subs	r3, #1
 800545a:	b29b      	uxth	r3, r3
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	4619      	mov	r1, r3
 8005460:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005462:	2b00      	cmp	r3, #0
 8005464:	d15d      	bne.n	8005522 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68da      	ldr	r2, [r3, #12]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f022 0220 	bic.w	r2, r2, #32
 8005474:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68da      	ldr	r2, [r3, #12]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005484:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	695a      	ldr	r2, [r3, #20]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 0201 	bic.w	r2, r2, #1
 8005494:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2220      	movs	r2, #32
 800549a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d135      	bne.n	8005518 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	330c      	adds	r3, #12
 80054b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	e853 3f00 	ldrex	r3, [r3]
 80054c0:	613b      	str	r3, [r7, #16]
   return(result);
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	f023 0310 	bic.w	r3, r3, #16
 80054c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	330c      	adds	r3, #12
 80054d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054d2:	623a      	str	r2, [r7, #32]
 80054d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d6:	69f9      	ldr	r1, [r7, #28]
 80054d8:	6a3a      	ldr	r2, [r7, #32]
 80054da:	e841 2300 	strex	r3, r2, [r1]
 80054de:	61bb      	str	r3, [r7, #24]
   return(result);
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1e5      	bne.n	80054b2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0310 	and.w	r3, r3, #16
 80054f0:	2b10      	cmp	r3, #16
 80054f2:	d10a      	bne.n	800550a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054f4:	2300      	movs	r3, #0
 80054f6:	60fb      	str	r3, [r7, #12]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	60fb      	str	r3, [r7, #12]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	60fb      	str	r3, [r7, #12]
 8005508:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800550e:	4619      	mov	r1, r3
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 fd97 	bl	8006044 <HAL_UARTEx_RxEventCallback>
 8005516:	e002      	b.n	800551e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f7ff fbaf 	bl	8004c7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800551e:	2300      	movs	r3, #0
 8005520:	e002      	b.n	8005528 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005522:	2300      	movs	r3, #0
 8005524:	e000      	b.n	8005528 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005526:	2302      	movs	r3, #2
  }
}
 8005528:	4618      	mov	r0, r3
 800552a:	3730      	adds	r7, #48	@ 0x30
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689a      	ldr	r2, [r3, #8]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	431a      	orrs	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	4313      	orrs	r3, r2
 800555e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800556a:	f023 030c 	bic.w	r3, r3, #12
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	6812      	ldr	r2, [r2, #0]
 8005572:	68b9      	ldr	r1, [r7, #8]
 8005574:	430b      	orrs	r3, r1
 8005576:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	695b      	ldr	r3, [r3, #20]
 800557e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	699a      	ldr	r2, [r3, #24]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	430a      	orrs	r2, r1
 800558c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a2c      	ldr	r2, [pc, #176]	@ (8005644 <UART_SetConfig+0x114>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d103      	bne.n	80055a0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005598:	f7fe fadc 	bl	8003b54 <HAL_RCC_GetPCLK2Freq>
 800559c:	60f8      	str	r0, [r7, #12]
 800559e:	e002      	b.n	80055a6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80055a0:	f7fe fac4 	bl	8003b2c <HAL_RCC_GetPCLK1Freq>
 80055a4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	4613      	mov	r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	4413      	add	r3, r2
 80055ae:	009a      	lsls	r2, r3, #2
 80055b0:	441a      	add	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055bc:	4a22      	ldr	r2, [pc, #136]	@ (8005648 <UART_SetConfig+0x118>)
 80055be:	fba2 2303 	umull	r2, r3, r2, r3
 80055c2:	095b      	lsrs	r3, r3, #5
 80055c4:	0119      	lsls	r1, r3, #4
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	4613      	mov	r3, r2
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	4413      	add	r3, r2
 80055ce:	009a      	lsls	r2, r3, #2
 80055d0:	441a      	add	r2, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80055dc:	4b1a      	ldr	r3, [pc, #104]	@ (8005648 <UART_SetConfig+0x118>)
 80055de:	fba3 0302 	umull	r0, r3, r3, r2
 80055e2:	095b      	lsrs	r3, r3, #5
 80055e4:	2064      	movs	r0, #100	@ 0x64
 80055e6:	fb00 f303 	mul.w	r3, r0, r3
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	011b      	lsls	r3, r3, #4
 80055ee:	3332      	adds	r3, #50	@ 0x32
 80055f0:	4a15      	ldr	r2, [pc, #84]	@ (8005648 <UART_SetConfig+0x118>)
 80055f2:	fba2 2303 	umull	r2, r3, r2, r3
 80055f6:	095b      	lsrs	r3, r3, #5
 80055f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055fc:	4419      	add	r1, r3
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	4613      	mov	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4413      	add	r3, r2
 8005606:	009a      	lsls	r2, r3, #2
 8005608:	441a      	add	r2, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	fbb2 f2f3 	udiv	r2, r2, r3
 8005614:	4b0c      	ldr	r3, [pc, #48]	@ (8005648 <UART_SetConfig+0x118>)
 8005616:	fba3 0302 	umull	r0, r3, r3, r2
 800561a:	095b      	lsrs	r3, r3, #5
 800561c:	2064      	movs	r0, #100	@ 0x64
 800561e:	fb00 f303 	mul.w	r3, r0, r3
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	011b      	lsls	r3, r3, #4
 8005626:	3332      	adds	r3, #50	@ 0x32
 8005628:	4a07      	ldr	r2, [pc, #28]	@ (8005648 <UART_SetConfig+0x118>)
 800562a:	fba2 2303 	umull	r2, r3, r2, r3
 800562e:	095b      	lsrs	r3, r3, #5
 8005630:	f003 020f 	and.w	r2, r3, #15
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	440a      	add	r2, r1
 800563a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800563c:	bf00      	nop
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	40013800 	.word	0x40013800
 8005648:	51eb851f 	.word	0x51eb851f

0800564c <can_rxMsg_handler>:
}



void can_rxMsg_handler(CAN_HandleTypeDef *hcan, CAN_RxHeaderTypeDef *pHead, uint8_t *rxbuff)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]

	printf("can rxHeader : ide %#x, stdid %#x, extid %#x\r\n", pHead->IDE, pHead->StdId, pHead->ExtId);
	printf("can rxHeader : RTR %#x, dlc %#x\r\n", pHead->RTR, pHead->DLC);
	printf("can rxHeader : Timestamp %#x, FilterMatchIndex %#x\r\n", pHead->Timestamp, pHead->FilterMatchIndex);

	for(i=0; i<pHead->DLC; i++){
 8005658:	2300      	movs	r3, #0
 800565a:	617b      	str	r3, [r7, #20]
 800565c:	e002      	b.n	8005664 <can_rxMsg_handler+0x18>
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	3301      	adds	r3, #1
 8005662:	617b      	str	r3, [r7, #20]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	691a      	ldr	r2, [r3, #16]
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	429a      	cmp	r2, r3
 800566c:	d8f7      	bhi.n	800565e <can_rxMsg_handler+0x12>
		printf("byte[%d] = %#.2x\r\n", i, rxbuff[i]);
	}

	can_user_RxCallback(hcan, pHead, rxbuff);
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	68b9      	ldr	r1, [r7, #8]
 8005672:	68f8      	ldr	r0, [r7, #12]
 8005674:	f001 fb0a 	bl	8006c8c <can_user_RxCallback>
}
 8005678:	bf00      	nop
 800567a:	3718      	adds	r7, #24
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <can_error_handler>:

void can_error_handler(CAN_HandleTypeDef *hcan)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
    uart_printfln(&huart5, "CAN ERR code=0x%lx state=0x%lx", (unsigned long)hcan->ErrorCode, (unsigned long)hcan->State);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005692:	b2db      	uxtb	r3, r3
 8005694:	4935      	ldr	r1, [pc, #212]	@ (800576c <can_error_handler+0xec>)
 8005696:	4836      	ldr	r0, [pc, #216]	@ (8005770 <can_error_handler+0xf0>)
 8005698:	f000 fc83 	bl	8005fa2 <__uart_printf>
 800569c:	2202      	movs	r2, #2
 800569e:	4935      	ldr	r1, [pc, #212]	@ (8005774 <can_error_handler+0xf4>)
 80056a0:	4833      	ldr	r0, [pc, #204]	@ (8005770 <can_error_handler+0xf0>)
 80056a2:	f000 fc63 	bl	8005f6c <uart_write>
	if(hcan->ErrorCode){
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d059      	beq.n	8005762 <can_error_handler+0xe2>
		if(hcan->ErrorCode & HAL_CAN_ERROR_ACK){
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b2:	f003 0320 	and.w	r3, r3, #32
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d008      	beq.n	80056cc <can_error_handler+0x4c>
            uart_printfln(&huart5, "CAN ERR detail: No ACK on bus (check other node/normal mode/termination)");
 80056ba:	492f      	ldr	r1, [pc, #188]	@ (8005778 <can_error_handler+0xf8>)
 80056bc:	482c      	ldr	r0, [pc, #176]	@ (8005770 <can_error_handler+0xf0>)
 80056be:	f000 fc70 	bl	8005fa2 <__uart_printf>
 80056c2:	2202      	movs	r2, #2
 80056c4:	492b      	ldr	r1, [pc, #172]	@ (8005774 <can_error_handler+0xf4>)
 80056c6:	482a      	ldr	r0, [pc, #168]	@ (8005770 <can_error_handler+0xf0>)
 80056c8:	f000 fc50 	bl	8005f6c <uart_write>
		}
		if(hcan->ErrorCode & HAL_CAN_ERROR_RX_FOV0){
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d008      	beq.n	80056ea <can_error_handler+0x6a>
            uart_printfln(&huart5, "CAN ERR detail: RX FIFO0 overrun");
 80056d8:	4928      	ldr	r1, [pc, #160]	@ (800577c <can_error_handler+0xfc>)
 80056da:	4825      	ldr	r0, [pc, #148]	@ (8005770 <can_error_handler+0xf0>)
 80056dc:	f000 fc61 	bl	8005fa2 <__uart_printf>
 80056e0:	2202      	movs	r2, #2
 80056e2:	4924      	ldr	r1, [pc, #144]	@ (8005774 <can_error_handler+0xf4>)
 80056e4:	4822      	ldr	r0, [pc, #136]	@ (8005770 <can_error_handler+0xf0>)
 80056e6:	f000 fc41 	bl	8005f6c <uart_write>
		}
		if(hcan->ErrorCode & HAL_CAN_ERROR_RX_FOV1){
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d008      	beq.n	8005708 <can_error_handler+0x88>
            uart_printfln(&huart5, "CAN ERR detail: RX FIFO1 overrun");
 80056f6:	4922      	ldr	r1, [pc, #136]	@ (8005780 <can_error_handler+0x100>)
 80056f8:	481d      	ldr	r0, [pc, #116]	@ (8005770 <can_error_handler+0xf0>)
 80056fa:	f000 fc52 	bl	8005fa2 <__uart_printf>
 80056fe:	2202      	movs	r2, #2
 8005700:	491c      	ldr	r1, [pc, #112]	@ (8005774 <can_error_handler+0xf4>)
 8005702:	481b      	ldr	r0, [pc, #108]	@ (8005770 <can_error_handler+0xf0>)
 8005704:	f000 fc32 	bl	8005f6c <uart_write>
		}
		if(hcan->ErrorCode & HAL_CAN_ERROR_BOF){
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570c:	f003 0304 	and.w	r3, r3, #4
 8005710:	2b00      	cmp	r3, #0
 8005712:	d008      	beq.n	8005726 <can_error_handler+0xa6>
            uart_printfln(&huart5, "CAN ERR detail: Bus-Off");
 8005714:	491b      	ldr	r1, [pc, #108]	@ (8005784 <can_error_handler+0x104>)
 8005716:	4816      	ldr	r0, [pc, #88]	@ (8005770 <can_error_handler+0xf0>)
 8005718:	f000 fc43 	bl	8005fa2 <__uart_printf>
 800571c:	2202      	movs	r2, #2
 800571e:	4915      	ldr	r1, [pc, #84]	@ (8005774 <can_error_handler+0xf4>)
 8005720:	4813      	ldr	r0, [pc, #76]	@ (8005770 <can_error_handler+0xf0>)
 8005722:	f000 fc23 	bl	8005f6c <uart_write>
		}
		if(hcan->ErrorCode & HAL_CAN_ERROR_EPV){
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d008      	beq.n	8005744 <can_error_handler+0xc4>
            uart_printfln(&huart5, "CAN ERR detail: Error-Passive");
 8005732:	4915      	ldr	r1, [pc, #84]	@ (8005788 <can_error_handler+0x108>)
 8005734:	480e      	ldr	r0, [pc, #56]	@ (8005770 <can_error_handler+0xf0>)
 8005736:	f000 fc34 	bl	8005fa2 <__uart_printf>
 800573a:	2202      	movs	r2, #2
 800573c:	490d      	ldr	r1, [pc, #52]	@ (8005774 <can_error_handler+0xf4>)
 800573e:	480c      	ldr	r0, [pc, #48]	@ (8005770 <can_error_handler+0xf0>)
 8005740:	f000 fc14 	bl	8005f6c <uart_write>
		}
		if(hcan->ErrorCode & HAL_CAN_ERROR_EWG){
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	2b00      	cmp	r3, #0
 800574e:	d008      	beq.n	8005762 <can_error_handler+0xe2>
            uart_printfln(&huart5, "CAN ERR detail: Error-Warning");
 8005750:	490e      	ldr	r1, [pc, #56]	@ (800578c <can_error_handler+0x10c>)
 8005752:	4807      	ldr	r0, [pc, #28]	@ (8005770 <can_error_handler+0xf0>)
 8005754:	f000 fc25 	bl	8005fa2 <__uart_printf>
 8005758:	2202      	movs	r2, #2
 800575a:	4906      	ldr	r1, [pc, #24]	@ (8005774 <can_error_handler+0xf4>)
 800575c:	4804      	ldr	r0, [pc, #16]	@ (8005770 <can_error_handler+0xf0>)
 800575e:	f000 fc05 	bl	8005f6c <uart_write>
		}
	}
}
 8005762:	bf00      	nop
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	0800a380 	.word	0x0800a380
 8005770:	200002b0 	.word	0x200002b0
 8005774:	0800a3a0 	.word	0x0800a3a0
 8005778:	0800a3a4 	.word	0x0800a3a4
 800577c:	0800a3f0 	.word	0x0800a3f0
 8005780:	0800a414 	.word	0x0800a414
 8005784:	0800a438 	.word	0x0800a438
 8005788:	0800a450 	.word	0x0800a450
 800578c:	0800a470 	.word	0x0800a470

08005790 <can_self_test>:
/* Drain deferred CAN RX logs (prints in main context) */
extern void canlog_drain(void);

// One-shot CAN self-test in loopback: send and synchronously read back
static void can_self_test(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b08c      	sub	sp, #48	@ 0x30
 8005794:	af00      	add	r7, sp, #0
	uint8_t d[2] = {0x5e, 0x55};
 8005796:	f245 535e 	movw	r3, #21854	@ 0x555e
 800579a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	CAN_RxHeaderTypeDef rxh;
	uint8_t rxb[8];
	uint32_t t0 = HAL_GetTick();
 800579c:	f7fc f81e 	bl	80017dc <HAL_GetTick>
 80057a0:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int ret = can_sendStdMessage(&hcan, 0x0123, d, 2);
 80057a2:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80057a6:	2302      	movs	r3, #2
 80057a8:	f240 1123 	movw	r1, #291	@ 0x123
 80057ac:	4810      	ldr	r0, [pc, #64]	@ (80057f0 <can_self_test+0x60>)
 80057ae:	f000 fb25 	bl	8005dfc <can_sendStdMessage>
 80057b2:	62b8      	str	r0, [r7, #40]	@ 0x28
    (void)ret;
	while(HAL_GetTick() - t0 < 200){
 80057b4:	e010      	b.n	80057d8 <can_self_test+0x48>
		if(HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0){
 80057b6:	2100      	movs	r1, #0
 80057b8:	480d      	ldr	r0, [pc, #52]	@ (80057f0 <can_self_test+0x60>)
 80057ba:	f7fc fc69 	bl	8002090 <HAL_CAN_GetRxFifoFillLevel>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d009      	beq.n	80057d8 <can_self_test+0x48>
			if(HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &rxh, rxb) == HAL_OK){
 80057c4:	463b      	mov	r3, r7
 80057c6:	f107 0208 	add.w	r2, r7, #8
 80057ca:	2100      	movs	r1, #0
 80057cc:	4808      	ldr	r0, [pc, #32]	@ (80057f0 <can_self_test+0x60>)
 80057ce:	f7fc fb3e 	bl	8001e4e <HAL_CAN_GetRxMessage>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d007      	beq.n	80057e8 <can_self_test+0x58>
	while(HAL_GetTick() - t0 < 200){
 80057d8:	f7fc f800 	bl	80017dc <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	2bc7      	cmp	r3, #199	@ 0xc7
 80057e4:	d9e7      	bls.n	80057b6 <can_self_test+0x26>
 80057e6:	e000      	b.n	80057ea <can_self_test+0x5a>
                /* silent */
				return;
 80057e8:	bf00      	nop
			}
		}
	}
    /* silent */
}
 80057ea:	3730      	adds	r7, #48	@ 0x30
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	200001f4 	.word	0x200001f4

080057f4 <send_periodic_temp_queries>:
#define LOG_TX(fmt, ...)  uart_printfln(&huart5, fmt, ##__VA_ARGS__)
#else
#define LOG_TX(fmt, ...)
#endif
static void send_periodic_temp_queries(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b088      	sub	sp, #32
 80057f8:	af00      	add	r7, sp, #0
	static uint32_t lastTick = 0;
	uint32_t now = HAL_GetTick();
 80057fa:	f7fb ffef 	bl	80017dc <HAL_GetTick>
 80057fe:	61f8      	str	r0, [r7, #28]
    // Send immediately on first call, then every TEMP_QUERY_PERIOD_MS
    if(lastTick != 0 && (now - lastTick) < TEMP_QUERY_PERIOD_MS){
 8005800:	4b31      	ldr	r3, [pc, #196]	@ (80058c8 <send_periodic_temp_queries+0xd4>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d007      	beq.n	8005818 <send_periodic_temp_queries+0x24>
 8005808:	4b2f      	ldr	r3, [pc, #188]	@ (80058c8 <send_periodic_temp_queries+0xd4>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	69fa      	ldr	r2, [r7, #28]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8005814:	4293      	cmp	r3, r2
 8005816:	d953      	bls.n	80058c0 <send_periodic_temp_queries+0xcc>
		return;
	}
	lastTick = now;
 8005818:	4a2b      	ldr	r2, [pc, #172]	@ (80058c8 <send_periodic_temp_queries+0xd4>)
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	6013      	str	r3, [r2, #0]

	/* debug: confirm we are firing the temperature query burst */
	uart_printfln(&huart5, "TQ fire t=%lu", (unsigned long)now);
 800581e:	69fa      	ldr	r2, [r7, #28]
 8005820:	492a      	ldr	r1, [pc, #168]	@ (80058cc <send_periodic_temp_queries+0xd8>)
 8005822:	482b      	ldr	r0, [pc, #172]	@ (80058d0 <send_periodic_temp_queries+0xdc>)
 8005824:	f000 fbbd 	bl	8005fa2 <__uart_printf>
 8005828:	2202      	movs	r2, #2
 800582a:	492a      	ldr	r1, [pc, #168]	@ (80058d4 <send_periodic_temp_queries+0xe0>)
 800582c:	4828      	ldr	r0, [pc, #160]	@ (80058d0 <send_periodic_temp_queries+0xdc>)
 800582e:	f000 fb9d 	bl	8005f6c <uart_write>

	/* announce a new burst for row aggregation */
	tempburst_start(now);
 8005832:	69f8      	ldr	r0, [r7, #28]
 8005834:	f000 fe64 	bl	8006500 <tempburst_start>

	uint8_t d1[2] = {0x5e, 0x00};
 8005838:	235e      	movs	r3, #94	@ 0x5e
 800583a:	81bb      	strh	r3, [r7, #12]
	uint8_t d2[2] = {0x5e, 0x01};
 800583c:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8005840:	813b      	strh	r3, [r7, #8]
	uint8_t d3[2] = {0x5e, 0x02};
 8005842:	f240 235e 	movw	r3, #606	@ 0x25e
 8005846:	80bb      	strh	r3, [r7, #4]

    // CAN StdID 0x63 as requested
    {
        int ret = can_sendStdMessage(&hcan, 0x0063, d1, 2);
 8005848:	f107 020c 	add.w	r2, r7, #12
 800584c:	2302      	movs	r3, #2
 800584e:	2163      	movs	r1, #99	@ 0x63
 8005850:	4821      	ldr	r0, [pc, #132]	@ (80058d8 <send_periodic_temp_queries+0xe4>)
 8005852:	f000 fad3 	bl	8005dfc <can_sendStdMessage>
 8005856:	61b8      	str	r0, [r7, #24]
        LOG_TX("TX1 ret=%d", ret); uart_printfln(&huart5, "TX1 ret=%d", ret);
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	4920      	ldr	r1, [pc, #128]	@ (80058dc <send_periodic_temp_queries+0xe8>)
 800585c:	481c      	ldr	r0, [pc, #112]	@ (80058d0 <send_periodic_temp_queries+0xdc>)
 800585e:	f000 fba0 	bl	8005fa2 <__uart_printf>
 8005862:	2202      	movs	r2, #2
 8005864:	491b      	ldr	r1, [pc, #108]	@ (80058d4 <send_periodic_temp_queries+0xe0>)
 8005866:	481a      	ldr	r0, [pc, #104]	@ (80058d0 <send_periodic_temp_queries+0xdc>)
 8005868:	f000 fb80 	bl	8005f6c <uart_write>
    }

    /* Leave small spacing at 10 kbps so the node can process sequentially */
    HAL_Delay(TEMP_QUERY_GAP_MS);
 800586c:	2050      	movs	r0, #80	@ 0x50
 800586e:	f7fb ffbf 	bl	80017f0 <HAL_Delay>

    {
        int ret = can_sendStdMessage(&hcan, 0x0063, d2, 2);
 8005872:	f107 0208 	add.w	r2, r7, #8
 8005876:	2302      	movs	r3, #2
 8005878:	2163      	movs	r1, #99	@ 0x63
 800587a:	4817      	ldr	r0, [pc, #92]	@ (80058d8 <send_periodic_temp_queries+0xe4>)
 800587c:	f000 fabe 	bl	8005dfc <can_sendStdMessage>
 8005880:	6178      	str	r0, [r7, #20]
        LOG_TX("TX2 ret=%d", ret); uart_printfln(&huart5, "TX2 ret=%d", ret);
 8005882:	697a      	ldr	r2, [r7, #20]
 8005884:	4916      	ldr	r1, [pc, #88]	@ (80058e0 <send_periodic_temp_queries+0xec>)
 8005886:	4812      	ldr	r0, [pc, #72]	@ (80058d0 <send_periodic_temp_queries+0xdc>)
 8005888:	f000 fb8b 	bl	8005fa2 <__uart_printf>
 800588c:	2202      	movs	r2, #2
 800588e:	4911      	ldr	r1, [pc, #68]	@ (80058d4 <send_periodic_temp_queries+0xe0>)
 8005890:	480f      	ldr	r0, [pc, #60]	@ (80058d0 <send_periodic_temp_queries+0xdc>)
 8005892:	f000 fb6b 	bl	8005f6c <uart_write>
    }

    HAL_Delay(TEMP_QUERY_GAP_MS);
 8005896:	2050      	movs	r0, #80	@ 0x50
 8005898:	f7fb ffaa 	bl	80017f0 <HAL_Delay>

    {
        int ret = can_sendStdMessage(&hcan, 0x0063, d3, 2);
 800589c:	1d3a      	adds	r2, r7, #4
 800589e:	2302      	movs	r3, #2
 80058a0:	2163      	movs	r1, #99	@ 0x63
 80058a2:	480d      	ldr	r0, [pc, #52]	@ (80058d8 <send_periodic_temp_queries+0xe4>)
 80058a4:	f000 faaa 	bl	8005dfc <can_sendStdMessage>
 80058a8:	6138      	str	r0, [r7, #16]
        LOG_TX("TX3 ret=%d", ret); uart_printfln(&huart5, "TX3 ret=%d", ret);
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	490d      	ldr	r1, [pc, #52]	@ (80058e4 <send_periodic_temp_queries+0xf0>)
 80058ae:	4808      	ldr	r0, [pc, #32]	@ (80058d0 <send_periodic_temp_queries+0xdc>)
 80058b0:	f000 fb77 	bl	8005fa2 <__uart_printf>
 80058b4:	2202      	movs	r2, #2
 80058b6:	4907      	ldr	r1, [pc, #28]	@ (80058d4 <send_periodic_temp_queries+0xe0>)
 80058b8:	4805      	ldr	r0, [pc, #20]	@ (80058d0 <send_periodic_temp_queries+0xdc>)
 80058ba:	f000 fb57 	bl	8005f6c <uart_write>
 80058be:	e000      	b.n	80058c2 <send_periodic_temp_queries+0xce>
		return;
 80058c0:	bf00      	nop
    }

    /* silent */
}
 80058c2:	3720      	adds	r7, #32
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}
 80058c8:	20000384 	.word	0x20000384
 80058cc:	0800a490 	.word	0x0800a490
 80058d0:	200002b0 	.word	0x200002b0
 80058d4:	0800a4a0 	.word	0x0800a4a0
 80058d8:	200001f4 	.word	0x200001f4
 80058dc:	0800a4a4 	.word	0x0800a4a4
 80058e0:	0800a4b0 	.word	0x0800a4b0
 80058e4:	0800a4bc 	.word	0x0800a4bc

080058e8 <poll_can_rx>:

// Polling fallback to verify CAN RX path (useful in loopback or if IRQ misconfigured)
static void poll_can_rx(void)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b08a      	sub	sp, #40	@ 0x28
 80058ec:	af00      	add	r7, sp, #0
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxbuff[8];
	while(HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0){
 80058ee:	e010      	b.n	8005912 <poll_can_rx+0x2a>
		if(HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &rxHeader, rxbuff) == HAL_OK){
 80058f0:	1d3b      	adds	r3, r7, #4
 80058f2:	f107 020c 	add.w	r2, r7, #12
 80058f6:	2100      	movs	r1, #0
 80058f8:	4818      	ldr	r0, [pc, #96]	@ (800595c <poll_can_rx+0x74>)
 80058fa:	f7fc faa8 	bl	8001e4e <HAL_CAN_GetRxMessage>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d106      	bne.n	8005912 <poll_can_rx+0x2a>
			can_rxMsg_handler(&hcan, &rxHeader, rxbuff);
 8005904:	1d3a      	adds	r2, r7, #4
 8005906:	f107 030c 	add.w	r3, r7, #12
 800590a:	4619      	mov	r1, r3
 800590c:	4813      	ldr	r0, [pc, #76]	@ (800595c <poll_can_rx+0x74>)
 800590e:	f7ff fe9d 	bl	800564c <can_rxMsg_handler>
	while(HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0){
 8005912:	2100      	movs	r1, #0
 8005914:	4811      	ldr	r0, [pc, #68]	@ (800595c <poll_can_rx+0x74>)
 8005916:	f7fc fbbb 	bl	8002090 <HAL_CAN_GetRxFifoFillLevel>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1e7      	bne.n	80058f0 <poll_can_rx+0x8>
		}
	}
	while(HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO1) > 0){
 8005920:	e010      	b.n	8005944 <poll_can_rx+0x5c>
		if(HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO1, &rxHeader, rxbuff) == HAL_OK){
 8005922:	1d3b      	adds	r3, r7, #4
 8005924:	f107 020c 	add.w	r2, r7, #12
 8005928:	2101      	movs	r1, #1
 800592a:	480c      	ldr	r0, [pc, #48]	@ (800595c <poll_can_rx+0x74>)
 800592c:	f7fc fa8f 	bl	8001e4e <HAL_CAN_GetRxMessage>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d106      	bne.n	8005944 <poll_can_rx+0x5c>
			can_rxMsg_handler(&hcan, &rxHeader, rxbuff);
 8005936:	1d3a      	adds	r2, r7, #4
 8005938:	f107 030c 	add.w	r3, r7, #12
 800593c:	4619      	mov	r1, r3
 800593e:	4807      	ldr	r0, [pc, #28]	@ (800595c <poll_can_rx+0x74>)
 8005940:	f7ff fe84 	bl	800564c <can_rxMsg_handler>
	while(HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO1) > 0){
 8005944:	2101      	movs	r1, #1
 8005946:	4805      	ldr	r0, [pc, #20]	@ (800595c <poll_can_rx+0x74>)
 8005948:	f7fc fba2 	bl	8002090 <HAL_CAN_GetRxFifoFillLevel>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1e7      	bne.n	8005922 <poll_can_rx+0x3a>
		}
	}
}
 8005952:	bf00      	nop
 8005954:	bf00      	nop
 8005956:	3728      	adds	r7, #40	@ 0x28
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	200001f4 	.word	0x200001f4

08005960 <user_setup>:

void user_setup(void)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af04      	add	r7, sp, #16

	Init_UART_Receive_IT();
 8005966:	f000 fb49 	bl	8005ffc <Init_UART_Receive_IT>

//	start_delay_timer();

    // Boot banner only on UART5
    uart_printfln(&huart5, "Broker boot ok, UART5=115200 8N1, tick=%lu", HAL_GetTick());
 800596a:	f7fb ff37 	bl	80017dc <HAL_GetTick>
 800596e:	4603      	mov	r3, r0
 8005970:	461a      	mov	r2, r3
 8005972:	4917      	ldr	r1, [pc, #92]	@ (80059d0 <user_setup+0x70>)
 8005974:	4817      	ldr	r0, [pc, #92]	@ (80059d4 <user_setup+0x74>)
 8005976:	f000 fb14 	bl	8005fa2 <__uart_printf>
 800597a:	2202      	movs	r2, #2
 800597c:	4916      	ldr	r1, [pc, #88]	@ (80059d8 <user_setup+0x78>)
 800597e:	4815      	ldr	r0, [pc, #84]	@ (80059d4 <user_setup+0x74>)
 8005980:	f000 faf4 	bl	8005f6c <uart_write>
	printfln("start up device, system core clock frequence : %u, tick : %u ...", SystemCoreClock, HAL_GetTick());
	printfln("delay timer : psc %lu, arr %lu, cnt %lu", DELAY_TIMER->PSC, DELAY_TIMER->ARR, DELAY_TIMER->CNT);
	printfln("firmware version : %s", VERSION_STR);

	InitHeatingDock();
 8005984:	f001 fa02 	bl	8006d8c <InitHeatingDock>
	init_bus_msg();
 8005988:	f000 fcb6 	bl	80062f8 <init_bus_msg>


	// Accept all IDs, assign to FIFO0, use 32-bit scale to be robust across modes
	can_config_filter(&hcan, 0x0, 0, 0, CAN_FILTERMODE_IDMASK, 1, CAN_FILTER_FIFO0);
 800598c:	2300      	movs	r3, #0
 800598e:	9302      	str	r3, [sp, #8]
 8005990:	2301      	movs	r3, #1
 8005992:	9301      	str	r3, [sp, #4]
 8005994:	2300      	movs	r3, #0
 8005996:	9300      	str	r3, [sp, #0]
 8005998:	2300      	movs	r3, #0
 800599a:	2200      	movs	r2, #0
 800599c:	2100      	movs	r1, #0
 800599e:	480f      	ldr	r0, [pc, #60]	@ (80059dc <user_setup+0x7c>)
 80059a0:	f000 fa57 	bl	8005e52 <can_config_filter>
	can_start(&hcan);
 80059a4:	480d      	ldr	r0, [pc, #52]	@ (80059dc <user_setup+0x7c>)
 80059a6:	f7fc f90b 	bl	8001bc0 <HAL_CAN_Start>
	can_activate_interrupt(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80059aa:	2102      	movs	r1, #2
 80059ac:	480b      	ldr	r0, [pc, #44]	@ (80059dc <user_setup+0x7c>)
 80059ae:	f7fc fb96 	bl	80020de <HAL_CAN_ActivateNotification>
	can_activate_interrupt(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 80059b2:	2110      	movs	r1, #16
 80059b4:	4809      	ldr	r0, [pc, #36]	@ (80059dc <user_setup+0x7c>)
 80059b6:	f7fc fb92 	bl	80020de <HAL_CAN_ActivateNotification>
	can_activate_error_it(&hcan);
 80059ba:	4808      	ldr	r0, [pc, #32]	@ (80059dc <user_setup+0x7c>)
 80059bc:	f000 f9fd 	bl	8005dba <can_activate_error_it>

	// Run loopback self-test once
	can_self_test();
 80059c0:	f7ff fee6 	bl	8005790 <can_self_test>

	// Trigger an immediate temperature query burst at boot
	send_periodic_temp_queries();
 80059c4:	f7ff ff16 	bl	80057f4 <send_periodic_temp_queries>

}
 80059c8:	bf00      	nop
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	0800a4c8 	.word	0x0800a4c8
 80059d4:	200002b0 	.word	0x200002b0
 80059d8:	0800a4a0 	.word	0x0800a4a0
 80059dc:	200001f4 	.word	0x200001f4

080059e0 <user_loop>:


void user_loop(void)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	af00      	add	r7, sp, #0

	process_bus_msg();
 80059e4:	f000 fcba 	bl	800635c <process_bus_msg>

	// Periodically poll temperatures of three heating strips
	send_periodic_temp_queries();
 80059e8:	f7ff ff04 	bl	80057f4 <send_periodic_temp_queries>

	// Poll CAN RX as a fallback (and for loopback verification)
	poll_can_rx();
 80059ec:	f7ff ff7c 	bl	80058e8 <poll_can_rx>

	// Print any deferred CAN RX logs (hex dump)
	canlog_drain();
 80059f0:	f000 f80e 	bl	8005a10 <canlog_drain>

	// Flush temperature rows in main context to avoid ISR fragmentation
	tempburst_task();
 80059f4:	f000 fda0 	bl	8006538 <tempburst_task>
}
 80059f8:	bf00      	nop
 80059fa:	bd80      	pop	{r7, pc}

080059fc <timer_base_user_handler>:

}

//
void timer_base_user_handler(TIM_HandleTypeDef *htim)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]


}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bc80      	pop	{r7}
 8005a0c:	4770      	bx	lr
	...

08005a10 <canlog_drain>:
static volatile uint8_t g_can_rxlog_head = 0;
static volatile uint8_t g_can_rxlog_tail = 0;
static can_rxlog_item_t g_can_rxlog_buf[CAN_RXLOG_CAP];

void canlog_drain(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b0b6      	sub	sp, #216	@ 0xd8
 8005a14:	af02      	add	r7, sp, #8
	while(g_can_rxlog_tail != g_can_rxlog_head){
 8005a16:	e0c0      	b.n	8005b9a <canlog_drain+0x18a>
		const can_rxlog_item_t *it = &g_can_rxlog_buf[g_can_rxlog_tail & CAN_RXLOG_MASK];
 8005a18:	4b67      	ldr	r3, [pc, #412]	@ (8005bb8 <canlog_drain+0x1a8>)
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	f003 0307 	and.w	r3, r3, #7
 8005a22:	011b      	lsls	r3, r3, #4
 8005a24:	4a65      	ldr	r2, [pc, #404]	@ (8005bbc <canlog_drain+0x1ac>)
 8005a26:	4413      	add	r3, r2
 8005a28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
		char line[96];
		char hexline[96];
		int pos = 0;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
		int hpos = 0;
 8005a32:	2300      	movs	r3, #0
 8005a34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
		int i;
		pos += snprintf(line + pos, sizeof(line) - pos, "RX id=0x%03lX dlc=%u data:", (unsigned long)it->id, (unsigned int)it->dlc);
 8005a38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a3c:	463a      	mov	r2, r7
 8005a3e:	18d0      	adds	r0, r2, r3
 8005a40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a44:	f1c3 0160 	rsb	r1, r3, #96	@ 0x60
 8005a48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a4c:	685a      	ldr	r2, [r3, #4]
 8005a4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	4613      	mov	r3, r2
 8005a58:	4a59      	ldr	r2, [pc, #356]	@ (8005bc0 <canlog_drain+0x1b0>)
 8005a5a:	f002 fb15 	bl	8008088 <sniprintf>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a64:	4413      	add	r3, r2
 8005a66:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
		for(i=0; i<it->dlc && pos < (int)sizeof(line) - 4; i++){
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a70:	e01c      	b.n	8005aac <canlog_drain+0x9c>
			pos += snprintf(line + pos, sizeof(line) - pos, " %02X", it->data[i]);
 8005a72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a76:	463a      	mov	r2, r7
 8005a78:	18d0      	adds	r0, r2, r3
 8005a7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a7e:	f1c3 0160 	rsb	r1, r3, #96	@ 0x60
 8005a82:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005a86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a8a:	4413      	add	r3, r2
 8005a8c:	3308      	adds	r3, #8
 8005a8e:	781b      	ldrb	r3, [r3, #0]
 8005a90:	4a4c      	ldr	r2, [pc, #304]	@ (8005bc4 <canlog_drain+0x1b4>)
 8005a92:	f002 faf9 	bl	8008088 <sniprintf>
 8005a96:	4602      	mov	r2, r0
 8005a98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a9c:	4413      	add	r3, r2
 8005a9e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
		for(i=0; i<it->dlc && pos < (int)sizeof(line) - 4; i++){
 8005aa2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005aac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ab0:	781b      	ldrb	r3, [r3, #0]
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	da03      	bge.n	8005ac4 <canlog_drain+0xb4>
 8005abc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ac0:	2b5b      	cmp	r3, #91	@ 0x5b
 8005ac2:	ddd6      	ble.n	8005a72 <canlog_drain+0x62>
		}
		uart_printfln(&huart5, "%s", line);
 8005ac4:	463b      	mov	r3, r7
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	493f      	ldr	r1, [pc, #252]	@ (8005bc8 <canlog_drain+0x1b8>)
 8005aca:	4840      	ldr	r0, [pc, #256]	@ (8005bcc <canlog_drain+0x1bc>)
 8005acc:	f000 fa69 	bl	8005fa2 <__uart_printf>
 8005ad0:	2202      	movs	r2, #2
 8005ad2:	493f      	ldr	r1, [pc, #252]	@ (8005bd0 <canlog_drain+0x1c0>)
 8005ad4:	483d      	ldr	r0, [pc, #244]	@ (8005bcc <canlog_drain+0x1bc>)
 8005ad6:	f000 fa49 	bl	8005f6c <uart_write>
		/* Also echo a pure hex line back to UART5: <StdID_3hex> <DLC_2hex> <data...> */
		hpos += snprintf(hexline + hpos, sizeof(hexline) - hpos, "%03lX %02X", (unsigned long)it->id & 0x7FFUL, (unsigned int)it->dlc);
 8005ada:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005ade:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8005ae2:	18d0      	adds	r0, r2, r3
 8005ae4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005ae8:	f1c3 0160 	rsb	r1, r3, #96	@ 0x60
 8005aec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005af6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	9300      	str	r3, [sp, #0]
 8005afe:	4613      	mov	r3, r2
 8005b00:	4a34      	ldr	r2, [pc, #208]	@ (8005bd4 <canlog_drain+0x1c4>)
 8005b02:	f002 fac1 	bl	8008088 <sniprintf>
 8005b06:	4602      	mov	r2, r0
 8005b08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b0c:	4413      	add	r3, r2
 8005b0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
		for(i=0; i<it->dlc && hpos < (int)sizeof(hexline) - 4; i++){
 8005b12:	2300      	movs	r3, #0
 8005b14:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b18:	e01d      	b.n	8005b56 <canlog_drain+0x146>
			hpos += snprintf(hexline + hpos, sizeof(hexline) - hpos, " %02X", it->data[i]);
 8005b1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b1e:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8005b22:	18d0      	adds	r0, r2, r3
 8005b24:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b28:	f1c3 0160 	rsb	r1, r3, #96	@ 0x60
 8005b2c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005b30:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b34:	4413      	add	r3, r2
 8005b36:	3308      	adds	r3, #8
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	4a22      	ldr	r2, [pc, #136]	@ (8005bc4 <canlog_drain+0x1b4>)
 8005b3c:	f002 faa4 	bl	8008088 <sniprintf>
 8005b40:	4602      	mov	r2, r0
 8005b42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b46:	4413      	add	r3, r2
 8005b48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
		for(i=0; i<it->dlc && hpos < (int)sizeof(hexline) - 4; i++){
 8005b4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b50:	3301      	adds	r3, #1
 8005b52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005b5a:	781b      	ldrb	r3, [r3, #0]
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005b62:	4293      	cmp	r3, r2
 8005b64:	da03      	bge.n	8005b6e <canlog_drain+0x15e>
 8005b66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b6a:	2b5b      	cmp	r3, #91	@ 0x5b
 8005b6c:	ddd5      	ble.n	8005b1a <canlog_drain+0x10a>
		}
		uart_printfln(&huart5, "%s", hexline);
 8005b6e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005b72:	461a      	mov	r2, r3
 8005b74:	4914      	ldr	r1, [pc, #80]	@ (8005bc8 <canlog_drain+0x1b8>)
 8005b76:	4815      	ldr	r0, [pc, #84]	@ (8005bcc <canlog_drain+0x1bc>)
 8005b78:	f000 fa13 	bl	8005fa2 <__uart_printf>
 8005b7c:	2202      	movs	r2, #2
 8005b7e:	4914      	ldr	r1, [pc, #80]	@ (8005bd0 <canlog_drain+0x1c0>)
 8005b80:	4812      	ldr	r0, [pc, #72]	@ (8005bcc <canlog_drain+0x1bc>)
 8005b82:	f000 f9f3 	bl	8005f6c <uart_write>
		/* pop */
		g_can_rxlog_tail = (uint8_t)((g_can_rxlog_tail + 1u) & CAN_RXLOG_MASK);
 8005b86:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb8 <canlog_drain+0x1a8>)
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	f003 0307 	and.w	r3, r3, #7
 8005b94:	b2da      	uxtb	r2, r3
 8005b96:	4b08      	ldr	r3, [pc, #32]	@ (8005bb8 <canlog_drain+0x1a8>)
 8005b98:	701a      	strb	r2, [r3, #0]
	while(g_can_rxlog_tail != g_can_rxlog_head){
 8005b9a:	4b07      	ldr	r3, [pc, #28]	@ (8005bb8 <canlog_drain+0x1a8>)
 8005b9c:	781b      	ldrb	r3, [r3, #0]
 8005b9e:	b2da      	uxtb	r2, r3
 8005ba0:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd8 <canlog_drain+0x1c8>)
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	f47f af36 	bne.w	8005a18 <canlog_drain+0x8>
	}
}
 8005bac:	bf00      	nop
 8005bae:	bf00      	nop
 8005bb0:	37d0      	adds	r7, #208	@ 0xd0
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	20000389 	.word	0x20000389
 8005bbc:	2000038c 	.word	0x2000038c
 8005bc0:	0800a4f4 	.word	0x0800a4f4
 8005bc4:	0800a510 	.word	0x0800a510
 8005bc8:	0800a518 	.word	0x0800a518
 8005bcc:	200002b0 	.word	0x200002b0
 8005bd0:	0800a51c 	.word	0x0800a51c
 8005bd4:	0800a520 	.word	0x0800a520
 8005bd8:	20000388 	.word	0x20000388

08005bdc <HAL_CAN_RxFifo0MsgPendingCallback>:
{
	UNUSED(hcan);
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b0a6      	sub	sp, #152	@ 0x98
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
	uint8_t rxbuff[8];
    char line[96];
    int pos, i;

	do{
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxbuff) != HAL_OK){
 8005be4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005be8:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8005bec:	2100      	movs	r1, #0
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f7fc f92d 	bl	8001e4e <HAL_CAN_GetRxMessage>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
			Error_Handler();
 8005bfa:	f7fb fa35 	bl	8001068 <Error_Handler>
		}

		/* enqueue RX frame for logging outside ISR */
		{
			uint8_t next_head = (uint8_t)((g_can_rxlog_head + 1u) & CAN_RXLOG_MASK);
 8005bfe:	4b2d      	ldr	r3, [pc, #180]	@ (8005cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	3301      	adds	r3, #1
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	f003 0307 	and.w	r3, r3, #7
 8005c0c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
			if(next_head == g_can_rxlog_tail){
 8005c10:	4b29      	ldr	r3, [pc, #164]	@ (8005cb8 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d109      	bne.n	8005c32 <HAL_CAN_RxFifo0MsgPendingCallback+0x56>
				/* drop oldest to make room */
				g_can_rxlog_tail = (uint8_t)((g_can_rxlog_tail + 1u) & CAN_RXLOG_MASK);
 8005c1e:	4b26      	ldr	r3, [pc, #152]	@ (8005cb8 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8005c20:	781b      	ldrb	r3, [r3, #0]
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	3301      	adds	r3, #1
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	f003 0307 	and.w	r3, r3, #7
 8005c2c:	b2da      	uxtb	r2, r3
 8005c2e:	4b22      	ldr	r3, [pc, #136]	@ (8005cb8 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8005c30:	701a      	strb	r2, [r3, #0]
			}
			can_rxlog_item_t *dst = &g_can_rxlog_buf[g_can_rxlog_head & CAN_RXLOG_MASK];
 8005c32:	4b20      	ldr	r3, [pc, #128]	@ (8005cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	f003 0307 	and.w	r3, r3, #7
 8005c3c:	011b      	lsls	r3, r3, #4
 8005c3e:	4a1f      	ldr	r2, [pc, #124]	@ (8005cbc <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8005c40:	4413      	add	r3, r2
 8005c42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			dst->dlc = rxHeader.DLC > 8 ? 8 : rxHeader.DLC;
 8005c46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c4a:	2b08      	cmp	r3, #8
 8005c4c:	bf28      	it	cs
 8005c4e:	2308      	movcs	r3, #8
 8005c50:	b2da      	uxtb	r2, r3
 8005c52:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005c56:	701a      	strb	r2, [r3, #0]
			dst->id = (rxHeader.IDE ? rxHeader.ExtId : rxHeader.StdId);
 8005c58:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d001      	beq.n	8005c62 <HAL_CAN_RxFifo0MsgPendingCallback+0x86>
 8005c5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c60:	e000      	b.n	8005c64 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>
 8005c62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c64:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8005c68:	6053      	str	r3, [r2, #4]
			memcpy((void*)dst->data, rxbuff, dst->dlc);
 8005c6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005c6e:	f103 0008 	add.w	r0, r3, #8
 8005c72:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	461a      	mov	r2, r3
 8005c7a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005c7e:	4619      	mov	r1, r3
 8005c80:	f002 fb29 	bl	80082d6 <memcpy>
			g_can_rxlog_head = next_head;
 8005c84:	4a0b      	ldr	r2, [pc, #44]	@ (8005cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8005c86:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8005c8a:	7013      	strb	r3, [r2, #0]
        }
        uart_printfln(&huart4, "%s", line);
        uart_printfln(&huart5, "%s", line);
#endif

		can_rxMsg_handler(hcan, &rxHeader, rxbuff);
 8005c8c:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8005c90:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005c94:	4619      	mov	r1, r3
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f7ff fcd8 	bl	800564c <can_rxMsg_handler>
	}while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0);
 8005c9c:	2100      	movs	r1, #0
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7fc f9f6 	bl	8002090 <HAL_CAN_GetRxFifoFillLevel>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d19c      	bne.n	8005be4 <HAL_CAN_RxFifo0MsgPendingCallback+0x8>
}
 8005caa:	bf00      	nop
 8005cac:	bf00      	nop
 8005cae:	3798      	adds	r7, #152	@ 0x98
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	20000388 	.word	0x20000388
 8005cb8:	20000389 	.word	0x20000389
 8005cbc:	2000038c 	.word	0x2000038c

08005cc0 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b0a6      	sub	sp, #152	@ 0x98
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
	uint8_t rxbuff[8];
    char line[96];
    int pos, i;

	do{
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &rxHeader, rxbuff) != HAL_OK){
 8005cc8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005ccc:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8005cd0:	2101      	movs	r1, #1
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f7fc f8bb 	bl	8001e4e <HAL_CAN_GetRxMessage>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d001      	beq.n	8005ce2 <HAL_CAN_RxFifo1MsgPendingCallback+0x22>
			Error_Handler();
 8005cde:	f7fb f9c3 	bl	8001068 <Error_Handler>
		}

		/* enqueue RX frame for logging outside ISR */
		{
			uint8_t next_head = (uint8_t)((g_can_rxlog_head + 1u) & CAN_RXLOG_MASK);
 8005ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8005d98 <HAL_CAN_RxFifo1MsgPendingCallback+0xd8>)
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	3301      	adds	r3, #1
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
			if(next_head == g_can_rxlog_tail){
 8005cf4:	4b29      	ldr	r3, [pc, #164]	@ (8005d9c <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8005cf6:	781b      	ldrb	r3, [r3, #0]
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d109      	bne.n	8005d16 <HAL_CAN_RxFifo1MsgPendingCallback+0x56>
				/* drop oldest to make room */
				g_can_rxlog_tail = (uint8_t)((g_can_rxlog_tail + 1u) & CAN_RXLOG_MASK);
 8005d02:	4b26      	ldr	r3, [pc, #152]	@ (8005d9c <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	3301      	adds	r3, #1
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	f003 0307 	and.w	r3, r3, #7
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	4b22      	ldr	r3, [pc, #136]	@ (8005d9c <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8005d14:	701a      	strb	r2, [r3, #0]
			}
			can_rxlog_item_t *dst = &g_can_rxlog_buf[g_can_rxlog_head & CAN_RXLOG_MASK];
 8005d16:	4b20      	ldr	r3, [pc, #128]	@ (8005d98 <HAL_CAN_RxFifo1MsgPendingCallback+0xd8>)
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	f003 0307 	and.w	r3, r3, #7
 8005d20:	011b      	lsls	r3, r3, #4
 8005d22:	4a1f      	ldr	r2, [pc, #124]	@ (8005da0 <HAL_CAN_RxFifo1MsgPendingCallback+0xe0>)
 8005d24:	4413      	add	r3, r2
 8005d26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			dst->dlc = rxHeader.DLC > 8 ? 8 : rxHeader.DLC;
 8005d2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005d2e:	2b08      	cmp	r3, #8
 8005d30:	bf28      	it	cs
 8005d32:	2308      	movcs	r3, #8
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005d3a:	701a      	strb	r2, [r3, #0]
			dst->id = (rxHeader.IDE ? rxHeader.ExtId : rxHeader.StdId);
 8005d3c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d001      	beq.n	8005d46 <HAL_CAN_RxFifo1MsgPendingCallback+0x86>
 8005d42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d44:	e000      	b.n	8005d48 <HAL_CAN_RxFifo1MsgPendingCallback+0x88>
 8005d46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d48:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8005d4c:	6053      	str	r3, [r2, #4]
			memcpy((void*)dst->data, rxbuff, dst->dlc);
 8005d4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005d52:	f103 0008 	add.w	r0, r3, #8
 8005d56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005d62:	4619      	mov	r1, r3
 8005d64:	f002 fab7 	bl	80082d6 <memcpy>
			g_can_rxlog_head = next_head;
 8005d68:	4a0b      	ldr	r2, [pc, #44]	@ (8005d98 <HAL_CAN_RxFifo1MsgPendingCallback+0xd8>)
 8005d6a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8005d6e:	7013      	strb	r3, [r2, #0]
        }
        uart_printfln(&huart4, "%s", line);
        uart_printfln(&huart5, "%s", line);
#endif

		can_rxMsg_handler(hcan, &rxHeader, rxbuff);
 8005d70:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8005d74:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005d78:	4619      	mov	r1, r3
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f7ff fc66 	bl	800564c <can_rxMsg_handler>
	}while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO1) > 0);
 8005d80:	2101      	movs	r1, #1
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7fc f984 	bl	8002090 <HAL_CAN_GetRxFifoFillLevel>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d19c      	bne.n	8005cc8 <HAL_CAN_RxFifo1MsgPendingCallback+0x8>
}
 8005d8e:	bf00      	nop
 8005d90:	bf00      	nop
 8005d92:	3798      	adds	r7, #152	@ 0x98
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	20000388 	.word	0x20000388
 8005d9c:	20000389 	.word	0x20000389
 8005da0:	2000038c 	.word	0x2000038c

08005da4 <HAL_CAN_ErrorCallback>:


void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
	can_error_handler(hcan);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f7ff fc67 	bl	8005680 <can_error_handler>
}
 8005db2:	bf00      	nop
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}

08005dba <can_activate_error_it>:

void can_activate_error_it(CAN_HandleTypeDef *hcan)
{
 8005dba:	b580      	push	{r7, lr}
 8005dbc:	b082      	sub	sp, #8
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
	can_activate_interrupt(hcan, CAN_IT_ERROR);
 8005dc2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f7fc f989 	bl	80020de <HAL_CAN_ActivateNotification>
	can_activate_interrupt(hcan, CAN_IT_BUSOFF);
 8005dcc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f7fc f984 	bl	80020de <HAL_CAN_ActivateNotification>
	can_activate_interrupt(hcan, CAN_IT_LAST_ERROR_CODE);
 8005dd6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f7fc f97f 	bl	80020de <HAL_CAN_ActivateNotification>
	can_activate_interrupt(hcan, CAN_IT_ERROR_PASSIVE);
 8005de0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f7fc f97a 	bl	80020de <HAL_CAN_ActivateNotification>
	can_activate_interrupt(hcan, CAN_IT_ERROR_WARNING);
 8005dea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fc f975 	bl	80020de <HAL_CAN_ActivateNotification>
}
 8005df4:	bf00      	nop
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <can_sendStdMessage>:
//#define CAN_TX_MAILBOX0             (0x00000001U)  /*!< Tx Mailbox 0  */
//#define CAN_TX_MAILBOX1             (0x00000002U)  /*!< Tx Mailbox 1  */
//#define CAN_TX_MAILBOX2             (0x00000004U)  /*!< Tx Mailbox 2  */

int can_sendStdMessage(CAN_HandleTypeDef *hcan, uint16_t stdId, uint8_t *txbuff, uint8_t dsize)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b08c      	sub	sp, #48	@ 0x30
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	607a      	str	r2, [r7, #4]
 8005e06:	461a      	mov	r2, r3
 8005e08:	460b      	mov	r3, r1
 8005e0a:	817b      	strh	r3, [r7, #10]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	727b      	strb	r3, [r7, #9]
	CAN_TxHeaderTypeDef txHeader;
	uint32_t txMailbox;

	txHeader.IDE = CAN_ID_STD;
 8005e10:	2300      	movs	r3, #0
 8005e12:	623b      	str	r3, [r7, #32]
	txHeader.StdId = stdId;
 8005e14:	897b      	ldrh	r3, [r7, #10]
 8005e16:	61bb      	str	r3, [r7, #24]
//	txHeader.ExtId = 0;
	txHeader.RTR = CAN_RTR_DATA;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.DLC = dsize;
 8005e1c:	7a7b      	ldrb	r3, [r7, #9]
 8005e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
	txHeader.TransmitGlobalTime = DISABLE;
 8005e20:	2300      	movs	r3, #0
 8005e22:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	if(HAL_CAN_GetTxMailboxesFreeLevel(hcan) > 0){
 8005e26:	68f8      	ldr	r0, [r7, #12]
 8005e28:	f7fb ffdd 	bl	8001de6 <HAL_CAN_GetTxMailboxesFreeLevel>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d009      	beq.n	8005e46 <can_sendStdMessage+0x4a>
		return HAL_CAN_AddTxMessage(hcan, &txHeader, txbuff, &txMailbox);
 8005e32:	f107 0314 	add.w	r3, r7, #20
 8005e36:	f107 0118 	add.w	r1, r7, #24
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f7fb ff03 	bl	8001c48 <HAL_CAN_AddTxMessage>
 8005e42:	4603      	mov	r3, r0
 8005e44:	e001      	b.n	8005e4a <can_sendStdMessage+0x4e>
	}else{
		return -1;
 8005e46:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3730      	adds	r7, #48	@ 0x30
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <can_config_filter>:
}



int can_config_filter(CAN_HandleTypeDef *hcan, uint32_t FxR1, uint32_t FxR2, uint8_t bank, uint8_t mode, uint8_t scale, uint8_t rxfifo)
{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b08e      	sub	sp, #56	@ 0x38
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	60f8      	str	r0, [r7, #12]
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	607a      	str	r2, [r7, #4]
 8005e5e:	70fb      	strb	r3, [r7, #3]
    CAN_FilterTypeDef sFilterConfig;

    sFilterConfig.FilterBank           = bank;												// è®¾ç½®è¿‡æ»¤å™¨ç»„ç¼–å·
 8005e60:	78fb      	ldrb	r3, [r7, #3]
 8005e62:	627b      	str	r3, [r7, #36]	@ 0x24

	sFilterConfig.FilterMode = mode;
 8005e64:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8005e68:	62bb      	str	r3, [r7, #40]	@ 0x28
    sFilterConfig.FilterScale = scale ? CAN_FILTERSCALE_32BIT : CAN_FILTERSCALE_16BIT;
 8005e6a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <can_config_filter+0x24>
 8005e72:	2301      	movs	r3, #1
 8005e74:	e000      	b.n	8005e78 <can_config_filter+0x26>
 8005e76:	2300      	movs	r3, #0
 8005e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sFilterConfig.FilterIdHigh         = (FxR1 >> 16) & 0xFFFF;	// 16bits mask
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	0c1b      	lsrs	r3, r3, #16
 8005e7e:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIdLow          = (FxR1 & 0xFFFF);
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterMaskIdHigh     = (FxR2 >> 16) & 0xFFFF;	// 16bits mask
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	0c1b      	lsrs	r3, r3, #16
 8005e8a:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterMaskIdLow      = (FxR2 & 0xFFFF);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterFIFOAssignment = rxfifo;
 8005e92:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8005e96:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterActivation     = ENABLE;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	633b      	str	r3, [r7, #48]	@ 0x30
    sFilterConfig.SlaveStartFilterBank = 14;
 8005e9c:	230e      	movs	r3, #14
 8005e9e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_CAN_ConfigFilter(hcan, &sFilterConfig) != HAL_OK){
 8005ea0:	f107 0310 	add.w	r3, r7, #16
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f7fb fdc1 	bl	8001a2e <HAL_CAN_ConfigFilter>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d004      	beq.n	8005ebc <can_config_filter+0x6a>
        Error_Handler();
 8005eb2:	f7fb f8d9 	bl	8001068 <Error_Handler>
        return -1;
 8005eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005eba:	e000      	b.n	8005ebe <can_config_filter+0x6c>
    }

    return 0;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3738      	adds	r7, #56	@ 0x38
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}

08005ec6 <timer_ic_user_handler>:
	}
}


__weak void timer_ic_user_handler(TIM_HandleTypeDef *htim)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	b083      	sub	sp, #12
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the handler is needed,
            the timer_ic_user_handler could be implemented in the user file
   */
}
 8005ece:	bf00      	nop
 8005ed0:	370c      	adds	r7, #12
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bc80      	pop	{r7}
 8005ed6:	4770      	bx	lr

08005ed8 <HAL_TIM_IC_CaptureCallback>:
            the timer_ic_user_handler could be implemented in the user file
   */
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]

	timer_ic_user_handler(htim);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f7ff fff0 	bl	8005ec6 <timer_ic_user_handler>

}
 8005ee6:	bf00      	nop
 8005ee8:	3708      	adds	r7, #8
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
	...

08005ef0 <HAL_TIM_PeriodElapsedCallback>:
	}

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ef0:	b5b0      	push	{r4, r5, r7, lr}
 8005ef2:	b082      	sub	sp, #8
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
//

	if(htim->Instance==DELAY_TIMER){
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a09      	ldr	r2, [pc, #36]	@ (8005f24 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d109      	bne.n	8005f16 <HAL_TIM_PeriodElapsedCallback+0x26>
		delay_timer_elapsed_count++;
 8005f02:	4b09      	ldr	r3, [pc, #36]	@ (8005f28 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8005f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f08:	1c54      	adds	r4, r2, #1
 8005f0a:	f143 0500 	adc.w	r5, r3, #0
 8005f0e:	4b06      	ldr	r3, [pc, #24]	@ (8005f28 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8005f10:	e9c3 4500 	strd	r4, r5, [r3]
	else{
		timer_base_user_handler(htim);
	}


}
 8005f14:	e002      	b.n	8005f1c <HAL_TIM_PeriodElapsedCallback+0x2c>
		timer_base_user_handler(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f7ff fd70 	bl	80059fc <timer_base_user_handler>
}
 8005f1c:	bf00      	nop
 8005f1e:	3708      	adds	r7, #8
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bdb0      	pop	{r4, r5, r7, pc}
 8005f24:	40000c00 	.word	0x40000c00
 8005f28:	20000410 	.word	0x20000410

08005f2c <__NVIC_GetEnableIRQ>:
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	4603      	mov	r3, r0
 8005f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	db0d      	blt.n	8005f5a <__NVIC_GetEnableIRQ+0x2e>
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8005f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8005f68 <__NVIC_GetEnableIRQ+0x3c>)
 8005f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f44:	095b      	lsrs	r3, r3, #5
 8005f46:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005f4a:	79fb      	ldrb	r3, [r7, #7]
 8005f4c:	f003 031f 	and.w	r3, r3, #31
 8005f50:	fa22 f303 	lsr.w	r3, r2, r3
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	e000      	b.n	8005f5c <__NVIC_GetEnableIRQ+0x30>
    return(0U);
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bc80      	pop	{r7}
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	e000e100 	.word	0xe000e100

08005f6c <uart_write>:
	uint8_t data = ch;
	return uart_transmit((huart), &data, 1);
}

int uart_write(UART_HandleTypeDef *huart, uint8_t *data, int len)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b086      	sub	sp, #24
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
	int ret = 0;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	617b      	str	r3, [r7, #20]
	if(huart == NULL){
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <uart_write+0x1a>
		return 0;
 8005f82:	2300      	movs	r3, #0
 8005f84:	e009      	b.n	8005f9a <uart_write+0x2e>
	}

	ret = uart_transmit((huart), data, len);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	2364      	movs	r3, #100	@ 0x64
 8005f8c:	68b9      	ldr	r1, [r7, #8]
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f7fe fa1e 	bl	80043d0 <HAL_UART_Transmit>
 8005f94:	4603      	mov	r3, r0
 8005f96:	617b      	str	r3, [r7, #20]
	if(((huart) == &console_huart) && ((len) >= sizeof(EndCharsOfLine))
			&& (strcmp((data) + len - sizeof(EndCharsOfLine), EndCharsOfLine) == 0)){
		print_prompt(huart);
	}
#endif
	return ret;
 8005f98:	697b      	ldr	r3, [r7, #20]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <__uart_printf>:

int __uart_printf(UART_HandleTypeDef *huart, char *fmt, ...)
{
 8005fa2:	b40e      	push	{r1, r2, r3}
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b0c5      	sub	sp, #276	@ 0x114
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005fae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005fb2:	6018      	str	r0, [r3, #0]
	int len;
	va_list args;
	uint8_t strbuff[256];

	va_start(args, fmt);
 8005fb4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005fb8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	len = vsprintf(strbuff, fmt, args);
 8005fbc:	f107 0308 	add.w	r3, r7, #8
 8005fc0:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8005fc4:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f002 f8ed 	bl	80081a8 <vsiprintf>
 8005fce:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	va_end(args);

	return uart_write(huart, strbuff, len);
 8005fd2:	f107 0108 	add.w	r1, r7, #8
 8005fd6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005fda:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005fde:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8005fe2:	6818      	ldr	r0, [r3, #0]
 8005fe4:	f7ff ffc2 	bl	8005f6c <uart_write>
 8005fe8:	4603      	mov	r3, r0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ff6:	b003      	add	sp, #12
 8005ff8:	4770      	bx	lr
	...

08005ffc <Init_UART_Receive_IT>:

	return uart_write_dma(huart, strbuff, len);
}

void Init_UART_Receive_IT(void)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	af00      	add	r7, sp, #0

	if(NVIC_GetEnableIRQ(UART5_IRQn)){
 8006000:	2035      	movs	r0, #53	@ 0x35
 8006002:	f7ff ff93 	bl	8005f2c <__NVIC_GetEnableIRQ>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d005      	beq.n	8006018 <Init_UART_Receive_IT+0x1c>
//		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, uart5RxChars, UART5_RX_CHARS_SIZE);
		HAL_UARTEx_ReceiveToIdle_IT(&huart5, uart5RxChars, UART5_RX_CHARS_SIZE);
 800600c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006010:	4908      	ldr	r1, [pc, #32]	@ (8006034 <Init_UART_Receive_IT+0x38>)
 8006012:	4809      	ldr	r0, [pc, #36]	@ (8006038 <Init_UART_Receive_IT+0x3c>)
 8006014:	f7fe fad8 	bl	80045c8 <HAL_UARTEx_ReceiveToIdle_IT>
	}
	if(NVIC_GetEnableIRQ(UART4_IRQn)){
 8006018:	2034      	movs	r0, #52	@ 0x34
 800601a:	f7ff ff87 	bl	8005f2c <__NVIC_GetEnableIRQ>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d005      	beq.n	8006030 <Init_UART_Receive_IT+0x34>
//		HAL_UARTEx_ReceiveToIdle_IT(&huart4, uart4RxChars, UART4_RX_CHARS_SIZE);
		HAL_UARTEx_ReceiveToIdle_DMA(&huart4, uart4RxChars, UART4_RX_CHARS_SIZE);
 8006024:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006028:	4904      	ldr	r1, [pc, #16]	@ (800603c <Init_UART_Receive_IT+0x40>)
 800602a:	4805      	ldr	r0, [pc, #20]	@ (8006040 <Init_UART_Receive_IT+0x44>)
 800602c:	f7fe fb29 	bl	8004682 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
//	if(NVIC_GetEnableIRQ(DMA1_Stream2_IRQn)){
//	}
//	HAL_UART_Receive_IT(&huart3, uart5RxChars, UART3_RX_CHARS_SIZE);

}
 8006030:	bf00      	nop
 8006032:	bd80      	pop	{r7, pc}
 8006034:	20000418 	.word	0x20000418
 8006038:	200002b0 	.word	0x200002b0
 800603c:	20000618 	.word	0x20000618
 8006040:	20000268 	.word	0x20000268

08006044 <HAL_UARTEx_RxEventCallback>:
	UNUSED(rx_data);
	UNUSED(rx_len);
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	460b      	mov	r3, r1
 800604e:	807b      	strh	r3, [r7, #2]

	if(huart->Instance == UART5){
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a16      	ldr	r2, [pc, #88]	@ (80060b0 <HAL_UARTEx_RxEventCallback+0x6c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d110      	bne.n	800607c <HAL_UARTEx_RxEventCallback+0x38>
		uart5_user_RxCallback(huart, uart5RxChars, Size);
 800605a:	887b      	ldrh	r3, [r7, #2]
 800605c:	461a      	mov	r2, r3
 800605e:	4915      	ldr	r1, [pc, #84]	@ (80060b4 <HAL_UARTEx_RxEventCallback+0x70>)
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 f9eb 	bl	800643c <uart5_user_RxCallback>
//		HAL_UARTEx_ReceiveToIdle_DMA(huart, uart5RxChars, UART5_RX_CHARS_SIZE);
		while(HAL_UARTEx_ReceiveToIdle_IT(huart, uart5RxChars, UART5_RX_CHARS_SIZE) != HAL_OK);
 8006066:	bf00      	nop
 8006068:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800606c:	4911      	ldr	r1, [pc, #68]	@ (80060b4 <HAL_UARTEx_RxEventCallback+0x70>)
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7fe faaa 	bl	80045c8 <HAL_UARTEx_ReceiveToIdle_IT>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d1f6      	bne.n	8006068 <HAL_UARTEx_RxEventCallback+0x24>
		while(HAL_UARTEx_ReceiveToIdle_DMA(huart, uart4RxChars, UART4_RX_CHARS_SIZE) != HAL_OK);
//		while(HAL_UARTEx_ReceiveToIdle_IT(huart, uart4RxChars, UART4_RX_CHARS_SIZE) != HAL_OK);
	}


}
 800607a:	e014      	b.n	80060a6 <HAL_UARTEx_RxEventCallback+0x62>
	else if(huart->Instance == UART4){
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a0d      	ldr	r2, [pc, #52]	@ (80060b8 <HAL_UARTEx_RxEventCallback+0x74>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d10f      	bne.n	80060a6 <HAL_UARTEx_RxEventCallback+0x62>
		uart4_user_RxCallback(huart, uart4RxChars, Size);
 8006086:	887b      	ldrh	r3, [r7, #2]
 8006088:	461a      	mov	r2, r3
 800608a:	490c      	ldr	r1, [pc, #48]	@ (80060bc <HAL_UARTEx_RxEventCallback+0x78>)
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f000 fa27 	bl	80064e0 <uart4_user_RxCallback>
		while(HAL_UARTEx_ReceiveToIdle_DMA(huart, uart4RxChars, UART4_RX_CHARS_SIZE) != HAL_OK);
 8006092:	bf00      	nop
 8006094:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006098:	4908      	ldr	r1, [pc, #32]	@ (80060bc <HAL_UARTEx_RxEventCallback+0x78>)
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f7fe faf1 	bl	8004682 <HAL_UARTEx_ReceiveToIdle_DMA>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d1f6      	bne.n	8006094 <HAL_UARTEx_RxEventCallback+0x50>
}
 80060a6:	bf00      	nop
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	40005000 	.word	0x40005000
 80060b4:	20000418 	.word	0x20000418
 80060b8:	40004c00 	.word	0x40004c00
 80060bc:	20000618 	.word	0x20000618

080060c0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
	if(huart->ErrorCode & HAL_UART_ERROR_ORE){
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060cc:	f003 0308 	and.w	r3, r3, #8
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d00a      	beq.n	80060ea <HAL_UART_ErrorCallback+0x2a>
		__HAL_UART_CLEAR_OREFLAG(huart);
 80060d4:	2300      	movs	r3, #0
 80060d6:	60fb      	str	r3, [r7, #12]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	60fb      	str	r3, [r7, #12]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	68fb      	ldr	r3, [r7, #12]
	}

	if(huart->Instance == UART5){
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a0e      	ldr	r2, [pc, #56]	@ (8006128 <HAL_UART_ErrorCallback+0x68>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d10a      	bne.n	800610a <HAL_UART_ErrorCallback+0x4a>
//		HAL_UARTEx_ReceiveToIdle_DMA(huart, uart5RxChars, UART5_RX_CHARS_SIZE);
		while(HAL_UARTEx_ReceiveToIdle_IT(huart, uart5RxChars, UART5_RX_CHARS_SIZE) != HAL_OK);
 80060f4:	bf00      	nop
 80060f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060fa:	490c      	ldr	r1, [pc, #48]	@ (800612c <HAL_UART_ErrorCallback+0x6c>)
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f7fe fa63 	bl	80045c8 <HAL_UARTEx_ReceiveToIdle_IT>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1f6      	bne.n	80060f6 <HAL_UART_ErrorCallback+0x36>
	}
	else if(huart->Instance == UART4){
		HAL_UARTEx_ReceiveToIdle_DMA(huart, uart4RxChars, UART4_RX_CHARS_SIZE);
//		while(HAL_UARTEx_ReceiveToIdle_IT(huart, uart4RxChars, UART4_RX_CHARS_SIZE) != HAL_OK);
	}
}
 8006108:	e00a      	b.n	8006120 <HAL_UART_ErrorCallback+0x60>
	else if(huart->Instance == UART4){
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a08      	ldr	r2, [pc, #32]	@ (8006130 <HAL_UART_ErrorCallback+0x70>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d105      	bne.n	8006120 <HAL_UART_ErrorCallback+0x60>
		HAL_UARTEx_ReceiveToIdle_DMA(huart, uart4RxChars, UART4_RX_CHARS_SIZE);
 8006114:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006118:	4906      	ldr	r1, [pc, #24]	@ (8006134 <HAL_UART_ErrorCallback+0x74>)
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f7fe fab1 	bl	8004682 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8006120:	bf00      	nop
 8006122:	3710      	adds	r7, #16
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}
 8006128:	40005000 	.word	0x40005000
 800612c:	20000418 	.word	0x20000418
 8006130:	40004c00 	.word	0x40004c00
 8006134:	20000618 	.word	0x20000618

08006138 <forward_to_iamp>:

#include "lib/l_delay.h"


int forward_to_iamp(uint8_t *data, int len)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
//	uart_transmit(&msg_huart, data, len);
	uart_transmit_dma(&huart4, data, len);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	b29b      	uxth	r3, r3
 8006146:	461a      	mov	r2, r3
 8006148:	6879      	ldr	r1, [r7, #4]
 800614a:	4804      	ldr	r0, [pc, #16]	@ (800615c <forward_to_iamp+0x24>)
 800614c:	f7fe f9cc 	bl	80044e8 <HAL_UART_Transmit_DMA>

	return 0;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3708      	adds	r7, #8
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	20000268 	.word	0x20000268

08006160 <write_bus_msg>:
#ifndef QUIET_UART5_BUS
#define QUIET_UART5_BUS 0
#endif

int write_bus_msg(uint8_t *data, int len)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
	if(!QUIET_UART5_BUS){
		uart_transmit(&msg_huart, data, len);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	b29a      	uxth	r2, r3
 800616e:	2364      	movs	r3, #100	@ 0x64
 8006170:	6879      	ldr	r1, [r7, #4]
 8006172:	4804      	ldr	r0, [pc, #16]	@ (8006184 <write_bus_msg+0x24>)
 8006174:	f7fe f92c 	bl	80043d0 <HAL_UART_Transmit>
	}
//	uart_transmit_dma(&msg_huart, data, len);

	return 0;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3708      	adds	r7, #8
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	200002b0 	.word	0x200002b0

08006188 <calc_rcc>:

#include "heating_dock.h"


uint8_t calc_rcc(uint8_t *pdata, int len)
{
 8006188:	b480      	push	{r7}
 800618a:	b085      	sub	sp, #20
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
	int i;

	uint8_t sum = 0;
 8006192:	2300      	movs	r3, #0
 8006194:	72fb      	strb	r3, [r7, #11]

	for(i=0; i<len; i++){
 8006196:	2300      	movs	r3, #0
 8006198:	60fb      	str	r3, [r7, #12]
 800619a:	e009      	b.n	80061b0 <calc_rcc+0x28>
		sum += pdata[i];
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	4413      	add	r3, r2
 80061a2:	781a      	ldrb	r2, [r3, #0]
 80061a4:	7afb      	ldrb	r3, [r7, #11]
 80061a6:	4413      	add	r3, r2
 80061a8:	72fb      	strb	r3, [r7, #11]
	for(i=0; i<len; i++){
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	3301      	adds	r3, #1
 80061ae:	60fb      	str	r3, [r7, #12]
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	dbf1      	blt.n	800619c <calc_rcc+0x14>
	}

	return sum;
 80061b8:	7afb      	ldrb	r3, [r7, #11]
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	bc80      	pop	{r7}
 80061c2:	4770      	bx	lr

080061c4 <check_rcc>:

int check_rcc(uint8_t *pdata, int len)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
	int i;

	uint8_t sum = 0;
 80061ce:	2300      	movs	r3, #0
 80061d0:	72fb      	strb	r3, [r7, #11]

	for(i=0; i<len; i++){
 80061d2:	2300      	movs	r3, #0
 80061d4:	60fb      	str	r3, [r7, #12]
 80061d6:	e009      	b.n	80061ec <check_rcc+0x28>
		sum += pdata[i];
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	4413      	add	r3, r2
 80061de:	781a      	ldrb	r2, [r3, #0]
 80061e0:	7afb      	ldrb	r3, [r7, #11]
 80061e2:	4413      	add	r3, r2
 80061e4:	72fb      	strb	r3, [r7, #11]
	for(i=0; i<len; i++){
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	3301      	adds	r3, #1
 80061ea:	60fb      	str	r3, [r7, #12]
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	429a      	cmp	r2, r3
 80061f2:	dbf1      	blt.n	80061d8 <check_rcc+0x14>
	}

	return (sum ==  pdata[len]);
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	4413      	add	r3, r2
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	7afa      	ldrb	r2, [r7, #11]
 80061fe:	429a      	cmp	r2, r3
 8006200:	bf0c      	ite	eq
 8006202:	2301      	moveq	r3, #1
 8006204:	2300      	movne	r3, #0
 8006206:	b2db      	uxtb	r3, r3
}
 8006208:	4618      	mov	r0, r3
 800620a:	3714      	adds	r7, #20
 800620c:	46bd      	mov	sp, r7
 800620e:	bc80      	pop	{r7}
 8006210:	4770      	bx	lr

08006212 <uart_MsgHandler>:
}



void uart_MsgHandler(uint16_t linkid, uint16_t msg_len, uint8_t *msg_data)
{
 8006212:	b580      	push	{r7, lr}
 8006214:	b084      	sub	sp, #16
 8006216:	af00      	add	r7, sp, #0
 8006218:	4603      	mov	r3, r0
 800621a:	603a      	str	r2, [r7, #0]
 800621c:	80fb      	strh	r3, [r7, #6]
 800621e:	460b      	mov	r3, r1
 8006220:	80bb      	strh	r3, [r7, #4]
	int i;
	uint8_t group_id;
	uint8_t func_code;
	uint8_t *rxdata = msg_data;
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	60fb      	str	r3, [r7, #12]
	int rxlen = msg_len;
 8006226:	88bb      	ldrh	r3, [r7, #4]
 8006228:	60bb      	str	r3, [r7, #8]

	if(linkid == 2){
 800622a:	88fb      	ldrh	r3, [r7, #6]
 800622c:	2b02      	cmp	r3, #2
 800622e:	d108      	bne.n	8006242 <uart_MsgHandler+0x30>
		ps96_process_heatdock_msg(rxdata[0], rxdata + 3, rxlen - 3);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	7818      	ldrb	r0, [r3, #0]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	1cd9      	adds	r1, r3, #3
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	3b03      	subs	r3, #3
 800623c:	461a      	mov	r2, r3
 800623e:	f000 fe53 	bl	8006ee8 <ps96_process_heatdock_msg>
	}


}
 8006242:	bf00      	nop
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <check_iamp_msg>:

int check_iamp_msg(uint8_t *msgdata, int msglen)
{
 800624a:	b580      	push	{r7, lr}
 800624c:	b084      	sub	sp, #16
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
 8006252:	6039      	str	r1, [r7, #0]


//	print_bytes(msgdata, msglen);


	if(msglen < 5){
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	2b04      	cmp	r3, #4
 8006258:	dd16      	ble.n	8006288 <check_iamp_msg+0x3e>
		goto MsgErr;
	}

	if(msgdata[0] == 0x5E){
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	781b      	ldrb	r3, [r3, #0]
 800625e:	2b5e      	cmp	r3, #94	@ 0x5e
 8006260:	d114      	bne.n	800628c <check_iamp_msg+0x42>

		datalen = msgdata[3];
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	3303      	adds	r3, #3
 8006266:	781b      	ldrb	r3, [r3, #0]
 8006268:	81fb      	strh	r3, [r7, #14]

		if(datalen > msglen){
 800626a:	89fb      	ldrh	r3, [r7, #14]
 800626c:	683a      	ldr	r2, [r7, #0]
 800626e:	429a      	cmp	r2, r3
 8006270:	db0e      	blt.n	8006290 <check_iamp_msg+0x46>
			goto MsgErr;
		}

		if(!check_rcc(msgdata, datalen - 1)){
 8006272:	89fb      	ldrh	r3, [r7, #14]
 8006274:	3b01      	subs	r3, #1
 8006276:	4619      	mov	r1, r3
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f7ff ffa3 	bl	80061c4 <check_rcc>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d007      	beq.n	8006294 <check_iamp_msg+0x4a>
			goto MsgErr;
		}

		return datalen;
 8006284:	89fb      	ldrh	r3, [r7, #14]
 8006286:	e008      	b.n	800629a <check_iamp_msg+0x50>
		goto MsgErr;
 8006288:	bf00      	nop
 800628a:	e004      	b.n	8006296 <check_iamp_msg+0x4c>
	}


	MsgErr:
 800628c:	bf00      	nop
 800628e:	e002      	b.n	8006296 <check_iamp_msg+0x4c>
			goto MsgErr;
 8006290:	bf00      	nop
 8006292:	e000      	b.n	8006296 <check_iamp_msg+0x4c>
			goto MsgErr;
 8006294:	bf00      	nop
//	msg_send_nack();
	return -1;
 8006296:	f04f 33ff 	mov.w	r3, #4294967295

}
 800629a:	4618      	mov	r0, r3
 800629c:	3710      	adds	r7, #16
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}

080062a2 <parse_busmsg_head>:

#define BUFFER_TO_FORWARD

int parse_busmsg_head(msg_rxbuff_st *p_msgbuff)
{
 80062a2:	b580      	push	{r7, lr}
 80062a4:	b084      	sub	sp, #16
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
	int i;
	uint16_t linkid, datalen;
	uint8_t *msgdata = p_msgbuff->buff;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	3308      	adds	r3, #8
 80062ae:	60fb      	str	r3, [r7, #12]
	int msglen = p_msgbuff->msglen;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	885b      	ldrh	r3, [r3, #2]
 80062b4:	60bb      	str	r3, [r7, #8]


//	print_bytes(msgdata, msglen);
#ifdef BUFFER_TO_FORWARD

	if((msgdata[1] & 0xf0) == 0x60){
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	3301      	adds	r3, #1
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062c0:	2b60      	cmp	r3, #96	@ 0x60
 80062c2:	d10e      	bne.n	80062e2 <parse_busmsg_head+0x40>

		p_msgbuff->linkid = 2;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2202      	movs	r2, #2
 80062c8:	705a      	strb	r2, [r3, #1]
		p_msgbuff->pdata = msgdata + 1;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	1c5a      	adds	r2, r3, #1
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	605a      	str	r2, [r3, #4]
		p_msgbuff->msglen = msglen - 2;
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	3b02      	subs	r3, #2
 80062d8:	b29a      	uxth	r2, r3
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	805a      	strh	r2, [r3, #2]
		return 0;
 80062de:	2300      	movs	r3, #0
 80062e0:	e005      	b.n	80062ee <parse_busmsg_head+0x4c>
	}else{
		forward_to_iamp(msgdata, msglen);
 80062e2:	68b9      	ldr	r1, [r7, #8]
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f7ff ff27 	bl	8006138 <forward_to_iamp>
//		msglen -= 3;
//		if(msglen > 8){
//			msglen = 8;
//		}
//		can_sendmsg(msgdata[1], msgdata + 3, msglen);
		return -1;
 80062ea:	f04f 33ff 	mov.w	r3, #4294967295
	MsgErr:
//	msg_send_nack();
	return -1;
#endif
#endif
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3710      	adds	r7, #16
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
	...

080062f8 <init_bus_msg>:




void init_bus_msg(void)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
	int i;

	for(i=0; i<MSG_BUFF_QTY; i++){
 80062fe:	2300      	movs	r3, #0
 8006300:	607b      	str	r3, [r7, #4]
 8006302:	e01f      	b.n	8006344 <init_bus_msg+0x4c>
		msg_rxbuff[i].flag = RXBUFF_FLAG_FREE;
 8006304:	4914      	ldr	r1, [pc, #80]	@ (8006358 <init_bus_msg+0x60>)
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	4613      	mov	r3, r2
 800630a:	015b      	lsls	r3, r3, #5
 800630c:	4413      	add	r3, r2
 800630e:	00db      	lsls	r3, r3, #3
 8006310:	440b      	add	r3, r1
 8006312:	2200      	movs	r2, #0
 8006314:	701a      	strb	r2, [r3, #0]
		msg_rxbuff[i].linkid = 255;
 8006316:	4910      	ldr	r1, [pc, #64]	@ (8006358 <init_bus_msg+0x60>)
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	4613      	mov	r3, r2
 800631c:	015b      	lsls	r3, r3, #5
 800631e:	4413      	add	r3, r2
 8006320:	00db      	lsls	r3, r3, #3
 8006322:	440b      	add	r3, r1
 8006324:	3301      	adds	r3, #1
 8006326:	22ff      	movs	r2, #255	@ 0xff
 8006328:	701a      	strb	r2, [r3, #0]
		msg_rxbuff[i].msglen = 0;
 800632a:	490b      	ldr	r1, [pc, #44]	@ (8006358 <init_bus_msg+0x60>)
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	4613      	mov	r3, r2
 8006330:	015b      	lsls	r3, r3, #5
 8006332:	4413      	add	r3, r2
 8006334:	00db      	lsls	r3, r3, #3
 8006336:	440b      	add	r3, r1
 8006338:	3302      	adds	r3, #2
 800633a:	2200      	movs	r2, #0
 800633c:	801a      	strh	r2, [r3, #0]
	for(i=0; i<MSG_BUFF_QTY; i++){
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	3301      	adds	r3, #1
 8006342:	607b      	str	r3, [r7, #4]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2b03      	cmp	r3, #3
 8006348:	dddc      	ble.n	8006304 <init_bus_msg+0xc>
//		msg_rxbuff[i].buff
	}

}
 800634a:	bf00      	nop
 800634c:	bf00      	nop
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	bc80      	pop	{r7}
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop
 8006358:	20000818 	.word	0x20000818

0800635c <process_bus_msg>:

void process_bus_msg(void)
{
 800635c:	b590      	push	{r4, r7, lr}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
	int i;

	for(i=0; i<MSG_BUFF_QTY; i++){
 8006362:	2300      	movs	r3, #0
 8006364:	607b      	str	r3, [r7, #4]
 8006366:	e05f      	b.n	8006428 <process_bus_msg+0xcc>
		if(msg_rxbuff[i].flag == RXBUFF_FLAG_PENDING){
 8006368:	4933      	ldr	r1, [pc, #204]	@ (8006438 <process_bus_msg+0xdc>)
 800636a:	687a      	ldr	r2, [r7, #4]
 800636c:	4613      	mov	r3, r2
 800636e:	015b      	lsls	r3, r3, #5
 8006370:	4413      	add	r3, r2
 8006372:	00db      	lsls	r3, r3, #3
 8006374:	440b      	add	r3, r1
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	2b02      	cmp	r3, #2
 800637a:	d152      	bne.n	8006422 <process_bus_msg+0xc6>
			msg_rxbuff[i].flag = RXBUFF_FLAG_ACTION;
 800637c:	492e      	ldr	r1, [pc, #184]	@ (8006438 <process_bus_msg+0xdc>)
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	4613      	mov	r3, r2
 8006382:	015b      	lsls	r3, r3, #5
 8006384:	4413      	add	r3, r2
 8006386:	00db      	lsls	r3, r3, #3
 8006388:	440b      	add	r3, r1
 800638a:	2203      	movs	r2, #3
 800638c:	701a      	strb	r2, [r3, #0]
			printfln("process busmsg[%d] %u bytes...", i, msg_rxbuff[i].msglen);

			if(parse_busmsg_head(&msg_rxbuff[i]) == 0){
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	4613      	mov	r3, r2
 8006392:	015b      	lsls	r3, r3, #5
 8006394:	4413      	add	r3, r2
 8006396:	00db      	lsls	r3, r3, #3
 8006398:	4a27      	ldr	r2, [pc, #156]	@ (8006438 <process_bus_msg+0xdc>)
 800639a:	4413      	add	r3, r2
 800639c:	4618      	mov	r0, r3
 800639e:	f7ff ff80 	bl	80062a2 <parse_busmsg_head>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d11f      	bne.n	80063e8 <process_bus_msg+0x8c>
				uart_MsgHandler(msg_rxbuff[i].linkid, msg_rxbuff[i].msglen, msg_rxbuff[i].pdata);
 80063a8:	4923      	ldr	r1, [pc, #140]	@ (8006438 <process_bus_msg+0xdc>)
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	4613      	mov	r3, r2
 80063ae:	015b      	lsls	r3, r3, #5
 80063b0:	4413      	add	r3, r2
 80063b2:	00db      	lsls	r3, r3, #3
 80063b4:	440b      	add	r3, r1
 80063b6:	3301      	adds	r3, #1
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	461c      	mov	r4, r3
 80063bc:	491e      	ldr	r1, [pc, #120]	@ (8006438 <process_bus_msg+0xdc>)
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	4613      	mov	r3, r2
 80063c2:	015b      	lsls	r3, r3, #5
 80063c4:	4413      	add	r3, r2
 80063c6:	00db      	lsls	r3, r3, #3
 80063c8:	440b      	add	r3, r1
 80063ca:	3302      	adds	r3, #2
 80063cc:	8819      	ldrh	r1, [r3, #0]
 80063ce:	481a      	ldr	r0, [pc, #104]	@ (8006438 <process_bus_msg+0xdc>)
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	4613      	mov	r3, r2
 80063d4:	015b      	lsls	r3, r3, #5
 80063d6:	4413      	add	r3, r2
 80063d8:	00db      	lsls	r3, r3, #3
 80063da:	4403      	add	r3, r0
 80063dc:	3304      	adds	r3, #4
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	461a      	mov	r2, r3
 80063e2:	4620      	mov	r0, r4
 80063e4:	f7ff ff15 	bl	8006212 <uart_MsgHandler>
			}
			msg_rxbuff[i].flag = RXBUFF_FLAG_FREE;
 80063e8:	4913      	ldr	r1, [pc, #76]	@ (8006438 <process_bus_msg+0xdc>)
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	4613      	mov	r3, r2
 80063ee:	015b      	lsls	r3, r3, #5
 80063f0:	4413      	add	r3, r2
 80063f2:	00db      	lsls	r3, r3, #3
 80063f4:	440b      	add	r3, r1
 80063f6:	2200      	movs	r2, #0
 80063f8:	701a      	strb	r2, [r3, #0]
			msg_rxbuff[i].linkid = 255;
 80063fa:	490f      	ldr	r1, [pc, #60]	@ (8006438 <process_bus_msg+0xdc>)
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	4613      	mov	r3, r2
 8006400:	015b      	lsls	r3, r3, #5
 8006402:	4413      	add	r3, r2
 8006404:	00db      	lsls	r3, r3, #3
 8006406:	440b      	add	r3, r1
 8006408:	3301      	adds	r3, #1
 800640a:	22ff      	movs	r2, #255	@ 0xff
 800640c:	701a      	strb	r2, [r3, #0]
			msg_rxbuff[i].msglen = 0;
 800640e:	490a      	ldr	r1, [pc, #40]	@ (8006438 <process_bus_msg+0xdc>)
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	4613      	mov	r3, r2
 8006414:	015b      	lsls	r3, r3, #5
 8006416:	4413      	add	r3, r2
 8006418:	00db      	lsls	r3, r3, #3
 800641a:	440b      	add	r3, r1
 800641c:	3302      	adds	r3, #2
 800641e:	2200      	movs	r2, #0
 8006420:	801a      	strh	r2, [r3, #0]
	for(i=0; i<MSG_BUFF_QTY; i++){
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	3301      	adds	r3, #1
 8006426:	607b      	str	r3, [r7, #4]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2b03      	cmp	r3, #3
 800642c:	dd9c      	ble.n	8006368 <process_bus_msg+0xc>
		}
	}

}
 800642e:	bf00      	nop
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	bd90      	pop	{r4, r7, pc}
 8006438:	20000818 	.word	0x20000818

0800643c <uart5_user_RxCallback>:

#define MSG_UART_RXCALLBACK(uart)	uart##_user_RxCallback
#define msg_uart_RxCallback(uart)			MSG_UART_RXCALLBACK(uart)

void msg_uart_RxCallback(msg_uart) (UART_HandleTypeDef *huart, uint8_t *rx_data, uint16_t rx_len)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b088      	sub	sp, #32
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	4613      	mov	r3, r2
 8006448:	80fb      	strh	r3, [r7, #6]
	int i, msglen;
	msg_rxbuff_st *p_msgbuff = NULL;
 800644a:	2300      	movs	r3, #0
 800644c:	61bb      	str	r3, [r7, #24]

	printfln("received msg %d bytes", rx_len);


	do{
		msglen = check_iamp_msg(rx_data, rx_len);
 800644e:	88fb      	ldrh	r3, [r7, #6]
 8006450:	4619      	mov	r1, r3
 8006452:	68b8      	ldr	r0, [r7, #8]
 8006454:	f7ff fef9 	bl	800624a <check_iamp_msg>
 8006458:	6178      	str	r0, [r7, #20]

		if(msglen < 0){
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	2b00      	cmp	r3, #0
 800645e:	db39      	blt.n	80064d4 <uart5_user_RxCallback+0x98>
			return;
		}

#ifdef BUFFER_TO_FORWARD
		for(i=0; i<MSG_BUFF_QTY; i++){
 8006460:	2300      	movs	r3, #0
 8006462:	61fb      	str	r3, [r7, #28]
 8006464:	e026      	b.n	80064b4 <uart5_user_RxCallback+0x78>
			if(msg_rxbuff[i].flag == RXBUFF_FLAG_FREE){
 8006466:	491d      	ldr	r1, [pc, #116]	@ (80064dc <uart5_user_RxCallback+0xa0>)
 8006468:	69fa      	ldr	r2, [r7, #28]
 800646a:	4613      	mov	r3, r2
 800646c:	015b      	lsls	r3, r3, #5
 800646e:	4413      	add	r3, r2
 8006470:	00db      	lsls	r3, r3, #3
 8006472:	440b      	add	r3, r1
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d119      	bne.n	80064ae <uart5_user_RxCallback+0x72>
				p_msgbuff = &msg_rxbuff[i];
 800647a:	69fa      	ldr	r2, [r7, #28]
 800647c:	4613      	mov	r3, r2
 800647e:	015b      	lsls	r3, r3, #5
 8006480:	4413      	add	r3, r2
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	4a15      	ldr	r2, [pc, #84]	@ (80064dc <uart5_user_RxCallback+0xa0>)
 8006486:	4413      	add	r3, r2
 8006488:	61bb      	str	r3, [r7, #24]
				p_msgbuff->flag = RXBUFF_FLAG_RECEVING;
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	2201      	movs	r2, #1
 800648e:	701a      	strb	r2, [r3, #0]
				p_msgbuff->msglen = msglen;
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	b29a      	uxth	r2, r3
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	805a      	strh	r2, [r3, #2]
				memcpy(p_msgbuff->buff, rx_data, msglen);
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	3308      	adds	r3, #8
 800649c:	697a      	ldr	r2, [r7, #20]
 800649e:	68b9      	ldr	r1, [r7, #8]
 80064a0:	4618      	mov	r0, r3
 80064a2:	f001 ff18 	bl	80082d6 <memcpy>
				p_msgbuff->flag = RXBUFF_FLAG_PENDING;
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	2202      	movs	r2, #2
 80064aa:	701a      	strb	r2, [r3, #0]
				break;
 80064ac:	e005      	b.n	80064ba <uart5_user_RxCallback+0x7e>
		for(i=0; i<MSG_BUFF_QTY; i++){
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	3301      	adds	r3, #1
 80064b2:	61fb      	str	r3, [r7, #28]
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	2b03      	cmp	r3, #3
 80064b8:	ddd5      	ble.n	8006466 <uart5_user_RxCallback+0x2a>
			forward_to_iamp(rx_data, rx_len);
		}

#endif

		rx_data += msglen;
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	68ba      	ldr	r2, [r7, #8]
 80064be:	4413      	add	r3, r2
 80064c0:	60bb      	str	r3, [r7, #8]
		rx_len -= msglen;
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	88fa      	ldrh	r2, [r7, #6]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	80fb      	strh	r3, [r7, #6]

	}while(rx_len > 4);
 80064cc:	88fb      	ldrh	r3, [r7, #6]
 80064ce:	2b04      	cmp	r3, #4
 80064d0:	d8bd      	bhi.n	800644e <uart5_user_RxCallback+0x12>
 80064d2:	e000      	b.n	80064d6 <uart5_user_RxCallback+0x9a>
			return;
 80064d4:	bf00      	nop
}
 80064d6:	3720      	adds	r7, #32
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	20000818 	.word	0x20000818

080064e0 <uart4_user_RxCallback>:


#ifndef USE_CONSOLE_UART
void uart4_user_RxCallback(UART_HandleTypeDef *huart, uint8_t *rx_data, uint16_t rx_len)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	4613      	mov	r3, r2
 80064ec:	80fb      	strh	r3, [r7, #6]
	if(!QUIET_UART5_BUS){
		write_bus_msg(rx_data, rx_len);
 80064ee:	88fb      	ldrh	r3, [r7, #6]
 80064f0:	4619      	mov	r1, r3
 80064f2:	68b8      	ldr	r0, [r7, #8]
 80064f4:	f7ff fe34 	bl	8006160 <write_bus_msg>
//	rx_len -= 3;
//	if(rx_len > 8){
//		rx_len = 8;
//	}
//	can_sendmsg(rx_data[1], rx_data + 3, rx_len);
}
 80064f8:	bf00      	nop
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <tempburst_start>:
	uint32_t deadline_ms;   /* flush deadline */
    uint8_t row[4][5];      /* saved 5 bytes for Row1..3 */
} temp_burst_ctx = {0};

void tempburst_start(uint32_t now_ms)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
	temp_burst_ctx.expecting = 1;
 8006508:	4b09      	ldr	r3, [pc, #36]	@ (8006530 <tempburst_start+0x30>)
 800650a:	2201      	movs	r2, #1
 800650c:	701a      	strb	r2, [r3, #0]
	temp_burst_ctx.mask = 0;
 800650e:	4b08      	ldr	r3, [pc, #32]	@ (8006530 <tempburst_start+0x30>)
 8006510:	2200      	movs	r2, #0
 8006512:	705a      	strb	r2, [r3, #1]
    temp_burst_ctx.deadline_ms = now_ms + 1500; /* allow up to 1.5s for responses at 10 kbps */
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 800651a:	4a05      	ldr	r2, [pc, #20]	@ (8006530 <tempburst_start+0x30>)
 800651c:	6053      	str	r3, [r2, #4]
    /* preset all bytes to missing marker */
    memset(&temp_burst_ctx.row[0][0], 0xFF, sizeof(temp_burst_ctx.row));
 800651e:	2214      	movs	r2, #20
 8006520:	21ff      	movs	r1, #255	@ 0xff
 8006522:	4804      	ldr	r0, [pc, #16]	@ (8006534 <tempburst_start+0x34>)
 8006524:	f001 fe4a 	bl	80081bc <memset>
}
 8006528:	bf00      	nop
 800652a:	3708      	adds	r7, #8
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}
 8006530:	20000c38 	.word	0x20000c38
 8006534:	20000c40 	.word	0x20000c40

08006538 <tempburst_task>:

/* Called from main loop to print once ready or timeout */
void tempburst_task(void)
{
 8006538:	b5b0      	push	{r4, r5, r7, lr}
 800653a:	b0aa      	sub	sp, #168	@ 0xa8
 800653c:	af04      	add	r7, sp, #16
	if(!temp_burst_ctx.expecting){
 800653e:	4bc7      	ldr	r3, [pc, #796]	@ (800685c <tempburst_task+0x324>)
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	2b00      	cmp	r3, #0
 8006544:	f000 8392 	beq.w	8006c6c <tempburst_task+0x734>
		return;
	}
	if((temp_burst_ctx.mask & 0x07) == 0x07 || (int32_t)(HAL_GetTick() - temp_burst_ctx.deadline_ms) >= 0){
 8006548:	4bc4      	ldr	r3, [pc, #784]	@ (800685c <tempburst_task+0x324>)
 800654a:	785b      	ldrb	r3, [r3, #1]
 800654c:	f003 0307 	and.w	r3, r3, #7
 8006550:	2b07      	cmp	r3, #7
 8006552:	d008      	beq.n	8006566 <tempburst_task+0x2e>
 8006554:	f7fb f942 	bl	80017dc <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	4bc0      	ldr	r3, [pc, #768]	@ (800685c <tempburst_task+0x324>)
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	f2c0 8384 	blt.w	8006c6e <tempburst_task+0x736>
		/* Build all three rows in ONE TX to avoid any mid-line fragmentation */
		char out[128];
		int pos = 0;
 8006566:	2300      	movs	r3, #0
 8006568:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        uint8_t dash[5] = {0xFF,0xFF,0xFF,0xFF,0xFF};
 800656c:	4abc      	ldr	r2, [pc, #752]	@ (8006860 <tempburst_task+0x328>)
 800656e:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8006572:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006576:	6018      	str	r0, [r3, #0]
 8006578:	3304      	adds	r3, #4
 800657a:	7019      	strb	r1, [r3, #0]
		uint8_t *r1 = (temp_burst_ctx.mask & 0x01) ? temp_burst_ctx.row[1] : dash;
 800657c:	4bb7      	ldr	r3, [pc, #732]	@ (800685c <tempburst_task+0x324>)
 800657e:	785b      	ldrb	r3, [r3, #1]
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b00      	cmp	r3, #0
 8006586:	d102      	bne.n	800658e <tempburst_task+0x56>
 8006588:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800658c:	e000      	b.n	8006590 <tempburst_task+0x58>
 800658e:	4bb5      	ldr	r3, [pc, #724]	@ (8006864 <tempburst_task+0x32c>)
 8006590:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		uint8_t *r2 = (temp_burst_ctx.mask & 0x02) ? temp_burst_ctx.row[2] : dash;
 8006594:	4bb1      	ldr	r3, [pc, #708]	@ (800685c <tempburst_task+0x324>)
 8006596:	785b      	ldrb	r3, [r3, #1]
 8006598:	f003 0302 	and.w	r3, r3, #2
 800659c:	2b00      	cmp	r3, #0
 800659e:	d102      	bne.n	80065a6 <tempburst_task+0x6e>
 80065a0:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80065a4:	e000      	b.n	80065a8 <tempburst_task+0x70>
 80065a6:	4bb0      	ldr	r3, [pc, #704]	@ (8006868 <tempburst_task+0x330>)
 80065a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		uint8_t *r3 = (temp_burst_ctx.mask & 0x04) ? temp_burst_ctx.row[3] : dash;
 80065ac:	4bab      	ldr	r3, [pc, #684]	@ (800685c <tempburst_task+0x324>)
 80065ae:	785b      	ldrb	r3, [r3, #1]
 80065b0:	f003 0304 	and.w	r3, r3, #4
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d102      	bne.n	80065be <tempburst_task+0x86>
 80065b8:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80065bc:	e000      	b.n	80065c0 <tempburst_task+0x88>
 80065be:	4bab      	ldr	r3, [pc, #684]	@ (800686c <tempburst_task+0x334>)
 80065c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        pos += snprintf(out + pos, sizeof(out) - pos,
 80065c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80065c8:	463a      	mov	r2, r7
 80065ca:	18d4      	adds	r4, r2, r3
 80065cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80065d0:	f1c3 0580 	rsb	r5, r3, #128	@ 0x80
            "Row1: %s %s %s %s %s\r\n",
            (r1[0]==0xFF?"--":(snprintf(out+pos,0,""),"")),"","","",""); /* placeholder to align below appends */
 80065d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80065d8:	781b      	ldrb	r3, [r3, #0]
        pos += snprintf(out + pos, sizeof(out) - pos,
 80065da:	2bff      	cmp	r3, #255	@ 0xff
 80065dc:	d00a      	beq.n	80065f4 <tempburst_task+0xbc>
            (r1[0]==0xFF?"--":(snprintf(out+pos,0,""),"")),"","","",""); /* placeholder to align below appends */
 80065de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80065e2:	463a      	mov	r2, r7
 80065e4:	4413      	add	r3, r2
 80065e6:	4aa2      	ldr	r2, [pc, #648]	@ (8006870 <tempburst_task+0x338>)
 80065e8:	2100      	movs	r1, #0
 80065ea:	4618      	mov	r0, r3
 80065ec:	f001 fd4c 	bl	8008088 <sniprintf>
        pos += snprintf(out + pos, sizeof(out) - pos,
 80065f0:	4b9f      	ldr	r3, [pc, #636]	@ (8006870 <tempburst_task+0x338>)
 80065f2:	e000      	b.n	80065f6 <tempburst_task+0xbe>
 80065f4:	4b9f      	ldr	r3, [pc, #636]	@ (8006874 <tempburst_task+0x33c>)
 80065f6:	4a9e      	ldr	r2, [pc, #632]	@ (8006870 <tempburst_task+0x338>)
 80065f8:	9203      	str	r2, [sp, #12]
 80065fa:	4a9d      	ldr	r2, [pc, #628]	@ (8006870 <tempburst_task+0x338>)
 80065fc:	9202      	str	r2, [sp, #8]
 80065fe:	4a9c      	ldr	r2, [pc, #624]	@ (8006870 <tempburst_task+0x338>)
 8006600:	9201      	str	r2, [sp, #4]
 8006602:	4a9b      	ldr	r2, [pc, #620]	@ (8006870 <tempburst_task+0x338>)
 8006604:	9200      	str	r2, [sp, #0]
 8006606:	4a9c      	ldr	r2, [pc, #624]	@ (8006878 <tempburst_task+0x340>)
 8006608:	4629      	mov	r1, r5
 800660a:	4620      	mov	r0, r4
 800660c:	f001 fd3c 	bl	8008088 <sniprintf>
 8006610:	4602      	mov	r2, r0
 8006612:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006616:	4413      	add	r3, r2
 8006618:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        /* Rewrite last appended line properly with per-byte formatting */
        pos = 0;
 800661c:	2300      	movs	r3, #0
 800661e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, "Row1: ");
 8006622:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006626:	463a      	mov	r2, r7
 8006628:	18d0      	adds	r0, r2, r3
 800662a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800662e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006632:	4a92      	ldr	r2, [pc, #584]	@ (800687c <tempburst_task+0x344>)
 8006634:	4619      	mov	r1, r3
 8006636:	f001 fd27 	bl	8008088 <sniprintf>
 800663a:	4602      	mov	r2, r0
 800663c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006640:	4413      	add	r3, r2
 8006642:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r1[0]==0xFF?"--":"%02X"), r1[0]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 8006646:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800664a:	463a      	mov	r2, r7
 800664c:	18d0      	adds	r0, r2, r3
 800664e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006652:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8006656:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	2bff      	cmp	r3, #255	@ 0xff
 800665e:	d101      	bne.n	8006664 <tempburst_task+0x12c>
 8006660:	4a84      	ldr	r2, [pc, #528]	@ (8006874 <tempburst_task+0x33c>)
 8006662:	e000      	b.n	8006666 <tempburst_task+0x12e>
 8006664:	4a86      	ldr	r2, [pc, #536]	@ (8006880 <tempburst_task+0x348>)
 8006666:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	f001 fd0c 	bl	8008088 <sniprintf>
 8006670:	4602      	mov	r2, r0
 8006672:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006676:	4413      	add	r3, r2
 8006678:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800667c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006680:	463a      	mov	r2, r7
 8006682:	18d0      	adds	r0, r2, r3
 8006684:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006688:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800668c:	4a7d      	ldr	r2, [pc, #500]	@ (8006884 <tempburst_task+0x34c>)
 800668e:	4619      	mov	r1, r3
 8006690:	f001 fcfa 	bl	8008088 <sniprintf>
 8006694:	4602      	mov	r2, r0
 8006696:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800669a:	4413      	add	r3, r2
 800669c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r1[1]==0xFF?"--":"%02X"), r1[1]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 80066a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066a4:	463a      	mov	r2, r7
 80066a6:	18d0      	adds	r0, r2, r3
 80066a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066ac:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 80066b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80066b4:	3301      	adds	r3, #1
 80066b6:	781b      	ldrb	r3, [r3, #0]
 80066b8:	2bff      	cmp	r3, #255	@ 0xff
 80066ba:	d101      	bne.n	80066c0 <tempburst_task+0x188>
 80066bc:	4a6d      	ldr	r2, [pc, #436]	@ (8006874 <tempburst_task+0x33c>)
 80066be:	e000      	b.n	80066c2 <tempburst_task+0x18a>
 80066c0:	4a6f      	ldr	r2, [pc, #444]	@ (8006880 <tempburst_task+0x348>)
 80066c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80066c6:	3301      	adds	r3, #1
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	f001 fcdd 	bl	8008088 <sniprintf>
 80066ce:	4602      	mov	r2, r0
 80066d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066d4:	4413      	add	r3, r2
 80066d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80066da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066de:	463a      	mov	r2, r7
 80066e0:	18d0      	adds	r0, r2, r3
 80066e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066e6:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80066ea:	4a66      	ldr	r2, [pc, #408]	@ (8006884 <tempburst_task+0x34c>)
 80066ec:	4619      	mov	r1, r3
 80066ee:	f001 fccb 	bl	8008088 <sniprintf>
 80066f2:	4602      	mov	r2, r0
 80066f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066f8:	4413      	add	r3, r2
 80066fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r1[2]==0xFF?"--":"%02X"), r1[2]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 80066fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006702:	463a      	mov	r2, r7
 8006704:	18d0      	adds	r0, r2, r3
 8006706:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800670a:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 800670e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006712:	3302      	adds	r3, #2
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	2bff      	cmp	r3, #255	@ 0xff
 8006718:	d101      	bne.n	800671e <tempburst_task+0x1e6>
 800671a:	4a56      	ldr	r2, [pc, #344]	@ (8006874 <tempburst_task+0x33c>)
 800671c:	e000      	b.n	8006720 <tempburst_task+0x1e8>
 800671e:	4a58      	ldr	r2, [pc, #352]	@ (8006880 <tempburst_task+0x348>)
 8006720:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006724:	3302      	adds	r3, #2
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	f001 fcae 	bl	8008088 <sniprintf>
 800672c:	4602      	mov	r2, r0
 800672e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006732:	4413      	add	r3, r2
 8006734:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006738:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800673c:	463a      	mov	r2, r7
 800673e:	18d0      	adds	r0, r2, r3
 8006740:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006744:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006748:	4a4e      	ldr	r2, [pc, #312]	@ (8006884 <tempburst_task+0x34c>)
 800674a:	4619      	mov	r1, r3
 800674c:	f001 fc9c 	bl	8008088 <sniprintf>
 8006750:	4602      	mov	r2, r0
 8006752:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006756:	4413      	add	r3, r2
 8006758:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r1[3]==0xFF?"--":"%02X"), r1[3]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 800675c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006760:	463a      	mov	r2, r7
 8006762:	18d0      	adds	r0, r2, r3
 8006764:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006768:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 800676c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006770:	3303      	adds	r3, #3
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	2bff      	cmp	r3, #255	@ 0xff
 8006776:	d101      	bne.n	800677c <tempburst_task+0x244>
 8006778:	4a3e      	ldr	r2, [pc, #248]	@ (8006874 <tempburst_task+0x33c>)
 800677a:	e000      	b.n	800677e <tempburst_task+0x246>
 800677c:	4a40      	ldr	r2, [pc, #256]	@ (8006880 <tempburst_task+0x348>)
 800677e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006782:	3303      	adds	r3, #3
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	f001 fc7f 	bl	8008088 <sniprintf>
 800678a:	4602      	mov	r2, r0
 800678c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006790:	4413      	add	r3, r2
 8006792:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006796:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800679a:	463a      	mov	r2, r7
 800679c:	18d0      	adds	r0, r2, r3
 800679e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067a2:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80067a6:	4a37      	ldr	r2, [pc, #220]	@ (8006884 <tempburst_task+0x34c>)
 80067a8:	4619      	mov	r1, r3
 80067aa:	f001 fc6d 	bl	8008088 <sniprintf>
 80067ae:	4602      	mov	r2, r0
 80067b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067b4:	4413      	add	r3, r2
 80067b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r1[4]==0xFF?"--":"%02X"), r1[4]);
 80067ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067be:	463a      	mov	r2, r7
 80067c0:	18d0      	adds	r0, r2, r3
 80067c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067c6:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 80067ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80067ce:	3304      	adds	r3, #4
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	2bff      	cmp	r3, #255	@ 0xff
 80067d4:	d101      	bne.n	80067da <tempburst_task+0x2a2>
 80067d6:	4a27      	ldr	r2, [pc, #156]	@ (8006874 <tempburst_task+0x33c>)
 80067d8:	e000      	b.n	80067dc <tempburst_task+0x2a4>
 80067da:	4a29      	ldr	r2, [pc, #164]	@ (8006880 <tempburst_task+0x348>)
 80067dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80067e0:	3304      	adds	r3, #4
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	f001 fc50 	bl	8008088 <sniprintf>
 80067e8:	4602      	mov	r2, r0
 80067ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067ee:	4413      	add	r3, r2
 80067f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, "\r\n");
 80067f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067f8:	463a      	mov	r2, r7
 80067fa:	18d0      	adds	r0, r2, r3
 80067fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006800:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006804:	4a20      	ldr	r2, [pc, #128]	@ (8006888 <tempburst_task+0x350>)
 8006806:	4619      	mov	r1, r3
 8006808:	f001 fc3e 	bl	8008088 <sniprintf>
 800680c:	4602      	mov	r2, r0
 800680e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006812:	4413      	add	r3, r2
 8006814:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

        pos += snprintf(out + pos, sizeof(out) - pos, "Row2: ");
 8006818:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800681c:	463a      	mov	r2, r7
 800681e:	18d0      	adds	r0, r2, r3
 8006820:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006824:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006828:	4a18      	ldr	r2, [pc, #96]	@ (800688c <tempburst_task+0x354>)
 800682a:	4619      	mov	r1, r3
 800682c:	f001 fc2c 	bl	8008088 <sniprintf>
 8006830:	4602      	mov	r2, r0
 8006832:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006836:	4413      	add	r3, r2
 8006838:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r2[0]==0xFF?"--":"%02X"), r2[0]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 800683c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006840:	463a      	mov	r2, r7
 8006842:	18d0      	adds	r0, r2, r3
 8006844:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006848:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 800684c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	2bff      	cmp	r3, #255	@ 0xff
 8006854:	d11c      	bne.n	8006890 <tempburst_task+0x358>
 8006856:	4a07      	ldr	r2, [pc, #28]	@ (8006874 <tempburst_task+0x33c>)
 8006858:	e01b      	b.n	8006892 <tempburst_task+0x35a>
 800685a:	bf00      	nop
 800685c:	20000c38 	.word	0x20000c38
 8006860:	0800a574 	.word	0x0800a574
 8006864:	20000c45 	.word	0x20000c45
 8006868:	20000c4a 	.word	0x20000c4a
 800686c:	20000c4f 	.word	0x20000c4f
 8006870:	0800a52c 	.word	0x0800a52c
 8006874:	0800a530 	.word	0x0800a530
 8006878:	0800a534 	.word	0x0800a534
 800687c:	0800a54c 	.word	0x0800a54c
 8006880:	0800a554 	.word	0x0800a554
 8006884:	0800a55c 	.word	0x0800a55c
 8006888:	0800a560 	.word	0x0800a560
 800688c:	0800a564 	.word	0x0800a564
 8006890:	4ac3      	ldr	r2, [pc, #780]	@ (8006ba0 <tempburst_task+0x668>)
 8006892:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	f001 fbf6 	bl	8008088 <sniprintf>
 800689c:	4602      	mov	r2, r0
 800689e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068a2:	4413      	add	r3, r2
 80068a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80068a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068ac:	463a      	mov	r2, r7
 80068ae:	18d0      	adds	r0, r2, r3
 80068b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068b4:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80068b8:	4aba      	ldr	r2, [pc, #744]	@ (8006ba4 <tempburst_task+0x66c>)
 80068ba:	4619      	mov	r1, r3
 80068bc:	f001 fbe4 	bl	8008088 <sniprintf>
 80068c0:	4602      	mov	r2, r0
 80068c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068c6:	4413      	add	r3, r2
 80068c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r2[1]==0xFF?"--":"%02X"), r2[1]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 80068cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068d0:	463a      	mov	r2, r7
 80068d2:	18d0      	adds	r0, r2, r3
 80068d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068d8:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 80068dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068e0:	3301      	adds	r3, #1
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	2bff      	cmp	r3, #255	@ 0xff
 80068e6:	d101      	bne.n	80068ec <tempburst_task+0x3b4>
 80068e8:	4aaf      	ldr	r2, [pc, #700]	@ (8006ba8 <tempburst_task+0x670>)
 80068ea:	e000      	b.n	80068ee <tempburst_task+0x3b6>
 80068ec:	4aac      	ldr	r2, [pc, #688]	@ (8006ba0 <tempburst_task+0x668>)
 80068ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068f2:	3301      	adds	r3, #1
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	f001 fbc7 	bl	8008088 <sniprintf>
 80068fa:	4602      	mov	r2, r0
 80068fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006900:	4413      	add	r3, r2
 8006902:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006906:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800690a:	463a      	mov	r2, r7
 800690c:	18d0      	adds	r0, r2, r3
 800690e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006912:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006916:	4aa3      	ldr	r2, [pc, #652]	@ (8006ba4 <tempburst_task+0x66c>)
 8006918:	4619      	mov	r1, r3
 800691a:	f001 fbb5 	bl	8008088 <sniprintf>
 800691e:	4602      	mov	r2, r0
 8006920:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006924:	4413      	add	r3, r2
 8006926:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r2[2]==0xFF?"--":"%02X"), r2[2]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 800692a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800692e:	463a      	mov	r2, r7
 8006930:	18d0      	adds	r0, r2, r3
 8006932:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006936:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 800693a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800693e:	3302      	adds	r3, #2
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	2bff      	cmp	r3, #255	@ 0xff
 8006944:	d101      	bne.n	800694a <tempburst_task+0x412>
 8006946:	4a98      	ldr	r2, [pc, #608]	@ (8006ba8 <tempburst_task+0x670>)
 8006948:	e000      	b.n	800694c <tempburst_task+0x414>
 800694a:	4a95      	ldr	r2, [pc, #596]	@ (8006ba0 <tempburst_task+0x668>)
 800694c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006950:	3302      	adds	r3, #2
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	f001 fb98 	bl	8008088 <sniprintf>
 8006958:	4602      	mov	r2, r0
 800695a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800695e:	4413      	add	r3, r2
 8006960:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006964:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006968:	463a      	mov	r2, r7
 800696a:	18d0      	adds	r0, r2, r3
 800696c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006970:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006974:	4a8b      	ldr	r2, [pc, #556]	@ (8006ba4 <tempburst_task+0x66c>)
 8006976:	4619      	mov	r1, r3
 8006978:	f001 fb86 	bl	8008088 <sniprintf>
 800697c:	4602      	mov	r2, r0
 800697e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006982:	4413      	add	r3, r2
 8006984:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r2[3]==0xFF?"--":"%02X"), r2[3]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 8006988:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800698c:	463a      	mov	r2, r7
 800698e:	18d0      	adds	r0, r2, r3
 8006990:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006994:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8006998:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800699c:	3303      	adds	r3, #3
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	2bff      	cmp	r3, #255	@ 0xff
 80069a2:	d101      	bne.n	80069a8 <tempburst_task+0x470>
 80069a4:	4a80      	ldr	r2, [pc, #512]	@ (8006ba8 <tempburst_task+0x670>)
 80069a6:	e000      	b.n	80069aa <tempburst_task+0x472>
 80069a8:	4a7d      	ldr	r2, [pc, #500]	@ (8006ba0 <tempburst_task+0x668>)
 80069aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80069ae:	3303      	adds	r3, #3
 80069b0:	781b      	ldrb	r3, [r3, #0]
 80069b2:	f001 fb69 	bl	8008088 <sniprintf>
 80069b6:	4602      	mov	r2, r0
 80069b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069bc:	4413      	add	r3, r2
 80069be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80069c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069c6:	463a      	mov	r2, r7
 80069c8:	18d0      	adds	r0, r2, r3
 80069ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069ce:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80069d2:	4a74      	ldr	r2, [pc, #464]	@ (8006ba4 <tempburst_task+0x66c>)
 80069d4:	4619      	mov	r1, r3
 80069d6:	f001 fb57 	bl	8008088 <sniprintf>
 80069da:	4602      	mov	r2, r0
 80069dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069e0:	4413      	add	r3, r2
 80069e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r2[4]==0xFF?"--":"%02X"), r2[4]);
 80069e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069ea:	463a      	mov	r2, r7
 80069ec:	18d0      	adds	r0, r2, r3
 80069ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069f2:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 80069f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80069fa:	3304      	adds	r3, #4
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	2bff      	cmp	r3, #255	@ 0xff
 8006a00:	d101      	bne.n	8006a06 <tempburst_task+0x4ce>
 8006a02:	4a69      	ldr	r2, [pc, #420]	@ (8006ba8 <tempburst_task+0x670>)
 8006a04:	e000      	b.n	8006a08 <tempburst_task+0x4d0>
 8006a06:	4a66      	ldr	r2, [pc, #408]	@ (8006ba0 <tempburst_task+0x668>)
 8006a08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a0c:	3304      	adds	r3, #4
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	f001 fb3a 	bl	8008088 <sniprintf>
 8006a14:	4602      	mov	r2, r0
 8006a16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a1a:	4413      	add	r3, r2
 8006a1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, "\r\n");
 8006a20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a24:	463a      	mov	r2, r7
 8006a26:	18d0      	adds	r0, r2, r3
 8006a28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a2c:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006a30:	4a5e      	ldr	r2, [pc, #376]	@ (8006bac <tempburst_task+0x674>)
 8006a32:	4619      	mov	r1, r3
 8006a34:	f001 fb28 	bl	8008088 <sniprintf>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a3e:	4413      	add	r3, r2
 8006a40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

        pos += snprintf(out + pos, sizeof(out) - pos, "Row3: ");
 8006a44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a48:	463a      	mov	r2, r7
 8006a4a:	18d0      	adds	r0, r2, r3
 8006a4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a50:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006a54:	4a56      	ldr	r2, [pc, #344]	@ (8006bb0 <tempburst_task+0x678>)
 8006a56:	4619      	mov	r1, r3
 8006a58:	f001 fb16 	bl	8008088 <sniprintf>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a62:	4413      	add	r3, r2
 8006a64:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r3[0]==0xFF?"--":"%02X"), r3[0]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 8006a68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a6c:	463a      	mov	r2, r7
 8006a6e:	18d0      	adds	r0, r2, r3
 8006a70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a74:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8006a78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	2bff      	cmp	r3, #255	@ 0xff
 8006a80:	d101      	bne.n	8006a86 <tempburst_task+0x54e>
 8006a82:	4a49      	ldr	r2, [pc, #292]	@ (8006ba8 <tempburst_task+0x670>)
 8006a84:	e000      	b.n	8006a88 <tempburst_task+0x550>
 8006a86:	4a46      	ldr	r2, [pc, #280]	@ (8006ba0 <tempburst_task+0x668>)
 8006a88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	f001 fafb 	bl	8008088 <sniprintf>
 8006a92:	4602      	mov	r2, r0
 8006a94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a98:	4413      	add	r3, r2
 8006a9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006a9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006aa2:	463a      	mov	r2, r7
 8006aa4:	18d0      	adds	r0, r2, r3
 8006aa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006aaa:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006aae:	4a3d      	ldr	r2, [pc, #244]	@ (8006ba4 <tempburst_task+0x66c>)
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	f001 fae9 	bl	8008088 <sniprintf>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006abc:	4413      	add	r3, r2
 8006abe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r3[1]==0xFF?"--":"%02X"), r3[1]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 8006ac2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ac6:	463a      	mov	r2, r7
 8006ac8:	18d0      	adds	r0, r2, r3
 8006aca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ace:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8006ad2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	2bff      	cmp	r3, #255	@ 0xff
 8006adc:	d101      	bne.n	8006ae2 <tempburst_task+0x5aa>
 8006ade:	4a32      	ldr	r2, [pc, #200]	@ (8006ba8 <tempburst_task+0x670>)
 8006ae0:	e000      	b.n	8006ae4 <tempburst_task+0x5ac>
 8006ae2:	4a2f      	ldr	r2, [pc, #188]	@ (8006ba0 <tempburst_task+0x668>)
 8006ae4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ae8:	3301      	adds	r3, #1
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	f001 facc 	bl	8008088 <sniprintf>
 8006af0:	4602      	mov	r2, r0
 8006af2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006af6:	4413      	add	r3, r2
 8006af8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006afc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b00:	463a      	mov	r2, r7
 8006b02:	18d0      	adds	r0, r2, r3
 8006b04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b08:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006b0c:	4a25      	ldr	r2, [pc, #148]	@ (8006ba4 <tempburst_task+0x66c>)
 8006b0e:	4619      	mov	r1, r3
 8006b10:	f001 faba 	bl	8008088 <sniprintf>
 8006b14:	4602      	mov	r2, r0
 8006b16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b1a:	4413      	add	r3, r2
 8006b1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r3[2]==0xFF?"--":"%02X"), r3[2]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 8006b20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b24:	463a      	mov	r2, r7
 8006b26:	18d0      	adds	r0, r2, r3
 8006b28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b2c:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8006b30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b34:	3302      	adds	r3, #2
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	2bff      	cmp	r3, #255	@ 0xff
 8006b3a:	d101      	bne.n	8006b40 <tempburst_task+0x608>
 8006b3c:	4a1a      	ldr	r2, [pc, #104]	@ (8006ba8 <tempburst_task+0x670>)
 8006b3e:	e000      	b.n	8006b42 <tempburst_task+0x60a>
 8006b40:	4a17      	ldr	r2, [pc, #92]	@ (8006ba0 <tempburst_task+0x668>)
 8006b42:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b46:	3302      	adds	r3, #2
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	f001 fa9d 	bl	8008088 <sniprintf>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b54:	4413      	add	r3, r2
 8006b56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006b5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b5e:	463a      	mov	r2, r7
 8006b60:	18d0      	adds	r0, r2, r3
 8006b62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b66:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006b6a:	4a0e      	ldr	r2, [pc, #56]	@ (8006ba4 <tempburst_task+0x66c>)
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	f001 fa8b 	bl	8008088 <sniprintf>
 8006b72:	4602      	mov	r2, r0
 8006b74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b78:	4413      	add	r3, r2
 8006b7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r3[3]==0xFF?"--":"%02X"), r3[3]); pos += snprintf(out + pos, sizeof(out) - pos, " ");
 8006b7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b82:	463a      	mov	r2, r7
 8006b84:	18d0      	adds	r0, r2, r3
 8006b86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b8a:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8006b8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b92:	3303      	adds	r3, #3
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2bff      	cmp	r3, #255	@ 0xff
 8006b98:	d10c      	bne.n	8006bb4 <tempburst_task+0x67c>
 8006b9a:	4a03      	ldr	r2, [pc, #12]	@ (8006ba8 <tempburst_task+0x670>)
 8006b9c:	e00b      	b.n	8006bb6 <tempburst_task+0x67e>
 8006b9e:	bf00      	nop
 8006ba0:	0800a554 	.word	0x0800a554
 8006ba4:	0800a55c 	.word	0x0800a55c
 8006ba8:	0800a530 	.word	0x0800a530
 8006bac:	0800a560 	.word	0x0800a560
 8006bb0:	0800a56c 	.word	0x0800a56c
 8006bb4:	4a2f      	ldr	r2, [pc, #188]	@ (8006c74 <tempburst_task+0x73c>)
 8006bb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006bba:	3303      	adds	r3, #3
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	f001 fa63 	bl	8008088 <sniprintf>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bc8:	4413      	add	r3, r2
 8006bca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006bce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bd2:	463a      	mov	r2, r7
 8006bd4:	18d0      	adds	r0, r2, r3
 8006bd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bda:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006bde:	4a26      	ldr	r2, [pc, #152]	@ (8006c78 <tempburst_task+0x740>)
 8006be0:	4619      	mov	r1, r3
 8006be2:	f001 fa51 	bl	8008088 <sniprintf>
 8006be6:	4602      	mov	r2, r0
 8006be8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bec:	4413      	add	r3, r2
 8006bee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, (r3[4]==0xFF?"--":"%02X"), r3[4]);
 8006bf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bf6:	463a      	mov	r2, r7
 8006bf8:	18d0      	adds	r0, r2, r3
 8006bfa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bfe:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8006c02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006c06:	3304      	adds	r3, #4
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	2bff      	cmp	r3, #255	@ 0xff
 8006c0c:	d101      	bne.n	8006c12 <tempburst_task+0x6da>
 8006c0e:	4a1b      	ldr	r2, [pc, #108]	@ (8006c7c <tempburst_task+0x744>)
 8006c10:	e000      	b.n	8006c14 <tempburst_task+0x6dc>
 8006c12:	4a18      	ldr	r2, [pc, #96]	@ (8006c74 <tempburst_task+0x73c>)
 8006c14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006c18:	3304      	adds	r3, #4
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	f001 fa34 	bl	8008088 <sniprintf>
 8006c20:	4602      	mov	r2, r0
 8006c22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c26:	4413      	add	r3, r2
 8006c28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        pos += snprintf(out + pos, sizeof(out) - pos, "\r\n");
 8006c2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c30:	463a      	mov	r2, r7
 8006c32:	18d0      	adds	r0, r2, r3
 8006c34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c38:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8006c3c:	4a10      	ldr	r2, [pc, #64]	@ (8006c80 <tempburst_task+0x748>)
 8006c3e:	4619      	mov	r1, r3
 8006c40:	f001 fa22 	bl	8008088 <sniprintf>
 8006c44:	4602      	mov	r2, r0
 8006c46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        // Print temperature rows on UART4
        uart_write(&huart4, (uint8_t *)out, pos);
 8006c50:	463b      	mov	r3, r7
 8006c52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006c56:	4619      	mov	r1, r3
 8006c58:	480a      	ldr	r0, [pc, #40]	@ (8006c84 <tempburst_task+0x74c>)
 8006c5a:	f7ff f987 	bl	8005f6c <uart_write>
		temp_burst_ctx.expecting = 0;
 8006c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8006c88 <tempburst_task+0x750>)
 8006c60:	2200      	movs	r2, #0
 8006c62:	701a      	strb	r2, [r3, #0]
		temp_burst_ctx.mask = 0;
 8006c64:	4b08      	ldr	r3, [pc, #32]	@ (8006c88 <tempburst_task+0x750>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	705a      	strb	r2, [r3, #1]
 8006c6a:	e000      	b.n	8006c6e <tempburst_task+0x736>
		return;
 8006c6c:	bf00      	nop
	}
}
 8006c6e:	3798      	adds	r7, #152	@ 0x98
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bdb0      	pop	{r4, r5, r7, pc}
 8006c74:	0800a554 	.word	0x0800a554
 8006c78:	0800a55c 	.word	0x0800a55c
 8006c7c:	0800a530 	.word	0x0800a530
 8006c80:	0800a560 	.word	0x0800a560
 8006c84:	20000268 	.word	0x20000268
 8006c88:	20000c38 	.word	0x20000c38

08006c8c <can_user_RxCallback>:



void can_user_RxCallback(CAN_HandleTypeDef *hcan, CAN_RxHeaderTypeDef *pHead, uint8_t *rxbuff)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b08a      	sub	sp, #40	@ 0x28
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	607a      	str	r2, [r7, #4]
	int ret = 0;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	61fb      	str	r3, [r7, #28]
	uint32_t canid;
	uint8_t *rxdata;
	uint8_t rxlen;

	if(pHead->RTR || pHead->DLC==0){
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d16d      	bne.n	8006d80 <can_user_RxCallback+0xf4>
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d069      	beq.n	8006d80 <can_user_RxCallback+0xf4>
		return;
	}

	if(pHead->IDE){
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d003      	beq.n	8006cbc <can_user_RxCallback+0x30>
		canid = pHead->ExtId;
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cba:	e002      	b.n	8006cc2 <can_user_RxCallback+0x36>
	}else{
		canid = pHead->StdId;
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	rxdata = rxbuff;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	61bb      	str	r3, [r7, #24]
	rxlen = pHead->DLC;
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	691b      	ldr	r3, [r3, #16]
 8006cca:	75fb      	strb	r3, [r7, #23]

	heatdock_response_handler((canid >> 8) & 0xf, canid & 0xff, rxdata, rxlen);
 8006ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cce:	0a1b      	lsrs	r3, r3, #8
 8006cd0:	f003 000f 	and.w	r0, r3, #15
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd6:	b2d9      	uxtb	r1, r3
 8006cd8:	7dfb      	ldrb	r3, [r7, #23]
 8006cda:	69ba      	ldr	r2, [r7, #24]
 8006cdc:	f000 fb16 	bl	800730c <heatdock_response_handler>

	/* Capture rows for the current burst; we flush in order later */

    // Try capture temperature rows: accept partial (DLC>=2) and fill missing with '--'
    if(pHead->DLC >= 2 && rxdata[0] == 0x5E){
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	691b      	ldr	r3, [r3, #16]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d94c      	bls.n	8006d82 <can_user_RxCallback+0xf6>
 8006ce8:	69bb      	ldr	r3, [r7, #24]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	2b5e      	cmp	r3, #94	@ 0x5e
 8006cee:	d148      	bne.n	8006d82 <can_user_RxCallback+0xf6>
		uint8_t tcIdx = rxdata[1]; // 1..3
 8006cf0:	69bb      	ldr	r3, [r7, #24]
 8006cf2:	785b      	ldrb	r3, [r3, #1]
 8006cf4:	75bb      	strb	r3, [r7, #22]
        if(tcIdx >= 1 && tcIdx <= 3){
 8006cf6:	7dbb      	ldrb	r3, [r7, #22]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d042      	beq.n	8006d82 <can_user_RxCallback+0xf6>
 8006cfc:	7dbb      	ldrb	r3, [r7, #22]
 8006cfe:	2b03      	cmp	r3, #3
 8006d00:	d83f      	bhi.n	8006d82 <can_user_RxCallback+0xf6>
            if(temp_burst_ctx.expecting){
 8006d02:	4b21      	ldr	r3, [pc, #132]	@ (8006d88 <can_user_RxCallback+0xfc>)
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d03b      	beq.n	8006d82 <can_user_RxCallback+0xf6>
                /* copy available bytes, mark rest as missing */
                int i;
                for(i=0; i<rxlen && i<5; i++){
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	623b      	str	r3, [r7, #32]
 8006d0e:	e011      	b.n	8006d34 <can_user_RxCallback+0xa8>
                    temp_burst_ctx.row[tcIdx][i] = rxdata[i];
 8006d10:	6a3b      	ldr	r3, [r7, #32]
 8006d12:	69ba      	ldr	r2, [r7, #24]
 8006d14:	4413      	add	r3, r2
 8006d16:	7dba      	ldrb	r2, [r7, #22]
 8006d18:	7818      	ldrb	r0, [r3, #0]
 8006d1a:	491b      	ldr	r1, [pc, #108]	@ (8006d88 <can_user_RxCallback+0xfc>)
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	4413      	add	r3, r2
 8006d22:	18ca      	adds	r2, r1, r3
 8006d24:	6a3b      	ldr	r3, [r7, #32]
 8006d26:	4413      	add	r3, r2
 8006d28:	3308      	adds	r3, #8
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	701a      	strb	r2, [r3, #0]
                for(i=0; i<rxlen && i<5; i++){
 8006d2e:	6a3b      	ldr	r3, [r7, #32]
 8006d30:	3301      	adds	r3, #1
 8006d32:	623b      	str	r3, [r7, #32]
 8006d34:	7dfb      	ldrb	r3, [r7, #23]
 8006d36:	6a3a      	ldr	r2, [r7, #32]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	da02      	bge.n	8006d42 <can_user_RxCallback+0xb6>
 8006d3c:	6a3b      	ldr	r3, [r7, #32]
 8006d3e:	2b04      	cmp	r3, #4
 8006d40:	dde6      	ble.n	8006d10 <can_user_RxCallback+0x84>
                }
                /* ensure header 5E and idx are present even if shorter later */
                temp_burst_ctx.row[tcIdx][0] = 0x5E;
 8006d42:	7dba      	ldrb	r2, [r7, #22]
 8006d44:	4910      	ldr	r1, [pc, #64]	@ (8006d88 <can_user_RxCallback+0xfc>)
 8006d46:	4613      	mov	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	440b      	add	r3, r1
 8006d4e:	3308      	adds	r3, #8
 8006d50:	225e      	movs	r2, #94	@ 0x5e
 8006d52:	701a      	strb	r2, [r3, #0]
                temp_burst_ctx.row[tcIdx][1] = tcIdx;
 8006d54:	7dba      	ldrb	r2, [r7, #22]
 8006d56:	490c      	ldr	r1, [pc, #48]	@ (8006d88 <can_user_RxCallback+0xfc>)
 8006d58:	4613      	mov	r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	4413      	add	r3, r2
 8006d5e:	440b      	add	r3, r1
 8006d60:	3309      	adds	r3, #9
 8006d62:	7dba      	ldrb	r2, [r7, #22]
 8006d64:	701a      	strb	r2, [r3, #0]
                /* consider this row present if we at least got 0x5E idx */
                temp_burst_ctx.mask |= (1U << (tcIdx - 1));
 8006d66:	4b08      	ldr	r3, [pc, #32]	@ (8006d88 <can_user_RxCallback+0xfc>)
 8006d68:	785a      	ldrb	r2, [r3, #1]
 8006d6a:	7dbb      	ldrb	r3, [r7, #22]
 8006d6c:	3b01      	subs	r3, #1
 8006d6e:	2101      	movs	r1, #1
 8006d70:	fa01 f303 	lsl.w	r3, r1, r3
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	4313      	orrs	r3, r2
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	4b03      	ldr	r3, [pc, #12]	@ (8006d88 <can_user_RxCallback+0xfc>)
 8006d7c:	705a      	strb	r2, [r3, #1]
 8006d7e:	e000      	b.n	8006d82 <can_user_RxCallback+0xf6>
		return;
 8006d80:	bf00      	nop
            }
        }
	}

}
 8006d82:	3728      	adds	r7, #40	@ 0x28
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	20000c38 	.word	0x20000c38

08006d8c <InitHeatingDock>:
#define reset_dockid_table()    memset(dockid_table, 0, sizeof(dockid_table))
#define addto_dockid_table(p_dock)      dockid_table[(p_dock)->com_id].idtable[dockid_table[(p_dock)->com_id].count++] = (p_dock)->dock_id


void InitHeatingDock(void)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b089      	sub	sp, #36	@ 0x24
 8006d90:	af00      	add	r7, sp, #0
    int i, j, k;
    int idx;
    
    
    
    for(i=0; i<NUM_COMS; i++){
 8006d92:	2300      	movs	r3, #0
 8006d94:	61fb      	str	r3, [r7, #28]
 8006d96:	e078      	b.n	8006e8a <InitHeatingDock+0xfe>
        
        com =  &heat_coms[i];
 8006d98:	69fa      	ldr	r2, [r7, #28]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	00db      	lsls	r3, r3, #3
 8006d9e:	1a9b      	subs	r3, r3, r2
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	4a3e      	ldr	r2, [pc, #248]	@ (8006e9c <InitHeatingDock+0x110>)
 8006da4:	4413      	add	r3, r2
 8006da6:	613b      	str	r3, [r7, #16]
        com->com_id = i;
 8006da8:	69fb      	ldr	r3, [r7, #28]
 8006daa:	b2da      	uxtb	r2, r3
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	701a      	strb	r2, [r3, #0]
        com->rxflag = 0;
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	2200      	movs	r2, #0
 8006db4:	70da      	strb	r2, [r3, #3]
        com->txflag = 0;
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	2200      	movs	r2, #0
 8006dba:	709a      	strb	r2, [r3, #2]
        com->update = 0;
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	705a      	strb	r2, [r3, #1]
        
        for(j=0; j<NUM_COM_DOCKS; j++){
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	61bb      	str	r3, [r7, #24]
 8006dc6:	e05a      	b.n	8006e7e <InitHeatingDock+0xf2>
            
            idx = TO_DOCK_INDEX(i, j);
 8006dc8:	69fa      	ldr	r2, [r7, #28]
 8006dca:	4613      	mov	r3, r2
 8006dcc:	005b      	lsls	r3, r3, #1
 8006dce:	4413      	add	r3, r2
 8006dd0:	005b      	lsls	r3, r3, #1
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	4413      	add	r3, r2
 8006dd8:	60fb      	str	r3, [r7, #12]
            dock = &heat_docks[idx];
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	011b      	lsls	r3, r3, #4
 8006dde:	4a30      	ldr	r2, [pc, #192]	@ (8006ea0 <InitHeatingDock+0x114>)
 8006de0:	4413      	add	r3, r2
 8006de2:	60bb      	str	r3, [r7, #8]
            dock->idx = idx;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	b2da      	uxtb	r2, r3
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	701a      	strb	r2, [r3, #0]
            dock->dock_id = j;
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	b2da      	uxtb	r2, r3
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	705a      	strb	r2, [r3, #1]
            dock->com_id = i;
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	b2da      	uxtb	r2, r3
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	709a      	strb	r2, [r3, #2]
            dock->in_place = 0;
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	70da      	strb	r2, [r3, #3]
            
            com->docks[j] = dock;
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	605a      	str	r2, [r3, #4]
            
            for(k=0; k<NUM_HEAT_TC; k++){
 8006e0e:	2300      	movs	r3, #0
 8006e10:	617b      	str	r3, [r7, #20]
 8006e12:	e02e      	b.n	8006e72 <InitHeatingDock+0xe6>
                idx = dock->idx * NUM_HEAT_TC + k;
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	005b      	lsls	r3, r3, #1
 8006e20:	4413      	add	r3, r2
 8006e22:	697a      	ldr	r2, [r7, #20]
 8006e24:	4413      	add	r3, r2
 8006e26:	60fb      	str	r3, [r7, #12]
                tc = &heat_tcs[idx];
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	011b      	lsls	r3, r3, #4
 8006e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ea4 <InitHeatingDock+0x118>)
 8006e2e:	4413      	add	r3, r2
 8006e30:	607b      	str	r3, [r7, #4]
    //            tc = dock->tcs[j];
                dock->tcs[k] = tc;
 8006e32:	68ba      	ldr	r2, [r7, #8]
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	4413      	add	r3, r2
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	605a      	str	r2, [r3, #4]

                tc->idx = idx;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	701a      	strb	r2, [r3, #0]
                tc->tc_id = k;
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	b2da      	uxtb	r2, r3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	705a      	strb	r2, [r3, #1]
                tc->dock_id = j;
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	709a      	strb	r2, [r3, #2]
                tc->duration = 0;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	605a      	str	r2, [r3, #4]
                tc->target_temperature = 0;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f04f 0200 	mov.w	r2, #0
 8006e62:	609a      	str	r2, [r3, #8]
                tc->current_temperature = 0;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f04f 0200 	mov.w	r2, #0
 8006e6a:	60da      	str	r2, [r3, #12]
            for(k=0; k<NUM_HEAT_TC; k++){
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	3301      	adds	r3, #1
 8006e70:	617b      	str	r3, [r7, #20]
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	ddcd      	ble.n	8006e14 <InitHeatingDock+0x88>
        for(j=0; j<NUM_COM_DOCKS; j++){
 8006e78:	69bb      	ldr	r3, [r7, #24]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	61bb      	str	r3, [r7, #24]
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	2b05      	cmp	r3, #5
 8006e82:	dda1      	ble.n	8006dc8 <InitHeatingDock+0x3c>
    for(i=0; i<NUM_COMS; i++){
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	3301      	adds	r3, #1
 8006e88:	61fb      	str	r3, [r7, #28]
 8006e8a:	69fb      	ldr	r3, [r7, #28]
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	dd83      	ble.n	8006d98 <InitHeatingDock+0xc>
            }
        }
    }
    
}
 8006e90:	bf00      	nop
 8006e92:	bf00      	nop
 8006e94:	3724      	adds	r7, #36	@ 0x24
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bc80      	pop	{r7}
 8006e9a:	4770      	bx	lr
 8006e9c:	200010d4 	.word	0x200010d4
 8006ea0:	20000fb4 	.word	0x20000fb4
 8006ea4:	20000c54 	.word	0x20000c54

08006ea8 <send_heatdock_request>:

	return (sum ==  pdata[len]);
}

int send_heatdock_request(uint8_t com_id, uint8_t cmd, uint8_t *pdata, uint8_t dlen)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b082      	sub	sp, #8
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	603a      	str	r2, [r7, #0]
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	71fb      	strb	r3, [r7, #7]
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	71bb      	strb	r3, [r7, #6]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	717b      	strb	r3, [r7, #5]

	return can_sendmsg(cmd | (com_id << 8), pdata, dlen);
 8006ebe:	79bb      	ldrb	r3, [r7, #6]
 8006ec0:	b21a      	sxth	r2, r3
 8006ec2:	79fb      	ldrb	r3, [r7, #7]
 8006ec4:	b21b      	sxth	r3, r3
 8006ec6:	021b      	lsls	r3, r3, #8
 8006ec8:	b21b      	sxth	r3, r3
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	b21b      	sxth	r3, r3
 8006ece:	b299      	uxth	r1, r3
 8006ed0:	797b      	ldrb	r3, [r7, #5]
 8006ed2:	683a      	ldr	r2, [r7, #0]
 8006ed4:	4803      	ldr	r0, [pc, #12]	@ (8006ee4 <send_heatdock_request+0x3c>)
 8006ed6:	f7fe ff91 	bl	8005dfc <can_sendStdMessage>
 8006eda:	4603      	mov	r3, r0

}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	200001f4 	.word	0x200001f4

08006ee8 <ps96_process_heatdock_msg>:

int ps96_process_heatdock_msg(uint8_t cmd, uint8_t *data, int dlen)
{
 8006ee8:	b5b0      	push	{r4, r5, r7, lr}
 8006eea:	b090      	sub	sp, #64	@ 0x40
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	4603      	mov	r3, r0
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
 8006ef4:	73fb      	strb	r3, [r7, #15]

	unsigned char *comTxBuff, *pbuff;
	int txlen = 0;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	int i, j, k;
    int offs = 0;
 8006efa:	2300      	movs	r3, #0
 8006efc:	62fb      	str	r3, [r7, #44]	@ 0x2c

	uint16_t v_u16;

	uint8_t dock_id, index;
	uint8_t status = 0;
 8006efe:	2300      	movs	r3, #0
 8006f00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	heat_dock_st *p_dock;
    
    unsigned char txBuff[8] = {0, 1, 2, 3, 4, 5};
 8006f04:	4aaa      	ldr	r2, [pc, #680]	@ (80071b0 <ps96_process_heatdock_msg+0x2c8>)
 8006f06:	f107 0310 	add.w	r3, r7, #16
 8006f0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006f0e:	6018      	str	r0, [r3, #0]
 8006f10:	3304      	adds	r3, #4
 8006f12:	8019      	strh	r1, [r3, #0]
 8006f14:	3302      	adds	r3, #2
 8006f16:	0c0a      	lsrs	r2, r1, #16
 8006f18:	701a      	strb	r2, [r3, #0]
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	75fb      	strb	r3, [r7, #23]

    printfln("ps96_process %#.2x heatdock_msg %d bytes", cmd, dlen);

    reset_dockid_table();
 8006f1e:	2215      	movs	r2, #21
 8006f20:	2100      	movs	r1, #0
 8006f22:	48a4      	ldr	r0, [pc, #656]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 8006f24:	f001 f94a 	bl	80081bc <memset>
    
    switch(cmd){
 8006f28:	7bfb      	ldrb	r3, [r7, #15]
 8006f2a:	3b61      	subs	r3, #97	@ 0x61
 8006f2c:	2b07      	cmp	r3, #7
 8006f2e:	f200 819f 	bhi.w	8007270 <ps96_process_heatdock_msg+0x388>
 8006f32:	a201      	add	r2, pc, #4	@ (adr r2, 8006f38 <ps96_process_heatdock_msg+0x50>)
 8006f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f38:	08006f83 	.word	0x08006f83
 8006f3c:	08006f83 	.word	0x08006f83
 8006f40:	08006f83 	.word	0x08006f83
 8006f44:	08006f83 	.word	0x08006f83
 8006f48:	08007151 	.word	0x08007151
 8006f4c:	08006f83 	.word	0x08006f83
 8006f50:	08007151 	.word	0x08007151
 8006f54:	08006f59 	.word	0x08006f59
        case PCR_INPLACE:
        	if(dlen == 0){
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d111      	bne.n	8006f82 <ps96_process_heatdock_msg+0x9a>
        		for(i=0; i<NUM_COMS; i++){
 8006f5e:	2300      	movs	r3, #0
 8006f60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f62:	e00a      	b.n	8006f7a <ps96_process_heatdock_msg+0x92>
					send_heatdock_request(i, cmd, txBuff, 6);
 8006f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f66:	b2d8      	uxtb	r0, r3
 8006f68:	f107 0210 	add.w	r2, r7, #16
 8006f6c:	7bf9      	ldrb	r1, [r7, #15]
 8006f6e:	2306      	movs	r3, #6
 8006f70:	f7ff ff9a 	bl	8006ea8 <send_heatdock_request>
        		for(i=0; i<NUM_COMS; i++){
 8006f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f76:	3301      	adds	r3, #1
 8006f78:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f7c:	2b02      	cmp	r3, #2
 8006f7e:	ddf1      	ble.n	8006f64 <ps96_process_heatdock_msg+0x7c>
				}
        		break;
 8006f80:	e176      	b.n	8007270 <ps96_process_heatdock_msg+0x388>
        case PCR_STOPHEAT:
        case PCR_CURTEMP:
        case PCR_GETTEMP:
        case PCR_GETTIME:

            for(offs=0; offs<dlen; offs++){
 8006f82:	2300      	movs	r3, #0
 8006f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f86:	e039      	b.n	8006ffc <ps96_process_heatdock_msg+0x114>
                index = data[offs];
 8006f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f8a:	68ba      	ldr	r2, [r7, #8]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	76bb      	strb	r3, [r7, #26]
                printfln("%#.2x", index);
                if(index < NUM_DOCKS){
 8006f92:	7ebb      	ldrb	r3, [r7, #26]
 8006f94:	2b11      	cmp	r3, #17
 8006f96:	d82b      	bhi.n	8006ff0 <ps96_process_heatdock_msg+0x108>
                    p_dock = &heat_docks[index];
 8006f98:	7ebb      	ldrb	r3, [r7, #26]
 8006f9a:	011b      	lsls	r3, r3, #4
 8006f9c:	4a86      	ldr	r2, [pc, #536]	@ (80071b8 <ps96_process_heatdock_msg+0x2d0>)
 8006f9e:	4413      	add	r3, r2
 8006fa0:	627b      	str	r3, [r7, #36]	@ 0x24
                    addto_dockid_table(p_dock);
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa4:	789b      	ldrb	r3, [r3, #2]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	461c      	mov	r4, r3
 8006faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fac:	789b      	ldrb	r3, [r3, #2]
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	4980      	ldr	r1, [pc, #512]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 8006fb4:	4613      	mov	r3, r2
 8006fb6:	00db      	lsls	r3, r3, #3
 8006fb8:	1a9b      	subs	r3, r3, r2
 8006fba:	440b      	add	r3, r1
 8006fbc:	3306      	adds	r3, #6
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	b2d9      	uxtb	r1, r3
 8006fc2:	1c4b      	adds	r3, r1, #1
 8006fc4:	b2dd      	uxtb	r5, r3
 8006fc6:	487b      	ldr	r0, [pc, #492]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 8006fc8:	4613      	mov	r3, r2
 8006fca:	00db      	lsls	r3, r3, #3
 8006fcc:	1a9b      	subs	r3, r3, r2
 8006fce:	4403      	add	r3, r0
 8006fd0:	3306      	adds	r3, #6
 8006fd2:	462a      	mov	r2, r5
 8006fd4:	701a      	strb	r2, [r3, #0]
 8006fd6:	4608      	mov	r0, r1
 8006fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fda:	785b      	ldrb	r3, [r3, #1]
 8006fdc:	b2d9      	uxtb	r1, r3
 8006fde:	4a75      	ldr	r2, [pc, #468]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 8006fe0:	4623      	mov	r3, r4
 8006fe2:	00db      	lsls	r3, r3, #3
 8006fe4:	1b1b      	subs	r3, r3, r4
 8006fe6:	4413      	add	r3, r2
 8006fe8:	4403      	add	r3, r0
 8006fea:	460a      	mov	r2, r1
 8006fec:	701a      	strb	r2, [r3, #0]
 8006fee:	e002      	b.n	8006ff6 <ps96_process_heatdock_msg+0x10e>
                }else{
                    status = 0x01;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            for(offs=0; offs<dlen; offs++){
 8006ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff8:	3301      	adds	r3, #1
 8006ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ffc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	429a      	cmp	r2, r3
 8007002:	dbc1      	blt.n	8006f88 <ps96_process_heatdock_msg+0xa0>
                }
            }
            for(i=0; i<NUM_COMS; i++){
 8007004:	2300      	movs	r3, #0
 8007006:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007008:	e022      	b.n	8007050 <ps96_process_heatdock_msg+0x168>
                printfln("%d com , count = %d", i, dockid_table[i].count);
                if(dockid_table[i].count > 0){
 800700a:	496a      	ldr	r1, [pc, #424]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 800700c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800700e:	4613      	mov	r3, r2
 8007010:	00db      	lsls	r3, r3, #3
 8007012:	1a9b      	subs	r3, r3, r2
 8007014:	440b      	add	r3, r1
 8007016:	3306      	adds	r3, #6
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	b2db      	uxtb	r3, r3
 800701c:	2b00      	cmp	r3, #0
 800701e:	d014      	beq.n	800704a <ps96_process_heatdock_msg+0x162>
                    send_heatdock_request(i, cmd, dockid_table[i].idtable, dockid_table[i].count);
 8007020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007022:	b2d8      	uxtb	r0, r3
 8007024:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007026:	4613      	mov	r3, r2
 8007028:	00db      	lsls	r3, r3, #3
 800702a:	1a9b      	subs	r3, r3, r2
 800702c:	4a61      	ldr	r2, [pc, #388]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 800702e:	189c      	adds	r4, r3, r2
 8007030:	4960      	ldr	r1, [pc, #384]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 8007032:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007034:	4613      	mov	r3, r2
 8007036:	00db      	lsls	r3, r3, #3
 8007038:	1a9b      	subs	r3, r3, r2
 800703a:	440b      	add	r3, r1
 800703c:	3306      	adds	r3, #6
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	b2db      	uxtb	r3, r3
 8007042:	7bf9      	ldrb	r1, [r7, #15]
 8007044:	4622      	mov	r2, r4
 8007046:	f7ff ff2f 	bl	8006ea8 <send_heatdock_request>
            for(i=0; i<NUM_COMS; i++){
 800704a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704c:	3301      	adds	r3, #1
 800704e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007052:	2b02      	cmp	r3, #2
 8007054:	ddd9      	ble.n	800700a <ps96_process_heatdock_msg+0x122>
                }
            }
            break;
 8007056:	e10b      	b.n	8007270 <ps96_process_heatdock_msg+0x388>
        case PCR_SETTEMP:
        case PCR_SETTIME:
            while(offs < dlen){
                index = data[offs++];
 8007058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800705a:	1c5a      	adds	r2, r3, #1
 800705c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800705e:	461a      	mov	r2, r3
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	4413      	add	r3, r2
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	76bb      	strb	r3, [r7, #26]
                printfln("%#.2x", index);
                if(index < NUM_DOCKS){
 8007068:	7ebb      	ldrb	r3, [r7, #26]
 800706a:	2b11      	cmp	r3, #17
 800706c:	d82b      	bhi.n	80070c6 <ps96_process_heatdock_msg+0x1de>
                    p_dock = &heat_docks[index];
 800706e:	7ebb      	ldrb	r3, [r7, #26]
 8007070:	011b      	lsls	r3, r3, #4
 8007072:	4a51      	ldr	r2, [pc, #324]	@ (80071b8 <ps96_process_heatdock_msg+0x2d0>)
 8007074:	4413      	add	r3, r2
 8007076:	627b      	str	r3, [r7, #36]	@ 0x24
                    addto_dockid_table(p_dock);
 8007078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707a:	789b      	ldrb	r3, [r3, #2]
 800707c:	b2db      	uxtb	r3, r3
 800707e:	461c      	mov	r4, r3
 8007080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007082:	789b      	ldrb	r3, [r3, #2]
 8007084:	b2db      	uxtb	r3, r3
 8007086:	461a      	mov	r2, r3
 8007088:	494a      	ldr	r1, [pc, #296]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 800708a:	4613      	mov	r3, r2
 800708c:	00db      	lsls	r3, r3, #3
 800708e:	1a9b      	subs	r3, r3, r2
 8007090:	440b      	add	r3, r1
 8007092:	3306      	adds	r3, #6
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	b2d9      	uxtb	r1, r3
 8007098:	1c4b      	adds	r3, r1, #1
 800709a:	b2dd      	uxtb	r5, r3
 800709c:	4845      	ldr	r0, [pc, #276]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 800709e:	4613      	mov	r3, r2
 80070a0:	00db      	lsls	r3, r3, #3
 80070a2:	1a9b      	subs	r3, r3, r2
 80070a4:	4403      	add	r3, r0
 80070a6:	3306      	adds	r3, #6
 80070a8:	462a      	mov	r2, r5
 80070aa:	701a      	strb	r2, [r3, #0]
 80070ac:	4608      	mov	r0, r1
 80070ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b0:	785b      	ldrb	r3, [r3, #1]
 80070b2:	b2d9      	uxtb	r1, r3
 80070b4:	4a3f      	ldr	r2, [pc, #252]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 80070b6:	4623      	mov	r3, r4
 80070b8:	00db      	lsls	r3, r3, #3
 80070ba:	1b1b      	subs	r3, r3, r4
 80070bc:	4413      	add	r3, r2
 80070be:	4403      	add	r3, r0
 80070c0:	460a      	mov	r2, r1
 80070c2:	701a      	strb	r2, [r3, #0]
 80070c4:	e004      	b.n	80070d0 <ps96_process_heatdock_msg+0x1e8>
                }else{
                    p_dock = NULL;
 80070c6:	2300      	movs	r3, #0
 80070c8:	627b      	str	r3, [r7, #36]	@ 0x24
                    status = 0x01;
 80070ca:	2301      	movs	r3, #1
 80070cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                }
                for(i=0; i<NUM_HEAT_TC; i++){
 80070d0:	2300      	movs	r3, #0
 80070d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80070d4:	e039      	b.n	800714a <ps96_process_heatdock_msg+0x262>
                    v_u16 = data[offs++] << 8;
 80070d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d8:	1c5a      	adds	r2, r3, #1
 80070da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070dc:	461a      	mov	r2, r3
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	4413      	add	r3, r2
 80070e2:	781b      	ldrb	r3, [r3, #0]
 80070e4:	021b      	lsls	r3, r3, #8
 80070e6:	857b      	strh	r3, [r7, #42]	@ 0x2a
                    v_u16 |= data[offs++] << 0;
 80070e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ea:	1c5a      	adds	r2, r3, #1
 80070ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070ee:	461a      	mov	r2, r3
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	4413      	add	r3, r2
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	b21a      	sxth	r2, r3
 80070f8:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80070fc:	4313      	orrs	r3, r2
 80070fe:	b21b      	sxth	r3, r3
 8007100:	857b      	strh	r3, [r7, #42]	@ 0x2a
                    if(p_dock){
 8007102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007104:	2b00      	cmp	r3, #0
 8007106:	d01d      	beq.n	8007144 <ps96_process_heatdock_msg+0x25c>
                        if(cmd == PCR_SETTEMP){
 8007108:	7bfb      	ldrb	r3, [r7, #15]
 800710a:	2b65      	cmp	r3, #101	@ 0x65
 800710c:	d10b      	bne.n	8007126 <ps96_process_heatdock_msg+0x23e>
                            p_dock->tcs[i]->target_temperature = v_u16;
 800710e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	4413      	add	r3, r2
 8007116:	685c      	ldr	r4, [r3, #4]
 8007118:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800711a:	4618      	mov	r0, r3
 800711c:	f7f9 fdd6 	bl	8000ccc <__aeabi_ui2f>
 8007120:	4603      	mov	r3, r0
 8007122:	60a3      	str	r3, [r4, #8]
 8007124:	e00e      	b.n	8007144 <ps96_process_heatdock_msg+0x25c>
                        }else if(cmd == PCR_SETTIME){
 8007126:	7bfb      	ldrb	r3, [r7, #15]
 8007128:	2b67      	cmp	r3, #103	@ 0x67
 800712a:	d10b      	bne.n	8007144 <ps96_process_heatdock_msg+0x25c>
                            p_dock->tcs[i]->duration = v_u16 * 1000L;
 800712c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800712e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007132:	fb02 f103 	mul.w	r1, r2, r3
 8007136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	4413      	add	r3, r2
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	460a      	mov	r2, r1
 8007142:	605a      	str	r2, [r3, #4]
                for(i=0; i<NUM_HEAT_TC; i++){
 8007144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007146:	3301      	adds	r3, #1
 8007148:	63bb      	str	r3, [r7, #56]	@ 0x38
 800714a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714c:	2b02      	cmp	r3, #2
 800714e:	ddc2      	ble.n	80070d6 <ps96_process_heatdock_msg+0x1ee>
            while(offs < dlen){
 8007150:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	429a      	cmp	r2, r3
 8007156:	f6ff af7f 	blt.w	8007058 <ps96_process_heatdock_msg+0x170>
                        }
                    }
                }
            }
            
            for(i=0; i<NUM_COMS; i++){
 800715a:	2300      	movs	r3, #0
 800715c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800715e:	e082      	b.n	8007266 <ps96_process_heatdock_msg+0x37e>
                
                printfln("%d com , count = %d", i, dockid_table[i].count);

                for(j=0; j<dockid_table[i].count; j++){
 8007160:	2300      	movs	r3, #0
 8007162:	637b      	str	r3, [r7, #52]	@ 0x34
 8007164:	e06f      	b.n	8007246 <ps96_process_heatdock_msg+0x35e>
					pbuff = txBuff;
 8007166:	f107 0310 	add.w	r3, r7, #16
 800716a:	61fb      	str	r3, [r7, #28]
					txlen = 0;
 800716c:	2300      	movs	r3, #0
 800716e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    dock_id = dockid_table[i].idtable[j];
 8007170:	4910      	ldr	r1, [pc, #64]	@ (80071b4 <ps96_process_heatdock_msg+0x2cc>)
 8007172:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007174:	4613      	mov	r3, r2
 8007176:	00db      	lsls	r3, r3, #3
 8007178:	1a9b      	subs	r3, r3, r2
 800717a:	18ca      	adds	r2, r1, r3
 800717c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800717e:	4413      	add	r3, r2
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	76fb      	strb	r3, [r7, #27]
                    printfln("%d com , idtable[%d] = %d", i, j, dock_id);
                    p_dock = heat_coms[i].docks[dock_id];
 8007184:	7ef9      	ldrb	r1, [r7, #27]
 8007186:	480d      	ldr	r0, [pc, #52]	@ (80071bc <ps96_process_heatdock_msg+0x2d4>)
 8007188:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800718a:	4613      	mov	r3, r2
 800718c:	00db      	lsls	r3, r3, #3
 800718e:	1a9b      	subs	r3, r3, r2
 8007190:	440b      	add	r3, r1
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	4403      	add	r3, r0
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	627b      	str	r3, [r7, #36]	@ 0x24
                    pbuff[txlen++] = dock_id;
 800719a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800719c:	1c5a      	adds	r2, r3, #1
 800719e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80071a0:	461a      	mov	r2, r3
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	4413      	add	r3, r2
 80071a6:	7efa      	ldrb	r2, [r7, #27]
 80071a8:	701a      	strb	r2, [r3, #0]
                    for(k=0; k<NUM_HEAT_TC; k++){
 80071aa:	2300      	movs	r3, #0
 80071ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80071ae:	e03b      	b.n	8007228 <ps96_process_heatdock_msg+0x340>
 80071b0:	0800a57c 	.word	0x0800a57c
 80071b4:	20001128 	.word	0x20001128
 80071b8:	20000fb4 	.word	0x20000fb4
 80071bc:	200010d4 	.word	0x200010d4
                        if(cmd == PCR_SETTEMP){
 80071c0:	7bfb      	ldrb	r3, [r7, #15]
 80071c2:	2b65      	cmp	r3, #101	@ 0x65
 80071c4:	d10b      	bne.n	80071de <ps96_process_heatdock_msg+0x2f6>
                            v_u16 = p_dock->tcs[k]->target_temperature;
 80071c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4413      	add	r3, r2
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	4618      	mov	r0, r3
 80071d4:	f7f9 fdd2 	bl	8000d7c <__aeabi_f2uiz>
 80071d8:	4603      	mov	r3, r0
 80071da:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80071dc:	e00d      	b.n	80071fa <ps96_process_heatdock_msg+0x312>
                        }else if(cmd == PCR_SETTIME){
 80071de:	7bfb      	ldrb	r3, [r7, #15]
 80071e0:	2b67      	cmp	r3, #103	@ 0x67
 80071e2:	d10a      	bne.n	80071fa <ps96_process_heatdock_msg+0x312>
                            v_u16 = p_dock->tcs[k]->duration / 1000L;
 80071e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	4413      	add	r3, r2
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	4a22      	ldr	r2, [pc, #136]	@ (800727c <ps96_process_heatdock_msg+0x394>)
 80071f2:	fba2 2303 	umull	r2, r3, r2, r3
 80071f6:	099b      	lsrs	r3, r3, #6
 80071f8:	857b      	strh	r3, [r7, #42]	@ 0x2a
                        }
                        pbuff[txlen++] = (v_u16 >> 8) & 0xff;
 80071fa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80071fc:	0a1b      	lsrs	r3, r3, #8
 80071fe:	b299      	uxth	r1, r3
 8007200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007202:	1c5a      	adds	r2, r3, #1
 8007204:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007206:	461a      	mov	r2, r3
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	4413      	add	r3, r2
 800720c:	b2ca      	uxtb	r2, r1
 800720e:	701a      	strb	r2, [r3, #0]
                        pbuff[txlen++] = (v_u16 >> 0) & 0xff;
 8007210:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007216:	461a      	mov	r2, r3
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	4413      	add	r3, r2
 800721c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800721e:	b2d2      	uxtb	r2, r2
 8007220:	701a      	strb	r2, [r3, #0]
                    for(k=0; k<NUM_HEAT_TC; k++){
 8007222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007224:	3301      	adds	r3, #1
 8007226:	633b      	str	r3, [r7, #48]	@ 0x30
 8007228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722a:	2b02      	cmp	r3, #2
 800722c:	ddc8      	ble.n	80071c0 <ps96_process_heatdock_msg+0x2d8>
                    }
					send_heatdock_request(i, cmd, txBuff, txlen);
 800722e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007230:	b2d8      	uxtb	r0, r3
 8007232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007234:	b2db      	uxtb	r3, r3
 8007236:	f107 0210 	add.w	r2, r7, #16
 800723a:	7bf9      	ldrb	r1, [r7, #15]
 800723c:	f7ff fe34 	bl	8006ea8 <send_heatdock_request>
                for(j=0; j<dockid_table[i].count; j++){
 8007240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007242:	3301      	adds	r3, #1
 8007244:	637b      	str	r3, [r7, #52]	@ 0x34
 8007246:	490e      	ldr	r1, [pc, #56]	@ (8007280 <ps96_process_heatdock_msg+0x398>)
 8007248:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800724a:	4613      	mov	r3, r2
 800724c:	00db      	lsls	r3, r3, #3
 800724e:	1a9b      	subs	r3, r3, r2
 8007250:	440b      	add	r3, r1
 8007252:	3306      	adds	r3, #6
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	b2db      	uxtb	r3, r3
 8007258:	461a      	mov	r2, r3
 800725a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800725c:	4293      	cmp	r3, r2
 800725e:	db82      	blt.n	8007166 <ps96_process_heatdock_msg+0x27e>
            for(i=0; i<NUM_COMS; i++){
 8007260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007262:	3301      	adds	r3, #1
 8007264:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007268:	2b02      	cmp	r3, #2
 800726a:	f77f af79 	ble.w	8007160 <ps96_process_heatdock_msg+0x278>
                }
                
            }

            break;
 800726e:	bf00      	nop

    }


	return 0;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3740      	adds	r7, #64	@ 0x40
 8007276:	46bd      	mov	sp, r7
 8007278:	bdb0      	pop	{r4, r5, r7, pc}
 800727a:	bf00      	nop
 800727c:	10624dd3 	.word	0x10624dd3
 8007280:	20001128 	.word	0x20001128

08007284 <send_ps96msg>:
#define     FRAME_STATE_INDEX	     1   //å€’æ•°2
#define     FRAME_CRC_INDEX	         0   //å€’æ•°1
#define     PERDATALTH	             2   //å•ä¸ªæ•°æ®é•¿åº¦

int send_ps96msg(unsigned char cmd, unsigned char *pbuff, unsigned char *pdata, unsigned int dlen)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b086      	sub	sp, #24
 8007288:	af00      	add	r7, sp, #0
 800728a:	60b9      	str	r1, [r7, #8]
 800728c:	607a      	str	r2, [r7, #4]
 800728e:	603b      	str	r3, [r7, #0]
 8007290:	4603      	mov	r3, r0
 8007292:	73fb      	strb	r3, [r7, #15]
    unsigned int frm_len = dlen + 5;
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	3305      	adds	r3, #5
 8007298:	617b      	str	r3, [r7, #20]

    pbuff[0]  = FRAME_HEAD;
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	225e      	movs	r2, #94	@ 0x5e
 800729e:	701a      	strb	r2, [r3, #0]
    pbuff[1]  = cmd | 0X80;
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	3301      	adds	r3, #1
 80072a4:	7bfa      	ldrb	r2, [r7, #15]
 80072a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80072aa:	b2d2      	uxtb	r2, r2
 80072ac:	701a      	strb	r2, [r3, #0]
    pbuff[2]  = 0;
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	3302      	adds	r3, #2
 80072b2:	2200      	movs	r2, #0
 80072b4:	701a      	strb	r2, [r3, #0]
    pbuff[3]  = frm_len & 0xff;
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	3303      	adds	r3, #3
 80072ba:	697a      	ldr	r2, [r7, #20]
 80072bc:	b2d2      	uxtb	r2, r2
 80072be:	701a      	strb	r2, [r3, #0]


    if(pdata && (dlen > 0)){
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d009      	beq.n	80072da <send_ps96msg+0x56>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d006      	beq.n	80072da <send_ps96msg+0x56>
        memcpy(&pbuff[4], pdata, dlen);
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	3304      	adds	r3, #4
 80072d0:	683a      	ldr	r2, [r7, #0]
 80072d2:	6879      	ldr	r1, [r7, #4]
 80072d4:	4618      	mov	r0, r3
 80072d6:	f000 fffe 	bl	80082d6 <memcpy>
    }

    dlen = frm_len - 1;
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	3b01      	subs	r3, #1
 80072de:	603b      	str	r3, [r7, #0]
    pbuff[dlen++] = (unsigned char) calc_rcc(pbuff, dlen);
 80072e0:	6839      	ldr	r1, [r7, #0]
 80072e2:	68b8      	ldr	r0, [r7, #8]
 80072e4:	f7fe ff50 	bl	8006188 <calc_rcc>
 80072e8:	4601      	mov	r1, r0
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	1c5a      	adds	r2, r3, #1
 80072ee:	603a      	str	r2, [r7, #0]
 80072f0:	68ba      	ldr	r2, [r7, #8]
 80072f2:	4413      	add	r3, r2
 80072f4:	b2ca      	uxtb	r2, r1
 80072f6:	701a      	strb	r2, [r3, #0]

    write_bus_msg(pbuff, frm_len);
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	4619      	mov	r1, r3
 80072fc:	68b8      	ldr	r0, [r7, #8]
 80072fe:	f7fe ff2f 	bl	8006160 <write_bus_msg>

    return 0;
 8007302:	2300      	movs	r3, #0
}
 8007304:	4618      	mov	r0, r3
 8007306:	3718      	adds	r7, #24
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <heatdock_response_handler>:


int heatdock_response_handler(uint8_t com_id, uint8_t cmd, uint8_t *data, int dlen)
{
 800730c:	b590      	push	{r4, r7, lr}
 800730e:	b09f      	sub	sp, #124	@ 0x7c
 8007310:	af00      	add	r7, sp, #0
 8007312:	60ba      	str	r2, [r7, #8]
 8007314:	607b      	str	r3, [r7, #4]
 8007316:	4603      	mov	r3, r0
 8007318:	73fb      	strb	r3, [r7, #15]
 800731a:	460b      	mov	r3, r1
 800731c:	73bb      	strb	r3, [r7, #14]
    uint8_t txbuff[80];
	uint8_t *pbuff = txbuff;
 800731e:	f107 0310 	add.w	r3, r7, #16
 8007322:	667b      	str	r3, [r7, #100]	@ 0x64
    uint8_t txlen = 0;
 8007324:	2300      	movs	r3, #0
 8007326:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	int i, offs = 0;
 800732a:	2300      	movs	r3, #0
 800732c:	66fb      	str	r3, [r7, #108]	@ 0x6c

	uint16_t v_u16;

	uint8_t dock_id;
	uint8_t status = 0;
 800732e:	2300      	movs	r3, #0
 8007330:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
	heat_dock_st *p_dock;
	
    pbuff += 4;
 8007334:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007336:	3304      	adds	r3, #4
 8007338:	667b      	str	r3, [r7, #100]	@ 0x64

    printfln("");
        
	if(cmd & 0x80){
 800733a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800733e:	2b00      	cmp	r3, #0
 8007340:	f280 817d 	bge.w	800763e <heatdock_response_handler+0x332>
        
        cmd &= 0x7f;
 8007344:	7bbb      	ldrb	r3, [r7, #14]
 8007346:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800734a:	73bb      	strb	r3, [r7, #14]

        printfln("heatdock_response : %d com , cmd %#.2x, %d bytes", com_id, cmd, dlen);

            
        switch(cmd){
 800734c:	7bbb      	ldrb	r3, [r7, #14]
 800734e:	3b61      	subs	r3, #97	@ 0x61
 8007350:	2b07      	cmp	r3, #7
 8007352:	bf8c      	ite	hi
 8007354:	2201      	movhi	r2, #1
 8007356:	2200      	movls	r2, #0
 8007358:	b2d2      	uxtb	r2, r2
 800735a:	2a00      	cmp	r2, #0
 800735c:	f040 816f 	bne.w	800763e <heatdock_response_handler+0x332>
 8007360:	2201      	movs	r2, #1
 8007362:	fa02 f303 	lsl.w	r3, r2, r3
 8007366:	f003 022c 	and.w	r2, r3, #44	@ 0x2c
 800736a:	2a00      	cmp	r2, #0
 800736c:	bf14      	ite	ne
 800736e:	2201      	movne	r2, #1
 8007370:	2200      	moveq	r2, #0
 8007372:	b2d2      	uxtb	r2, r2
 8007374:	2a00      	cmp	r2, #0
 8007376:	f040 809d 	bne.w	80074b4 <heatdock_response_handler+0x1a8>
 800737a:	f003 0283 	and.w	r2, r3, #131	@ 0x83
 800737e:	2a00      	cmp	r2, #0
 8007380:	bf14      	ite	ne
 8007382:	2201      	movne	r2, #1
 8007384:	2200      	moveq	r2, #0
 8007386:	b2d2      	uxtb	r2, r2
 8007388:	2a00      	cmp	r2, #0
 800738a:	d13d      	bne.n	8007408 <heatdock_response_handler+0xfc>
 800738c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007390:	2b00      	cmp	r3, #0
 8007392:	bf14      	ite	ne
 8007394:	2301      	movne	r3, #1
 8007396:	2300      	moveq	r3, #0
 8007398:	b2db      	uxtb	r3, r3
 800739a:	2b00      	cmp	r3, #0
 800739c:	f000 814f 	beq.w	800763e <heatdock_response_handler+0x332>

        case PCR_SETTEMP :
        case PCR_SETTIME :
        	dock_id = data[0];
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
        	status = data[1];
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	785b      	ldrb	r3, [r3, #1]
 80073ac:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
        	p_dock = heat_coms[com_id].docks[dock_id];
 80073b0:	7bfa      	ldrb	r2, [r7, #15]
 80073b2:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
 80073b6:	48a4      	ldr	r0, [pc, #656]	@ (8007648 <heatdock_response_handler+0x33c>)
 80073b8:	4613      	mov	r3, r2
 80073ba:	00db      	lsls	r3, r3, #3
 80073bc:	1a9b      	subs	r3, r3, r2
 80073be:	440b      	add	r3, r1
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	4403      	add	r3, r0
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	66bb      	str	r3, [r7, #104]	@ 0x68
        	pbuff[txlen++] = p_dock->idx;
 80073c8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80073cc:	1c5a      	adds	r2, r3, #1
 80073ce:	f887 2077 	strb.w	r2, [r7, #119]	@ 0x77
 80073d2:	461a      	mov	r2, r3
 80073d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073d6:	4413      	add	r3, r2
 80073d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80073da:	7812      	ldrb	r2, [r2, #0]
 80073dc:	b2d2      	uxtb	r2, r2
 80073de:	701a      	strb	r2, [r3, #0]
        	pbuff[txlen++] = status;
 80073e0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80073e4:	1c5a      	adds	r2, r3, #1
 80073e6:	f887 2077 	strb.w	r2, [r7, #119]	@ 0x77
 80073ea:	461a      	mov	r2, r3
 80073ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073ee:	4413      	add	r3, r2
 80073f0:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 80073f4:	701a      	strb	r2, [r3, #0]
        	send_ps96msg(cmd, txbuff, NULL, txlen);
 80073f6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80073fa:	f107 0110 	add.w	r1, r7, #16
 80073fe:	7bb8      	ldrb	r0, [r7, #14]
 8007400:	2200      	movs	r2, #0
 8007402:	f7ff ff3f 	bl	8007284 <send_ps96msg>
        	break;
 8007406:	e11a      	b.n	800763e <heatdock_response_handler+0x332>

		case PCR_STARTHEAT :
		case PCR_STOPHEAT :
		case PCR_INPLACE :
			dlen--;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	3b01      	subs	r3, #1
 800740c:	607b      	str	r3, [r7, #4]
			for(offs=0; offs<dlen; offs++){
 800740e:	2300      	movs	r3, #0
 8007410:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007412:	e038      	b.n	8007486 <heatdock_response_handler+0x17a>
				dock_id = data[offs] >> 1;
 8007414:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007416:	68ba      	ldr	r2, [r7, #8]
 8007418:	4413      	add	r3, r2
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	085b      	lsrs	r3, r3, #1
 800741e:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
				p_dock = heat_coms[com_id].docks[dock_id];
 8007422:	7bfa      	ldrb	r2, [r7, #15]
 8007424:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
 8007428:	4887      	ldr	r0, [pc, #540]	@ (8007648 <heatdock_response_handler+0x33c>)
 800742a:	4613      	mov	r3, r2
 800742c:	00db      	lsls	r3, r3, #3
 800742e:	1a9b      	subs	r3, r3, r2
 8007430:	440b      	add	r3, r1
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4403      	add	r3, r0
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	66bb      	str	r3, [r7, #104]	@ 0x68
				status = data[offs] & 0x1 ? 1 : 0;
 800743a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800743c:	68ba      	ldr	r2, [r7, #8]
 800743e:	4413      	add	r3, r2
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	f003 0301 	and.w	r3, r3, #1
 8007446:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
				pbuff[txlen++] = status | (p_dock->idx << 1);
 800744a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	b2db      	uxtb	r3, r3
 8007450:	b25b      	sxtb	r3, r3
 8007452:	005b      	lsls	r3, r3, #1
 8007454:	b25a      	sxtb	r2, r3
 8007456:	f997 3063 	ldrsb.w	r3, [r7, #99]	@ 0x63
 800745a:	4313      	orrs	r3, r2
 800745c:	b25a      	sxtb	r2, r3
 800745e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8007462:	1c59      	adds	r1, r3, #1
 8007464:	f887 1077 	strb.w	r1, [r7, #119]	@ 0x77
 8007468:	4619      	mov	r1, r3
 800746a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800746c:	440b      	add	r3, r1
 800746e:	b2d2      	uxtb	r2, r2
 8007470:	701a      	strb	r2, [r3, #0]
				if(cmd == PCR_INPLACE){
 8007472:	7bbb      	ldrb	r3, [r7, #14]
 8007474:	2b68      	cmp	r3, #104	@ 0x68
 8007476:	d103      	bne.n	8007480 <heatdock_response_handler+0x174>
					p_dock->in_place = status;
 8007478:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800747a:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800747e:	70da      	strb	r2, [r3, #3]
			for(offs=0; offs<dlen; offs++){
 8007480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007482:	3301      	adds	r3, #1
 8007484:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007486:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	429a      	cmp	r2, r3
 800748c:	dbc2      	blt.n	8007414 <heatdock_response_handler+0x108>
				}
			}
			pbuff[txlen++] = 0;
 800748e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8007492:	1c5a      	adds	r2, r3, #1
 8007494:	f887 2077 	strb.w	r2, [r7, #119]	@ 0x77
 8007498:	461a      	mov	r2, r3
 800749a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800749c:	4413      	add	r3, r2
 800749e:	2200      	movs	r2, #0
 80074a0:	701a      	strb	r2, [r3, #0]
			send_ps96msg(cmd, txbuff, NULL, txlen);
 80074a2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80074a6:	f107 0110 	add.w	r1, r7, #16
 80074aa:	7bb8      	ldrb	r0, [r7, #14]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f7ff fee9 	bl	8007284 <send_ps96msg>

			break;
 80074b2:	e0c4      	b.n	800763e <heatdock_response_handler+0x332>

		case PCR_CURTEMP :
		case PCR_GETTEMP :
		case PCR_GETTIME :
			dlen--;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	3b01      	subs	r3, #1
 80074b8:	607b      	str	r3, [r7, #4]
			dock_id = data[offs++];
 80074ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074bc:	1c5a      	adds	r2, r3, #1
 80074be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80074c0:	461a      	mov	r2, r3
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	4413      	add	r3, r2
 80074c6:	781b      	ldrb	r3, [r3, #0]
 80074c8:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
			status = data[dlen];
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	68ba      	ldr	r2, [r7, #8]
 80074d0:	4413      	add	r3, r2
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
			if(dock_id < NUM_COM_DOCKS){
 80074d8:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 80074dc:	2b05      	cmp	r3, #5
 80074de:	d818      	bhi.n	8007512 <heatdock_response_handler+0x206>
				p_dock = heat_coms[com_id].docks[dock_id];
 80074e0:	7bfa      	ldrb	r2, [r7, #15]
 80074e2:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
 80074e6:	4858      	ldr	r0, [pc, #352]	@ (8007648 <heatdock_response_handler+0x33c>)
 80074e8:	4613      	mov	r3, r2
 80074ea:	00db      	lsls	r3, r3, #3
 80074ec:	1a9b      	subs	r3, r3, r2
 80074ee:	440b      	add	r3, r1
 80074f0:	009b      	lsls	r3, r3, #2
 80074f2:	4403      	add	r3, r0
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	66bb      	str	r3, [r7, #104]	@ 0x68
				pbuff[txlen++] = p_dock->idx;
 80074f8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80074fc:	1c5a      	adds	r2, r3, #1
 80074fe:	f887 2077 	strb.w	r2, [r7, #119]	@ 0x77
 8007502:	461a      	mov	r2, r3
 8007504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007506:	4413      	add	r3, r2
 8007508:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800750a:	7812      	ldrb	r2, [r2, #0]
 800750c:	b2d2      	uxtb	r2, r2
 800750e:	701a      	strb	r2, [r3, #0]
 8007510:	e001      	b.n	8007516 <heatdock_response_handler+0x20a>
			}else{
//				pbuff[txlen++] = dock_id;
				p_dock = NULL;
 8007512:	2300      	movs	r3, #0
 8007514:	66bb      	str	r3, [r7, #104]	@ 0x68
			}
			i = 0;
 8007516:	2300      	movs	r3, #0
 8007518:	673b      	str	r3, [r7, #112]	@ 0x70
			while(offs<dlen){
 800751a:	e06f      	b.n	80075fc <heatdock_response_handler+0x2f0>
				v_u16 = data[offs++] << 8;
 800751c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007522:	461a      	mov	r2, r3
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	4413      	add	r3, r2
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	021b      	lsls	r3, r3, #8
 800752c:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
				v_u16 |= data[offs++] << 0;
 8007530:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007532:	1c5a      	adds	r2, r3, #1
 8007534:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007536:	461a      	mov	r2, r3
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	4413      	add	r3, r2
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	b21a      	sxth	r2, r3
 8007540:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
 8007544:	4313      	orrs	r3, r2
 8007546:	b21b      	sxth	r3, r3
 8007548:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
				pbuff[txlen++] = (v_u16 >> 8) & 0xff;
 800754c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8007550:	0a1b      	lsrs	r3, r3, #8
 8007552:	b29a      	uxth	r2, r3
 8007554:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8007558:	1c59      	adds	r1, r3, #1
 800755a:	f887 1077 	strb.w	r1, [r7, #119]	@ 0x77
 800755e:	4619      	mov	r1, r3
 8007560:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007562:	440b      	add	r3, r1
 8007564:	b2d2      	uxtb	r2, r2
 8007566:	701a      	strb	r2, [r3, #0]
				pbuff[txlen++] = (v_u16 >> 0) & 0xff;
 8007568:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800756c:	1c5a      	adds	r2, r3, #1
 800756e:	f887 2077 	strb.w	r2, [r7, #119]	@ 0x77
 8007572:	461a      	mov	r2, r3
 8007574:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007576:	4413      	add	r3, r2
 8007578:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 800757c:	b2d2      	uxtb	r2, r2
 800757e:	701a      	strb	r2, [r3, #0]
				if(p_dock == NULL){
 8007580:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007582:	2b00      	cmp	r3, #0
 8007584:	d039      	beq.n	80075fa <heatdock_response_handler+0x2ee>
					continue;
				}
				if(cmd == PCR_CURTEMP){
 8007586:	7bbb      	ldrb	r3, [r7, #14]
 8007588:	2b63      	cmp	r3, #99	@ 0x63
 800758a:	d112      	bne.n	80075b2 <heatdock_response_handler+0x2a6>
					p_dock->tcs[i]->current_temperature = v_u16 / 10;
 800758c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8007590:	4a2e      	ldr	r2, [pc, #184]	@ (800764c <heatdock_response_handler+0x340>)
 8007592:	fba2 2303 	umull	r2, r3, r2, r3
 8007596:	08db      	lsrs	r3, r3, #3
 8007598:	b29b      	uxth	r3, r3
 800759a:	4619      	mov	r1, r3
 800759c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800759e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	4413      	add	r3, r2
 80075a4:	685c      	ldr	r4, [r3, #4]
 80075a6:	4608      	mov	r0, r1
 80075a8:	f7f9 fb94 	bl	8000cd4 <__aeabi_i2f>
 80075ac:	4603      	mov	r3, r0
 80075ae:	60e3      	str	r3, [r4, #12]
 80075b0:	e01f      	b.n	80075f2 <heatdock_response_handler+0x2e6>
				}
				else if(cmd == PCR_GETTEMP){
 80075b2:	7bbb      	ldrb	r3, [r7, #14]
 80075b4:	2b64      	cmp	r3, #100	@ 0x64
 80075b6:	d10c      	bne.n	80075d2 <heatdock_response_handler+0x2c6>
					p_dock->tcs[i]->target_temperature = v_u16;
 80075b8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80075ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	4413      	add	r3, r2
 80075c0:	685c      	ldr	r4, [r3, #4]
 80075c2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7f9 fb80 	bl	8000ccc <__aeabi_ui2f>
 80075cc:	4603      	mov	r3, r0
 80075ce:	60a3      	str	r3, [r4, #8]
 80075d0:	e00f      	b.n	80075f2 <heatdock_response_handler+0x2e6>
				}
				else if(cmd == PCR_GETTIME){
 80075d2:	7bbb      	ldrb	r3, [r7, #14]
 80075d4:	2b66      	cmp	r3, #102	@ 0x66
 80075d6:	d10c      	bne.n	80075f2 <heatdock_response_handler+0x2e6>
					p_dock->tcs[i]->duration = v_u16 * 1000;
 80075d8:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80075dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80075e0:	fb02 f103 	mul.w	r1, r2, r3
 80075e4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80075e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075e8:	009b      	lsls	r3, r3, #2
 80075ea:	4413      	add	r3, r2
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	460a      	mov	r2, r1
 80075f0:	605a      	str	r2, [r3, #4]
				}
				i++;
 80075f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075f4:	3301      	adds	r3, #1
 80075f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80075f8:	e000      	b.n	80075fc <heatdock_response_handler+0x2f0>
					continue;
 80075fa:	bf00      	nop
			while(offs<dlen){
 80075fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	429a      	cmp	r2, r3
 8007602:	db8b      	blt.n	800751c <heatdock_response_handler+0x210>
			}
			for(i=0; i<NUM_HEAT_TC; i++){
 8007604:	2300      	movs	r3, #0
 8007606:	673b      	str	r3, [r7, #112]	@ 0x70
 8007608:	e002      	b.n	8007610 <heatdock_response_handler+0x304>
 800760a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800760c:	3301      	adds	r3, #1
 800760e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007610:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007612:	2b02      	cmp	r3, #2
 8007614:	ddf9      	ble.n	800760a <heatdock_response_handler+0x2fe>
			}
			pbuff[txlen++] = status;
 8007616:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800761a:	1c5a      	adds	r2, r3, #1
 800761c:	f887 2077 	strb.w	r2, [r7, #119]	@ 0x77
 8007620:	461a      	mov	r2, r3
 8007622:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007624:	4413      	add	r3, r2
 8007626:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800762a:	701a      	strb	r2, [r3, #0]
			send_ps96msg(cmd, txbuff, NULL, txlen);
 800762c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8007630:	f107 0110 	add.w	r1, r7, #16
 8007634:	7bb8      	ldrb	r0, [r7, #14]
 8007636:	2200      	movs	r2, #0
 8007638:	f7ff fe24 	bl	8007284 <send_ps96msg>


			break;
 800763c:	bf00      	nop
        
        }
        
	}

	return 0;
 800763e:	2300      	movs	r3, #0
}
 8007640:	4618      	mov	r0, r3
 8007642:	377c      	adds	r7, #124	@ 0x7c
 8007644:	46bd      	mov	sp, r7
 8007646:	bd90      	pop	{r4, r7, pc}
 8007648:	200010d4 	.word	0x200010d4
 800764c:	cccccccd 	.word	0xcccccccd

08007650 <__cvt>:
 8007650:	2b00      	cmp	r3, #0
 8007652:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007656:	461d      	mov	r5, r3
 8007658:	bfbb      	ittet	lt
 800765a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800765e:	461d      	movlt	r5, r3
 8007660:	2300      	movge	r3, #0
 8007662:	232d      	movlt	r3, #45	@ 0x2d
 8007664:	b088      	sub	sp, #32
 8007666:	4614      	mov	r4, r2
 8007668:	bfb8      	it	lt
 800766a:	4614      	movlt	r4, r2
 800766c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800766e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007670:	7013      	strb	r3, [r2, #0]
 8007672:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007674:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007678:	f023 0820 	bic.w	r8, r3, #32
 800767c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007680:	d005      	beq.n	800768e <__cvt+0x3e>
 8007682:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007686:	d100      	bne.n	800768a <__cvt+0x3a>
 8007688:	3601      	adds	r6, #1
 800768a:	2302      	movs	r3, #2
 800768c:	e000      	b.n	8007690 <__cvt+0x40>
 800768e:	2303      	movs	r3, #3
 8007690:	aa07      	add	r2, sp, #28
 8007692:	9204      	str	r2, [sp, #16]
 8007694:	aa06      	add	r2, sp, #24
 8007696:	e9cd a202 	strd	sl, r2, [sp, #8]
 800769a:	e9cd 3600 	strd	r3, r6, [sp]
 800769e:	4622      	mov	r2, r4
 80076a0:	462b      	mov	r3, r5
 80076a2:	f000 fecd 	bl	8008440 <_dtoa_r>
 80076a6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80076aa:	4607      	mov	r7, r0
 80076ac:	d119      	bne.n	80076e2 <__cvt+0x92>
 80076ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80076b0:	07db      	lsls	r3, r3, #31
 80076b2:	d50e      	bpl.n	80076d2 <__cvt+0x82>
 80076b4:	eb00 0906 	add.w	r9, r0, r6
 80076b8:	2200      	movs	r2, #0
 80076ba:	2300      	movs	r3, #0
 80076bc:	4620      	mov	r0, r4
 80076be:	4629      	mov	r1, r5
 80076c0:	f7f9 f9de 	bl	8000a80 <__aeabi_dcmpeq>
 80076c4:	b108      	cbz	r0, 80076ca <__cvt+0x7a>
 80076c6:	f8cd 901c 	str.w	r9, [sp, #28]
 80076ca:	2230      	movs	r2, #48	@ 0x30
 80076cc:	9b07      	ldr	r3, [sp, #28]
 80076ce:	454b      	cmp	r3, r9
 80076d0:	d31e      	bcc.n	8007710 <__cvt+0xc0>
 80076d2:	4638      	mov	r0, r7
 80076d4:	9b07      	ldr	r3, [sp, #28]
 80076d6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80076d8:	1bdb      	subs	r3, r3, r7
 80076da:	6013      	str	r3, [r2, #0]
 80076dc:	b008      	add	sp, #32
 80076de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80076e6:	eb00 0906 	add.w	r9, r0, r6
 80076ea:	d1e5      	bne.n	80076b8 <__cvt+0x68>
 80076ec:	7803      	ldrb	r3, [r0, #0]
 80076ee:	2b30      	cmp	r3, #48	@ 0x30
 80076f0:	d10a      	bne.n	8007708 <__cvt+0xb8>
 80076f2:	2200      	movs	r2, #0
 80076f4:	2300      	movs	r3, #0
 80076f6:	4620      	mov	r0, r4
 80076f8:	4629      	mov	r1, r5
 80076fa:	f7f9 f9c1 	bl	8000a80 <__aeabi_dcmpeq>
 80076fe:	b918      	cbnz	r0, 8007708 <__cvt+0xb8>
 8007700:	f1c6 0601 	rsb	r6, r6, #1
 8007704:	f8ca 6000 	str.w	r6, [sl]
 8007708:	f8da 3000 	ldr.w	r3, [sl]
 800770c:	4499      	add	r9, r3
 800770e:	e7d3      	b.n	80076b8 <__cvt+0x68>
 8007710:	1c59      	adds	r1, r3, #1
 8007712:	9107      	str	r1, [sp, #28]
 8007714:	701a      	strb	r2, [r3, #0]
 8007716:	e7d9      	b.n	80076cc <__cvt+0x7c>

08007718 <__exponent>:
 8007718:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800771a:	2900      	cmp	r1, #0
 800771c:	bfb6      	itet	lt
 800771e:	232d      	movlt	r3, #45	@ 0x2d
 8007720:	232b      	movge	r3, #43	@ 0x2b
 8007722:	4249      	neglt	r1, r1
 8007724:	2909      	cmp	r1, #9
 8007726:	7002      	strb	r2, [r0, #0]
 8007728:	7043      	strb	r3, [r0, #1]
 800772a:	dd29      	ble.n	8007780 <__exponent+0x68>
 800772c:	f10d 0307 	add.w	r3, sp, #7
 8007730:	461d      	mov	r5, r3
 8007732:	270a      	movs	r7, #10
 8007734:	fbb1 f6f7 	udiv	r6, r1, r7
 8007738:	461a      	mov	r2, r3
 800773a:	fb07 1416 	mls	r4, r7, r6, r1
 800773e:	3430      	adds	r4, #48	@ 0x30
 8007740:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007744:	460c      	mov	r4, r1
 8007746:	2c63      	cmp	r4, #99	@ 0x63
 8007748:	4631      	mov	r1, r6
 800774a:	f103 33ff 	add.w	r3, r3, #4294967295
 800774e:	dcf1      	bgt.n	8007734 <__exponent+0x1c>
 8007750:	3130      	adds	r1, #48	@ 0x30
 8007752:	1e94      	subs	r4, r2, #2
 8007754:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007758:	4623      	mov	r3, r4
 800775a:	1c41      	adds	r1, r0, #1
 800775c:	42ab      	cmp	r3, r5
 800775e:	d30a      	bcc.n	8007776 <__exponent+0x5e>
 8007760:	f10d 0309 	add.w	r3, sp, #9
 8007764:	1a9b      	subs	r3, r3, r2
 8007766:	42ac      	cmp	r4, r5
 8007768:	bf88      	it	hi
 800776a:	2300      	movhi	r3, #0
 800776c:	3302      	adds	r3, #2
 800776e:	4403      	add	r3, r0
 8007770:	1a18      	subs	r0, r3, r0
 8007772:	b003      	add	sp, #12
 8007774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007776:	f813 6b01 	ldrb.w	r6, [r3], #1
 800777a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800777e:	e7ed      	b.n	800775c <__exponent+0x44>
 8007780:	2330      	movs	r3, #48	@ 0x30
 8007782:	3130      	adds	r1, #48	@ 0x30
 8007784:	7083      	strb	r3, [r0, #2]
 8007786:	70c1      	strb	r1, [r0, #3]
 8007788:	1d03      	adds	r3, r0, #4
 800778a:	e7f1      	b.n	8007770 <__exponent+0x58>

0800778c <_printf_float>:
 800778c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007790:	b091      	sub	sp, #68	@ 0x44
 8007792:	460c      	mov	r4, r1
 8007794:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007798:	4616      	mov	r6, r2
 800779a:	461f      	mov	r7, r3
 800779c:	4605      	mov	r5, r0
 800779e:	f000 fd15 	bl	80081cc <_localeconv_r>
 80077a2:	6803      	ldr	r3, [r0, #0]
 80077a4:	4618      	mov	r0, r3
 80077a6:	9308      	str	r3, [sp, #32]
 80077a8:	f7f8 fd3e 	bl	8000228 <strlen>
 80077ac:	2300      	movs	r3, #0
 80077ae:	930e      	str	r3, [sp, #56]	@ 0x38
 80077b0:	f8d8 3000 	ldr.w	r3, [r8]
 80077b4:	9009      	str	r0, [sp, #36]	@ 0x24
 80077b6:	3307      	adds	r3, #7
 80077b8:	f023 0307 	bic.w	r3, r3, #7
 80077bc:	f103 0208 	add.w	r2, r3, #8
 80077c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80077c4:	f8d4 b000 	ldr.w	fp, [r4]
 80077c8:	f8c8 2000 	str.w	r2, [r8]
 80077cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80077d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80077d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077d6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80077da:	f04f 32ff 	mov.w	r2, #4294967295
 80077de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80077e6:	4b9c      	ldr	r3, [pc, #624]	@ (8007a58 <_printf_float+0x2cc>)
 80077e8:	f7f9 f97c 	bl	8000ae4 <__aeabi_dcmpun>
 80077ec:	bb70      	cbnz	r0, 800784c <_printf_float+0xc0>
 80077ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077f2:	f04f 32ff 	mov.w	r2, #4294967295
 80077f6:	4b98      	ldr	r3, [pc, #608]	@ (8007a58 <_printf_float+0x2cc>)
 80077f8:	f7f9 f956 	bl	8000aa8 <__aeabi_dcmple>
 80077fc:	bb30      	cbnz	r0, 800784c <_printf_float+0xc0>
 80077fe:	2200      	movs	r2, #0
 8007800:	2300      	movs	r3, #0
 8007802:	4640      	mov	r0, r8
 8007804:	4649      	mov	r1, r9
 8007806:	f7f9 f945 	bl	8000a94 <__aeabi_dcmplt>
 800780a:	b110      	cbz	r0, 8007812 <_printf_float+0x86>
 800780c:	232d      	movs	r3, #45	@ 0x2d
 800780e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007812:	4a92      	ldr	r2, [pc, #584]	@ (8007a5c <_printf_float+0x2d0>)
 8007814:	4b92      	ldr	r3, [pc, #584]	@ (8007a60 <_printf_float+0x2d4>)
 8007816:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800781a:	bf8c      	ite	hi
 800781c:	4690      	movhi	r8, r2
 800781e:	4698      	movls	r8, r3
 8007820:	2303      	movs	r3, #3
 8007822:	f04f 0900 	mov.w	r9, #0
 8007826:	6123      	str	r3, [r4, #16]
 8007828:	f02b 0304 	bic.w	r3, fp, #4
 800782c:	6023      	str	r3, [r4, #0]
 800782e:	4633      	mov	r3, r6
 8007830:	4621      	mov	r1, r4
 8007832:	4628      	mov	r0, r5
 8007834:	9700      	str	r7, [sp, #0]
 8007836:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007838:	f000 f9d4 	bl	8007be4 <_printf_common>
 800783c:	3001      	adds	r0, #1
 800783e:	f040 8090 	bne.w	8007962 <_printf_float+0x1d6>
 8007842:	f04f 30ff 	mov.w	r0, #4294967295
 8007846:	b011      	add	sp, #68	@ 0x44
 8007848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800784c:	4642      	mov	r2, r8
 800784e:	464b      	mov	r3, r9
 8007850:	4640      	mov	r0, r8
 8007852:	4649      	mov	r1, r9
 8007854:	f7f9 f946 	bl	8000ae4 <__aeabi_dcmpun>
 8007858:	b148      	cbz	r0, 800786e <_printf_float+0xe2>
 800785a:	464b      	mov	r3, r9
 800785c:	2b00      	cmp	r3, #0
 800785e:	bfb8      	it	lt
 8007860:	232d      	movlt	r3, #45	@ 0x2d
 8007862:	4a80      	ldr	r2, [pc, #512]	@ (8007a64 <_printf_float+0x2d8>)
 8007864:	bfb8      	it	lt
 8007866:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800786a:	4b7f      	ldr	r3, [pc, #508]	@ (8007a68 <_printf_float+0x2dc>)
 800786c:	e7d3      	b.n	8007816 <_printf_float+0x8a>
 800786e:	6863      	ldr	r3, [r4, #4]
 8007870:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8007874:	1c5a      	adds	r2, r3, #1
 8007876:	d13f      	bne.n	80078f8 <_printf_float+0x16c>
 8007878:	2306      	movs	r3, #6
 800787a:	6063      	str	r3, [r4, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8007882:	6023      	str	r3, [r4, #0]
 8007884:	9206      	str	r2, [sp, #24]
 8007886:	aa0e      	add	r2, sp, #56	@ 0x38
 8007888:	e9cd a204 	strd	sl, r2, [sp, #16]
 800788c:	aa0d      	add	r2, sp, #52	@ 0x34
 800788e:	9203      	str	r2, [sp, #12]
 8007890:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007894:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007898:	6863      	ldr	r3, [r4, #4]
 800789a:	4642      	mov	r2, r8
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	4628      	mov	r0, r5
 80078a0:	464b      	mov	r3, r9
 80078a2:	910a      	str	r1, [sp, #40]	@ 0x28
 80078a4:	f7ff fed4 	bl	8007650 <__cvt>
 80078a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80078aa:	4680      	mov	r8, r0
 80078ac:	2947      	cmp	r1, #71	@ 0x47
 80078ae:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80078b0:	d128      	bne.n	8007904 <_printf_float+0x178>
 80078b2:	1cc8      	adds	r0, r1, #3
 80078b4:	db02      	blt.n	80078bc <_printf_float+0x130>
 80078b6:	6863      	ldr	r3, [r4, #4]
 80078b8:	4299      	cmp	r1, r3
 80078ba:	dd40      	ble.n	800793e <_printf_float+0x1b2>
 80078bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80078c0:	fa5f fa8a 	uxtb.w	sl, sl
 80078c4:	4652      	mov	r2, sl
 80078c6:	3901      	subs	r1, #1
 80078c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80078cc:	910d      	str	r1, [sp, #52]	@ 0x34
 80078ce:	f7ff ff23 	bl	8007718 <__exponent>
 80078d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80078d4:	4681      	mov	r9, r0
 80078d6:	1813      	adds	r3, r2, r0
 80078d8:	2a01      	cmp	r2, #1
 80078da:	6123      	str	r3, [r4, #16]
 80078dc:	dc02      	bgt.n	80078e4 <_printf_float+0x158>
 80078de:	6822      	ldr	r2, [r4, #0]
 80078e0:	07d2      	lsls	r2, r2, #31
 80078e2:	d501      	bpl.n	80078e8 <_printf_float+0x15c>
 80078e4:	3301      	adds	r3, #1
 80078e6:	6123      	str	r3, [r4, #16]
 80078e8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d09e      	beq.n	800782e <_printf_float+0xa2>
 80078f0:	232d      	movs	r3, #45	@ 0x2d
 80078f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078f6:	e79a      	b.n	800782e <_printf_float+0xa2>
 80078f8:	2947      	cmp	r1, #71	@ 0x47
 80078fa:	d1bf      	bne.n	800787c <_printf_float+0xf0>
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d1bd      	bne.n	800787c <_printf_float+0xf0>
 8007900:	2301      	movs	r3, #1
 8007902:	e7ba      	b.n	800787a <_printf_float+0xee>
 8007904:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007908:	d9dc      	bls.n	80078c4 <_printf_float+0x138>
 800790a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800790e:	d118      	bne.n	8007942 <_printf_float+0x1b6>
 8007910:	2900      	cmp	r1, #0
 8007912:	6863      	ldr	r3, [r4, #4]
 8007914:	dd0b      	ble.n	800792e <_printf_float+0x1a2>
 8007916:	6121      	str	r1, [r4, #16]
 8007918:	b913      	cbnz	r3, 8007920 <_printf_float+0x194>
 800791a:	6822      	ldr	r2, [r4, #0]
 800791c:	07d0      	lsls	r0, r2, #31
 800791e:	d502      	bpl.n	8007926 <_printf_float+0x19a>
 8007920:	3301      	adds	r3, #1
 8007922:	440b      	add	r3, r1
 8007924:	6123      	str	r3, [r4, #16]
 8007926:	f04f 0900 	mov.w	r9, #0
 800792a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800792c:	e7dc      	b.n	80078e8 <_printf_float+0x15c>
 800792e:	b913      	cbnz	r3, 8007936 <_printf_float+0x1aa>
 8007930:	6822      	ldr	r2, [r4, #0]
 8007932:	07d2      	lsls	r2, r2, #31
 8007934:	d501      	bpl.n	800793a <_printf_float+0x1ae>
 8007936:	3302      	adds	r3, #2
 8007938:	e7f4      	b.n	8007924 <_printf_float+0x198>
 800793a:	2301      	movs	r3, #1
 800793c:	e7f2      	b.n	8007924 <_printf_float+0x198>
 800793e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007942:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007944:	4299      	cmp	r1, r3
 8007946:	db05      	blt.n	8007954 <_printf_float+0x1c8>
 8007948:	6823      	ldr	r3, [r4, #0]
 800794a:	6121      	str	r1, [r4, #16]
 800794c:	07d8      	lsls	r0, r3, #31
 800794e:	d5ea      	bpl.n	8007926 <_printf_float+0x19a>
 8007950:	1c4b      	adds	r3, r1, #1
 8007952:	e7e7      	b.n	8007924 <_printf_float+0x198>
 8007954:	2900      	cmp	r1, #0
 8007956:	bfcc      	ite	gt
 8007958:	2201      	movgt	r2, #1
 800795a:	f1c1 0202 	rsble	r2, r1, #2
 800795e:	4413      	add	r3, r2
 8007960:	e7e0      	b.n	8007924 <_printf_float+0x198>
 8007962:	6823      	ldr	r3, [r4, #0]
 8007964:	055a      	lsls	r2, r3, #21
 8007966:	d407      	bmi.n	8007978 <_printf_float+0x1ec>
 8007968:	6923      	ldr	r3, [r4, #16]
 800796a:	4642      	mov	r2, r8
 800796c:	4631      	mov	r1, r6
 800796e:	4628      	mov	r0, r5
 8007970:	47b8      	blx	r7
 8007972:	3001      	adds	r0, #1
 8007974:	d12b      	bne.n	80079ce <_printf_float+0x242>
 8007976:	e764      	b.n	8007842 <_printf_float+0xb6>
 8007978:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800797c:	f240 80dc 	bls.w	8007b38 <_printf_float+0x3ac>
 8007980:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007984:	2200      	movs	r2, #0
 8007986:	2300      	movs	r3, #0
 8007988:	f7f9 f87a 	bl	8000a80 <__aeabi_dcmpeq>
 800798c:	2800      	cmp	r0, #0
 800798e:	d033      	beq.n	80079f8 <_printf_float+0x26c>
 8007990:	2301      	movs	r3, #1
 8007992:	4631      	mov	r1, r6
 8007994:	4628      	mov	r0, r5
 8007996:	4a35      	ldr	r2, [pc, #212]	@ (8007a6c <_printf_float+0x2e0>)
 8007998:	47b8      	blx	r7
 800799a:	3001      	adds	r0, #1
 800799c:	f43f af51 	beq.w	8007842 <_printf_float+0xb6>
 80079a0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80079a4:	4543      	cmp	r3, r8
 80079a6:	db02      	blt.n	80079ae <_printf_float+0x222>
 80079a8:	6823      	ldr	r3, [r4, #0]
 80079aa:	07d8      	lsls	r0, r3, #31
 80079ac:	d50f      	bpl.n	80079ce <_printf_float+0x242>
 80079ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80079b2:	4631      	mov	r1, r6
 80079b4:	4628      	mov	r0, r5
 80079b6:	47b8      	blx	r7
 80079b8:	3001      	adds	r0, #1
 80079ba:	f43f af42 	beq.w	8007842 <_printf_float+0xb6>
 80079be:	f04f 0900 	mov.w	r9, #0
 80079c2:	f108 38ff 	add.w	r8, r8, #4294967295
 80079c6:	f104 0a1a 	add.w	sl, r4, #26
 80079ca:	45c8      	cmp	r8, r9
 80079cc:	dc09      	bgt.n	80079e2 <_printf_float+0x256>
 80079ce:	6823      	ldr	r3, [r4, #0]
 80079d0:	079b      	lsls	r3, r3, #30
 80079d2:	f100 8102 	bmi.w	8007bda <_printf_float+0x44e>
 80079d6:	68e0      	ldr	r0, [r4, #12]
 80079d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079da:	4298      	cmp	r0, r3
 80079dc:	bfb8      	it	lt
 80079de:	4618      	movlt	r0, r3
 80079e0:	e731      	b.n	8007846 <_printf_float+0xba>
 80079e2:	2301      	movs	r3, #1
 80079e4:	4652      	mov	r2, sl
 80079e6:	4631      	mov	r1, r6
 80079e8:	4628      	mov	r0, r5
 80079ea:	47b8      	blx	r7
 80079ec:	3001      	adds	r0, #1
 80079ee:	f43f af28 	beq.w	8007842 <_printf_float+0xb6>
 80079f2:	f109 0901 	add.w	r9, r9, #1
 80079f6:	e7e8      	b.n	80079ca <_printf_float+0x23e>
 80079f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	dc38      	bgt.n	8007a70 <_printf_float+0x2e4>
 80079fe:	2301      	movs	r3, #1
 8007a00:	4631      	mov	r1, r6
 8007a02:	4628      	mov	r0, r5
 8007a04:	4a19      	ldr	r2, [pc, #100]	@ (8007a6c <_printf_float+0x2e0>)
 8007a06:	47b8      	blx	r7
 8007a08:	3001      	adds	r0, #1
 8007a0a:	f43f af1a 	beq.w	8007842 <_printf_float+0xb6>
 8007a0e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007a12:	ea59 0303 	orrs.w	r3, r9, r3
 8007a16:	d102      	bne.n	8007a1e <_printf_float+0x292>
 8007a18:	6823      	ldr	r3, [r4, #0]
 8007a1a:	07d9      	lsls	r1, r3, #31
 8007a1c:	d5d7      	bpl.n	80079ce <_printf_float+0x242>
 8007a1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007a22:	4631      	mov	r1, r6
 8007a24:	4628      	mov	r0, r5
 8007a26:	47b8      	blx	r7
 8007a28:	3001      	adds	r0, #1
 8007a2a:	f43f af0a 	beq.w	8007842 <_printf_float+0xb6>
 8007a2e:	f04f 0a00 	mov.w	sl, #0
 8007a32:	f104 0b1a 	add.w	fp, r4, #26
 8007a36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a38:	425b      	negs	r3, r3
 8007a3a:	4553      	cmp	r3, sl
 8007a3c:	dc01      	bgt.n	8007a42 <_printf_float+0x2b6>
 8007a3e:	464b      	mov	r3, r9
 8007a40:	e793      	b.n	800796a <_printf_float+0x1de>
 8007a42:	2301      	movs	r3, #1
 8007a44:	465a      	mov	r2, fp
 8007a46:	4631      	mov	r1, r6
 8007a48:	4628      	mov	r0, r5
 8007a4a:	47b8      	blx	r7
 8007a4c:	3001      	adds	r0, #1
 8007a4e:	f43f aef8 	beq.w	8007842 <_printf_float+0xb6>
 8007a52:	f10a 0a01 	add.w	sl, sl, #1
 8007a56:	e7ee      	b.n	8007a36 <_printf_float+0x2aa>
 8007a58:	7fefffff 	.word	0x7fefffff
 8007a5c:	0800a6b3 	.word	0x0800a6b3
 8007a60:	0800a6af 	.word	0x0800a6af
 8007a64:	0800a6bb 	.word	0x0800a6bb
 8007a68:	0800a6b7 	.word	0x0800a6b7
 8007a6c:	0800a6bf 	.word	0x0800a6bf
 8007a70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a72:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007a76:	4553      	cmp	r3, sl
 8007a78:	bfa8      	it	ge
 8007a7a:	4653      	movge	r3, sl
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	4699      	mov	r9, r3
 8007a80:	dc36      	bgt.n	8007af0 <_printf_float+0x364>
 8007a82:	f04f 0b00 	mov.w	fp, #0
 8007a86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a8a:	f104 021a 	add.w	r2, r4, #26
 8007a8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a90:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a92:	eba3 0309 	sub.w	r3, r3, r9
 8007a96:	455b      	cmp	r3, fp
 8007a98:	dc31      	bgt.n	8007afe <_printf_float+0x372>
 8007a9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a9c:	459a      	cmp	sl, r3
 8007a9e:	dc3a      	bgt.n	8007b16 <_printf_float+0x38a>
 8007aa0:	6823      	ldr	r3, [r4, #0]
 8007aa2:	07da      	lsls	r2, r3, #31
 8007aa4:	d437      	bmi.n	8007b16 <_printf_float+0x38a>
 8007aa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007aa8:	ebaa 0903 	sub.w	r9, sl, r3
 8007aac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aae:	ebaa 0303 	sub.w	r3, sl, r3
 8007ab2:	4599      	cmp	r9, r3
 8007ab4:	bfa8      	it	ge
 8007ab6:	4699      	movge	r9, r3
 8007ab8:	f1b9 0f00 	cmp.w	r9, #0
 8007abc:	dc33      	bgt.n	8007b26 <_printf_float+0x39a>
 8007abe:	f04f 0800 	mov.w	r8, #0
 8007ac2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ac6:	f104 0b1a 	add.w	fp, r4, #26
 8007aca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007acc:	ebaa 0303 	sub.w	r3, sl, r3
 8007ad0:	eba3 0309 	sub.w	r3, r3, r9
 8007ad4:	4543      	cmp	r3, r8
 8007ad6:	f77f af7a 	ble.w	80079ce <_printf_float+0x242>
 8007ada:	2301      	movs	r3, #1
 8007adc:	465a      	mov	r2, fp
 8007ade:	4631      	mov	r1, r6
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	47b8      	blx	r7
 8007ae4:	3001      	adds	r0, #1
 8007ae6:	f43f aeac 	beq.w	8007842 <_printf_float+0xb6>
 8007aea:	f108 0801 	add.w	r8, r8, #1
 8007aee:	e7ec      	b.n	8007aca <_printf_float+0x33e>
 8007af0:	4642      	mov	r2, r8
 8007af2:	4631      	mov	r1, r6
 8007af4:	4628      	mov	r0, r5
 8007af6:	47b8      	blx	r7
 8007af8:	3001      	adds	r0, #1
 8007afa:	d1c2      	bne.n	8007a82 <_printf_float+0x2f6>
 8007afc:	e6a1      	b.n	8007842 <_printf_float+0xb6>
 8007afe:	2301      	movs	r3, #1
 8007b00:	4631      	mov	r1, r6
 8007b02:	4628      	mov	r0, r5
 8007b04:	920a      	str	r2, [sp, #40]	@ 0x28
 8007b06:	47b8      	blx	r7
 8007b08:	3001      	adds	r0, #1
 8007b0a:	f43f ae9a 	beq.w	8007842 <_printf_float+0xb6>
 8007b0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b10:	f10b 0b01 	add.w	fp, fp, #1
 8007b14:	e7bb      	b.n	8007a8e <_printf_float+0x302>
 8007b16:	4631      	mov	r1, r6
 8007b18:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	47b8      	blx	r7
 8007b20:	3001      	adds	r0, #1
 8007b22:	d1c0      	bne.n	8007aa6 <_printf_float+0x31a>
 8007b24:	e68d      	b.n	8007842 <_printf_float+0xb6>
 8007b26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b28:	464b      	mov	r3, r9
 8007b2a:	4631      	mov	r1, r6
 8007b2c:	4628      	mov	r0, r5
 8007b2e:	4442      	add	r2, r8
 8007b30:	47b8      	blx	r7
 8007b32:	3001      	adds	r0, #1
 8007b34:	d1c3      	bne.n	8007abe <_printf_float+0x332>
 8007b36:	e684      	b.n	8007842 <_printf_float+0xb6>
 8007b38:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007b3c:	f1ba 0f01 	cmp.w	sl, #1
 8007b40:	dc01      	bgt.n	8007b46 <_printf_float+0x3ba>
 8007b42:	07db      	lsls	r3, r3, #31
 8007b44:	d536      	bpl.n	8007bb4 <_printf_float+0x428>
 8007b46:	2301      	movs	r3, #1
 8007b48:	4642      	mov	r2, r8
 8007b4a:	4631      	mov	r1, r6
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	47b8      	blx	r7
 8007b50:	3001      	adds	r0, #1
 8007b52:	f43f ae76 	beq.w	8007842 <_printf_float+0xb6>
 8007b56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007b5a:	4631      	mov	r1, r6
 8007b5c:	4628      	mov	r0, r5
 8007b5e:	47b8      	blx	r7
 8007b60:	3001      	adds	r0, #1
 8007b62:	f43f ae6e 	beq.w	8007842 <_printf_float+0xb6>
 8007b66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b72:	f7f8 ff85 	bl	8000a80 <__aeabi_dcmpeq>
 8007b76:	b9c0      	cbnz	r0, 8007baa <_printf_float+0x41e>
 8007b78:	4653      	mov	r3, sl
 8007b7a:	f108 0201 	add.w	r2, r8, #1
 8007b7e:	4631      	mov	r1, r6
 8007b80:	4628      	mov	r0, r5
 8007b82:	47b8      	blx	r7
 8007b84:	3001      	adds	r0, #1
 8007b86:	d10c      	bne.n	8007ba2 <_printf_float+0x416>
 8007b88:	e65b      	b.n	8007842 <_printf_float+0xb6>
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	465a      	mov	r2, fp
 8007b8e:	4631      	mov	r1, r6
 8007b90:	4628      	mov	r0, r5
 8007b92:	47b8      	blx	r7
 8007b94:	3001      	adds	r0, #1
 8007b96:	f43f ae54 	beq.w	8007842 <_printf_float+0xb6>
 8007b9a:	f108 0801 	add.w	r8, r8, #1
 8007b9e:	45d0      	cmp	r8, sl
 8007ba0:	dbf3      	blt.n	8007b8a <_printf_float+0x3fe>
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007ba8:	e6e0      	b.n	800796c <_printf_float+0x1e0>
 8007baa:	f04f 0800 	mov.w	r8, #0
 8007bae:	f104 0b1a 	add.w	fp, r4, #26
 8007bb2:	e7f4      	b.n	8007b9e <_printf_float+0x412>
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	4642      	mov	r2, r8
 8007bb8:	e7e1      	b.n	8007b7e <_printf_float+0x3f2>
 8007bba:	2301      	movs	r3, #1
 8007bbc:	464a      	mov	r2, r9
 8007bbe:	4631      	mov	r1, r6
 8007bc0:	4628      	mov	r0, r5
 8007bc2:	47b8      	blx	r7
 8007bc4:	3001      	adds	r0, #1
 8007bc6:	f43f ae3c 	beq.w	8007842 <_printf_float+0xb6>
 8007bca:	f108 0801 	add.w	r8, r8, #1
 8007bce:	68e3      	ldr	r3, [r4, #12]
 8007bd0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007bd2:	1a5b      	subs	r3, r3, r1
 8007bd4:	4543      	cmp	r3, r8
 8007bd6:	dcf0      	bgt.n	8007bba <_printf_float+0x42e>
 8007bd8:	e6fd      	b.n	80079d6 <_printf_float+0x24a>
 8007bda:	f04f 0800 	mov.w	r8, #0
 8007bde:	f104 0919 	add.w	r9, r4, #25
 8007be2:	e7f4      	b.n	8007bce <_printf_float+0x442>

08007be4 <_printf_common>:
 8007be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007be8:	4616      	mov	r6, r2
 8007bea:	4698      	mov	r8, r3
 8007bec:	688a      	ldr	r2, [r1, #8]
 8007bee:	690b      	ldr	r3, [r1, #16]
 8007bf0:	4607      	mov	r7, r0
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	bfb8      	it	lt
 8007bf6:	4613      	movlt	r3, r2
 8007bf8:	6033      	str	r3, [r6, #0]
 8007bfa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007bfe:	460c      	mov	r4, r1
 8007c00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c04:	b10a      	cbz	r2, 8007c0a <_printf_common+0x26>
 8007c06:	3301      	adds	r3, #1
 8007c08:	6033      	str	r3, [r6, #0]
 8007c0a:	6823      	ldr	r3, [r4, #0]
 8007c0c:	0699      	lsls	r1, r3, #26
 8007c0e:	bf42      	ittt	mi
 8007c10:	6833      	ldrmi	r3, [r6, #0]
 8007c12:	3302      	addmi	r3, #2
 8007c14:	6033      	strmi	r3, [r6, #0]
 8007c16:	6825      	ldr	r5, [r4, #0]
 8007c18:	f015 0506 	ands.w	r5, r5, #6
 8007c1c:	d106      	bne.n	8007c2c <_printf_common+0x48>
 8007c1e:	f104 0a19 	add.w	sl, r4, #25
 8007c22:	68e3      	ldr	r3, [r4, #12]
 8007c24:	6832      	ldr	r2, [r6, #0]
 8007c26:	1a9b      	subs	r3, r3, r2
 8007c28:	42ab      	cmp	r3, r5
 8007c2a:	dc2b      	bgt.n	8007c84 <_printf_common+0xa0>
 8007c2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c30:	6822      	ldr	r2, [r4, #0]
 8007c32:	3b00      	subs	r3, #0
 8007c34:	bf18      	it	ne
 8007c36:	2301      	movne	r3, #1
 8007c38:	0692      	lsls	r2, r2, #26
 8007c3a:	d430      	bmi.n	8007c9e <_printf_common+0xba>
 8007c3c:	4641      	mov	r1, r8
 8007c3e:	4638      	mov	r0, r7
 8007c40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c44:	47c8      	blx	r9
 8007c46:	3001      	adds	r0, #1
 8007c48:	d023      	beq.n	8007c92 <_printf_common+0xae>
 8007c4a:	6823      	ldr	r3, [r4, #0]
 8007c4c:	6922      	ldr	r2, [r4, #16]
 8007c4e:	f003 0306 	and.w	r3, r3, #6
 8007c52:	2b04      	cmp	r3, #4
 8007c54:	bf14      	ite	ne
 8007c56:	2500      	movne	r5, #0
 8007c58:	6833      	ldreq	r3, [r6, #0]
 8007c5a:	f04f 0600 	mov.w	r6, #0
 8007c5e:	bf08      	it	eq
 8007c60:	68e5      	ldreq	r5, [r4, #12]
 8007c62:	f104 041a 	add.w	r4, r4, #26
 8007c66:	bf08      	it	eq
 8007c68:	1aed      	subeq	r5, r5, r3
 8007c6a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007c6e:	bf08      	it	eq
 8007c70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c74:	4293      	cmp	r3, r2
 8007c76:	bfc4      	itt	gt
 8007c78:	1a9b      	subgt	r3, r3, r2
 8007c7a:	18ed      	addgt	r5, r5, r3
 8007c7c:	42b5      	cmp	r5, r6
 8007c7e:	d11a      	bne.n	8007cb6 <_printf_common+0xd2>
 8007c80:	2000      	movs	r0, #0
 8007c82:	e008      	b.n	8007c96 <_printf_common+0xb2>
 8007c84:	2301      	movs	r3, #1
 8007c86:	4652      	mov	r2, sl
 8007c88:	4641      	mov	r1, r8
 8007c8a:	4638      	mov	r0, r7
 8007c8c:	47c8      	blx	r9
 8007c8e:	3001      	adds	r0, #1
 8007c90:	d103      	bne.n	8007c9a <_printf_common+0xb6>
 8007c92:	f04f 30ff 	mov.w	r0, #4294967295
 8007c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c9a:	3501      	adds	r5, #1
 8007c9c:	e7c1      	b.n	8007c22 <_printf_common+0x3e>
 8007c9e:	2030      	movs	r0, #48	@ 0x30
 8007ca0:	18e1      	adds	r1, r4, r3
 8007ca2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ca6:	1c5a      	adds	r2, r3, #1
 8007ca8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007cac:	4422      	add	r2, r4
 8007cae:	3302      	adds	r3, #2
 8007cb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007cb4:	e7c2      	b.n	8007c3c <_printf_common+0x58>
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	4622      	mov	r2, r4
 8007cba:	4641      	mov	r1, r8
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	47c8      	blx	r9
 8007cc0:	3001      	adds	r0, #1
 8007cc2:	d0e6      	beq.n	8007c92 <_printf_common+0xae>
 8007cc4:	3601      	adds	r6, #1
 8007cc6:	e7d9      	b.n	8007c7c <_printf_common+0x98>

08007cc8 <_printf_i>:
 8007cc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ccc:	7e0f      	ldrb	r7, [r1, #24]
 8007cce:	4691      	mov	r9, r2
 8007cd0:	2f78      	cmp	r7, #120	@ 0x78
 8007cd2:	4680      	mov	r8, r0
 8007cd4:	460c      	mov	r4, r1
 8007cd6:	469a      	mov	sl, r3
 8007cd8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007cda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007cde:	d807      	bhi.n	8007cf0 <_printf_i+0x28>
 8007ce0:	2f62      	cmp	r7, #98	@ 0x62
 8007ce2:	d80a      	bhi.n	8007cfa <_printf_i+0x32>
 8007ce4:	2f00      	cmp	r7, #0
 8007ce6:	f000 80d1 	beq.w	8007e8c <_printf_i+0x1c4>
 8007cea:	2f58      	cmp	r7, #88	@ 0x58
 8007cec:	f000 80b8 	beq.w	8007e60 <_printf_i+0x198>
 8007cf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cf4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007cf8:	e03a      	b.n	8007d70 <_printf_i+0xa8>
 8007cfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007cfe:	2b15      	cmp	r3, #21
 8007d00:	d8f6      	bhi.n	8007cf0 <_printf_i+0x28>
 8007d02:	a101      	add	r1, pc, #4	@ (adr r1, 8007d08 <_printf_i+0x40>)
 8007d04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d08:	08007d61 	.word	0x08007d61
 8007d0c:	08007d75 	.word	0x08007d75
 8007d10:	08007cf1 	.word	0x08007cf1
 8007d14:	08007cf1 	.word	0x08007cf1
 8007d18:	08007cf1 	.word	0x08007cf1
 8007d1c:	08007cf1 	.word	0x08007cf1
 8007d20:	08007d75 	.word	0x08007d75
 8007d24:	08007cf1 	.word	0x08007cf1
 8007d28:	08007cf1 	.word	0x08007cf1
 8007d2c:	08007cf1 	.word	0x08007cf1
 8007d30:	08007cf1 	.word	0x08007cf1
 8007d34:	08007e73 	.word	0x08007e73
 8007d38:	08007d9f 	.word	0x08007d9f
 8007d3c:	08007e2d 	.word	0x08007e2d
 8007d40:	08007cf1 	.word	0x08007cf1
 8007d44:	08007cf1 	.word	0x08007cf1
 8007d48:	08007e95 	.word	0x08007e95
 8007d4c:	08007cf1 	.word	0x08007cf1
 8007d50:	08007d9f 	.word	0x08007d9f
 8007d54:	08007cf1 	.word	0x08007cf1
 8007d58:	08007cf1 	.word	0x08007cf1
 8007d5c:	08007e35 	.word	0x08007e35
 8007d60:	6833      	ldr	r3, [r6, #0]
 8007d62:	1d1a      	adds	r2, r3, #4
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	6032      	str	r2, [r6, #0]
 8007d68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d70:	2301      	movs	r3, #1
 8007d72:	e09c      	b.n	8007eae <_printf_i+0x1e6>
 8007d74:	6833      	ldr	r3, [r6, #0]
 8007d76:	6820      	ldr	r0, [r4, #0]
 8007d78:	1d19      	adds	r1, r3, #4
 8007d7a:	6031      	str	r1, [r6, #0]
 8007d7c:	0606      	lsls	r6, r0, #24
 8007d7e:	d501      	bpl.n	8007d84 <_printf_i+0xbc>
 8007d80:	681d      	ldr	r5, [r3, #0]
 8007d82:	e003      	b.n	8007d8c <_printf_i+0xc4>
 8007d84:	0645      	lsls	r5, r0, #25
 8007d86:	d5fb      	bpl.n	8007d80 <_printf_i+0xb8>
 8007d88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d8c:	2d00      	cmp	r5, #0
 8007d8e:	da03      	bge.n	8007d98 <_printf_i+0xd0>
 8007d90:	232d      	movs	r3, #45	@ 0x2d
 8007d92:	426d      	negs	r5, r5
 8007d94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d98:	230a      	movs	r3, #10
 8007d9a:	4858      	ldr	r0, [pc, #352]	@ (8007efc <_printf_i+0x234>)
 8007d9c:	e011      	b.n	8007dc2 <_printf_i+0xfa>
 8007d9e:	6821      	ldr	r1, [r4, #0]
 8007da0:	6833      	ldr	r3, [r6, #0]
 8007da2:	0608      	lsls	r0, r1, #24
 8007da4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007da8:	d402      	bmi.n	8007db0 <_printf_i+0xe8>
 8007daa:	0649      	lsls	r1, r1, #25
 8007dac:	bf48      	it	mi
 8007dae:	b2ad      	uxthmi	r5, r5
 8007db0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007db2:	6033      	str	r3, [r6, #0]
 8007db4:	bf14      	ite	ne
 8007db6:	230a      	movne	r3, #10
 8007db8:	2308      	moveq	r3, #8
 8007dba:	4850      	ldr	r0, [pc, #320]	@ (8007efc <_printf_i+0x234>)
 8007dbc:	2100      	movs	r1, #0
 8007dbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007dc2:	6866      	ldr	r6, [r4, #4]
 8007dc4:	2e00      	cmp	r6, #0
 8007dc6:	60a6      	str	r6, [r4, #8]
 8007dc8:	db05      	blt.n	8007dd6 <_printf_i+0x10e>
 8007dca:	6821      	ldr	r1, [r4, #0]
 8007dcc:	432e      	orrs	r6, r5
 8007dce:	f021 0104 	bic.w	r1, r1, #4
 8007dd2:	6021      	str	r1, [r4, #0]
 8007dd4:	d04b      	beq.n	8007e6e <_printf_i+0x1a6>
 8007dd6:	4616      	mov	r6, r2
 8007dd8:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ddc:	fb03 5711 	mls	r7, r3, r1, r5
 8007de0:	5dc7      	ldrb	r7, [r0, r7]
 8007de2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007de6:	462f      	mov	r7, r5
 8007de8:	42bb      	cmp	r3, r7
 8007dea:	460d      	mov	r5, r1
 8007dec:	d9f4      	bls.n	8007dd8 <_printf_i+0x110>
 8007dee:	2b08      	cmp	r3, #8
 8007df0:	d10b      	bne.n	8007e0a <_printf_i+0x142>
 8007df2:	6823      	ldr	r3, [r4, #0]
 8007df4:	07df      	lsls	r7, r3, #31
 8007df6:	d508      	bpl.n	8007e0a <_printf_i+0x142>
 8007df8:	6923      	ldr	r3, [r4, #16]
 8007dfa:	6861      	ldr	r1, [r4, #4]
 8007dfc:	4299      	cmp	r1, r3
 8007dfe:	bfde      	ittt	le
 8007e00:	2330      	movle	r3, #48	@ 0x30
 8007e02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e0a:	1b92      	subs	r2, r2, r6
 8007e0c:	6122      	str	r2, [r4, #16]
 8007e0e:	464b      	mov	r3, r9
 8007e10:	4621      	mov	r1, r4
 8007e12:	4640      	mov	r0, r8
 8007e14:	f8cd a000 	str.w	sl, [sp]
 8007e18:	aa03      	add	r2, sp, #12
 8007e1a:	f7ff fee3 	bl	8007be4 <_printf_common>
 8007e1e:	3001      	adds	r0, #1
 8007e20:	d14a      	bne.n	8007eb8 <_printf_i+0x1f0>
 8007e22:	f04f 30ff 	mov.w	r0, #4294967295
 8007e26:	b004      	add	sp, #16
 8007e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e2c:	6823      	ldr	r3, [r4, #0]
 8007e2e:	f043 0320 	orr.w	r3, r3, #32
 8007e32:	6023      	str	r3, [r4, #0]
 8007e34:	2778      	movs	r7, #120	@ 0x78
 8007e36:	4832      	ldr	r0, [pc, #200]	@ (8007f00 <_printf_i+0x238>)
 8007e38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e3c:	6823      	ldr	r3, [r4, #0]
 8007e3e:	6831      	ldr	r1, [r6, #0]
 8007e40:	061f      	lsls	r7, r3, #24
 8007e42:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e46:	d402      	bmi.n	8007e4e <_printf_i+0x186>
 8007e48:	065f      	lsls	r7, r3, #25
 8007e4a:	bf48      	it	mi
 8007e4c:	b2ad      	uxthmi	r5, r5
 8007e4e:	6031      	str	r1, [r6, #0]
 8007e50:	07d9      	lsls	r1, r3, #31
 8007e52:	bf44      	itt	mi
 8007e54:	f043 0320 	orrmi.w	r3, r3, #32
 8007e58:	6023      	strmi	r3, [r4, #0]
 8007e5a:	b11d      	cbz	r5, 8007e64 <_printf_i+0x19c>
 8007e5c:	2310      	movs	r3, #16
 8007e5e:	e7ad      	b.n	8007dbc <_printf_i+0xf4>
 8007e60:	4826      	ldr	r0, [pc, #152]	@ (8007efc <_printf_i+0x234>)
 8007e62:	e7e9      	b.n	8007e38 <_printf_i+0x170>
 8007e64:	6823      	ldr	r3, [r4, #0]
 8007e66:	f023 0320 	bic.w	r3, r3, #32
 8007e6a:	6023      	str	r3, [r4, #0]
 8007e6c:	e7f6      	b.n	8007e5c <_printf_i+0x194>
 8007e6e:	4616      	mov	r6, r2
 8007e70:	e7bd      	b.n	8007dee <_printf_i+0x126>
 8007e72:	6833      	ldr	r3, [r6, #0]
 8007e74:	6825      	ldr	r5, [r4, #0]
 8007e76:	1d18      	adds	r0, r3, #4
 8007e78:	6961      	ldr	r1, [r4, #20]
 8007e7a:	6030      	str	r0, [r6, #0]
 8007e7c:	062e      	lsls	r6, r5, #24
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	d501      	bpl.n	8007e86 <_printf_i+0x1be>
 8007e82:	6019      	str	r1, [r3, #0]
 8007e84:	e002      	b.n	8007e8c <_printf_i+0x1c4>
 8007e86:	0668      	lsls	r0, r5, #25
 8007e88:	d5fb      	bpl.n	8007e82 <_printf_i+0x1ba>
 8007e8a:	8019      	strh	r1, [r3, #0]
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	4616      	mov	r6, r2
 8007e90:	6123      	str	r3, [r4, #16]
 8007e92:	e7bc      	b.n	8007e0e <_printf_i+0x146>
 8007e94:	6833      	ldr	r3, [r6, #0]
 8007e96:	2100      	movs	r1, #0
 8007e98:	1d1a      	adds	r2, r3, #4
 8007e9a:	6032      	str	r2, [r6, #0]
 8007e9c:	681e      	ldr	r6, [r3, #0]
 8007e9e:	6862      	ldr	r2, [r4, #4]
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	f000 fa0a 	bl	80082ba <memchr>
 8007ea6:	b108      	cbz	r0, 8007eac <_printf_i+0x1e4>
 8007ea8:	1b80      	subs	r0, r0, r6
 8007eaa:	6060      	str	r0, [r4, #4]
 8007eac:	6863      	ldr	r3, [r4, #4]
 8007eae:	6123      	str	r3, [r4, #16]
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007eb6:	e7aa      	b.n	8007e0e <_printf_i+0x146>
 8007eb8:	4632      	mov	r2, r6
 8007eba:	4649      	mov	r1, r9
 8007ebc:	4640      	mov	r0, r8
 8007ebe:	6923      	ldr	r3, [r4, #16]
 8007ec0:	47d0      	blx	sl
 8007ec2:	3001      	adds	r0, #1
 8007ec4:	d0ad      	beq.n	8007e22 <_printf_i+0x15a>
 8007ec6:	6823      	ldr	r3, [r4, #0]
 8007ec8:	079b      	lsls	r3, r3, #30
 8007eca:	d413      	bmi.n	8007ef4 <_printf_i+0x22c>
 8007ecc:	68e0      	ldr	r0, [r4, #12]
 8007ece:	9b03      	ldr	r3, [sp, #12]
 8007ed0:	4298      	cmp	r0, r3
 8007ed2:	bfb8      	it	lt
 8007ed4:	4618      	movlt	r0, r3
 8007ed6:	e7a6      	b.n	8007e26 <_printf_i+0x15e>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	4632      	mov	r2, r6
 8007edc:	4649      	mov	r1, r9
 8007ede:	4640      	mov	r0, r8
 8007ee0:	47d0      	blx	sl
 8007ee2:	3001      	adds	r0, #1
 8007ee4:	d09d      	beq.n	8007e22 <_printf_i+0x15a>
 8007ee6:	3501      	adds	r5, #1
 8007ee8:	68e3      	ldr	r3, [r4, #12]
 8007eea:	9903      	ldr	r1, [sp, #12]
 8007eec:	1a5b      	subs	r3, r3, r1
 8007eee:	42ab      	cmp	r3, r5
 8007ef0:	dcf2      	bgt.n	8007ed8 <_printf_i+0x210>
 8007ef2:	e7eb      	b.n	8007ecc <_printf_i+0x204>
 8007ef4:	2500      	movs	r5, #0
 8007ef6:	f104 0619 	add.w	r6, r4, #25
 8007efa:	e7f5      	b.n	8007ee8 <_printf_i+0x220>
 8007efc:	0800a6c1 	.word	0x0800a6c1
 8007f00:	0800a6d2 	.word	0x0800a6d2

08007f04 <std>:
 8007f04:	2300      	movs	r3, #0
 8007f06:	b510      	push	{r4, lr}
 8007f08:	4604      	mov	r4, r0
 8007f0a:	e9c0 3300 	strd	r3, r3, [r0]
 8007f0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f12:	6083      	str	r3, [r0, #8]
 8007f14:	8181      	strh	r1, [r0, #12]
 8007f16:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f18:	81c2      	strh	r2, [r0, #14]
 8007f1a:	6183      	str	r3, [r0, #24]
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	2208      	movs	r2, #8
 8007f20:	305c      	adds	r0, #92	@ 0x5c
 8007f22:	f000 f94b 	bl	80081bc <memset>
 8007f26:	4b0d      	ldr	r3, [pc, #52]	@ (8007f5c <std+0x58>)
 8007f28:	6224      	str	r4, [r4, #32]
 8007f2a:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007f60 <std+0x5c>)
 8007f2e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f30:	4b0c      	ldr	r3, [pc, #48]	@ (8007f64 <std+0x60>)
 8007f32:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f34:	4b0c      	ldr	r3, [pc, #48]	@ (8007f68 <std+0x64>)
 8007f36:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f38:	4b0c      	ldr	r3, [pc, #48]	@ (8007f6c <std+0x68>)
 8007f3a:	429c      	cmp	r4, r3
 8007f3c:	d006      	beq.n	8007f4c <std+0x48>
 8007f3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f42:	4294      	cmp	r4, r2
 8007f44:	d002      	beq.n	8007f4c <std+0x48>
 8007f46:	33d0      	adds	r3, #208	@ 0xd0
 8007f48:	429c      	cmp	r4, r3
 8007f4a:	d105      	bne.n	8007f58 <std+0x54>
 8007f4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f54:	f000 b9ae 	b.w	80082b4 <__retarget_lock_init_recursive>
 8007f58:	bd10      	pop	{r4, pc}
 8007f5a:	bf00      	nop
 8007f5c:	080080f5 	.word	0x080080f5
 8007f60:	08008117 	.word	0x08008117
 8007f64:	0800814f 	.word	0x0800814f
 8007f68:	08008173 	.word	0x08008173
 8007f6c:	20001140 	.word	0x20001140

08007f70 <stdio_exit_handler>:
 8007f70:	4a02      	ldr	r2, [pc, #8]	@ (8007f7c <stdio_exit_handler+0xc>)
 8007f72:	4903      	ldr	r1, [pc, #12]	@ (8007f80 <stdio_exit_handler+0x10>)
 8007f74:	4803      	ldr	r0, [pc, #12]	@ (8007f84 <stdio_exit_handler+0x14>)
 8007f76:	f000 b869 	b.w	800804c <_fwalk_sglue>
 8007f7a:	bf00      	nop
 8007f7c:	2000000c 	.word	0x2000000c
 8007f80:	08009c89 	.word	0x08009c89
 8007f84:	2000001c 	.word	0x2000001c

08007f88 <cleanup_stdio>:
 8007f88:	6841      	ldr	r1, [r0, #4]
 8007f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8007fbc <cleanup_stdio+0x34>)
 8007f8c:	b510      	push	{r4, lr}
 8007f8e:	4299      	cmp	r1, r3
 8007f90:	4604      	mov	r4, r0
 8007f92:	d001      	beq.n	8007f98 <cleanup_stdio+0x10>
 8007f94:	f001 fe78 	bl	8009c88 <_fflush_r>
 8007f98:	68a1      	ldr	r1, [r4, #8]
 8007f9a:	4b09      	ldr	r3, [pc, #36]	@ (8007fc0 <cleanup_stdio+0x38>)
 8007f9c:	4299      	cmp	r1, r3
 8007f9e:	d002      	beq.n	8007fa6 <cleanup_stdio+0x1e>
 8007fa0:	4620      	mov	r0, r4
 8007fa2:	f001 fe71 	bl	8009c88 <_fflush_r>
 8007fa6:	68e1      	ldr	r1, [r4, #12]
 8007fa8:	4b06      	ldr	r3, [pc, #24]	@ (8007fc4 <cleanup_stdio+0x3c>)
 8007faa:	4299      	cmp	r1, r3
 8007fac:	d004      	beq.n	8007fb8 <cleanup_stdio+0x30>
 8007fae:	4620      	mov	r0, r4
 8007fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fb4:	f001 be68 	b.w	8009c88 <_fflush_r>
 8007fb8:	bd10      	pop	{r4, pc}
 8007fba:	bf00      	nop
 8007fbc:	20001140 	.word	0x20001140
 8007fc0:	200011a8 	.word	0x200011a8
 8007fc4:	20001210 	.word	0x20001210

08007fc8 <global_stdio_init.part.0>:
 8007fc8:	b510      	push	{r4, lr}
 8007fca:	4b0b      	ldr	r3, [pc, #44]	@ (8007ff8 <global_stdio_init.part.0+0x30>)
 8007fcc:	4c0b      	ldr	r4, [pc, #44]	@ (8007ffc <global_stdio_init.part.0+0x34>)
 8007fce:	4a0c      	ldr	r2, [pc, #48]	@ (8008000 <global_stdio_init.part.0+0x38>)
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	601a      	str	r2, [r3, #0]
 8007fd4:	2104      	movs	r1, #4
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	f7ff ff94 	bl	8007f04 <std>
 8007fdc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	2109      	movs	r1, #9
 8007fe4:	f7ff ff8e 	bl	8007f04 <std>
 8007fe8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007fec:	2202      	movs	r2, #2
 8007fee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ff2:	2112      	movs	r1, #18
 8007ff4:	f7ff bf86 	b.w	8007f04 <std>
 8007ff8:	20001278 	.word	0x20001278
 8007ffc:	20001140 	.word	0x20001140
 8008000:	08007f71 	.word	0x08007f71

08008004 <__sfp_lock_acquire>:
 8008004:	4801      	ldr	r0, [pc, #4]	@ (800800c <__sfp_lock_acquire+0x8>)
 8008006:	f000 b956 	b.w	80082b6 <__retarget_lock_acquire_recursive>
 800800a:	bf00      	nop
 800800c:	20001281 	.word	0x20001281

08008010 <__sfp_lock_release>:
 8008010:	4801      	ldr	r0, [pc, #4]	@ (8008018 <__sfp_lock_release+0x8>)
 8008012:	f000 b951 	b.w	80082b8 <__retarget_lock_release_recursive>
 8008016:	bf00      	nop
 8008018:	20001281 	.word	0x20001281

0800801c <__sinit>:
 800801c:	b510      	push	{r4, lr}
 800801e:	4604      	mov	r4, r0
 8008020:	f7ff fff0 	bl	8008004 <__sfp_lock_acquire>
 8008024:	6a23      	ldr	r3, [r4, #32]
 8008026:	b11b      	cbz	r3, 8008030 <__sinit+0x14>
 8008028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800802c:	f7ff bff0 	b.w	8008010 <__sfp_lock_release>
 8008030:	4b04      	ldr	r3, [pc, #16]	@ (8008044 <__sinit+0x28>)
 8008032:	6223      	str	r3, [r4, #32]
 8008034:	4b04      	ldr	r3, [pc, #16]	@ (8008048 <__sinit+0x2c>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d1f5      	bne.n	8008028 <__sinit+0xc>
 800803c:	f7ff ffc4 	bl	8007fc8 <global_stdio_init.part.0>
 8008040:	e7f2      	b.n	8008028 <__sinit+0xc>
 8008042:	bf00      	nop
 8008044:	08007f89 	.word	0x08007f89
 8008048:	20001278 	.word	0x20001278

0800804c <_fwalk_sglue>:
 800804c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008050:	4607      	mov	r7, r0
 8008052:	4688      	mov	r8, r1
 8008054:	4614      	mov	r4, r2
 8008056:	2600      	movs	r6, #0
 8008058:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800805c:	f1b9 0901 	subs.w	r9, r9, #1
 8008060:	d505      	bpl.n	800806e <_fwalk_sglue+0x22>
 8008062:	6824      	ldr	r4, [r4, #0]
 8008064:	2c00      	cmp	r4, #0
 8008066:	d1f7      	bne.n	8008058 <_fwalk_sglue+0xc>
 8008068:	4630      	mov	r0, r6
 800806a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800806e:	89ab      	ldrh	r3, [r5, #12]
 8008070:	2b01      	cmp	r3, #1
 8008072:	d907      	bls.n	8008084 <_fwalk_sglue+0x38>
 8008074:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008078:	3301      	adds	r3, #1
 800807a:	d003      	beq.n	8008084 <_fwalk_sglue+0x38>
 800807c:	4629      	mov	r1, r5
 800807e:	4638      	mov	r0, r7
 8008080:	47c0      	blx	r8
 8008082:	4306      	orrs	r6, r0
 8008084:	3568      	adds	r5, #104	@ 0x68
 8008086:	e7e9      	b.n	800805c <_fwalk_sglue+0x10>

08008088 <sniprintf>:
 8008088:	b40c      	push	{r2, r3}
 800808a:	b530      	push	{r4, r5, lr}
 800808c:	4b18      	ldr	r3, [pc, #96]	@ (80080f0 <sniprintf+0x68>)
 800808e:	1e0c      	subs	r4, r1, #0
 8008090:	681d      	ldr	r5, [r3, #0]
 8008092:	b09d      	sub	sp, #116	@ 0x74
 8008094:	da08      	bge.n	80080a8 <sniprintf+0x20>
 8008096:	238b      	movs	r3, #139	@ 0x8b
 8008098:	f04f 30ff 	mov.w	r0, #4294967295
 800809c:	602b      	str	r3, [r5, #0]
 800809e:	b01d      	add	sp, #116	@ 0x74
 80080a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080a4:	b002      	add	sp, #8
 80080a6:	4770      	bx	lr
 80080a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80080ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80080b0:	f04f 0300 	mov.w	r3, #0
 80080b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80080b6:	bf0c      	ite	eq
 80080b8:	4623      	moveq	r3, r4
 80080ba:	f104 33ff 	addne.w	r3, r4, #4294967295
 80080be:	9304      	str	r3, [sp, #16]
 80080c0:	9307      	str	r3, [sp, #28]
 80080c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80080c6:	9002      	str	r0, [sp, #8]
 80080c8:	9006      	str	r0, [sp, #24]
 80080ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 80080ce:	4628      	mov	r0, r5
 80080d0:	ab21      	add	r3, sp, #132	@ 0x84
 80080d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80080d4:	a902      	add	r1, sp, #8
 80080d6:	9301      	str	r3, [sp, #4]
 80080d8:	f001 fc5a 	bl	8009990 <_svfiprintf_r>
 80080dc:	1c43      	adds	r3, r0, #1
 80080de:	bfbc      	itt	lt
 80080e0:	238b      	movlt	r3, #139	@ 0x8b
 80080e2:	602b      	strlt	r3, [r5, #0]
 80080e4:	2c00      	cmp	r4, #0
 80080e6:	d0da      	beq.n	800809e <sniprintf+0x16>
 80080e8:	2200      	movs	r2, #0
 80080ea:	9b02      	ldr	r3, [sp, #8]
 80080ec:	701a      	strb	r2, [r3, #0]
 80080ee:	e7d6      	b.n	800809e <sniprintf+0x16>
 80080f0:	20000018 	.word	0x20000018

080080f4 <__sread>:
 80080f4:	b510      	push	{r4, lr}
 80080f6:	460c      	mov	r4, r1
 80080f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080fc:	f000 f88c 	bl	8008218 <_read_r>
 8008100:	2800      	cmp	r0, #0
 8008102:	bfab      	itete	ge
 8008104:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008106:	89a3      	ldrhlt	r3, [r4, #12]
 8008108:	181b      	addge	r3, r3, r0
 800810a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800810e:	bfac      	ite	ge
 8008110:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008112:	81a3      	strhlt	r3, [r4, #12]
 8008114:	bd10      	pop	{r4, pc}

08008116 <__swrite>:
 8008116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800811a:	461f      	mov	r7, r3
 800811c:	898b      	ldrh	r3, [r1, #12]
 800811e:	4605      	mov	r5, r0
 8008120:	05db      	lsls	r3, r3, #23
 8008122:	460c      	mov	r4, r1
 8008124:	4616      	mov	r6, r2
 8008126:	d505      	bpl.n	8008134 <__swrite+0x1e>
 8008128:	2302      	movs	r3, #2
 800812a:	2200      	movs	r2, #0
 800812c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008130:	f000 f860 	bl	80081f4 <_lseek_r>
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	4632      	mov	r2, r6
 8008138:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800813c:	81a3      	strh	r3, [r4, #12]
 800813e:	4628      	mov	r0, r5
 8008140:	463b      	mov	r3, r7
 8008142:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800814a:	f000 b877 	b.w	800823c <_write_r>

0800814e <__sseek>:
 800814e:	b510      	push	{r4, lr}
 8008150:	460c      	mov	r4, r1
 8008152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008156:	f000 f84d 	bl	80081f4 <_lseek_r>
 800815a:	1c43      	adds	r3, r0, #1
 800815c:	89a3      	ldrh	r3, [r4, #12]
 800815e:	bf15      	itete	ne
 8008160:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008162:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008166:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800816a:	81a3      	strheq	r3, [r4, #12]
 800816c:	bf18      	it	ne
 800816e:	81a3      	strhne	r3, [r4, #12]
 8008170:	bd10      	pop	{r4, pc}

08008172 <__sclose>:
 8008172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008176:	f000 b82d 	b.w	80081d4 <_close_r>
	...

0800817c <_vsiprintf_r>:
 800817c:	b510      	push	{r4, lr}
 800817e:	b09a      	sub	sp, #104	@ 0x68
 8008180:	9100      	str	r1, [sp, #0]
 8008182:	9104      	str	r1, [sp, #16]
 8008184:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008188:	2400      	movs	r4, #0
 800818a:	9105      	str	r1, [sp, #20]
 800818c:	9102      	str	r1, [sp, #8]
 800818e:	4905      	ldr	r1, [pc, #20]	@ (80081a4 <_vsiprintf_r+0x28>)
 8008190:	9419      	str	r4, [sp, #100]	@ 0x64
 8008192:	9103      	str	r1, [sp, #12]
 8008194:	4669      	mov	r1, sp
 8008196:	f001 fbfb 	bl	8009990 <_svfiprintf_r>
 800819a:	9b00      	ldr	r3, [sp, #0]
 800819c:	701c      	strb	r4, [r3, #0]
 800819e:	b01a      	add	sp, #104	@ 0x68
 80081a0:	bd10      	pop	{r4, pc}
 80081a2:	bf00      	nop
 80081a4:	ffff0208 	.word	0xffff0208

080081a8 <vsiprintf>:
 80081a8:	4613      	mov	r3, r2
 80081aa:	460a      	mov	r2, r1
 80081ac:	4601      	mov	r1, r0
 80081ae:	4802      	ldr	r0, [pc, #8]	@ (80081b8 <vsiprintf+0x10>)
 80081b0:	6800      	ldr	r0, [r0, #0]
 80081b2:	f7ff bfe3 	b.w	800817c <_vsiprintf_r>
 80081b6:	bf00      	nop
 80081b8:	20000018 	.word	0x20000018

080081bc <memset>:
 80081bc:	4603      	mov	r3, r0
 80081be:	4402      	add	r2, r0
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d100      	bne.n	80081c6 <memset+0xa>
 80081c4:	4770      	bx	lr
 80081c6:	f803 1b01 	strb.w	r1, [r3], #1
 80081ca:	e7f9      	b.n	80081c0 <memset+0x4>

080081cc <_localeconv_r>:
 80081cc:	4800      	ldr	r0, [pc, #0]	@ (80081d0 <_localeconv_r+0x4>)
 80081ce:	4770      	bx	lr
 80081d0:	20000158 	.word	0x20000158

080081d4 <_close_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	2300      	movs	r3, #0
 80081d8:	4d05      	ldr	r5, [pc, #20]	@ (80081f0 <_close_r+0x1c>)
 80081da:	4604      	mov	r4, r0
 80081dc:	4608      	mov	r0, r1
 80081de:	602b      	str	r3, [r5, #0]
 80081e0:	f7f9 f851 	bl	8001286 <_close>
 80081e4:	1c43      	adds	r3, r0, #1
 80081e6:	d102      	bne.n	80081ee <_close_r+0x1a>
 80081e8:	682b      	ldr	r3, [r5, #0]
 80081ea:	b103      	cbz	r3, 80081ee <_close_r+0x1a>
 80081ec:	6023      	str	r3, [r4, #0]
 80081ee:	bd38      	pop	{r3, r4, r5, pc}
 80081f0:	2000127c 	.word	0x2000127c

080081f4 <_lseek_r>:
 80081f4:	b538      	push	{r3, r4, r5, lr}
 80081f6:	4604      	mov	r4, r0
 80081f8:	4608      	mov	r0, r1
 80081fa:	4611      	mov	r1, r2
 80081fc:	2200      	movs	r2, #0
 80081fe:	4d05      	ldr	r5, [pc, #20]	@ (8008214 <_lseek_r+0x20>)
 8008200:	602a      	str	r2, [r5, #0]
 8008202:	461a      	mov	r2, r3
 8008204:	f7f9 f863 	bl	80012ce <_lseek>
 8008208:	1c43      	adds	r3, r0, #1
 800820a:	d102      	bne.n	8008212 <_lseek_r+0x1e>
 800820c:	682b      	ldr	r3, [r5, #0]
 800820e:	b103      	cbz	r3, 8008212 <_lseek_r+0x1e>
 8008210:	6023      	str	r3, [r4, #0]
 8008212:	bd38      	pop	{r3, r4, r5, pc}
 8008214:	2000127c 	.word	0x2000127c

08008218 <_read_r>:
 8008218:	b538      	push	{r3, r4, r5, lr}
 800821a:	4604      	mov	r4, r0
 800821c:	4608      	mov	r0, r1
 800821e:	4611      	mov	r1, r2
 8008220:	2200      	movs	r2, #0
 8008222:	4d05      	ldr	r5, [pc, #20]	@ (8008238 <_read_r+0x20>)
 8008224:	602a      	str	r2, [r5, #0]
 8008226:	461a      	mov	r2, r3
 8008228:	f7f8 fff4 	bl	8001214 <_read>
 800822c:	1c43      	adds	r3, r0, #1
 800822e:	d102      	bne.n	8008236 <_read_r+0x1e>
 8008230:	682b      	ldr	r3, [r5, #0]
 8008232:	b103      	cbz	r3, 8008236 <_read_r+0x1e>
 8008234:	6023      	str	r3, [r4, #0]
 8008236:	bd38      	pop	{r3, r4, r5, pc}
 8008238:	2000127c 	.word	0x2000127c

0800823c <_write_r>:
 800823c:	b538      	push	{r3, r4, r5, lr}
 800823e:	4604      	mov	r4, r0
 8008240:	4608      	mov	r0, r1
 8008242:	4611      	mov	r1, r2
 8008244:	2200      	movs	r2, #0
 8008246:	4d05      	ldr	r5, [pc, #20]	@ (800825c <_write_r+0x20>)
 8008248:	602a      	str	r2, [r5, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	f7f8 ffff 	bl	800124e <_write>
 8008250:	1c43      	adds	r3, r0, #1
 8008252:	d102      	bne.n	800825a <_write_r+0x1e>
 8008254:	682b      	ldr	r3, [r5, #0]
 8008256:	b103      	cbz	r3, 800825a <_write_r+0x1e>
 8008258:	6023      	str	r3, [r4, #0]
 800825a:	bd38      	pop	{r3, r4, r5, pc}
 800825c:	2000127c 	.word	0x2000127c

08008260 <__errno>:
 8008260:	4b01      	ldr	r3, [pc, #4]	@ (8008268 <__errno+0x8>)
 8008262:	6818      	ldr	r0, [r3, #0]
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	20000018 	.word	0x20000018

0800826c <__libc_init_array>:
 800826c:	b570      	push	{r4, r5, r6, lr}
 800826e:	2600      	movs	r6, #0
 8008270:	4d0c      	ldr	r5, [pc, #48]	@ (80082a4 <__libc_init_array+0x38>)
 8008272:	4c0d      	ldr	r4, [pc, #52]	@ (80082a8 <__libc_init_array+0x3c>)
 8008274:	1b64      	subs	r4, r4, r5
 8008276:	10a4      	asrs	r4, r4, #2
 8008278:	42a6      	cmp	r6, r4
 800827a:	d109      	bne.n	8008290 <__libc_init_array+0x24>
 800827c:	f002 f874 	bl	800a368 <_init>
 8008280:	2600      	movs	r6, #0
 8008282:	4d0a      	ldr	r5, [pc, #40]	@ (80082ac <__libc_init_array+0x40>)
 8008284:	4c0a      	ldr	r4, [pc, #40]	@ (80082b0 <__libc_init_array+0x44>)
 8008286:	1b64      	subs	r4, r4, r5
 8008288:	10a4      	asrs	r4, r4, #2
 800828a:	42a6      	cmp	r6, r4
 800828c:	d105      	bne.n	800829a <__libc_init_array+0x2e>
 800828e:	bd70      	pop	{r4, r5, r6, pc}
 8008290:	f855 3b04 	ldr.w	r3, [r5], #4
 8008294:	4798      	blx	r3
 8008296:	3601      	adds	r6, #1
 8008298:	e7ee      	b.n	8008278 <__libc_init_array+0xc>
 800829a:	f855 3b04 	ldr.w	r3, [r5], #4
 800829e:	4798      	blx	r3
 80082a0:	3601      	adds	r6, #1
 80082a2:	e7f2      	b.n	800828a <__libc_init_array+0x1e>
 80082a4:	0800a928 	.word	0x0800a928
 80082a8:	0800a928 	.word	0x0800a928
 80082ac:	0800a928 	.word	0x0800a928
 80082b0:	0800a92c 	.word	0x0800a92c

080082b4 <__retarget_lock_init_recursive>:
 80082b4:	4770      	bx	lr

080082b6 <__retarget_lock_acquire_recursive>:
 80082b6:	4770      	bx	lr

080082b8 <__retarget_lock_release_recursive>:
 80082b8:	4770      	bx	lr

080082ba <memchr>:
 80082ba:	4603      	mov	r3, r0
 80082bc:	b510      	push	{r4, lr}
 80082be:	b2c9      	uxtb	r1, r1
 80082c0:	4402      	add	r2, r0
 80082c2:	4293      	cmp	r3, r2
 80082c4:	4618      	mov	r0, r3
 80082c6:	d101      	bne.n	80082cc <memchr+0x12>
 80082c8:	2000      	movs	r0, #0
 80082ca:	e003      	b.n	80082d4 <memchr+0x1a>
 80082cc:	7804      	ldrb	r4, [r0, #0]
 80082ce:	3301      	adds	r3, #1
 80082d0:	428c      	cmp	r4, r1
 80082d2:	d1f6      	bne.n	80082c2 <memchr+0x8>
 80082d4:	bd10      	pop	{r4, pc}

080082d6 <memcpy>:
 80082d6:	440a      	add	r2, r1
 80082d8:	4291      	cmp	r1, r2
 80082da:	f100 33ff 	add.w	r3, r0, #4294967295
 80082de:	d100      	bne.n	80082e2 <memcpy+0xc>
 80082e0:	4770      	bx	lr
 80082e2:	b510      	push	{r4, lr}
 80082e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082e8:	4291      	cmp	r1, r2
 80082ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082ee:	d1f9      	bne.n	80082e4 <memcpy+0xe>
 80082f0:	bd10      	pop	{r4, pc}
	...

080082f4 <__assert_func>:
 80082f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082f6:	4614      	mov	r4, r2
 80082f8:	461a      	mov	r2, r3
 80082fa:	4b09      	ldr	r3, [pc, #36]	@ (8008320 <__assert_func+0x2c>)
 80082fc:	4605      	mov	r5, r0
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68d8      	ldr	r0, [r3, #12]
 8008302:	b14c      	cbz	r4, 8008318 <__assert_func+0x24>
 8008304:	4b07      	ldr	r3, [pc, #28]	@ (8008324 <__assert_func+0x30>)
 8008306:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800830a:	9100      	str	r1, [sp, #0]
 800830c:	462b      	mov	r3, r5
 800830e:	4906      	ldr	r1, [pc, #24]	@ (8008328 <__assert_func+0x34>)
 8008310:	f001 fce2 	bl	8009cd8 <fiprintf>
 8008314:	f001 fd1c 	bl	8009d50 <abort>
 8008318:	4b04      	ldr	r3, [pc, #16]	@ (800832c <__assert_func+0x38>)
 800831a:	461c      	mov	r4, r3
 800831c:	e7f3      	b.n	8008306 <__assert_func+0x12>
 800831e:	bf00      	nop
 8008320:	20000018 	.word	0x20000018
 8008324:	0800a6e3 	.word	0x0800a6e3
 8008328:	0800a6f0 	.word	0x0800a6f0
 800832c:	0800a71e 	.word	0x0800a71e

08008330 <quorem>:
 8008330:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008334:	6903      	ldr	r3, [r0, #16]
 8008336:	690c      	ldr	r4, [r1, #16]
 8008338:	4607      	mov	r7, r0
 800833a:	42a3      	cmp	r3, r4
 800833c:	db7e      	blt.n	800843c <quorem+0x10c>
 800833e:	3c01      	subs	r4, #1
 8008340:	00a3      	lsls	r3, r4, #2
 8008342:	f100 0514 	add.w	r5, r0, #20
 8008346:	f101 0814 	add.w	r8, r1, #20
 800834a:	9300      	str	r3, [sp, #0]
 800834c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008350:	9301      	str	r3, [sp, #4]
 8008352:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008356:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800835a:	3301      	adds	r3, #1
 800835c:	429a      	cmp	r2, r3
 800835e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008362:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008366:	d32e      	bcc.n	80083c6 <quorem+0x96>
 8008368:	f04f 0a00 	mov.w	sl, #0
 800836c:	46c4      	mov	ip, r8
 800836e:	46ae      	mov	lr, r5
 8008370:	46d3      	mov	fp, sl
 8008372:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008376:	b298      	uxth	r0, r3
 8008378:	fb06 a000 	mla	r0, r6, r0, sl
 800837c:	0c1b      	lsrs	r3, r3, #16
 800837e:	0c02      	lsrs	r2, r0, #16
 8008380:	fb06 2303 	mla	r3, r6, r3, r2
 8008384:	f8de 2000 	ldr.w	r2, [lr]
 8008388:	b280      	uxth	r0, r0
 800838a:	b292      	uxth	r2, r2
 800838c:	1a12      	subs	r2, r2, r0
 800838e:	445a      	add	r2, fp
 8008390:	f8de 0000 	ldr.w	r0, [lr]
 8008394:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008398:	b29b      	uxth	r3, r3
 800839a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800839e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80083a2:	b292      	uxth	r2, r2
 80083a4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80083a8:	45e1      	cmp	r9, ip
 80083aa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80083ae:	f84e 2b04 	str.w	r2, [lr], #4
 80083b2:	d2de      	bcs.n	8008372 <quorem+0x42>
 80083b4:	9b00      	ldr	r3, [sp, #0]
 80083b6:	58eb      	ldr	r3, [r5, r3]
 80083b8:	b92b      	cbnz	r3, 80083c6 <quorem+0x96>
 80083ba:	9b01      	ldr	r3, [sp, #4]
 80083bc:	3b04      	subs	r3, #4
 80083be:	429d      	cmp	r5, r3
 80083c0:	461a      	mov	r2, r3
 80083c2:	d32f      	bcc.n	8008424 <quorem+0xf4>
 80083c4:	613c      	str	r4, [r7, #16]
 80083c6:	4638      	mov	r0, r7
 80083c8:	f001 f97e 	bl	80096c8 <__mcmp>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	db25      	blt.n	800841c <quorem+0xec>
 80083d0:	4629      	mov	r1, r5
 80083d2:	2000      	movs	r0, #0
 80083d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80083d8:	f8d1 c000 	ldr.w	ip, [r1]
 80083dc:	fa1f fe82 	uxth.w	lr, r2
 80083e0:	fa1f f38c 	uxth.w	r3, ip
 80083e4:	eba3 030e 	sub.w	r3, r3, lr
 80083e8:	4403      	add	r3, r0
 80083ea:	0c12      	lsrs	r2, r2, #16
 80083ec:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80083f0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80083f4:	b29b      	uxth	r3, r3
 80083f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083fa:	45c1      	cmp	r9, r8
 80083fc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008400:	f841 3b04 	str.w	r3, [r1], #4
 8008404:	d2e6      	bcs.n	80083d4 <quorem+0xa4>
 8008406:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800840a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800840e:	b922      	cbnz	r2, 800841a <quorem+0xea>
 8008410:	3b04      	subs	r3, #4
 8008412:	429d      	cmp	r5, r3
 8008414:	461a      	mov	r2, r3
 8008416:	d30b      	bcc.n	8008430 <quorem+0x100>
 8008418:	613c      	str	r4, [r7, #16]
 800841a:	3601      	adds	r6, #1
 800841c:	4630      	mov	r0, r6
 800841e:	b003      	add	sp, #12
 8008420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008424:	6812      	ldr	r2, [r2, #0]
 8008426:	3b04      	subs	r3, #4
 8008428:	2a00      	cmp	r2, #0
 800842a:	d1cb      	bne.n	80083c4 <quorem+0x94>
 800842c:	3c01      	subs	r4, #1
 800842e:	e7c6      	b.n	80083be <quorem+0x8e>
 8008430:	6812      	ldr	r2, [r2, #0]
 8008432:	3b04      	subs	r3, #4
 8008434:	2a00      	cmp	r2, #0
 8008436:	d1ef      	bne.n	8008418 <quorem+0xe8>
 8008438:	3c01      	subs	r4, #1
 800843a:	e7ea      	b.n	8008412 <quorem+0xe2>
 800843c:	2000      	movs	r0, #0
 800843e:	e7ee      	b.n	800841e <quorem+0xee>

08008440 <_dtoa_r>:
 8008440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008444:	4614      	mov	r4, r2
 8008446:	461d      	mov	r5, r3
 8008448:	69c7      	ldr	r7, [r0, #28]
 800844a:	b097      	sub	sp, #92	@ 0x5c
 800844c:	4681      	mov	r9, r0
 800844e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008452:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008454:	b97f      	cbnz	r7, 8008476 <_dtoa_r+0x36>
 8008456:	2010      	movs	r0, #16
 8008458:	f000 fe0e 	bl	8009078 <malloc>
 800845c:	4602      	mov	r2, r0
 800845e:	f8c9 001c 	str.w	r0, [r9, #28]
 8008462:	b920      	cbnz	r0, 800846e <_dtoa_r+0x2e>
 8008464:	21ef      	movs	r1, #239	@ 0xef
 8008466:	4bac      	ldr	r3, [pc, #688]	@ (8008718 <_dtoa_r+0x2d8>)
 8008468:	48ac      	ldr	r0, [pc, #688]	@ (800871c <_dtoa_r+0x2dc>)
 800846a:	f7ff ff43 	bl	80082f4 <__assert_func>
 800846e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008472:	6007      	str	r7, [r0, #0]
 8008474:	60c7      	str	r7, [r0, #12]
 8008476:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800847a:	6819      	ldr	r1, [r3, #0]
 800847c:	b159      	cbz	r1, 8008496 <_dtoa_r+0x56>
 800847e:	685a      	ldr	r2, [r3, #4]
 8008480:	2301      	movs	r3, #1
 8008482:	4093      	lsls	r3, r2
 8008484:	604a      	str	r2, [r1, #4]
 8008486:	608b      	str	r3, [r1, #8]
 8008488:	4648      	mov	r0, r9
 800848a:	f000 feeb 	bl	8009264 <_Bfree>
 800848e:	2200      	movs	r2, #0
 8008490:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008494:	601a      	str	r2, [r3, #0]
 8008496:	1e2b      	subs	r3, r5, #0
 8008498:	bfaf      	iteee	ge
 800849a:	2300      	movge	r3, #0
 800849c:	2201      	movlt	r2, #1
 800849e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80084a2:	9307      	strlt	r3, [sp, #28]
 80084a4:	bfa8      	it	ge
 80084a6:	6033      	strge	r3, [r6, #0]
 80084a8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80084ac:	4b9c      	ldr	r3, [pc, #624]	@ (8008720 <_dtoa_r+0x2e0>)
 80084ae:	bfb8      	it	lt
 80084b0:	6032      	strlt	r2, [r6, #0]
 80084b2:	ea33 0308 	bics.w	r3, r3, r8
 80084b6:	d112      	bne.n	80084de <_dtoa_r+0x9e>
 80084b8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80084bc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80084be:	6013      	str	r3, [r2, #0]
 80084c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80084c4:	4323      	orrs	r3, r4
 80084c6:	f000 855e 	beq.w	8008f86 <_dtoa_r+0xb46>
 80084ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80084cc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008724 <_dtoa_r+0x2e4>
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	f000 8560 	beq.w	8008f96 <_dtoa_r+0xb56>
 80084d6:	f10a 0303 	add.w	r3, sl, #3
 80084da:	f000 bd5a 	b.w	8008f92 <_dtoa_r+0xb52>
 80084de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80084e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80084e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084ea:	2200      	movs	r2, #0
 80084ec:	2300      	movs	r3, #0
 80084ee:	f7f8 fac7 	bl	8000a80 <__aeabi_dcmpeq>
 80084f2:	4607      	mov	r7, r0
 80084f4:	b158      	cbz	r0, 800850e <_dtoa_r+0xce>
 80084f6:	2301      	movs	r3, #1
 80084f8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80084fa:	6013      	str	r3, [r2, #0]
 80084fc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80084fe:	b113      	cbz	r3, 8008506 <_dtoa_r+0xc6>
 8008500:	4b89      	ldr	r3, [pc, #548]	@ (8008728 <_dtoa_r+0x2e8>)
 8008502:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008504:	6013      	str	r3, [r2, #0]
 8008506:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800872c <_dtoa_r+0x2ec>
 800850a:	f000 bd44 	b.w	8008f96 <_dtoa_r+0xb56>
 800850e:	ab14      	add	r3, sp, #80	@ 0x50
 8008510:	9301      	str	r3, [sp, #4]
 8008512:	ab15      	add	r3, sp, #84	@ 0x54
 8008514:	9300      	str	r3, [sp, #0]
 8008516:	4648      	mov	r0, r9
 8008518:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800851c:	f001 f984 	bl	8009828 <__d2b>
 8008520:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008524:	9003      	str	r0, [sp, #12]
 8008526:	2e00      	cmp	r6, #0
 8008528:	d078      	beq.n	800861c <_dtoa_r+0x1dc>
 800852a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800852e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008530:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008538:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800853c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008540:	9712      	str	r7, [sp, #72]	@ 0x48
 8008542:	4619      	mov	r1, r3
 8008544:	2200      	movs	r2, #0
 8008546:	4b7a      	ldr	r3, [pc, #488]	@ (8008730 <_dtoa_r+0x2f0>)
 8008548:	f7f7 fe7a 	bl	8000240 <__aeabi_dsub>
 800854c:	a36c      	add	r3, pc, #432	@ (adr r3, 8008700 <_dtoa_r+0x2c0>)
 800854e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008552:	f7f8 f82d 	bl	80005b0 <__aeabi_dmul>
 8008556:	a36c      	add	r3, pc, #432	@ (adr r3, 8008708 <_dtoa_r+0x2c8>)
 8008558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855c:	f7f7 fe72 	bl	8000244 <__adddf3>
 8008560:	4604      	mov	r4, r0
 8008562:	4630      	mov	r0, r6
 8008564:	460d      	mov	r5, r1
 8008566:	f7f7 ffb9 	bl	80004dc <__aeabi_i2d>
 800856a:	a369      	add	r3, pc, #420	@ (adr r3, 8008710 <_dtoa_r+0x2d0>)
 800856c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008570:	f7f8 f81e 	bl	80005b0 <__aeabi_dmul>
 8008574:	4602      	mov	r2, r0
 8008576:	460b      	mov	r3, r1
 8008578:	4620      	mov	r0, r4
 800857a:	4629      	mov	r1, r5
 800857c:	f7f7 fe62 	bl	8000244 <__adddf3>
 8008580:	4604      	mov	r4, r0
 8008582:	460d      	mov	r5, r1
 8008584:	f7f8 fac4 	bl	8000b10 <__aeabi_d2iz>
 8008588:	2200      	movs	r2, #0
 800858a:	4607      	mov	r7, r0
 800858c:	2300      	movs	r3, #0
 800858e:	4620      	mov	r0, r4
 8008590:	4629      	mov	r1, r5
 8008592:	f7f8 fa7f 	bl	8000a94 <__aeabi_dcmplt>
 8008596:	b140      	cbz	r0, 80085aa <_dtoa_r+0x16a>
 8008598:	4638      	mov	r0, r7
 800859a:	f7f7 ff9f 	bl	80004dc <__aeabi_i2d>
 800859e:	4622      	mov	r2, r4
 80085a0:	462b      	mov	r3, r5
 80085a2:	f7f8 fa6d 	bl	8000a80 <__aeabi_dcmpeq>
 80085a6:	b900      	cbnz	r0, 80085aa <_dtoa_r+0x16a>
 80085a8:	3f01      	subs	r7, #1
 80085aa:	2f16      	cmp	r7, #22
 80085ac:	d854      	bhi.n	8008658 <_dtoa_r+0x218>
 80085ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80085b2:	4b60      	ldr	r3, [pc, #384]	@ (8008734 <_dtoa_r+0x2f4>)
 80085b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	f7f8 fa6a 	bl	8000a94 <__aeabi_dcmplt>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	d04b      	beq.n	800865c <_dtoa_r+0x21c>
 80085c4:	2300      	movs	r3, #0
 80085c6:	3f01      	subs	r7, #1
 80085c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80085ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80085cc:	1b9b      	subs	r3, r3, r6
 80085ce:	1e5a      	subs	r2, r3, #1
 80085d0:	bf49      	itett	mi
 80085d2:	f1c3 0301 	rsbmi	r3, r3, #1
 80085d6:	2300      	movpl	r3, #0
 80085d8:	9304      	strmi	r3, [sp, #16]
 80085da:	2300      	movmi	r3, #0
 80085dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80085de:	bf54      	ite	pl
 80085e0:	9304      	strpl	r3, [sp, #16]
 80085e2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80085e4:	2f00      	cmp	r7, #0
 80085e6:	db3b      	blt.n	8008660 <_dtoa_r+0x220>
 80085e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ea:	970e      	str	r7, [sp, #56]	@ 0x38
 80085ec:	443b      	add	r3, r7
 80085ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80085f0:	2300      	movs	r3, #0
 80085f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80085f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80085f6:	2b09      	cmp	r3, #9
 80085f8:	d865      	bhi.n	80086c6 <_dtoa_r+0x286>
 80085fa:	2b05      	cmp	r3, #5
 80085fc:	bfc4      	itt	gt
 80085fe:	3b04      	subgt	r3, #4
 8008600:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008602:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008604:	bfc8      	it	gt
 8008606:	2400      	movgt	r4, #0
 8008608:	f1a3 0302 	sub.w	r3, r3, #2
 800860c:	bfd8      	it	le
 800860e:	2401      	movle	r4, #1
 8008610:	2b03      	cmp	r3, #3
 8008612:	d864      	bhi.n	80086de <_dtoa_r+0x29e>
 8008614:	e8df f003 	tbb	[pc, r3]
 8008618:	2c385553 	.word	0x2c385553
 800861c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008620:	441e      	add	r6, r3
 8008622:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008626:	2b20      	cmp	r3, #32
 8008628:	bfc1      	itttt	gt
 800862a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800862e:	fa08 f803 	lslgt.w	r8, r8, r3
 8008632:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008636:	fa24 f303 	lsrgt.w	r3, r4, r3
 800863a:	bfd6      	itet	le
 800863c:	f1c3 0320 	rsble	r3, r3, #32
 8008640:	ea48 0003 	orrgt.w	r0, r8, r3
 8008644:	fa04 f003 	lslle.w	r0, r4, r3
 8008648:	f7f7 ff38 	bl	80004bc <__aeabi_ui2d>
 800864c:	2201      	movs	r2, #1
 800864e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008652:	3e01      	subs	r6, #1
 8008654:	9212      	str	r2, [sp, #72]	@ 0x48
 8008656:	e774      	b.n	8008542 <_dtoa_r+0x102>
 8008658:	2301      	movs	r3, #1
 800865a:	e7b5      	b.n	80085c8 <_dtoa_r+0x188>
 800865c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800865e:	e7b4      	b.n	80085ca <_dtoa_r+0x18a>
 8008660:	9b04      	ldr	r3, [sp, #16]
 8008662:	1bdb      	subs	r3, r3, r7
 8008664:	9304      	str	r3, [sp, #16]
 8008666:	427b      	negs	r3, r7
 8008668:	930a      	str	r3, [sp, #40]	@ 0x28
 800866a:	2300      	movs	r3, #0
 800866c:	930e      	str	r3, [sp, #56]	@ 0x38
 800866e:	e7c1      	b.n	80085f4 <_dtoa_r+0x1b4>
 8008670:	2301      	movs	r3, #1
 8008672:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008674:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008676:	eb07 0b03 	add.w	fp, r7, r3
 800867a:	f10b 0301 	add.w	r3, fp, #1
 800867e:	2b01      	cmp	r3, #1
 8008680:	9308      	str	r3, [sp, #32]
 8008682:	bfb8      	it	lt
 8008684:	2301      	movlt	r3, #1
 8008686:	e006      	b.n	8008696 <_dtoa_r+0x256>
 8008688:	2301      	movs	r3, #1
 800868a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800868c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800868e:	2b00      	cmp	r3, #0
 8008690:	dd28      	ble.n	80086e4 <_dtoa_r+0x2a4>
 8008692:	469b      	mov	fp, r3
 8008694:	9308      	str	r3, [sp, #32]
 8008696:	2100      	movs	r1, #0
 8008698:	2204      	movs	r2, #4
 800869a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800869e:	f102 0514 	add.w	r5, r2, #20
 80086a2:	429d      	cmp	r5, r3
 80086a4:	d926      	bls.n	80086f4 <_dtoa_r+0x2b4>
 80086a6:	6041      	str	r1, [r0, #4]
 80086a8:	4648      	mov	r0, r9
 80086aa:	f000 fd9b 	bl	80091e4 <_Balloc>
 80086ae:	4682      	mov	sl, r0
 80086b0:	2800      	cmp	r0, #0
 80086b2:	d143      	bne.n	800873c <_dtoa_r+0x2fc>
 80086b4:	4602      	mov	r2, r0
 80086b6:	f240 11af 	movw	r1, #431	@ 0x1af
 80086ba:	4b1f      	ldr	r3, [pc, #124]	@ (8008738 <_dtoa_r+0x2f8>)
 80086bc:	e6d4      	b.n	8008468 <_dtoa_r+0x28>
 80086be:	2300      	movs	r3, #0
 80086c0:	e7e3      	b.n	800868a <_dtoa_r+0x24a>
 80086c2:	2300      	movs	r3, #0
 80086c4:	e7d5      	b.n	8008672 <_dtoa_r+0x232>
 80086c6:	2401      	movs	r4, #1
 80086c8:	2300      	movs	r3, #0
 80086ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80086cc:	9320      	str	r3, [sp, #128]	@ 0x80
 80086ce:	f04f 3bff 	mov.w	fp, #4294967295
 80086d2:	2200      	movs	r2, #0
 80086d4:	2312      	movs	r3, #18
 80086d6:	f8cd b020 	str.w	fp, [sp, #32]
 80086da:	9221      	str	r2, [sp, #132]	@ 0x84
 80086dc:	e7db      	b.n	8008696 <_dtoa_r+0x256>
 80086de:	2301      	movs	r3, #1
 80086e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086e2:	e7f4      	b.n	80086ce <_dtoa_r+0x28e>
 80086e4:	f04f 0b01 	mov.w	fp, #1
 80086e8:	465b      	mov	r3, fp
 80086ea:	f8cd b020 	str.w	fp, [sp, #32]
 80086ee:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80086f2:	e7d0      	b.n	8008696 <_dtoa_r+0x256>
 80086f4:	3101      	adds	r1, #1
 80086f6:	0052      	lsls	r2, r2, #1
 80086f8:	e7d1      	b.n	800869e <_dtoa_r+0x25e>
 80086fa:	bf00      	nop
 80086fc:	f3af 8000 	nop.w
 8008700:	636f4361 	.word	0x636f4361
 8008704:	3fd287a7 	.word	0x3fd287a7
 8008708:	8b60c8b3 	.word	0x8b60c8b3
 800870c:	3fc68a28 	.word	0x3fc68a28
 8008710:	509f79fb 	.word	0x509f79fb
 8008714:	3fd34413 	.word	0x3fd34413
 8008718:	0800a72c 	.word	0x0800a72c
 800871c:	0800a743 	.word	0x0800a743
 8008720:	7ff00000 	.word	0x7ff00000
 8008724:	0800a728 	.word	0x0800a728
 8008728:	0800a6c0 	.word	0x0800a6c0
 800872c:	0800a6bf 	.word	0x0800a6bf
 8008730:	3ff80000 	.word	0x3ff80000
 8008734:	0800a858 	.word	0x0800a858
 8008738:	0800a79b 	.word	0x0800a79b
 800873c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008740:	6018      	str	r0, [r3, #0]
 8008742:	9b08      	ldr	r3, [sp, #32]
 8008744:	2b0e      	cmp	r3, #14
 8008746:	f200 80a1 	bhi.w	800888c <_dtoa_r+0x44c>
 800874a:	2c00      	cmp	r4, #0
 800874c:	f000 809e 	beq.w	800888c <_dtoa_r+0x44c>
 8008750:	2f00      	cmp	r7, #0
 8008752:	dd33      	ble.n	80087bc <_dtoa_r+0x37c>
 8008754:	4b9c      	ldr	r3, [pc, #624]	@ (80089c8 <_dtoa_r+0x588>)
 8008756:	f007 020f 	and.w	r2, r7, #15
 800875a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800875e:	05f8      	lsls	r0, r7, #23
 8008760:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008764:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8008768:	ea4f 1427 	mov.w	r4, r7, asr #4
 800876c:	d516      	bpl.n	800879c <_dtoa_r+0x35c>
 800876e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008772:	4b96      	ldr	r3, [pc, #600]	@ (80089cc <_dtoa_r+0x58c>)
 8008774:	2603      	movs	r6, #3
 8008776:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800877a:	f7f8 f843 	bl	8000804 <__aeabi_ddiv>
 800877e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008782:	f004 040f 	and.w	r4, r4, #15
 8008786:	4d91      	ldr	r5, [pc, #580]	@ (80089cc <_dtoa_r+0x58c>)
 8008788:	b954      	cbnz	r4, 80087a0 <_dtoa_r+0x360>
 800878a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800878e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008792:	f7f8 f837 	bl	8000804 <__aeabi_ddiv>
 8008796:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800879a:	e028      	b.n	80087ee <_dtoa_r+0x3ae>
 800879c:	2602      	movs	r6, #2
 800879e:	e7f2      	b.n	8008786 <_dtoa_r+0x346>
 80087a0:	07e1      	lsls	r1, r4, #31
 80087a2:	d508      	bpl.n	80087b6 <_dtoa_r+0x376>
 80087a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80087a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80087ac:	f7f7 ff00 	bl	80005b0 <__aeabi_dmul>
 80087b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80087b4:	3601      	adds	r6, #1
 80087b6:	1064      	asrs	r4, r4, #1
 80087b8:	3508      	adds	r5, #8
 80087ba:	e7e5      	b.n	8008788 <_dtoa_r+0x348>
 80087bc:	f000 80af 	beq.w	800891e <_dtoa_r+0x4de>
 80087c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80087c4:	427c      	negs	r4, r7
 80087c6:	4b80      	ldr	r3, [pc, #512]	@ (80089c8 <_dtoa_r+0x588>)
 80087c8:	f004 020f 	and.w	r2, r4, #15
 80087cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d4:	f7f7 feec 	bl	80005b0 <__aeabi_dmul>
 80087d8:	2602      	movs	r6, #2
 80087da:	2300      	movs	r3, #0
 80087dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80087e0:	4d7a      	ldr	r5, [pc, #488]	@ (80089cc <_dtoa_r+0x58c>)
 80087e2:	1124      	asrs	r4, r4, #4
 80087e4:	2c00      	cmp	r4, #0
 80087e6:	f040 808f 	bne.w	8008908 <_dtoa_r+0x4c8>
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1d3      	bne.n	8008796 <_dtoa_r+0x356>
 80087ee:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80087f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f000 8094 	beq.w	8008922 <_dtoa_r+0x4e2>
 80087fa:	2200      	movs	r2, #0
 80087fc:	4620      	mov	r0, r4
 80087fe:	4629      	mov	r1, r5
 8008800:	4b73      	ldr	r3, [pc, #460]	@ (80089d0 <_dtoa_r+0x590>)
 8008802:	f7f8 f947 	bl	8000a94 <__aeabi_dcmplt>
 8008806:	2800      	cmp	r0, #0
 8008808:	f000 808b 	beq.w	8008922 <_dtoa_r+0x4e2>
 800880c:	9b08      	ldr	r3, [sp, #32]
 800880e:	2b00      	cmp	r3, #0
 8008810:	f000 8087 	beq.w	8008922 <_dtoa_r+0x4e2>
 8008814:	f1bb 0f00 	cmp.w	fp, #0
 8008818:	dd34      	ble.n	8008884 <_dtoa_r+0x444>
 800881a:	4620      	mov	r0, r4
 800881c:	2200      	movs	r2, #0
 800881e:	4629      	mov	r1, r5
 8008820:	4b6c      	ldr	r3, [pc, #432]	@ (80089d4 <_dtoa_r+0x594>)
 8008822:	f7f7 fec5 	bl	80005b0 <__aeabi_dmul>
 8008826:	465c      	mov	r4, fp
 8008828:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800882c:	f107 38ff 	add.w	r8, r7, #4294967295
 8008830:	3601      	adds	r6, #1
 8008832:	4630      	mov	r0, r6
 8008834:	f7f7 fe52 	bl	80004dc <__aeabi_i2d>
 8008838:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800883c:	f7f7 feb8 	bl	80005b0 <__aeabi_dmul>
 8008840:	2200      	movs	r2, #0
 8008842:	4b65      	ldr	r3, [pc, #404]	@ (80089d8 <_dtoa_r+0x598>)
 8008844:	f7f7 fcfe 	bl	8000244 <__adddf3>
 8008848:	4605      	mov	r5, r0
 800884a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800884e:	2c00      	cmp	r4, #0
 8008850:	d16a      	bne.n	8008928 <_dtoa_r+0x4e8>
 8008852:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008856:	2200      	movs	r2, #0
 8008858:	4b60      	ldr	r3, [pc, #384]	@ (80089dc <_dtoa_r+0x59c>)
 800885a:	f7f7 fcf1 	bl	8000240 <__aeabi_dsub>
 800885e:	4602      	mov	r2, r0
 8008860:	460b      	mov	r3, r1
 8008862:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008866:	462a      	mov	r2, r5
 8008868:	4633      	mov	r3, r6
 800886a:	f7f8 f931 	bl	8000ad0 <__aeabi_dcmpgt>
 800886e:	2800      	cmp	r0, #0
 8008870:	f040 8298 	bne.w	8008da4 <_dtoa_r+0x964>
 8008874:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008878:	462a      	mov	r2, r5
 800887a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800887e:	f7f8 f909 	bl	8000a94 <__aeabi_dcmplt>
 8008882:	bb38      	cbnz	r0, 80088d4 <_dtoa_r+0x494>
 8008884:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008888:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800888c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800888e:	2b00      	cmp	r3, #0
 8008890:	f2c0 8157 	blt.w	8008b42 <_dtoa_r+0x702>
 8008894:	2f0e      	cmp	r7, #14
 8008896:	f300 8154 	bgt.w	8008b42 <_dtoa_r+0x702>
 800889a:	4b4b      	ldr	r3, [pc, #300]	@ (80089c8 <_dtoa_r+0x588>)
 800889c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80088a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80088a4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80088a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	f280 80e5 	bge.w	8008a7a <_dtoa_r+0x63a>
 80088b0:	9b08      	ldr	r3, [sp, #32]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f300 80e1 	bgt.w	8008a7a <_dtoa_r+0x63a>
 80088b8:	d10c      	bne.n	80088d4 <_dtoa_r+0x494>
 80088ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088be:	2200      	movs	r2, #0
 80088c0:	4b46      	ldr	r3, [pc, #280]	@ (80089dc <_dtoa_r+0x59c>)
 80088c2:	f7f7 fe75 	bl	80005b0 <__aeabi_dmul>
 80088c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088ca:	f7f8 f8f7 	bl	8000abc <__aeabi_dcmpge>
 80088ce:	2800      	cmp	r0, #0
 80088d0:	f000 8266 	beq.w	8008da0 <_dtoa_r+0x960>
 80088d4:	2400      	movs	r4, #0
 80088d6:	4625      	mov	r5, r4
 80088d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088da:	4656      	mov	r6, sl
 80088dc:	ea6f 0803 	mvn.w	r8, r3
 80088e0:	2700      	movs	r7, #0
 80088e2:	4621      	mov	r1, r4
 80088e4:	4648      	mov	r0, r9
 80088e6:	f000 fcbd 	bl	8009264 <_Bfree>
 80088ea:	2d00      	cmp	r5, #0
 80088ec:	f000 80bd 	beq.w	8008a6a <_dtoa_r+0x62a>
 80088f0:	b12f      	cbz	r7, 80088fe <_dtoa_r+0x4be>
 80088f2:	42af      	cmp	r7, r5
 80088f4:	d003      	beq.n	80088fe <_dtoa_r+0x4be>
 80088f6:	4639      	mov	r1, r7
 80088f8:	4648      	mov	r0, r9
 80088fa:	f000 fcb3 	bl	8009264 <_Bfree>
 80088fe:	4629      	mov	r1, r5
 8008900:	4648      	mov	r0, r9
 8008902:	f000 fcaf 	bl	8009264 <_Bfree>
 8008906:	e0b0      	b.n	8008a6a <_dtoa_r+0x62a>
 8008908:	07e2      	lsls	r2, r4, #31
 800890a:	d505      	bpl.n	8008918 <_dtoa_r+0x4d8>
 800890c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008910:	f7f7 fe4e 	bl	80005b0 <__aeabi_dmul>
 8008914:	2301      	movs	r3, #1
 8008916:	3601      	adds	r6, #1
 8008918:	1064      	asrs	r4, r4, #1
 800891a:	3508      	adds	r5, #8
 800891c:	e762      	b.n	80087e4 <_dtoa_r+0x3a4>
 800891e:	2602      	movs	r6, #2
 8008920:	e765      	b.n	80087ee <_dtoa_r+0x3ae>
 8008922:	46b8      	mov	r8, r7
 8008924:	9c08      	ldr	r4, [sp, #32]
 8008926:	e784      	b.n	8008832 <_dtoa_r+0x3f2>
 8008928:	4b27      	ldr	r3, [pc, #156]	@ (80089c8 <_dtoa_r+0x588>)
 800892a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800892c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008930:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008934:	4454      	add	r4, sl
 8008936:	2900      	cmp	r1, #0
 8008938:	d054      	beq.n	80089e4 <_dtoa_r+0x5a4>
 800893a:	2000      	movs	r0, #0
 800893c:	4928      	ldr	r1, [pc, #160]	@ (80089e0 <_dtoa_r+0x5a0>)
 800893e:	f7f7 ff61 	bl	8000804 <__aeabi_ddiv>
 8008942:	4633      	mov	r3, r6
 8008944:	462a      	mov	r2, r5
 8008946:	f7f7 fc7b 	bl	8000240 <__aeabi_dsub>
 800894a:	4656      	mov	r6, sl
 800894c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008950:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008954:	f7f8 f8dc 	bl	8000b10 <__aeabi_d2iz>
 8008958:	4605      	mov	r5, r0
 800895a:	f7f7 fdbf 	bl	80004dc <__aeabi_i2d>
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008966:	f7f7 fc6b 	bl	8000240 <__aeabi_dsub>
 800896a:	4602      	mov	r2, r0
 800896c:	460b      	mov	r3, r1
 800896e:	3530      	adds	r5, #48	@ 0x30
 8008970:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008974:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008978:	f806 5b01 	strb.w	r5, [r6], #1
 800897c:	f7f8 f88a 	bl	8000a94 <__aeabi_dcmplt>
 8008980:	2800      	cmp	r0, #0
 8008982:	d172      	bne.n	8008a6a <_dtoa_r+0x62a>
 8008984:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008988:	2000      	movs	r0, #0
 800898a:	4911      	ldr	r1, [pc, #68]	@ (80089d0 <_dtoa_r+0x590>)
 800898c:	f7f7 fc58 	bl	8000240 <__aeabi_dsub>
 8008990:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008994:	f7f8 f87e 	bl	8000a94 <__aeabi_dcmplt>
 8008998:	2800      	cmp	r0, #0
 800899a:	f040 80b4 	bne.w	8008b06 <_dtoa_r+0x6c6>
 800899e:	42a6      	cmp	r6, r4
 80089a0:	f43f af70 	beq.w	8008884 <_dtoa_r+0x444>
 80089a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80089a8:	2200      	movs	r2, #0
 80089aa:	4b0a      	ldr	r3, [pc, #40]	@ (80089d4 <_dtoa_r+0x594>)
 80089ac:	f7f7 fe00 	bl	80005b0 <__aeabi_dmul>
 80089b0:	2200      	movs	r2, #0
 80089b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80089b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089ba:	4b06      	ldr	r3, [pc, #24]	@ (80089d4 <_dtoa_r+0x594>)
 80089bc:	f7f7 fdf8 	bl	80005b0 <__aeabi_dmul>
 80089c0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80089c4:	e7c4      	b.n	8008950 <_dtoa_r+0x510>
 80089c6:	bf00      	nop
 80089c8:	0800a858 	.word	0x0800a858
 80089cc:	0800a830 	.word	0x0800a830
 80089d0:	3ff00000 	.word	0x3ff00000
 80089d4:	40240000 	.word	0x40240000
 80089d8:	401c0000 	.word	0x401c0000
 80089dc:	40140000 	.word	0x40140000
 80089e0:	3fe00000 	.word	0x3fe00000
 80089e4:	4631      	mov	r1, r6
 80089e6:	4628      	mov	r0, r5
 80089e8:	f7f7 fde2 	bl	80005b0 <__aeabi_dmul>
 80089ec:	4656      	mov	r6, sl
 80089ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80089f2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80089f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80089f8:	f7f8 f88a 	bl	8000b10 <__aeabi_d2iz>
 80089fc:	4605      	mov	r5, r0
 80089fe:	f7f7 fd6d 	bl	80004dc <__aeabi_i2d>
 8008a02:	4602      	mov	r2, r0
 8008a04:	460b      	mov	r3, r1
 8008a06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a0a:	f7f7 fc19 	bl	8000240 <__aeabi_dsub>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	460b      	mov	r3, r1
 8008a12:	3530      	adds	r5, #48	@ 0x30
 8008a14:	f806 5b01 	strb.w	r5, [r6], #1
 8008a18:	42a6      	cmp	r6, r4
 8008a1a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008a1e:	f04f 0200 	mov.w	r2, #0
 8008a22:	d124      	bne.n	8008a6e <_dtoa_r+0x62e>
 8008a24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008a28:	4bae      	ldr	r3, [pc, #696]	@ (8008ce4 <_dtoa_r+0x8a4>)
 8008a2a:	f7f7 fc0b 	bl	8000244 <__adddf3>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	460b      	mov	r3, r1
 8008a32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a36:	f7f8 f84b 	bl	8000ad0 <__aeabi_dcmpgt>
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	d163      	bne.n	8008b06 <_dtoa_r+0x6c6>
 8008a3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008a42:	2000      	movs	r0, #0
 8008a44:	49a7      	ldr	r1, [pc, #668]	@ (8008ce4 <_dtoa_r+0x8a4>)
 8008a46:	f7f7 fbfb 	bl	8000240 <__aeabi_dsub>
 8008a4a:	4602      	mov	r2, r0
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a52:	f7f8 f81f 	bl	8000a94 <__aeabi_dcmplt>
 8008a56:	2800      	cmp	r0, #0
 8008a58:	f43f af14 	beq.w	8008884 <_dtoa_r+0x444>
 8008a5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008a5e:	1e73      	subs	r3, r6, #1
 8008a60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a66:	2b30      	cmp	r3, #48	@ 0x30
 8008a68:	d0f8      	beq.n	8008a5c <_dtoa_r+0x61c>
 8008a6a:	4647      	mov	r7, r8
 8008a6c:	e03b      	b.n	8008ae6 <_dtoa_r+0x6a6>
 8008a6e:	4b9e      	ldr	r3, [pc, #632]	@ (8008ce8 <_dtoa_r+0x8a8>)
 8008a70:	f7f7 fd9e 	bl	80005b0 <__aeabi_dmul>
 8008a74:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008a78:	e7bc      	b.n	80089f4 <_dtoa_r+0x5b4>
 8008a7a:	4656      	mov	r6, sl
 8008a7c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008a80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a84:	4620      	mov	r0, r4
 8008a86:	4629      	mov	r1, r5
 8008a88:	f7f7 febc 	bl	8000804 <__aeabi_ddiv>
 8008a8c:	f7f8 f840 	bl	8000b10 <__aeabi_d2iz>
 8008a90:	4680      	mov	r8, r0
 8008a92:	f7f7 fd23 	bl	80004dc <__aeabi_i2d>
 8008a96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a9a:	f7f7 fd89 	bl	80005b0 <__aeabi_dmul>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	f7f7 fbcb 	bl	8000240 <__aeabi_dsub>
 8008aaa:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008aae:	9d08      	ldr	r5, [sp, #32]
 8008ab0:	f806 4b01 	strb.w	r4, [r6], #1
 8008ab4:	eba6 040a 	sub.w	r4, r6, sl
 8008ab8:	42a5      	cmp	r5, r4
 8008aba:	4602      	mov	r2, r0
 8008abc:	460b      	mov	r3, r1
 8008abe:	d133      	bne.n	8008b28 <_dtoa_r+0x6e8>
 8008ac0:	f7f7 fbc0 	bl	8000244 <__adddf3>
 8008ac4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ac8:	4604      	mov	r4, r0
 8008aca:	460d      	mov	r5, r1
 8008acc:	f7f8 f800 	bl	8000ad0 <__aeabi_dcmpgt>
 8008ad0:	b9c0      	cbnz	r0, 8008b04 <_dtoa_r+0x6c4>
 8008ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	4629      	mov	r1, r5
 8008ada:	f7f7 ffd1 	bl	8000a80 <__aeabi_dcmpeq>
 8008ade:	b110      	cbz	r0, 8008ae6 <_dtoa_r+0x6a6>
 8008ae0:	f018 0f01 	tst.w	r8, #1
 8008ae4:	d10e      	bne.n	8008b04 <_dtoa_r+0x6c4>
 8008ae6:	4648      	mov	r0, r9
 8008ae8:	9903      	ldr	r1, [sp, #12]
 8008aea:	f000 fbbb 	bl	8009264 <_Bfree>
 8008aee:	2300      	movs	r3, #0
 8008af0:	7033      	strb	r3, [r6, #0]
 8008af2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008af4:	3701      	adds	r7, #1
 8008af6:	601f      	str	r7, [r3, #0]
 8008af8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f000 824b 	beq.w	8008f96 <_dtoa_r+0xb56>
 8008b00:	601e      	str	r6, [r3, #0]
 8008b02:	e248      	b.n	8008f96 <_dtoa_r+0xb56>
 8008b04:	46b8      	mov	r8, r7
 8008b06:	4633      	mov	r3, r6
 8008b08:	461e      	mov	r6, r3
 8008b0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b0e:	2a39      	cmp	r2, #57	@ 0x39
 8008b10:	d106      	bne.n	8008b20 <_dtoa_r+0x6e0>
 8008b12:	459a      	cmp	sl, r3
 8008b14:	d1f8      	bne.n	8008b08 <_dtoa_r+0x6c8>
 8008b16:	2230      	movs	r2, #48	@ 0x30
 8008b18:	f108 0801 	add.w	r8, r8, #1
 8008b1c:	f88a 2000 	strb.w	r2, [sl]
 8008b20:	781a      	ldrb	r2, [r3, #0]
 8008b22:	3201      	adds	r2, #1
 8008b24:	701a      	strb	r2, [r3, #0]
 8008b26:	e7a0      	b.n	8008a6a <_dtoa_r+0x62a>
 8008b28:	2200      	movs	r2, #0
 8008b2a:	4b6f      	ldr	r3, [pc, #444]	@ (8008ce8 <_dtoa_r+0x8a8>)
 8008b2c:	f7f7 fd40 	bl	80005b0 <__aeabi_dmul>
 8008b30:	2200      	movs	r2, #0
 8008b32:	2300      	movs	r3, #0
 8008b34:	4604      	mov	r4, r0
 8008b36:	460d      	mov	r5, r1
 8008b38:	f7f7 ffa2 	bl	8000a80 <__aeabi_dcmpeq>
 8008b3c:	2800      	cmp	r0, #0
 8008b3e:	d09f      	beq.n	8008a80 <_dtoa_r+0x640>
 8008b40:	e7d1      	b.n	8008ae6 <_dtoa_r+0x6a6>
 8008b42:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008b44:	2a00      	cmp	r2, #0
 8008b46:	f000 80ea 	beq.w	8008d1e <_dtoa_r+0x8de>
 8008b4a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008b4c:	2a01      	cmp	r2, #1
 8008b4e:	f300 80cd 	bgt.w	8008cec <_dtoa_r+0x8ac>
 8008b52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008b54:	2a00      	cmp	r2, #0
 8008b56:	f000 80c1 	beq.w	8008cdc <_dtoa_r+0x89c>
 8008b5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008b5e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008b60:	9e04      	ldr	r6, [sp, #16]
 8008b62:	9a04      	ldr	r2, [sp, #16]
 8008b64:	2101      	movs	r1, #1
 8008b66:	441a      	add	r2, r3
 8008b68:	9204      	str	r2, [sp, #16]
 8008b6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b6c:	4648      	mov	r0, r9
 8008b6e:	441a      	add	r2, r3
 8008b70:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b72:	f000 fc2b 	bl	80093cc <__i2b>
 8008b76:	4605      	mov	r5, r0
 8008b78:	b166      	cbz	r6, 8008b94 <_dtoa_r+0x754>
 8008b7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	dd09      	ble.n	8008b94 <_dtoa_r+0x754>
 8008b80:	42b3      	cmp	r3, r6
 8008b82:	bfa8      	it	ge
 8008b84:	4633      	movge	r3, r6
 8008b86:	9a04      	ldr	r2, [sp, #16]
 8008b88:	1af6      	subs	r6, r6, r3
 8008b8a:	1ad2      	subs	r2, r2, r3
 8008b8c:	9204      	str	r2, [sp, #16]
 8008b8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b90:	1ad3      	subs	r3, r2, r3
 8008b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b96:	b30b      	cbz	r3, 8008bdc <_dtoa_r+0x79c>
 8008b98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	f000 80c6 	beq.w	8008d2c <_dtoa_r+0x8ec>
 8008ba0:	2c00      	cmp	r4, #0
 8008ba2:	f000 80c0 	beq.w	8008d26 <_dtoa_r+0x8e6>
 8008ba6:	4629      	mov	r1, r5
 8008ba8:	4622      	mov	r2, r4
 8008baa:	4648      	mov	r0, r9
 8008bac:	f000 fcc6 	bl	800953c <__pow5mult>
 8008bb0:	9a03      	ldr	r2, [sp, #12]
 8008bb2:	4601      	mov	r1, r0
 8008bb4:	4605      	mov	r5, r0
 8008bb6:	4648      	mov	r0, r9
 8008bb8:	f000 fc1e 	bl	80093f8 <__multiply>
 8008bbc:	9903      	ldr	r1, [sp, #12]
 8008bbe:	4680      	mov	r8, r0
 8008bc0:	4648      	mov	r0, r9
 8008bc2:	f000 fb4f 	bl	8009264 <_Bfree>
 8008bc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bc8:	1b1b      	subs	r3, r3, r4
 8008bca:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bcc:	f000 80b1 	beq.w	8008d32 <_dtoa_r+0x8f2>
 8008bd0:	4641      	mov	r1, r8
 8008bd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008bd4:	4648      	mov	r0, r9
 8008bd6:	f000 fcb1 	bl	800953c <__pow5mult>
 8008bda:	9003      	str	r0, [sp, #12]
 8008bdc:	2101      	movs	r1, #1
 8008bde:	4648      	mov	r0, r9
 8008be0:	f000 fbf4 	bl	80093cc <__i2b>
 8008be4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008be6:	4604      	mov	r4, r0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f000 81d8 	beq.w	8008f9e <_dtoa_r+0xb5e>
 8008bee:	461a      	mov	r2, r3
 8008bf0:	4601      	mov	r1, r0
 8008bf2:	4648      	mov	r0, r9
 8008bf4:	f000 fca2 	bl	800953c <__pow5mult>
 8008bf8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008bfa:	4604      	mov	r4, r0
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	f300 809f 	bgt.w	8008d40 <_dtoa_r+0x900>
 8008c02:	9b06      	ldr	r3, [sp, #24]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f040 8097 	bne.w	8008d38 <_dtoa_r+0x8f8>
 8008c0a:	9b07      	ldr	r3, [sp, #28]
 8008c0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f040 8093 	bne.w	8008d3c <_dtoa_r+0x8fc>
 8008c16:	9b07      	ldr	r3, [sp, #28]
 8008c18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c1c:	0d1b      	lsrs	r3, r3, #20
 8008c1e:	051b      	lsls	r3, r3, #20
 8008c20:	b133      	cbz	r3, 8008c30 <_dtoa_r+0x7f0>
 8008c22:	9b04      	ldr	r3, [sp, #16]
 8008c24:	3301      	adds	r3, #1
 8008c26:	9304      	str	r3, [sp, #16]
 8008c28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c2e:	2301      	movs	r3, #1
 8008c30:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	f000 81b8 	beq.w	8008faa <_dtoa_r+0xb6a>
 8008c3a:	6923      	ldr	r3, [r4, #16]
 8008c3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c40:	6918      	ldr	r0, [r3, #16]
 8008c42:	f000 fb77 	bl	8009334 <__hi0bits>
 8008c46:	f1c0 0020 	rsb	r0, r0, #32
 8008c4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c4c:	4418      	add	r0, r3
 8008c4e:	f010 001f 	ands.w	r0, r0, #31
 8008c52:	f000 8082 	beq.w	8008d5a <_dtoa_r+0x91a>
 8008c56:	f1c0 0320 	rsb	r3, r0, #32
 8008c5a:	2b04      	cmp	r3, #4
 8008c5c:	dd73      	ble.n	8008d46 <_dtoa_r+0x906>
 8008c5e:	9b04      	ldr	r3, [sp, #16]
 8008c60:	f1c0 001c 	rsb	r0, r0, #28
 8008c64:	4403      	add	r3, r0
 8008c66:	9304      	str	r3, [sp, #16]
 8008c68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c6a:	4406      	add	r6, r0
 8008c6c:	4403      	add	r3, r0
 8008c6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c70:	9b04      	ldr	r3, [sp, #16]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	dd05      	ble.n	8008c82 <_dtoa_r+0x842>
 8008c76:	461a      	mov	r2, r3
 8008c78:	4648      	mov	r0, r9
 8008c7a:	9903      	ldr	r1, [sp, #12]
 8008c7c:	f000 fcb8 	bl	80095f0 <__lshift>
 8008c80:	9003      	str	r0, [sp, #12]
 8008c82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	dd05      	ble.n	8008c94 <_dtoa_r+0x854>
 8008c88:	4621      	mov	r1, r4
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	4648      	mov	r0, r9
 8008c8e:	f000 fcaf 	bl	80095f0 <__lshift>
 8008c92:	4604      	mov	r4, r0
 8008c94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d061      	beq.n	8008d5e <_dtoa_r+0x91e>
 8008c9a:	4621      	mov	r1, r4
 8008c9c:	9803      	ldr	r0, [sp, #12]
 8008c9e:	f000 fd13 	bl	80096c8 <__mcmp>
 8008ca2:	2800      	cmp	r0, #0
 8008ca4:	da5b      	bge.n	8008d5e <_dtoa_r+0x91e>
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	220a      	movs	r2, #10
 8008caa:	4648      	mov	r0, r9
 8008cac:	9903      	ldr	r1, [sp, #12]
 8008cae:	f000 fafb 	bl	80092a8 <__multadd>
 8008cb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cb4:	f107 38ff 	add.w	r8, r7, #4294967295
 8008cb8:	9003      	str	r0, [sp, #12]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	f000 8177 	beq.w	8008fae <_dtoa_r+0xb6e>
 8008cc0:	4629      	mov	r1, r5
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	220a      	movs	r2, #10
 8008cc6:	4648      	mov	r0, r9
 8008cc8:	f000 faee 	bl	80092a8 <__multadd>
 8008ccc:	f1bb 0f00 	cmp.w	fp, #0
 8008cd0:	4605      	mov	r5, r0
 8008cd2:	dc6f      	bgt.n	8008db4 <_dtoa_r+0x974>
 8008cd4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	dc49      	bgt.n	8008d6e <_dtoa_r+0x92e>
 8008cda:	e06b      	b.n	8008db4 <_dtoa_r+0x974>
 8008cdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008cde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008ce2:	e73c      	b.n	8008b5e <_dtoa_r+0x71e>
 8008ce4:	3fe00000 	.word	0x3fe00000
 8008ce8:	40240000 	.word	0x40240000
 8008cec:	9b08      	ldr	r3, [sp, #32]
 8008cee:	1e5c      	subs	r4, r3, #1
 8008cf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cf2:	42a3      	cmp	r3, r4
 8008cf4:	db09      	blt.n	8008d0a <_dtoa_r+0x8ca>
 8008cf6:	1b1c      	subs	r4, r3, r4
 8008cf8:	9b08      	ldr	r3, [sp, #32]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f6bf af30 	bge.w	8008b60 <_dtoa_r+0x720>
 8008d00:	9b04      	ldr	r3, [sp, #16]
 8008d02:	9a08      	ldr	r2, [sp, #32]
 8008d04:	1a9e      	subs	r6, r3, r2
 8008d06:	2300      	movs	r3, #0
 8008d08:	e72b      	b.n	8008b62 <_dtoa_r+0x722>
 8008d0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d0e:	1ae3      	subs	r3, r4, r3
 8008d10:	441a      	add	r2, r3
 8008d12:	940a      	str	r4, [sp, #40]	@ 0x28
 8008d14:	9e04      	ldr	r6, [sp, #16]
 8008d16:	2400      	movs	r4, #0
 8008d18:	9b08      	ldr	r3, [sp, #32]
 8008d1a:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d1c:	e721      	b.n	8008b62 <_dtoa_r+0x722>
 8008d1e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008d20:	9e04      	ldr	r6, [sp, #16]
 8008d22:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008d24:	e728      	b.n	8008b78 <_dtoa_r+0x738>
 8008d26:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008d2a:	e751      	b.n	8008bd0 <_dtoa_r+0x790>
 8008d2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008d2e:	9903      	ldr	r1, [sp, #12]
 8008d30:	e750      	b.n	8008bd4 <_dtoa_r+0x794>
 8008d32:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d36:	e751      	b.n	8008bdc <_dtoa_r+0x79c>
 8008d38:	2300      	movs	r3, #0
 8008d3a:	e779      	b.n	8008c30 <_dtoa_r+0x7f0>
 8008d3c:	9b06      	ldr	r3, [sp, #24]
 8008d3e:	e777      	b.n	8008c30 <_dtoa_r+0x7f0>
 8008d40:	2300      	movs	r3, #0
 8008d42:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d44:	e779      	b.n	8008c3a <_dtoa_r+0x7fa>
 8008d46:	d093      	beq.n	8008c70 <_dtoa_r+0x830>
 8008d48:	9a04      	ldr	r2, [sp, #16]
 8008d4a:	331c      	adds	r3, #28
 8008d4c:	441a      	add	r2, r3
 8008d4e:	9204      	str	r2, [sp, #16]
 8008d50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d52:	441e      	add	r6, r3
 8008d54:	441a      	add	r2, r3
 8008d56:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d58:	e78a      	b.n	8008c70 <_dtoa_r+0x830>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	e7f4      	b.n	8008d48 <_dtoa_r+0x908>
 8008d5e:	9b08      	ldr	r3, [sp, #32]
 8008d60:	46b8      	mov	r8, r7
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	dc20      	bgt.n	8008da8 <_dtoa_r+0x968>
 8008d66:	469b      	mov	fp, r3
 8008d68:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	dd1e      	ble.n	8008dac <_dtoa_r+0x96c>
 8008d6e:	f1bb 0f00 	cmp.w	fp, #0
 8008d72:	f47f adb1 	bne.w	80088d8 <_dtoa_r+0x498>
 8008d76:	4621      	mov	r1, r4
 8008d78:	465b      	mov	r3, fp
 8008d7a:	2205      	movs	r2, #5
 8008d7c:	4648      	mov	r0, r9
 8008d7e:	f000 fa93 	bl	80092a8 <__multadd>
 8008d82:	4601      	mov	r1, r0
 8008d84:	4604      	mov	r4, r0
 8008d86:	9803      	ldr	r0, [sp, #12]
 8008d88:	f000 fc9e 	bl	80096c8 <__mcmp>
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	f77f ada3 	ble.w	80088d8 <_dtoa_r+0x498>
 8008d92:	4656      	mov	r6, sl
 8008d94:	2331      	movs	r3, #49	@ 0x31
 8008d96:	f108 0801 	add.w	r8, r8, #1
 8008d9a:	f806 3b01 	strb.w	r3, [r6], #1
 8008d9e:	e59f      	b.n	80088e0 <_dtoa_r+0x4a0>
 8008da0:	46b8      	mov	r8, r7
 8008da2:	9c08      	ldr	r4, [sp, #32]
 8008da4:	4625      	mov	r5, r4
 8008da6:	e7f4      	b.n	8008d92 <_dtoa_r+0x952>
 8008da8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8008dac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	f000 8101 	beq.w	8008fb6 <_dtoa_r+0xb76>
 8008db4:	2e00      	cmp	r6, #0
 8008db6:	dd05      	ble.n	8008dc4 <_dtoa_r+0x984>
 8008db8:	4629      	mov	r1, r5
 8008dba:	4632      	mov	r2, r6
 8008dbc:	4648      	mov	r0, r9
 8008dbe:	f000 fc17 	bl	80095f0 <__lshift>
 8008dc2:	4605      	mov	r5, r0
 8008dc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d05c      	beq.n	8008e84 <_dtoa_r+0xa44>
 8008dca:	4648      	mov	r0, r9
 8008dcc:	6869      	ldr	r1, [r5, #4]
 8008dce:	f000 fa09 	bl	80091e4 <_Balloc>
 8008dd2:	4606      	mov	r6, r0
 8008dd4:	b928      	cbnz	r0, 8008de2 <_dtoa_r+0x9a2>
 8008dd6:	4602      	mov	r2, r0
 8008dd8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008ddc:	4b80      	ldr	r3, [pc, #512]	@ (8008fe0 <_dtoa_r+0xba0>)
 8008dde:	f7ff bb43 	b.w	8008468 <_dtoa_r+0x28>
 8008de2:	692a      	ldr	r2, [r5, #16]
 8008de4:	f105 010c 	add.w	r1, r5, #12
 8008de8:	3202      	adds	r2, #2
 8008dea:	0092      	lsls	r2, r2, #2
 8008dec:	300c      	adds	r0, #12
 8008dee:	f7ff fa72 	bl	80082d6 <memcpy>
 8008df2:	2201      	movs	r2, #1
 8008df4:	4631      	mov	r1, r6
 8008df6:	4648      	mov	r0, r9
 8008df8:	f000 fbfa 	bl	80095f0 <__lshift>
 8008dfc:	462f      	mov	r7, r5
 8008dfe:	4605      	mov	r5, r0
 8008e00:	f10a 0301 	add.w	r3, sl, #1
 8008e04:	9304      	str	r3, [sp, #16]
 8008e06:	eb0a 030b 	add.w	r3, sl, fp
 8008e0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e0c:	9b06      	ldr	r3, [sp, #24]
 8008e0e:	f003 0301 	and.w	r3, r3, #1
 8008e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e14:	9b04      	ldr	r3, [sp, #16]
 8008e16:	4621      	mov	r1, r4
 8008e18:	9803      	ldr	r0, [sp, #12]
 8008e1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008e1e:	f7ff fa87 	bl	8008330 <quorem>
 8008e22:	4603      	mov	r3, r0
 8008e24:	4639      	mov	r1, r7
 8008e26:	3330      	adds	r3, #48	@ 0x30
 8008e28:	9006      	str	r0, [sp, #24]
 8008e2a:	9803      	ldr	r0, [sp, #12]
 8008e2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e2e:	f000 fc4b 	bl	80096c8 <__mcmp>
 8008e32:	462a      	mov	r2, r5
 8008e34:	9008      	str	r0, [sp, #32]
 8008e36:	4621      	mov	r1, r4
 8008e38:	4648      	mov	r0, r9
 8008e3a:	f000 fc61 	bl	8009700 <__mdiff>
 8008e3e:	68c2      	ldr	r2, [r0, #12]
 8008e40:	4606      	mov	r6, r0
 8008e42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e44:	bb02      	cbnz	r2, 8008e88 <_dtoa_r+0xa48>
 8008e46:	4601      	mov	r1, r0
 8008e48:	9803      	ldr	r0, [sp, #12]
 8008e4a:	f000 fc3d 	bl	80096c8 <__mcmp>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e52:	4631      	mov	r1, r6
 8008e54:	4648      	mov	r0, r9
 8008e56:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8008e5a:	f000 fa03 	bl	8009264 <_Bfree>
 8008e5e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008e60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008e62:	9e04      	ldr	r6, [sp, #16]
 8008e64:	ea42 0103 	orr.w	r1, r2, r3
 8008e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e6a:	4319      	orrs	r1, r3
 8008e6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e6e:	d10d      	bne.n	8008e8c <_dtoa_r+0xa4c>
 8008e70:	2b39      	cmp	r3, #57	@ 0x39
 8008e72:	d027      	beq.n	8008ec4 <_dtoa_r+0xa84>
 8008e74:	9a08      	ldr	r2, [sp, #32]
 8008e76:	2a00      	cmp	r2, #0
 8008e78:	dd01      	ble.n	8008e7e <_dtoa_r+0xa3e>
 8008e7a:	9b06      	ldr	r3, [sp, #24]
 8008e7c:	3331      	adds	r3, #49	@ 0x31
 8008e7e:	f88b 3000 	strb.w	r3, [fp]
 8008e82:	e52e      	b.n	80088e2 <_dtoa_r+0x4a2>
 8008e84:	4628      	mov	r0, r5
 8008e86:	e7b9      	b.n	8008dfc <_dtoa_r+0x9bc>
 8008e88:	2201      	movs	r2, #1
 8008e8a:	e7e2      	b.n	8008e52 <_dtoa_r+0xa12>
 8008e8c:	9908      	ldr	r1, [sp, #32]
 8008e8e:	2900      	cmp	r1, #0
 8008e90:	db04      	blt.n	8008e9c <_dtoa_r+0xa5c>
 8008e92:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008e94:	4301      	orrs	r1, r0
 8008e96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e98:	4301      	orrs	r1, r0
 8008e9a:	d120      	bne.n	8008ede <_dtoa_r+0xa9e>
 8008e9c:	2a00      	cmp	r2, #0
 8008e9e:	ddee      	ble.n	8008e7e <_dtoa_r+0xa3e>
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	9903      	ldr	r1, [sp, #12]
 8008ea4:	4648      	mov	r0, r9
 8008ea6:	9304      	str	r3, [sp, #16]
 8008ea8:	f000 fba2 	bl	80095f0 <__lshift>
 8008eac:	4621      	mov	r1, r4
 8008eae:	9003      	str	r0, [sp, #12]
 8008eb0:	f000 fc0a 	bl	80096c8 <__mcmp>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	9b04      	ldr	r3, [sp, #16]
 8008eb8:	dc02      	bgt.n	8008ec0 <_dtoa_r+0xa80>
 8008eba:	d1e0      	bne.n	8008e7e <_dtoa_r+0xa3e>
 8008ebc:	07da      	lsls	r2, r3, #31
 8008ebe:	d5de      	bpl.n	8008e7e <_dtoa_r+0xa3e>
 8008ec0:	2b39      	cmp	r3, #57	@ 0x39
 8008ec2:	d1da      	bne.n	8008e7a <_dtoa_r+0xa3a>
 8008ec4:	2339      	movs	r3, #57	@ 0x39
 8008ec6:	f88b 3000 	strb.w	r3, [fp]
 8008eca:	4633      	mov	r3, r6
 8008ecc:	461e      	mov	r6, r3
 8008ece:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ed2:	3b01      	subs	r3, #1
 8008ed4:	2a39      	cmp	r2, #57	@ 0x39
 8008ed6:	d04e      	beq.n	8008f76 <_dtoa_r+0xb36>
 8008ed8:	3201      	adds	r2, #1
 8008eda:	701a      	strb	r2, [r3, #0]
 8008edc:	e501      	b.n	80088e2 <_dtoa_r+0x4a2>
 8008ede:	2a00      	cmp	r2, #0
 8008ee0:	dd03      	ble.n	8008eea <_dtoa_r+0xaaa>
 8008ee2:	2b39      	cmp	r3, #57	@ 0x39
 8008ee4:	d0ee      	beq.n	8008ec4 <_dtoa_r+0xa84>
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	e7c9      	b.n	8008e7e <_dtoa_r+0xa3e>
 8008eea:	9a04      	ldr	r2, [sp, #16]
 8008eec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008eee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008ef2:	428a      	cmp	r2, r1
 8008ef4:	d028      	beq.n	8008f48 <_dtoa_r+0xb08>
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	220a      	movs	r2, #10
 8008efa:	9903      	ldr	r1, [sp, #12]
 8008efc:	4648      	mov	r0, r9
 8008efe:	f000 f9d3 	bl	80092a8 <__multadd>
 8008f02:	42af      	cmp	r7, r5
 8008f04:	9003      	str	r0, [sp, #12]
 8008f06:	f04f 0300 	mov.w	r3, #0
 8008f0a:	f04f 020a 	mov.w	r2, #10
 8008f0e:	4639      	mov	r1, r7
 8008f10:	4648      	mov	r0, r9
 8008f12:	d107      	bne.n	8008f24 <_dtoa_r+0xae4>
 8008f14:	f000 f9c8 	bl	80092a8 <__multadd>
 8008f18:	4607      	mov	r7, r0
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	9b04      	ldr	r3, [sp, #16]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	9304      	str	r3, [sp, #16]
 8008f22:	e777      	b.n	8008e14 <_dtoa_r+0x9d4>
 8008f24:	f000 f9c0 	bl	80092a8 <__multadd>
 8008f28:	4629      	mov	r1, r5
 8008f2a:	4607      	mov	r7, r0
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	220a      	movs	r2, #10
 8008f30:	4648      	mov	r0, r9
 8008f32:	f000 f9b9 	bl	80092a8 <__multadd>
 8008f36:	4605      	mov	r5, r0
 8008f38:	e7f0      	b.n	8008f1c <_dtoa_r+0xadc>
 8008f3a:	f1bb 0f00 	cmp.w	fp, #0
 8008f3e:	bfcc      	ite	gt
 8008f40:	465e      	movgt	r6, fp
 8008f42:	2601      	movle	r6, #1
 8008f44:	2700      	movs	r7, #0
 8008f46:	4456      	add	r6, sl
 8008f48:	2201      	movs	r2, #1
 8008f4a:	9903      	ldr	r1, [sp, #12]
 8008f4c:	4648      	mov	r0, r9
 8008f4e:	9304      	str	r3, [sp, #16]
 8008f50:	f000 fb4e 	bl	80095f0 <__lshift>
 8008f54:	4621      	mov	r1, r4
 8008f56:	9003      	str	r0, [sp, #12]
 8008f58:	f000 fbb6 	bl	80096c8 <__mcmp>
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	dcb4      	bgt.n	8008eca <_dtoa_r+0xa8a>
 8008f60:	d102      	bne.n	8008f68 <_dtoa_r+0xb28>
 8008f62:	9b04      	ldr	r3, [sp, #16]
 8008f64:	07db      	lsls	r3, r3, #31
 8008f66:	d4b0      	bmi.n	8008eca <_dtoa_r+0xa8a>
 8008f68:	4633      	mov	r3, r6
 8008f6a:	461e      	mov	r6, r3
 8008f6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f70:	2a30      	cmp	r2, #48	@ 0x30
 8008f72:	d0fa      	beq.n	8008f6a <_dtoa_r+0xb2a>
 8008f74:	e4b5      	b.n	80088e2 <_dtoa_r+0x4a2>
 8008f76:	459a      	cmp	sl, r3
 8008f78:	d1a8      	bne.n	8008ecc <_dtoa_r+0xa8c>
 8008f7a:	2331      	movs	r3, #49	@ 0x31
 8008f7c:	f108 0801 	add.w	r8, r8, #1
 8008f80:	f88a 3000 	strb.w	r3, [sl]
 8008f84:	e4ad      	b.n	80088e2 <_dtoa_r+0x4a2>
 8008f86:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008f88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008fe4 <_dtoa_r+0xba4>
 8008f8c:	b11b      	cbz	r3, 8008f96 <_dtoa_r+0xb56>
 8008f8e:	f10a 0308 	add.w	r3, sl, #8
 8008f92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008f94:	6013      	str	r3, [r2, #0]
 8008f96:	4650      	mov	r0, sl
 8008f98:	b017      	add	sp, #92	@ 0x5c
 8008f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	f77f ae2e 	ble.w	8008c02 <_dtoa_r+0x7c2>
 8008fa6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fa8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008faa:	2001      	movs	r0, #1
 8008fac:	e64d      	b.n	8008c4a <_dtoa_r+0x80a>
 8008fae:	f1bb 0f00 	cmp.w	fp, #0
 8008fb2:	f77f aed9 	ble.w	8008d68 <_dtoa_r+0x928>
 8008fb6:	4656      	mov	r6, sl
 8008fb8:	4621      	mov	r1, r4
 8008fba:	9803      	ldr	r0, [sp, #12]
 8008fbc:	f7ff f9b8 	bl	8008330 <quorem>
 8008fc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008fc4:	f806 3b01 	strb.w	r3, [r6], #1
 8008fc8:	eba6 020a 	sub.w	r2, r6, sl
 8008fcc:	4593      	cmp	fp, r2
 8008fce:	ddb4      	ble.n	8008f3a <_dtoa_r+0xafa>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	220a      	movs	r2, #10
 8008fd4:	4648      	mov	r0, r9
 8008fd6:	9903      	ldr	r1, [sp, #12]
 8008fd8:	f000 f966 	bl	80092a8 <__multadd>
 8008fdc:	9003      	str	r0, [sp, #12]
 8008fde:	e7eb      	b.n	8008fb8 <_dtoa_r+0xb78>
 8008fe0:	0800a79b 	.word	0x0800a79b
 8008fe4:	0800a71f 	.word	0x0800a71f

08008fe8 <_free_r>:
 8008fe8:	b538      	push	{r3, r4, r5, lr}
 8008fea:	4605      	mov	r5, r0
 8008fec:	2900      	cmp	r1, #0
 8008fee:	d040      	beq.n	8009072 <_free_r+0x8a>
 8008ff0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ff4:	1f0c      	subs	r4, r1, #4
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	bfb8      	it	lt
 8008ffa:	18e4      	addlt	r4, r4, r3
 8008ffc:	f000 f8e6 	bl	80091cc <__malloc_lock>
 8009000:	4a1c      	ldr	r2, [pc, #112]	@ (8009074 <_free_r+0x8c>)
 8009002:	6813      	ldr	r3, [r2, #0]
 8009004:	b933      	cbnz	r3, 8009014 <_free_r+0x2c>
 8009006:	6063      	str	r3, [r4, #4]
 8009008:	6014      	str	r4, [r2, #0]
 800900a:	4628      	mov	r0, r5
 800900c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009010:	f000 b8e2 	b.w	80091d8 <__malloc_unlock>
 8009014:	42a3      	cmp	r3, r4
 8009016:	d908      	bls.n	800902a <_free_r+0x42>
 8009018:	6820      	ldr	r0, [r4, #0]
 800901a:	1821      	adds	r1, r4, r0
 800901c:	428b      	cmp	r3, r1
 800901e:	bf01      	itttt	eq
 8009020:	6819      	ldreq	r1, [r3, #0]
 8009022:	685b      	ldreq	r3, [r3, #4]
 8009024:	1809      	addeq	r1, r1, r0
 8009026:	6021      	streq	r1, [r4, #0]
 8009028:	e7ed      	b.n	8009006 <_free_r+0x1e>
 800902a:	461a      	mov	r2, r3
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	b10b      	cbz	r3, 8009034 <_free_r+0x4c>
 8009030:	42a3      	cmp	r3, r4
 8009032:	d9fa      	bls.n	800902a <_free_r+0x42>
 8009034:	6811      	ldr	r1, [r2, #0]
 8009036:	1850      	adds	r0, r2, r1
 8009038:	42a0      	cmp	r0, r4
 800903a:	d10b      	bne.n	8009054 <_free_r+0x6c>
 800903c:	6820      	ldr	r0, [r4, #0]
 800903e:	4401      	add	r1, r0
 8009040:	1850      	adds	r0, r2, r1
 8009042:	4283      	cmp	r3, r0
 8009044:	6011      	str	r1, [r2, #0]
 8009046:	d1e0      	bne.n	800900a <_free_r+0x22>
 8009048:	6818      	ldr	r0, [r3, #0]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	4408      	add	r0, r1
 800904e:	6010      	str	r0, [r2, #0]
 8009050:	6053      	str	r3, [r2, #4]
 8009052:	e7da      	b.n	800900a <_free_r+0x22>
 8009054:	d902      	bls.n	800905c <_free_r+0x74>
 8009056:	230c      	movs	r3, #12
 8009058:	602b      	str	r3, [r5, #0]
 800905a:	e7d6      	b.n	800900a <_free_r+0x22>
 800905c:	6820      	ldr	r0, [r4, #0]
 800905e:	1821      	adds	r1, r4, r0
 8009060:	428b      	cmp	r3, r1
 8009062:	bf01      	itttt	eq
 8009064:	6819      	ldreq	r1, [r3, #0]
 8009066:	685b      	ldreq	r3, [r3, #4]
 8009068:	1809      	addeq	r1, r1, r0
 800906a:	6021      	streq	r1, [r4, #0]
 800906c:	6063      	str	r3, [r4, #4]
 800906e:	6054      	str	r4, [r2, #4]
 8009070:	e7cb      	b.n	800900a <_free_r+0x22>
 8009072:	bd38      	pop	{r3, r4, r5, pc}
 8009074:	20001288 	.word	0x20001288

08009078 <malloc>:
 8009078:	4b02      	ldr	r3, [pc, #8]	@ (8009084 <malloc+0xc>)
 800907a:	4601      	mov	r1, r0
 800907c:	6818      	ldr	r0, [r3, #0]
 800907e:	f000 b825 	b.w	80090cc <_malloc_r>
 8009082:	bf00      	nop
 8009084:	20000018 	.word	0x20000018

08009088 <sbrk_aligned>:
 8009088:	b570      	push	{r4, r5, r6, lr}
 800908a:	4e0f      	ldr	r6, [pc, #60]	@ (80090c8 <sbrk_aligned+0x40>)
 800908c:	460c      	mov	r4, r1
 800908e:	6831      	ldr	r1, [r6, #0]
 8009090:	4605      	mov	r5, r0
 8009092:	b911      	cbnz	r1, 800909a <sbrk_aligned+0x12>
 8009094:	f000 fe4c 	bl	8009d30 <_sbrk_r>
 8009098:	6030      	str	r0, [r6, #0]
 800909a:	4621      	mov	r1, r4
 800909c:	4628      	mov	r0, r5
 800909e:	f000 fe47 	bl	8009d30 <_sbrk_r>
 80090a2:	1c43      	adds	r3, r0, #1
 80090a4:	d103      	bne.n	80090ae <sbrk_aligned+0x26>
 80090a6:	f04f 34ff 	mov.w	r4, #4294967295
 80090aa:	4620      	mov	r0, r4
 80090ac:	bd70      	pop	{r4, r5, r6, pc}
 80090ae:	1cc4      	adds	r4, r0, #3
 80090b0:	f024 0403 	bic.w	r4, r4, #3
 80090b4:	42a0      	cmp	r0, r4
 80090b6:	d0f8      	beq.n	80090aa <sbrk_aligned+0x22>
 80090b8:	1a21      	subs	r1, r4, r0
 80090ba:	4628      	mov	r0, r5
 80090bc:	f000 fe38 	bl	8009d30 <_sbrk_r>
 80090c0:	3001      	adds	r0, #1
 80090c2:	d1f2      	bne.n	80090aa <sbrk_aligned+0x22>
 80090c4:	e7ef      	b.n	80090a6 <sbrk_aligned+0x1e>
 80090c6:	bf00      	nop
 80090c8:	20001284 	.word	0x20001284

080090cc <_malloc_r>:
 80090cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090d0:	1ccd      	adds	r5, r1, #3
 80090d2:	f025 0503 	bic.w	r5, r5, #3
 80090d6:	3508      	adds	r5, #8
 80090d8:	2d0c      	cmp	r5, #12
 80090da:	bf38      	it	cc
 80090dc:	250c      	movcc	r5, #12
 80090de:	2d00      	cmp	r5, #0
 80090e0:	4606      	mov	r6, r0
 80090e2:	db01      	blt.n	80090e8 <_malloc_r+0x1c>
 80090e4:	42a9      	cmp	r1, r5
 80090e6:	d904      	bls.n	80090f2 <_malloc_r+0x26>
 80090e8:	230c      	movs	r3, #12
 80090ea:	6033      	str	r3, [r6, #0]
 80090ec:	2000      	movs	r0, #0
 80090ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80091c8 <_malloc_r+0xfc>
 80090f6:	f000 f869 	bl	80091cc <__malloc_lock>
 80090fa:	f8d8 3000 	ldr.w	r3, [r8]
 80090fe:	461c      	mov	r4, r3
 8009100:	bb44      	cbnz	r4, 8009154 <_malloc_r+0x88>
 8009102:	4629      	mov	r1, r5
 8009104:	4630      	mov	r0, r6
 8009106:	f7ff ffbf 	bl	8009088 <sbrk_aligned>
 800910a:	1c43      	adds	r3, r0, #1
 800910c:	4604      	mov	r4, r0
 800910e:	d158      	bne.n	80091c2 <_malloc_r+0xf6>
 8009110:	f8d8 4000 	ldr.w	r4, [r8]
 8009114:	4627      	mov	r7, r4
 8009116:	2f00      	cmp	r7, #0
 8009118:	d143      	bne.n	80091a2 <_malloc_r+0xd6>
 800911a:	2c00      	cmp	r4, #0
 800911c:	d04b      	beq.n	80091b6 <_malloc_r+0xea>
 800911e:	6823      	ldr	r3, [r4, #0]
 8009120:	4639      	mov	r1, r7
 8009122:	4630      	mov	r0, r6
 8009124:	eb04 0903 	add.w	r9, r4, r3
 8009128:	f000 fe02 	bl	8009d30 <_sbrk_r>
 800912c:	4581      	cmp	r9, r0
 800912e:	d142      	bne.n	80091b6 <_malloc_r+0xea>
 8009130:	6821      	ldr	r1, [r4, #0]
 8009132:	4630      	mov	r0, r6
 8009134:	1a6d      	subs	r5, r5, r1
 8009136:	4629      	mov	r1, r5
 8009138:	f7ff ffa6 	bl	8009088 <sbrk_aligned>
 800913c:	3001      	adds	r0, #1
 800913e:	d03a      	beq.n	80091b6 <_malloc_r+0xea>
 8009140:	6823      	ldr	r3, [r4, #0]
 8009142:	442b      	add	r3, r5
 8009144:	6023      	str	r3, [r4, #0]
 8009146:	f8d8 3000 	ldr.w	r3, [r8]
 800914a:	685a      	ldr	r2, [r3, #4]
 800914c:	bb62      	cbnz	r2, 80091a8 <_malloc_r+0xdc>
 800914e:	f8c8 7000 	str.w	r7, [r8]
 8009152:	e00f      	b.n	8009174 <_malloc_r+0xa8>
 8009154:	6822      	ldr	r2, [r4, #0]
 8009156:	1b52      	subs	r2, r2, r5
 8009158:	d420      	bmi.n	800919c <_malloc_r+0xd0>
 800915a:	2a0b      	cmp	r2, #11
 800915c:	d917      	bls.n	800918e <_malloc_r+0xc2>
 800915e:	1961      	adds	r1, r4, r5
 8009160:	42a3      	cmp	r3, r4
 8009162:	6025      	str	r5, [r4, #0]
 8009164:	bf18      	it	ne
 8009166:	6059      	strne	r1, [r3, #4]
 8009168:	6863      	ldr	r3, [r4, #4]
 800916a:	bf08      	it	eq
 800916c:	f8c8 1000 	streq.w	r1, [r8]
 8009170:	5162      	str	r2, [r4, r5]
 8009172:	604b      	str	r3, [r1, #4]
 8009174:	4630      	mov	r0, r6
 8009176:	f000 f82f 	bl	80091d8 <__malloc_unlock>
 800917a:	f104 000b 	add.w	r0, r4, #11
 800917e:	1d23      	adds	r3, r4, #4
 8009180:	f020 0007 	bic.w	r0, r0, #7
 8009184:	1ac2      	subs	r2, r0, r3
 8009186:	bf1c      	itt	ne
 8009188:	1a1b      	subne	r3, r3, r0
 800918a:	50a3      	strne	r3, [r4, r2]
 800918c:	e7af      	b.n	80090ee <_malloc_r+0x22>
 800918e:	6862      	ldr	r2, [r4, #4]
 8009190:	42a3      	cmp	r3, r4
 8009192:	bf0c      	ite	eq
 8009194:	f8c8 2000 	streq.w	r2, [r8]
 8009198:	605a      	strne	r2, [r3, #4]
 800919a:	e7eb      	b.n	8009174 <_malloc_r+0xa8>
 800919c:	4623      	mov	r3, r4
 800919e:	6864      	ldr	r4, [r4, #4]
 80091a0:	e7ae      	b.n	8009100 <_malloc_r+0x34>
 80091a2:	463c      	mov	r4, r7
 80091a4:	687f      	ldr	r7, [r7, #4]
 80091a6:	e7b6      	b.n	8009116 <_malloc_r+0x4a>
 80091a8:	461a      	mov	r2, r3
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	42a3      	cmp	r3, r4
 80091ae:	d1fb      	bne.n	80091a8 <_malloc_r+0xdc>
 80091b0:	2300      	movs	r3, #0
 80091b2:	6053      	str	r3, [r2, #4]
 80091b4:	e7de      	b.n	8009174 <_malloc_r+0xa8>
 80091b6:	230c      	movs	r3, #12
 80091b8:	4630      	mov	r0, r6
 80091ba:	6033      	str	r3, [r6, #0]
 80091bc:	f000 f80c 	bl	80091d8 <__malloc_unlock>
 80091c0:	e794      	b.n	80090ec <_malloc_r+0x20>
 80091c2:	6005      	str	r5, [r0, #0]
 80091c4:	e7d6      	b.n	8009174 <_malloc_r+0xa8>
 80091c6:	bf00      	nop
 80091c8:	20001288 	.word	0x20001288

080091cc <__malloc_lock>:
 80091cc:	4801      	ldr	r0, [pc, #4]	@ (80091d4 <__malloc_lock+0x8>)
 80091ce:	f7ff b872 	b.w	80082b6 <__retarget_lock_acquire_recursive>
 80091d2:	bf00      	nop
 80091d4:	20001280 	.word	0x20001280

080091d8 <__malloc_unlock>:
 80091d8:	4801      	ldr	r0, [pc, #4]	@ (80091e0 <__malloc_unlock+0x8>)
 80091da:	f7ff b86d 	b.w	80082b8 <__retarget_lock_release_recursive>
 80091de:	bf00      	nop
 80091e0:	20001280 	.word	0x20001280

080091e4 <_Balloc>:
 80091e4:	b570      	push	{r4, r5, r6, lr}
 80091e6:	69c6      	ldr	r6, [r0, #28]
 80091e8:	4604      	mov	r4, r0
 80091ea:	460d      	mov	r5, r1
 80091ec:	b976      	cbnz	r6, 800920c <_Balloc+0x28>
 80091ee:	2010      	movs	r0, #16
 80091f0:	f7ff ff42 	bl	8009078 <malloc>
 80091f4:	4602      	mov	r2, r0
 80091f6:	61e0      	str	r0, [r4, #28]
 80091f8:	b920      	cbnz	r0, 8009204 <_Balloc+0x20>
 80091fa:	216b      	movs	r1, #107	@ 0x6b
 80091fc:	4b17      	ldr	r3, [pc, #92]	@ (800925c <_Balloc+0x78>)
 80091fe:	4818      	ldr	r0, [pc, #96]	@ (8009260 <_Balloc+0x7c>)
 8009200:	f7ff f878 	bl	80082f4 <__assert_func>
 8009204:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009208:	6006      	str	r6, [r0, #0]
 800920a:	60c6      	str	r6, [r0, #12]
 800920c:	69e6      	ldr	r6, [r4, #28]
 800920e:	68f3      	ldr	r3, [r6, #12]
 8009210:	b183      	cbz	r3, 8009234 <_Balloc+0x50>
 8009212:	69e3      	ldr	r3, [r4, #28]
 8009214:	68db      	ldr	r3, [r3, #12]
 8009216:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800921a:	b9b8      	cbnz	r0, 800924c <_Balloc+0x68>
 800921c:	2101      	movs	r1, #1
 800921e:	fa01 f605 	lsl.w	r6, r1, r5
 8009222:	1d72      	adds	r2, r6, #5
 8009224:	4620      	mov	r0, r4
 8009226:	0092      	lsls	r2, r2, #2
 8009228:	f000 fd99 	bl	8009d5e <_calloc_r>
 800922c:	b160      	cbz	r0, 8009248 <_Balloc+0x64>
 800922e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009232:	e00e      	b.n	8009252 <_Balloc+0x6e>
 8009234:	2221      	movs	r2, #33	@ 0x21
 8009236:	2104      	movs	r1, #4
 8009238:	4620      	mov	r0, r4
 800923a:	f000 fd90 	bl	8009d5e <_calloc_r>
 800923e:	69e3      	ldr	r3, [r4, #28]
 8009240:	60f0      	str	r0, [r6, #12]
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d1e4      	bne.n	8009212 <_Balloc+0x2e>
 8009248:	2000      	movs	r0, #0
 800924a:	bd70      	pop	{r4, r5, r6, pc}
 800924c:	6802      	ldr	r2, [r0, #0]
 800924e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009252:	2300      	movs	r3, #0
 8009254:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009258:	e7f7      	b.n	800924a <_Balloc+0x66>
 800925a:	bf00      	nop
 800925c:	0800a72c 	.word	0x0800a72c
 8009260:	0800a7ac 	.word	0x0800a7ac

08009264 <_Bfree>:
 8009264:	b570      	push	{r4, r5, r6, lr}
 8009266:	69c6      	ldr	r6, [r0, #28]
 8009268:	4605      	mov	r5, r0
 800926a:	460c      	mov	r4, r1
 800926c:	b976      	cbnz	r6, 800928c <_Bfree+0x28>
 800926e:	2010      	movs	r0, #16
 8009270:	f7ff ff02 	bl	8009078 <malloc>
 8009274:	4602      	mov	r2, r0
 8009276:	61e8      	str	r0, [r5, #28]
 8009278:	b920      	cbnz	r0, 8009284 <_Bfree+0x20>
 800927a:	218f      	movs	r1, #143	@ 0x8f
 800927c:	4b08      	ldr	r3, [pc, #32]	@ (80092a0 <_Bfree+0x3c>)
 800927e:	4809      	ldr	r0, [pc, #36]	@ (80092a4 <_Bfree+0x40>)
 8009280:	f7ff f838 	bl	80082f4 <__assert_func>
 8009284:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009288:	6006      	str	r6, [r0, #0]
 800928a:	60c6      	str	r6, [r0, #12]
 800928c:	b13c      	cbz	r4, 800929e <_Bfree+0x3a>
 800928e:	69eb      	ldr	r3, [r5, #28]
 8009290:	6862      	ldr	r2, [r4, #4]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009298:	6021      	str	r1, [r4, #0]
 800929a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800929e:	bd70      	pop	{r4, r5, r6, pc}
 80092a0:	0800a72c 	.word	0x0800a72c
 80092a4:	0800a7ac 	.word	0x0800a7ac

080092a8 <__multadd>:
 80092a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092ac:	4607      	mov	r7, r0
 80092ae:	460c      	mov	r4, r1
 80092b0:	461e      	mov	r6, r3
 80092b2:	2000      	movs	r0, #0
 80092b4:	690d      	ldr	r5, [r1, #16]
 80092b6:	f101 0c14 	add.w	ip, r1, #20
 80092ba:	f8dc 3000 	ldr.w	r3, [ip]
 80092be:	3001      	adds	r0, #1
 80092c0:	b299      	uxth	r1, r3
 80092c2:	fb02 6101 	mla	r1, r2, r1, r6
 80092c6:	0c1e      	lsrs	r6, r3, #16
 80092c8:	0c0b      	lsrs	r3, r1, #16
 80092ca:	fb02 3306 	mla	r3, r2, r6, r3
 80092ce:	b289      	uxth	r1, r1
 80092d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092d4:	4285      	cmp	r5, r0
 80092d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092da:	f84c 1b04 	str.w	r1, [ip], #4
 80092de:	dcec      	bgt.n	80092ba <__multadd+0x12>
 80092e0:	b30e      	cbz	r6, 8009326 <__multadd+0x7e>
 80092e2:	68a3      	ldr	r3, [r4, #8]
 80092e4:	42ab      	cmp	r3, r5
 80092e6:	dc19      	bgt.n	800931c <__multadd+0x74>
 80092e8:	6861      	ldr	r1, [r4, #4]
 80092ea:	4638      	mov	r0, r7
 80092ec:	3101      	adds	r1, #1
 80092ee:	f7ff ff79 	bl	80091e4 <_Balloc>
 80092f2:	4680      	mov	r8, r0
 80092f4:	b928      	cbnz	r0, 8009302 <__multadd+0x5a>
 80092f6:	4602      	mov	r2, r0
 80092f8:	21ba      	movs	r1, #186	@ 0xba
 80092fa:	4b0c      	ldr	r3, [pc, #48]	@ (800932c <__multadd+0x84>)
 80092fc:	480c      	ldr	r0, [pc, #48]	@ (8009330 <__multadd+0x88>)
 80092fe:	f7fe fff9 	bl	80082f4 <__assert_func>
 8009302:	6922      	ldr	r2, [r4, #16]
 8009304:	f104 010c 	add.w	r1, r4, #12
 8009308:	3202      	adds	r2, #2
 800930a:	0092      	lsls	r2, r2, #2
 800930c:	300c      	adds	r0, #12
 800930e:	f7fe ffe2 	bl	80082d6 <memcpy>
 8009312:	4621      	mov	r1, r4
 8009314:	4638      	mov	r0, r7
 8009316:	f7ff ffa5 	bl	8009264 <_Bfree>
 800931a:	4644      	mov	r4, r8
 800931c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009320:	3501      	adds	r5, #1
 8009322:	615e      	str	r6, [r3, #20]
 8009324:	6125      	str	r5, [r4, #16]
 8009326:	4620      	mov	r0, r4
 8009328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800932c:	0800a79b 	.word	0x0800a79b
 8009330:	0800a7ac 	.word	0x0800a7ac

08009334 <__hi0bits>:
 8009334:	4603      	mov	r3, r0
 8009336:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800933a:	bf3a      	itte	cc
 800933c:	0403      	lslcc	r3, r0, #16
 800933e:	2010      	movcc	r0, #16
 8009340:	2000      	movcs	r0, #0
 8009342:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009346:	bf3c      	itt	cc
 8009348:	021b      	lslcc	r3, r3, #8
 800934a:	3008      	addcc	r0, #8
 800934c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009350:	bf3c      	itt	cc
 8009352:	011b      	lslcc	r3, r3, #4
 8009354:	3004      	addcc	r0, #4
 8009356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800935a:	bf3c      	itt	cc
 800935c:	009b      	lslcc	r3, r3, #2
 800935e:	3002      	addcc	r0, #2
 8009360:	2b00      	cmp	r3, #0
 8009362:	db05      	blt.n	8009370 <__hi0bits+0x3c>
 8009364:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009368:	f100 0001 	add.w	r0, r0, #1
 800936c:	bf08      	it	eq
 800936e:	2020      	moveq	r0, #32
 8009370:	4770      	bx	lr

08009372 <__lo0bits>:
 8009372:	6803      	ldr	r3, [r0, #0]
 8009374:	4602      	mov	r2, r0
 8009376:	f013 0007 	ands.w	r0, r3, #7
 800937a:	d00b      	beq.n	8009394 <__lo0bits+0x22>
 800937c:	07d9      	lsls	r1, r3, #31
 800937e:	d421      	bmi.n	80093c4 <__lo0bits+0x52>
 8009380:	0798      	lsls	r0, r3, #30
 8009382:	bf49      	itett	mi
 8009384:	085b      	lsrmi	r3, r3, #1
 8009386:	089b      	lsrpl	r3, r3, #2
 8009388:	2001      	movmi	r0, #1
 800938a:	6013      	strmi	r3, [r2, #0]
 800938c:	bf5c      	itt	pl
 800938e:	2002      	movpl	r0, #2
 8009390:	6013      	strpl	r3, [r2, #0]
 8009392:	4770      	bx	lr
 8009394:	b299      	uxth	r1, r3
 8009396:	b909      	cbnz	r1, 800939c <__lo0bits+0x2a>
 8009398:	2010      	movs	r0, #16
 800939a:	0c1b      	lsrs	r3, r3, #16
 800939c:	b2d9      	uxtb	r1, r3
 800939e:	b909      	cbnz	r1, 80093a4 <__lo0bits+0x32>
 80093a0:	3008      	adds	r0, #8
 80093a2:	0a1b      	lsrs	r3, r3, #8
 80093a4:	0719      	lsls	r1, r3, #28
 80093a6:	bf04      	itt	eq
 80093a8:	091b      	lsreq	r3, r3, #4
 80093aa:	3004      	addeq	r0, #4
 80093ac:	0799      	lsls	r1, r3, #30
 80093ae:	bf04      	itt	eq
 80093b0:	089b      	lsreq	r3, r3, #2
 80093b2:	3002      	addeq	r0, #2
 80093b4:	07d9      	lsls	r1, r3, #31
 80093b6:	d403      	bmi.n	80093c0 <__lo0bits+0x4e>
 80093b8:	085b      	lsrs	r3, r3, #1
 80093ba:	f100 0001 	add.w	r0, r0, #1
 80093be:	d003      	beq.n	80093c8 <__lo0bits+0x56>
 80093c0:	6013      	str	r3, [r2, #0]
 80093c2:	4770      	bx	lr
 80093c4:	2000      	movs	r0, #0
 80093c6:	4770      	bx	lr
 80093c8:	2020      	movs	r0, #32
 80093ca:	4770      	bx	lr

080093cc <__i2b>:
 80093cc:	b510      	push	{r4, lr}
 80093ce:	460c      	mov	r4, r1
 80093d0:	2101      	movs	r1, #1
 80093d2:	f7ff ff07 	bl	80091e4 <_Balloc>
 80093d6:	4602      	mov	r2, r0
 80093d8:	b928      	cbnz	r0, 80093e6 <__i2b+0x1a>
 80093da:	f240 1145 	movw	r1, #325	@ 0x145
 80093de:	4b04      	ldr	r3, [pc, #16]	@ (80093f0 <__i2b+0x24>)
 80093e0:	4804      	ldr	r0, [pc, #16]	@ (80093f4 <__i2b+0x28>)
 80093e2:	f7fe ff87 	bl	80082f4 <__assert_func>
 80093e6:	2301      	movs	r3, #1
 80093e8:	6144      	str	r4, [r0, #20]
 80093ea:	6103      	str	r3, [r0, #16]
 80093ec:	bd10      	pop	{r4, pc}
 80093ee:	bf00      	nop
 80093f0:	0800a79b 	.word	0x0800a79b
 80093f4:	0800a7ac 	.word	0x0800a7ac

080093f8 <__multiply>:
 80093f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093fc:	4617      	mov	r7, r2
 80093fe:	690a      	ldr	r2, [r1, #16]
 8009400:	693b      	ldr	r3, [r7, #16]
 8009402:	4689      	mov	r9, r1
 8009404:	429a      	cmp	r2, r3
 8009406:	bfa2      	ittt	ge
 8009408:	463b      	movge	r3, r7
 800940a:	460f      	movge	r7, r1
 800940c:	4699      	movge	r9, r3
 800940e:	693d      	ldr	r5, [r7, #16]
 8009410:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	6879      	ldr	r1, [r7, #4]
 8009418:	eb05 060a 	add.w	r6, r5, sl
 800941c:	42b3      	cmp	r3, r6
 800941e:	b085      	sub	sp, #20
 8009420:	bfb8      	it	lt
 8009422:	3101      	addlt	r1, #1
 8009424:	f7ff fede 	bl	80091e4 <_Balloc>
 8009428:	b930      	cbnz	r0, 8009438 <__multiply+0x40>
 800942a:	4602      	mov	r2, r0
 800942c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009430:	4b40      	ldr	r3, [pc, #256]	@ (8009534 <__multiply+0x13c>)
 8009432:	4841      	ldr	r0, [pc, #260]	@ (8009538 <__multiply+0x140>)
 8009434:	f7fe ff5e 	bl	80082f4 <__assert_func>
 8009438:	f100 0414 	add.w	r4, r0, #20
 800943c:	4623      	mov	r3, r4
 800943e:	2200      	movs	r2, #0
 8009440:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009444:	4573      	cmp	r3, lr
 8009446:	d320      	bcc.n	800948a <__multiply+0x92>
 8009448:	f107 0814 	add.w	r8, r7, #20
 800944c:	f109 0114 	add.w	r1, r9, #20
 8009450:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009454:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009458:	9302      	str	r3, [sp, #8]
 800945a:	1beb      	subs	r3, r5, r7
 800945c:	3b15      	subs	r3, #21
 800945e:	f023 0303 	bic.w	r3, r3, #3
 8009462:	3304      	adds	r3, #4
 8009464:	3715      	adds	r7, #21
 8009466:	42bd      	cmp	r5, r7
 8009468:	bf38      	it	cc
 800946a:	2304      	movcc	r3, #4
 800946c:	9301      	str	r3, [sp, #4]
 800946e:	9b02      	ldr	r3, [sp, #8]
 8009470:	9103      	str	r1, [sp, #12]
 8009472:	428b      	cmp	r3, r1
 8009474:	d80c      	bhi.n	8009490 <__multiply+0x98>
 8009476:	2e00      	cmp	r6, #0
 8009478:	dd03      	ble.n	8009482 <__multiply+0x8a>
 800947a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800947e:	2b00      	cmp	r3, #0
 8009480:	d055      	beq.n	800952e <__multiply+0x136>
 8009482:	6106      	str	r6, [r0, #16]
 8009484:	b005      	add	sp, #20
 8009486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800948a:	f843 2b04 	str.w	r2, [r3], #4
 800948e:	e7d9      	b.n	8009444 <__multiply+0x4c>
 8009490:	f8b1 a000 	ldrh.w	sl, [r1]
 8009494:	f1ba 0f00 	cmp.w	sl, #0
 8009498:	d01f      	beq.n	80094da <__multiply+0xe2>
 800949a:	46c4      	mov	ip, r8
 800949c:	46a1      	mov	r9, r4
 800949e:	2700      	movs	r7, #0
 80094a0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80094a4:	f8d9 3000 	ldr.w	r3, [r9]
 80094a8:	fa1f fb82 	uxth.w	fp, r2
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	fb0a 330b 	mla	r3, sl, fp, r3
 80094b2:	443b      	add	r3, r7
 80094b4:	f8d9 7000 	ldr.w	r7, [r9]
 80094b8:	0c12      	lsrs	r2, r2, #16
 80094ba:	0c3f      	lsrs	r7, r7, #16
 80094bc:	fb0a 7202 	mla	r2, sl, r2, r7
 80094c0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80094c4:	b29b      	uxth	r3, r3
 80094c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094ca:	4565      	cmp	r5, ip
 80094cc:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80094d0:	f849 3b04 	str.w	r3, [r9], #4
 80094d4:	d8e4      	bhi.n	80094a0 <__multiply+0xa8>
 80094d6:	9b01      	ldr	r3, [sp, #4]
 80094d8:	50e7      	str	r7, [r4, r3]
 80094da:	9b03      	ldr	r3, [sp, #12]
 80094dc:	3104      	adds	r1, #4
 80094de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80094e2:	f1b9 0f00 	cmp.w	r9, #0
 80094e6:	d020      	beq.n	800952a <__multiply+0x132>
 80094e8:	4647      	mov	r7, r8
 80094ea:	46a4      	mov	ip, r4
 80094ec:	f04f 0a00 	mov.w	sl, #0
 80094f0:	6823      	ldr	r3, [r4, #0]
 80094f2:	f8b7 b000 	ldrh.w	fp, [r7]
 80094f6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	fb09 220b 	mla	r2, r9, fp, r2
 8009500:	4452      	add	r2, sl
 8009502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009506:	f84c 3b04 	str.w	r3, [ip], #4
 800950a:	f857 3b04 	ldr.w	r3, [r7], #4
 800950e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009512:	f8bc 3000 	ldrh.w	r3, [ip]
 8009516:	42bd      	cmp	r5, r7
 8009518:	fb09 330a 	mla	r3, r9, sl, r3
 800951c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009520:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009524:	d8e5      	bhi.n	80094f2 <__multiply+0xfa>
 8009526:	9a01      	ldr	r2, [sp, #4]
 8009528:	50a3      	str	r3, [r4, r2]
 800952a:	3404      	adds	r4, #4
 800952c:	e79f      	b.n	800946e <__multiply+0x76>
 800952e:	3e01      	subs	r6, #1
 8009530:	e7a1      	b.n	8009476 <__multiply+0x7e>
 8009532:	bf00      	nop
 8009534:	0800a79b 	.word	0x0800a79b
 8009538:	0800a7ac 	.word	0x0800a7ac

0800953c <__pow5mult>:
 800953c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009540:	4615      	mov	r5, r2
 8009542:	f012 0203 	ands.w	r2, r2, #3
 8009546:	4607      	mov	r7, r0
 8009548:	460e      	mov	r6, r1
 800954a:	d007      	beq.n	800955c <__pow5mult+0x20>
 800954c:	4c25      	ldr	r4, [pc, #148]	@ (80095e4 <__pow5mult+0xa8>)
 800954e:	3a01      	subs	r2, #1
 8009550:	2300      	movs	r3, #0
 8009552:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009556:	f7ff fea7 	bl	80092a8 <__multadd>
 800955a:	4606      	mov	r6, r0
 800955c:	10ad      	asrs	r5, r5, #2
 800955e:	d03d      	beq.n	80095dc <__pow5mult+0xa0>
 8009560:	69fc      	ldr	r4, [r7, #28]
 8009562:	b97c      	cbnz	r4, 8009584 <__pow5mult+0x48>
 8009564:	2010      	movs	r0, #16
 8009566:	f7ff fd87 	bl	8009078 <malloc>
 800956a:	4602      	mov	r2, r0
 800956c:	61f8      	str	r0, [r7, #28]
 800956e:	b928      	cbnz	r0, 800957c <__pow5mult+0x40>
 8009570:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009574:	4b1c      	ldr	r3, [pc, #112]	@ (80095e8 <__pow5mult+0xac>)
 8009576:	481d      	ldr	r0, [pc, #116]	@ (80095ec <__pow5mult+0xb0>)
 8009578:	f7fe febc 	bl	80082f4 <__assert_func>
 800957c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009580:	6004      	str	r4, [r0, #0]
 8009582:	60c4      	str	r4, [r0, #12]
 8009584:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009588:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800958c:	b94c      	cbnz	r4, 80095a2 <__pow5mult+0x66>
 800958e:	f240 2171 	movw	r1, #625	@ 0x271
 8009592:	4638      	mov	r0, r7
 8009594:	f7ff ff1a 	bl	80093cc <__i2b>
 8009598:	2300      	movs	r3, #0
 800959a:	4604      	mov	r4, r0
 800959c:	f8c8 0008 	str.w	r0, [r8, #8]
 80095a0:	6003      	str	r3, [r0, #0]
 80095a2:	f04f 0900 	mov.w	r9, #0
 80095a6:	07eb      	lsls	r3, r5, #31
 80095a8:	d50a      	bpl.n	80095c0 <__pow5mult+0x84>
 80095aa:	4631      	mov	r1, r6
 80095ac:	4622      	mov	r2, r4
 80095ae:	4638      	mov	r0, r7
 80095b0:	f7ff ff22 	bl	80093f8 <__multiply>
 80095b4:	4680      	mov	r8, r0
 80095b6:	4631      	mov	r1, r6
 80095b8:	4638      	mov	r0, r7
 80095ba:	f7ff fe53 	bl	8009264 <_Bfree>
 80095be:	4646      	mov	r6, r8
 80095c0:	106d      	asrs	r5, r5, #1
 80095c2:	d00b      	beq.n	80095dc <__pow5mult+0xa0>
 80095c4:	6820      	ldr	r0, [r4, #0]
 80095c6:	b938      	cbnz	r0, 80095d8 <__pow5mult+0x9c>
 80095c8:	4622      	mov	r2, r4
 80095ca:	4621      	mov	r1, r4
 80095cc:	4638      	mov	r0, r7
 80095ce:	f7ff ff13 	bl	80093f8 <__multiply>
 80095d2:	6020      	str	r0, [r4, #0]
 80095d4:	f8c0 9000 	str.w	r9, [r0]
 80095d8:	4604      	mov	r4, r0
 80095da:	e7e4      	b.n	80095a6 <__pow5mult+0x6a>
 80095dc:	4630      	mov	r0, r6
 80095de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095e2:	bf00      	nop
 80095e4:	0800a820 	.word	0x0800a820
 80095e8:	0800a72c 	.word	0x0800a72c
 80095ec:	0800a7ac 	.word	0x0800a7ac

080095f0 <__lshift>:
 80095f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095f4:	460c      	mov	r4, r1
 80095f6:	4607      	mov	r7, r0
 80095f8:	4691      	mov	r9, r2
 80095fa:	6923      	ldr	r3, [r4, #16]
 80095fc:	6849      	ldr	r1, [r1, #4]
 80095fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009602:	68a3      	ldr	r3, [r4, #8]
 8009604:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009608:	f108 0601 	add.w	r6, r8, #1
 800960c:	42b3      	cmp	r3, r6
 800960e:	db0b      	blt.n	8009628 <__lshift+0x38>
 8009610:	4638      	mov	r0, r7
 8009612:	f7ff fde7 	bl	80091e4 <_Balloc>
 8009616:	4605      	mov	r5, r0
 8009618:	b948      	cbnz	r0, 800962e <__lshift+0x3e>
 800961a:	4602      	mov	r2, r0
 800961c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009620:	4b27      	ldr	r3, [pc, #156]	@ (80096c0 <__lshift+0xd0>)
 8009622:	4828      	ldr	r0, [pc, #160]	@ (80096c4 <__lshift+0xd4>)
 8009624:	f7fe fe66 	bl	80082f4 <__assert_func>
 8009628:	3101      	adds	r1, #1
 800962a:	005b      	lsls	r3, r3, #1
 800962c:	e7ee      	b.n	800960c <__lshift+0x1c>
 800962e:	2300      	movs	r3, #0
 8009630:	f100 0114 	add.w	r1, r0, #20
 8009634:	f100 0210 	add.w	r2, r0, #16
 8009638:	4618      	mov	r0, r3
 800963a:	4553      	cmp	r3, sl
 800963c:	db33      	blt.n	80096a6 <__lshift+0xb6>
 800963e:	6920      	ldr	r0, [r4, #16]
 8009640:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009644:	f104 0314 	add.w	r3, r4, #20
 8009648:	f019 091f 	ands.w	r9, r9, #31
 800964c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009650:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009654:	d02b      	beq.n	80096ae <__lshift+0xbe>
 8009656:	468a      	mov	sl, r1
 8009658:	2200      	movs	r2, #0
 800965a:	f1c9 0e20 	rsb	lr, r9, #32
 800965e:	6818      	ldr	r0, [r3, #0]
 8009660:	fa00 f009 	lsl.w	r0, r0, r9
 8009664:	4310      	orrs	r0, r2
 8009666:	f84a 0b04 	str.w	r0, [sl], #4
 800966a:	f853 2b04 	ldr.w	r2, [r3], #4
 800966e:	459c      	cmp	ip, r3
 8009670:	fa22 f20e 	lsr.w	r2, r2, lr
 8009674:	d8f3      	bhi.n	800965e <__lshift+0x6e>
 8009676:	ebac 0304 	sub.w	r3, ip, r4
 800967a:	3b15      	subs	r3, #21
 800967c:	f023 0303 	bic.w	r3, r3, #3
 8009680:	3304      	adds	r3, #4
 8009682:	f104 0015 	add.w	r0, r4, #21
 8009686:	4560      	cmp	r0, ip
 8009688:	bf88      	it	hi
 800968a:	2304      	movhi	r3, #4
 800968c:	50ca      	str	r2, [r1, r3]
 800968e:	b10a      	cbz	r2, 8009694 <__lshift+0xa4>
 8009690:	f108 0602 	add.w	r6, r8, #2
 8009694:	3e01      	subs	r6, #1
 8009696:	4638      	mov	r0, r7
 8009698:	4621      	mov	r1, r4
 800969a:	612e      	str	r6, [r5, #16]
 800969c:	f7ff fde2 	bl	8009264 <_Bfree>
 80096a0:	4628      	mov	r0, r5
 80096a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80096aa:	3301      	adds	r3, #1
 80096ac:	e7c5      	b.n	800963a <__lshift+0x4a>
 80096ae:	3904      	subs	r1, #4
 80096b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80096b4:	459c      	cmp	ip, r3
 80096b6:	f841 2f04 	str.w	r2, [r1, #4]!
 80096ba:	d8f9      	bhi.n	80096b0 <__lshift+0xc0>
 80096bc:	e7ea      	b.n	8009694 <__lshift+0xa4>
 80096be:	bf00      	nop
 80096c0:	0800a79b 	.word	0x0800a79b
 80096c4:	0800a7ac 	.word	0x0800a7ac

080096c8 <__mcmp>:
 80096c8:	4603      	mov	r3, r0
 80096ca:	690a      	ldr	r2, [r1, #16]
 80096cc:	6900      	ldr	r0, [r0, #16]
 80096ce:	b530      	push	{r4, r5, lr}
 80096d0:	1a80      	subs	r0, r0, r2
 80096d2:	d10e      	bne.n	80096f2 <__mcmp+0x2a>
 80096d4:	3314      	adds	r3, #20
 80096d6:	3114      	adds	r1, #20
 80096d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80096dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80096e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80096e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80096e8:	4295      	cmp	r5, r2
 80096ea:	d003      	beq.n	80096f4 <__mcmp+0x2c>
 80096ec:	d205      	bcs.n	80096fa <__mcmp+0x32>
 80096ee:	f04f 30ff 	mov.w	r0, #4294967295
 80096f2:	bd30      	pop	{r4, r5, pc}
 80096f4:	42a3      	cmp	r3, r4
 80096f6:	d3f3      	bcc.n	80096e0 <__mcmp+0x18>
 80096f8:	e7fb      	b.n	80096f2 <__mcmp+0x2a>
 80096fa:	2001      	movs	r0, #1
 80096fc:	e7f9      	b.n	80096f2 <__mcmp+0x2a>
	...

08009700 <__mdiff>:
 8009700:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009704:	4689      	mov	r9, r1
 8009706:	4606      	mov	r6, r0
 8009708:	4611      	mov	r1, r2
 800970a:	4648      	mov	r0, r9
 800970c:	4614      	mov	r4, r2
 800970e:	f7ff ffdb 	bl	80096c8 <__mcmp>
 8009712:	1e05      	subs	r5, r0, #0
 8009714:	d112      	bne.n	800973c <__mdiff+0x3c>
 8009716:	4629      	mov	r1, r5
 8009718:	4630      	mov	r0, r6
 800971a:	f7ff fd63 	bl	80091e4 <_Balloc>
 800971e:	4602      	mov	r2, r0
 8009720:	b928      	cbnz	r0, 800972e <__mdiff+0x2e>
 8009722:	f240 2137 	movw	r1, #567	@ 0x237
 8009726:	4b3e      	ldr	r3, [pc, #248]	@ (8009820 <__mdiff+0x120>)
 8009728:	483e      	ldr	r0, [pc, #248]	@ (8009824 <__mdiff+0x124>)
 800972a:	f7fe fde3 	bl	80082f4 <__assert_func>
 800972e:	2301      	movs	r3, #1
 8009730:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009734:	4610      	mov	r0, r2
 8009736:	b003      	add	sp, #12
 8009738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800973c:	bfbc      	itt	lt
 800973e:	464b      	movlt	r3, r9
 8009740:	46a1      	movlt	r9, r4
 8009742:	4630      	mov	r0, r6
 8009744:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009748:	bfba      	itte	lt
 800974a:	461c      	movlt	r4, r3
 800974c:	2501      	movlt	r5, #1
 800974e:	2500      	movge	r5, #0
 8009750:	f7ff fd48 	bl	80091e4 <_Balloc>
 8009754:	4602      	mov	r2, r0
 8009756:	b918      	cbnz	r0, 8009760 <__mdiff+0x60>
 8009758:	f240 2145 	movw	r1, #581	@ 0x245
 800975c:	4b30      	ldr	r3, [pc, #192]	@ (8009820 <__mdiff+0x120>)
 800975e:	e7e3      	b.n	8009728 <__mdiff+0x28>
 8009760:	f100 0b14 	add.w	fp, r0, #20
 8009764:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009768:	f109 0310 	add.w	r3, r9, #16
 800976c:	60c5      	str	r5, [r0, #12]
 800976e:	f04f 0c00 	mov.w	ip, #0
 8009772:	f109 0514 	add.w	r5, r9, #20
 8009776:	46d9      	mov	r9, fp
 8009778:	6926      	ldr	r6, [r4, #16]
 800977a:	f104 0e14 	add.w	lr, r4, #20
 800977e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009782:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009786:	9301      	str	r3, [sp, #4]
 8009788:	9b01      	ldr	r3, [sp, #4]
 800978a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800978e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009792:	b281      	uxth	r1, r0
 8009794:	9301      	str	r3, [sp, #4]
 8009796:	fa1f f38a 	uxth.w	r3, sl
 800979a:	1a5b      	subs	r3, r3, r1
 800979c:	0c00      	lsrs	r0, r0, #16
 800979e:	4463      	add	r3, ip
 80097a0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80097a4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80097ae:	4576      	cmp	r6, lr
 80097b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80097b4:	f849 3b04 	str.w	r3, [r9], #4
 80097b8:	d8e6      	bhi.n	8009788 <__mdiff+0x88>
 80097ba:	1b33      	subs	r3, r6, r4
 80097bc:	3b15      	subs	r3, #21
 80097be:	f023 0303 	bic.w	r3, r3, #3
 80097c2:	3415      	adds	r4, #21
 80097c4:	3304      	adds	r3, #4
 80097c6:	42a6      	cmp	r6, r4
 80097c8:	bf38      	it	cc
 80097ca:	2304      	movcc	r3, #4
 80097cc:	441d      	add	r5, r3
 80097ce:	445b      	add	r3, fp
 80097d0:	461e      	mov	r6, r3
 80097d2:	462c      	mov	r4, r5
 80097d4:	4544      	cmp	r4, r8
 80097d6:	d30e      	bcc.n	80097f6 <__mdiff+0xf6>
 80097d8:	f108 0103 	add.w	r1, r8, #3
 80097dc:	1b49      	subs	r1, r1, r5
 80097de:	f021 0103 	bic.w	r1, r1, #3
 80097e2:	3d03      	subs	r5, #3
 80097e4:	45a8      	cmp	r8, r5
 80097e6:	bf38      	it	cc
 80097e8:	2100      	movcc	r1, #0
 80097ea:	440b      	add	r3, r1
 80097ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097f0:	b199      	cbz	r1, 800981a <__mdiff+0x11a>
 80097f2:	6117      	str	r7, [r2, #16]
 80097f4:	e79e      	b.n	8009734 <__mdiff+0x34>
 80097f6:	46e6      	mov	lr, ip
 80097f8:	f854 1b04 	ldr.w	r1, [r4], #4
 80097fc:	fa1f fc81 	uxth.w	ip, r1
 8009800:	44f4      	add	ip, lr
 8009802:	0c08      	lsrs	r0, r1, #16
 8009804:	4471      	add	r1, lr
 8009806:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800980a:	b289      	uxth	r1, r1
 800980c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009810:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009814:	f846 1b04 	str.w	r1, [r6], #4
 8009818:	e7dc      	b.n	80097d4 <__mdiff+0xd4>
 800981a:	3f01      	subs	r7, #1
 800981c:	e7e6      	b.n	80097ec <__mdiff+0xec>
 800981e:	bf00      	nop
 8009820:	0800a79b 	.word	0x0800a79b
 8009824:	0800a7ac 	.word	0x0800a7ac

08009828 <__d2b>:
 8009828:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800982c:	2101      	movs	r1, #1
 800982e:	4690      	mov	r8, r2
 8009830:	4699      	mov	r9, r3
 8009832:	9e08      	ldr	r6, [sp, #32]
 8009834:	f7ff fcd6 	bl	80091e4 <_Balloc>
 8009838:	4604      	mov	r4, r0
 800983a:	b930      	cbnz	r0, 800984a <__d2b+0x22>
 800983c:	4602      	mov	r2, r0
 800983e:	f240 310f 	movw	r1, #783	@ 0x30f
 8009842:	4b23      	ldr	r3, [pc, #140]	@ (80098d0 <__d2b+0xa8>)
 8009844:	4823      	ldr	r0, [pc, #140]	@ (80098d4 <__d2b+0xac>)
 8009846:	f7fe fd55 	bl	80082f4 <__assert_func>
 800984a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800984e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009852:	b10d      	cbz	r5, 8009858 <__d2b+0x30>
 8009854:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009858:	9301      	str	r3, [sp, #4]
 800985a:	f1b8 0300 	subs.w	r3, r8, #0
 800985e:	d024      	beq.n	80098aa <__d2b+0x82>
 8009860:	4668      	mov	r0, sp
 8009862:	9300      	str	r3, [sp, #0]
 8009864:	f7ff fd85 	bl	8009372 <__lo0bits>
 8009868:	e9dd 1200 	ldrd	r1, r2, [sp]
 800986c:	b1d8      	cbz	r0, 80098a6 <__d2b+0x7e>
 800986e:	f1c0 0320 	rsb	r3, r0, #32
 8009872:	fa02 f303 	lsl.w	r3, r2, r3
 8009876:	430b      	orrs	r3, r1
 8009878:	40c2      	lsrs	r2, r0
 800987a:	6163      	str	r3, [r4, #20]
 800987c:	9201      	str	r2, [sp, #4]
 800987e:	9b01      	ldr	r3, [sp, #4]
 8009880:	2b00      	cmp	r3, #0
 8009882:	bf0c      	ite	eq
 8009884:	2201      	moveq	r2, #1
 8009886:	2202      	movne	r2, #2
 8009888:	61a3      	str	r3, [r4, #24]
 800988a:	6122      	str	r2, [r4, #16]
 800988c:	b1ad      	cbz	r5, 80098ba <__d2b+0x92>
 800988e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009892:	4405      	add	r5, r0
 8009894:	6035      	str	r5, [r6, #0]
 8009896:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800989a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800989c:	6018      	str	r0, [r3, #0]
 800989e:	4620      	mov	r0, r4
 80098a0:	b002      	add	sp, #8
 80098a2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80098a6:	6161      	str	r1, [r4, #20]
 80098a8:	e7e9      	b.n	800987e <__d2b+0x56>
 80098aa:	a801      	add	r0, sp, #4
 80098ac:	f7ff fd61 	bl	8009372 <__lo0bits>
 80098b0:	9b01      	ldr	r3, [sp, #4]
 80098b2:	2201      	movs	r2, #1
 80098b4:	6163      	str	r3, [r4, #20]
 80098b6:	3020      	adds	r0, #32
 80098b8:	e7e7      	b.n	800988a <__d2b+0x62>
 80098ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80098be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80098c2:	6030      	str	r0, [r6, #0]
 80098c4:	6918      	ldr	r0, [r3, #16]
 80098c6:	f7ff fd35 	bl	8009334 <__hi0bits>
 80098ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80098ce:	e7e4      	b.n	800989a <__d2b+0x72>
 80098d0:	0800a79b 	.word	0x0800a79b
 80098d4:	0800a7ac 	.word	0x0800a7ac

080098d8 <__ssputs_r>:
 80098d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098dc:	461f      	mov	r7, r3
 80098de:	688e      	ldr	r6, [r1, #8]
 80098e0:	4682      	mov	sl, r0
 80098e2:	42be      	cmp	r6, r7
 80098e4:	460c      	mov	r4, r1
 80098e6:	4690      	mov	r8, r2
 80098e8:	680b      	ldr	r3, [r1, #0]
 80098ea:	d82d      	bhi.n	8009948 <__ssputs_r+0x70>
 80098ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80098f4:	d026      	beq.n	8009944 <__ssputs_r+0x6c>
 80098f6:	6965      	ldr	r5, [r4, #20]
 80098f8:	6909      	ldr	r1, [r1, #16]
 80098fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80098fe:	eba3 0901 	sub.w	r9, r3, r1
 8009902:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009906:	1c7b      	adds	r3, r7, #1
 8009908:	444b      	add	r3, r9
 800990a:	106d      	asrs	r5, r5, #1
 800990c:	429d      	cmp	r5, r3
 800990e:	bf38      	it	cc
 8009910:	461d      	movcc	r5, r3
 8009912:	0553      	lsls	r3, r2, #21
 8009914:	d527      	bpl.n	8009966 <__ssputs_r+0x8e>
 8009916:	4629      	mov	r1, r5
 8009918:	f7ff fbd8 	bl	80090cc <_malloc_r>
 800991c:	4606      	mov	r6, r0
 800991e:	b360      	cbz	r0, 800997a <__ssputs_r+0xa2>
 8009920:	464a      	mov	r2, r9
 8009922:	6921      	ldr	r1, [r4, #16]
 8009924:	f7fe fcd7 	bl	80082d6 <memcpy>
 8009928:	89a3      	ldrh	r3, [r4, #12]
 800992a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800992e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009932:	81a3      	strh	r3, [r4, #12]
 8009934:	6126      	str	r6, [r4, #16]
 8009936:	444e      	add	r6, r9
 8009938:	6026      	str	r6, [r4, #0]
 800993a:	463e      	mov	r6, r7
 800993c:	6165      	str	r5, [r4, #20]
 800993e:	eba5 0509 	sub.w	r5, r5, r9
 8009942:	60a5      	str	r5, [r4, #8]
 8009944:	42be      	cmp	r6, r7
 8009946:	d900      	bls.n	800994a <__ssputs_r+0x72>
 8009948:	463e      	mov	r6, r7
 800994a:	4632      	mov	r2, r6
 800994c:	4641      	mov	r1, r8
 800994e:	6820      	ldr	r0, [r4, #0]
 8009950:	f000 f9d4 	bl	8009cfc <memmove>
 8009954:	2000      	movs	r0, #0
 8009956:	68a3      	ldr	r3, [r4, #8]
 8009958:	1b9b      	subs	r3, r3, r6
 800995a:	60a3      	str	r3, [r4, #8]
 800995c:	6823      	ldr	r3, [r4, #0]
 800995e:	4433      	add	r3, r6
 8009960:	6023      	str	r3, [r4, #0]
 8009962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009966:	462a      	mov	r2, r5
 8009968:	f000 fa1f 	bl	8009daa <_realloc_r>
 800996c:	4606      	mov	r6, r0
 800996e:	2800      	cmp	r0, #0
 8009970:	d1e0      	bne.n	8009934 <__ssputs_r+0x5c>
 8009972:	4650      	mov	r0, sl
 8009974:	6921      	ldr	r1, [r4, #16]
 8009976:	f7ff fb37 	bl	8008fe8 <_free_r>
 800997a:	230c      	movs	r3, #12
 800997c:	f8ca 3000 	str.w	r3, [sl]
 8009980:	89a3      	ldrh	r3, [r4, #12]
 8009982:	f04f 30ff 	mov.w	r0, #4294967295
 8009986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800998a:	81a3      	strh	r3, [r4, #12]
 800998c:	e7e9      	b.n	8009962 <__ssputs_r+0x8a>
	...

08009990 <_svfiprintf_r>:
 8009990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009994:	4698      	mov	r8, r3
 8009996:	898b      	ldrh	r3, [r1, #12]
 8009998:	4607      	mov	r7, r0
 800999a:	061b      	lsls	r3, r3, #24
 800999c:	460d      	mov	r5, r1
 800999e:	4614      	mov	r4, r2
 80099a0:	b09d      	sub	sp, #116	@ 0x74
 80099a2:	d510      	bpl.n	80099c6 <_svfiprintf_r+0x36>
 80099a4:	690b      	ldr	r3, [r1, #16]
 80099a6:	b973      	cbnz	r3, 80099c6 <_svfiprintf_r+0x36>
 80099a8:	2140      	movs	r1, #64	@ 0x40
 80099aa:	f7ff fb8f 	bl	80090cc <_malloc_r>
 80099ae:	6028      	str	r0, [r5, #0]
 80099b0:	6128      	str	r0, [r5, #16]
 80099b2:	b930      	cbnz	r0, 80099c2 <_svfiprintf_r+0x32>
 80099b4:	230c      	movs	r3, #12
 80099b6:	603b      	str	r3, [r7, #0]
 80099b8:	f04f 30ff 	mov.w	r0, #4294967295
 80099bc:	b01d      	add	sp, #116	@ 0x74
 80099be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099c2:	2340      	movs	r3, #64	@ 0x40
 80099c4:	616b      	str	r3, [r5, #20]
 80099c6:	2300      	movs	r3, #0
 80099c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ca:	2320      	movs	r3, #32
 80099cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80099d0:	2330      	movs	r3, #48	@ 0x30
 80099d2:	f04f 0901 	mov.w	r9, #1
 80099d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80099da:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009b74 <_svfiprintf_r+0x1e4>
 80099de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80099e2:	4623      	mov	r3, r4
 80099e4:	469a      	mov	sl, r3
 80099e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099ea:	b10a      	cbz	r2, 80099f0 <_svfiprintf_r+0x60>
 80099ec:	2a25      	cmp	r2, #37	@ 0x25
 80099ee:	d1f9      	bne.n	80099e4 <_svfiprintf_r+0x54>
 80099f0:	ebba 0b04 	subs.w	fp, sl, r4
 80099f4:	d00b      	beq.n	8009a0e <_svfiprintf_r+0x7e>
 80099f6:	465b      	mov	r3, fp
 80099f8:	4622      	mov	r2, r4
 80099fa:	4629      	mov	r1, r5
 80099fc:	4638      	mov	r0, r7
 80099fe:	f7ff ff6b 	bl	80098d8 <__ssputs_r>
 8009a02:	3001      	adds	r0, #1
 8009a04:	f000 80a7 	beq.w	8009b56 <_svfiprintf_r+0x1c6>
 8009a08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a0a:	445a      	add	r2, fp
 8009a0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a0e:	f89a 3000 	ldrb.w	r3, [sl]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	f000 809f 	beq.w	8009b56 <_svfiprintf_r+0x1c6>
 8009a18:	2300      	movs	r3, #0
 8009a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a22:	f10a 0a01 	add.w	sl, sl, #1
 8009a26:	9304      	str	r3, [sp, #16]
 8009a28:	9307      	str	r3, [sp, #28]
 8009a2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009a2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a30:	4654      	mov	r4, sl
 8009a32:	2205      	movs	r2, #5
 8009a34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a38:	484e      	ldr	r0, [pc, #312]	@ (8009b74 <_svfiprintf_r+0x1e4>)
 8009a3a:	f7fe fc3e 	bl	80082ba <memchr>
 8009a3e:	9a04      	ldr	r2, [sp, #16]
 8009a40:	b9d8      	cbnz	r0, 8009a7a <_svfiprintf_r+0xea>
 8009a42:	06d0      	lsls	r0, r2, #27
 8009a44:	bf44      	itt	mi
 8009a46:	2320      	movmi	r3, #32
 8009a48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a4c:	0711      	lsls	r1, r2, #28
 8009a4e:	bf44      	itt	mi
 8009a50:	232b      	movmi	r3, #43	@ 0x2b
 8009a52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a56:	f89a 3000 	ldrb.w	r3, [sl]
 8009a5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a5c:	d015      	beq.n	8009a8a <_svfiprintf_r+0xfa>
 8009a5e:	4654      	mov	r4, sl
 8009a60:	2000      	movs	r0, #0
 8009a62:	f04f 0c0a 	mov.w	ip, #10
 8009a66:	9a07      	ldr	r2, [sp, #28]
 8009a68:	4621      	mov	r1, r4
 8009a6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a6e:	3b30      	subs	r3, #48	@ 0x30
 8009a70:	2b09      	cmp	r3, #9
 8009a72:	d94b      	bls.n	8009b0c <_svfiprintf_r+0x17c>
 8009a74:	b1b0      	cbz	r0, 8009aa4 <_svfiprintf_r+0x114>
 8009a76:	9207      	str	r2, [sp, #28]
 8009a78:	e014      	b.n	8009aa4 <_svfiprintf_r+0x114>
 8009a7a:	eba0 0308 	sub.w	r3, r0, r8
 8009a7e:	fa09 f303 	lsl.w	r3, r9, r3
 8009a82:	4313      	orrs	r3, r2
 8009a84:	46a2      	mov	sl, r4
 8009a86:	9304      	str	r3, [sp, #16]
 8009a88:	e7d2      	b.n	8009a30 <_svfiprintf_r+0xa0>
 8009a8a:	9b03      	ldr	r3, [sp, #12]
 8009a8c:	1d19      	adds	r1, r3, #4
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	9103      	str	r1, [sp, #12]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	bfbb      	ittet	lt
 8009a96:	425b      	neglt	r3, r3
 8009a98:	f042 0202 	orrlt.w	r2, r2, #2
 8009a9c:	9307      	strge	r3, [sp, #28]
 8009a9e:	9307      	strlt	r3, [sp, #28]
 8009aa0:	bfb8      	it	lt
 8009aa2:	9204      	strlt	r2, [sp, #16]
 8009aa4:	7823      	ldrb	r3, [r4, #0]
 8009aa6:	2b2e      	cmp	r3, #46	@ 0x2e
 8009aa8:	d10a      	bne.n	8009ac0 <_svfiprintf_r+0x130>
 8009aaa:	7863      	ldrb	r3, [r4, #1]
 8009aac:	2b2a      	cmp	r3, #42	@ 0x2a
 8009aae:	d132      	bne.n	8009b16 <_svfiprintf_r+0x186>
 8009ab0:	9b03      	ldr	r3, [sp, #12]
 8009ab2:	3402      	adds	r4, #2
 8009ab4:	1d1a      	adds	r2, r3, #4
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	9203      	str	r2, [sp, #12]
 8009aba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009abe:	9305      	str	r3, [sp, #20]
 8009ac0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009b78 <_svfiprintf_r+0x1e8>
 8009ac4:	2203      	movs	r2, #3
 8009ac6:	4650      	mov	r0, sl
 8009ac8:	7821      	ldrb	r1, [r4, #0]
 8009aca:	f7fe fbf6 	bl	80082ba <memchr>
 8009ace:	b138      	cbz	r0, 8009ae0 <_svfiprintf_r+0x150>
 8009ad0:	2240      	movs	r2, #64	@ 0x40
 8009ad2:	9b04      	ldr	r3, [sp, #16]
 8009ad4:	eba0 000a 	sub.w	r0, r0, sl
 8009ad8:	4082      	lsls	r2, r0
 8009ada:	4313      	orrs	r3, r2
 8009adc:	3401      	adds	r4, #1
 8009ade:	9304      	str	r3, [sp, #16]
 8009ae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ae4:	2206      	movs	r2, #6
 8009ae6:	4825      	ldr	r0, [pc, #148]	@ (8009b7c <_svfiprintf_r+0x1ec>)
 8009ae8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009aec:	f7fe fbe5 	bl	80082ba <memchr>
 8009af0:	2800      	cmp	r0, #0
 8009af2:	d036      	beq.n	8009b62 <_svfiprintf_r+0x1d2>
 8009af4:	4b22      	ldr	r3, [pc, #136]	@ (8009b80 <_svfiprintf_r+0x1f0>)
 8009af6:	bb1b      	cbnz	r3, 8009b40 <_svfiprintf_r+0x1b0>
 8009af8:	9b03      	ldr	r3, [sp, #12]
 8009afa:	3307      	adds	r3, #7
 8009afc:	f023 0307 	bic.w	r3, r3, #7
 8009b00:	3308      	adds	r3, #8
 8009b02:	9303      	str	r3, [sp, #12]
 8009b04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b06:	4433      	add	r3, r6
 8009b08:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b0a:	e76a      	b.n	80099e2 <_svfiprintf_r+0x52>
 8009b0c:	460c      	mov	r4, r1
 8009b0e:	2001      	movs	r0, #1
 8009b10:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b14:	e7a8      	b.n	8009a68 <_svfiprintf_r+0xd8>
 8009b16:	2300      	movs	r3, #0
 8009b18:	f04f 0c0a 	mov.w	ip, #10
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	3401      	adds	r4, #1
 8009b20:	9305      	str	r3, [sp, #20]
 8009b22:	4620      	mov	r0, r4
 8009b24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b28:	3a30      	subs	r2, #48	@ 0x30
 8009b2a:	2a09      	cmp	r2, #9
 8009b2c:	d903      	bls.n	8009b36 <_svfiprintf_r+0x1a6>
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d0c6      	beq.n	8009ac0 <_svfiprintf_r+0x130>
 8009b32:	9105      	str	r1, [sp, #20]
 8009b34:	e7c4      	b.n	8009ac0 <_svfiprintf_r+0x130>
 8009b36:	4604      	mov	r4, r0
 8009b38:	2301      	movs	r3, #1
 8009b3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b3e:	e7f0      	b.n	8009b22 <_svfiprintf_r+0x192>
 8009b40:	ab03      	add	r3, sp, #12
 8009b42:	9300      	str	r3, [sp, #0]
 8009b44:	462a      	mov	r2, r5
 8009b46:	4638      	mov	r0, r7
 8009b48:	4b0e      	ldr	r3, [pc, #56]	@ (8009b84 <_svfiprintf_r+0x1f4>)
 8009b4a:	a904      	add	r1, sp, #16
 8009b4c:	f7fd fe1e 	bl	800778c <_printf_float>
 8009b50:	1c42      	adds	r2, r0, #1
 8009b52:	4606      	mov	r6, r0
 8009b54:	d1d6      	bne.n	8009b04 <_svfiprintf_r+0x174>
 8009b56:	89ab      	ldrh	r3, [r5, #12]
 8009b58:	065b      	lsls	r3, r3, #25
 8009b5a:	f53f af2d 	bmi.w	80099b8 <_svfiprintf_r+0x28>
 8009b5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b60:	e72c      	b.n	80099bc <_svfiprintf_r+0x2c>
 8009b62:	ab03      	add	r3, sp, #12
 8009b64:	9300      	str	r3, [sp, #0]
 8009b66:	462a      	mov	r2, r5
 8009b68:	4638      	mov	r0, r7
 8009b6a:	4b06      	ldr	r3, [pc, #24]	@ (8009b84 <_svfiprintf_r+0x1f4>)
 8009b6c:	a904      	add	r1, sp, #16
 8009b6e:	f7fe f8ab 	bl	8007cc8 <_printf_i>
 8009b72:	e7ed      	b.n	8009b50 <_svfiprintf_r+0x1c0>
 8009b74:	0800a805 	.word	0x0800a805
 8009b78:	0800a80b 	.word	0x0800a80b
 8009b7c:	0800a80f 	.word	0x0800a80f
 8009b80:	0800778d 	.word	0x0800778d
 8009b84:	080098d9 	.word	0x080098d9

08009b88 <__sflush_r>:
 8009b88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b8e:	0716      	lsls	r6, r2, #28
 8009b90:	4605      	mov	r5, r0
 8009b92:	460c      	mov	r4, r1
 8009b94:	d454      	bmi.n	8009c40 <__sflush_r+0xb8>
 8009b96:	684b      	ldr	r3, [r1, #4]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	dc02      	bgt.n	8009ba2 <__sflush_r+0x1a>
 8009b9c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	dd48      	ble.n	8009c34 <__sflush_r+0xac>
 8009ba2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ba4:	2e00      	cmp	r6, #0
 8009ba6:	d045      	beq.n	8009c34 <__sflush_r+0xac>
 8009ba8:	2300      	movs	r3, #0
 8009baa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009bae:	682f      	ldr	r7, [r5, #0]
 8009bb0:	6a21      	ldr	r1, [r4, #32]
 8009bb2:	602b      	str	r3, [r5, #0]
 8009bb4:	d030      	beq.n	8009c18 <__sflush_r+0x90>
 8009bb6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009bb8:	89a3      	ldrh	r3, [r4, #12]
 8009bba:	0759      	lsls	r1, r3, #29
 8009bbc:	d505      	bpl.n	8009bca <__sflush_r+0x42>
 8009bbe:	6863      	ldr	r3, [r4, #4]
 8009bc0:	1ad2      	subs	r2, r2, r3
 8009bc2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009bc4:	b10b      	cbz	r3, 8009bca <__sflush_r+0x42>
 8009bc6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009bc8:	1ad2      	subs	r2, r2, r3
 8009bca:	2300      	movs	r3, #0
 8009bcc:	4628      	mov	r0, r5
 8009bce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009bd0:	6a21      	ldr	r1, [r4, #32]
 8009bd2:	47b0      	blx	r6
 8009bd4:	1c43      	adds	r3, r0, #1
 8009bd6:	89a3      	ldrh	r3, [r4, #12]
 8009bd8:	d106      	bne.n	8009be8 <__sflush_r+0x60>
 8009bda:	6829      	ldr	r1, [r5, #0]
 8009bdc:	291d      	cmp	r1, #29
 8009bde:	d82b      	bhi.n	8009c38 <__sflush_r+0xb0>
 8009be0:	4a28      	ldr	r2, [pc, #160]	@ (8009c84 <__sflush_r+0xfc>)
 8009be2:	40ca      	lsrs	r2, r1
 8009be4:	07d6      	lsls	r6, r2, #31
 8009be6:	d527      	bpl.n	8009c38 <__sflush_r+0xb0>
 8009be8:	2200      	movs	r2, #0
 8009bea:	6062      	str	r2, [r4, #4]
 8009bec:	6922      	ldr	r2, [r4, #16]
 8009bee:	04d9      	lsls	r1, r3, #19
 8009bf0:	6022      	str	r2, [r4, #0]
 8009bf2:	d504      	bpl.n	8009bfe <__sflush_r+0x76>
 8009bf4:	1c42      	adds	r2, r0, #1
 8009bf6:	d101      	bne.n	8009bfc <__sflush_r+0x74>
 8009bf8:	682b      	ldr	r3, [r5, #0]
 8009bfa:	b903      	cbnz	r3, 8009bfe <__sflush_r+0x76>
 8009bfc:	6560      	str	r0, [r4, #84]	@ 0x54
 8009bfe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c00:	602f      	str	r7, [r5, #0]
 8009c02:	b1b9      	cbz	r1, 8009c34 <__sflush_r+0xac>
 8009c04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c08:	4299      	cmp	r1, r3
 8009c0a:	d002      	beq.n	8009c12 <__sflush_r+0x8a>
 8009c0c:	4628      	mov	r0, r5
 8009c0e:	f7ff f9eb 	bl	8008fe8 <_free_r>
 8009c12:	2300      	movs	r3, #0
 8009c14:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c16:	e00d      	b.n	8009c34 <__sflush_r+0xac>
 8009c18:	2301      	movs	r3, #1
 8009c1a:	4628      	mov	r0, r5
 8009c1c:	47b0      	blx	r6
 8009c1e:	4602      	mov	r2, r0
 8009c20:	1c50      	adds	r0, r2, #1
 8009c22:	d1c9      	bne.n	8009bb8 <__sflush_r+0x30>
 8009c24:	682b      	ldr	r3, [r5, #0]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d0c6      	beq.n	8009bb8 <__sflush_r+0x30>
 8009c2a:	2b1d      	cmp	r3, #29
 8009c2c:	d001      	beq.n	8009c32 <__sflush_r+0xaa>
 8009c2e:	2b16      	cmp	r3, #22
 8009c30:	d11d      	bne.n	8009c6e <__sflush_r+0xe6>
 8009c32:	602f      	str	r7, [r5, #0]
 8009c34:	2000      	movs	r0, #0
 8009c36:	e021      	b.n	8009c7c <__sflush_r+0xf4>
 8009c38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c3c:	b21b      	sxth	r3, r3
 8009c3e:	e01a      	b.n	8009c76 <__sflush_r+0xee>
 8009c40:	690f      	ldr	r7, [r1, #16]
 8009c42:	2f00      	cmp	r7, #0
 8009c44:	d0f6      	beq.n	8009c34 <__sflush_r+0xac>
 8009c46:	0793      	lsls	r3, r2, #30
 8009c48:	bf18      	it	ne
 8009c4a:	2300      	movne	r3, #0
 8009c4c:	680e      	ldr	r6, [r1, #0]
 8009c4e:	bf08      	it	eq
 8009c50:	694b      	ldreq	r3, [r1, #20]
 8009c52:	1bf6      	subs	r6, r6, r7
 8009c54:	600f      	str	r7, [r1, #0]
 8009c56:	608b      	str	r3, [r1, #8]
 8009c58:	2e00      	cmp	r6, #0
 8009c5a:	ddeb      	ble.n	8009c34 <__sflush_r+0xac>
 8009c5c:	4633      	mov	r3, r6
 8009c5e:	463a      	mov	r2, r7
 8009c60:	4628      	mov	r0, r5
 8009c62:	6a21      	ldr	r1, [r4, #32]
 8009c64:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009c68:	47e0      	blx	ip
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	dc07      	bgt.n	8009c7e <__sflush_r+0xf6>
 8009c6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c76:	f04f 30ff 	mov.w	r0, #4294967295
 8009c7a:	81a3      	strh	r3, [r4, #12]
 8009c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c7e:	4407      	add	r7, r0
 8009c80:	1a36      	subs	r6, r6, r0
 8009c82:	e7e9      	b.n	8009c58 <__sflush_r+0xd0>
 8009c84:	20400001 	.word	0x20400001

08009c88 <_fflush_r>:
 8009c88:	b538      	push	{r3, r4, r5, lr}
 8009c8a:	690b      	ldr	r3, [r1, #16]
 8009c8c:	4605      	mov	r5, r0
 8009c8e:	460c      	mov	r4, r1
 8009c90:	b913      	cbnz	r3, 8009c98 <_fflush_r+0x10>
 8009c92:	2500      	movs	r5, #0
 8009c94:	4628      	mov	r0, r5
 8009c96:	bd38      	pop	{r3, r4, r5, pc}
 8009c98:	b118      	cbz	r0, 8009ca2 <_fflush_r+0x1a>
 8009c9a:	6a03      	ldr	r3, [r0, #32]
 8009c9c:	b90b      	cbnz	r3, 8009ca2 <_fflush_r+0x1a>
 8009c9e:	f7fe f9bd 	bl	800801c <__sinit>
 8009ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0f3      	beq.n	8009c92 <_fflush_r+0xa>
 8009caa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009cac:	07d0      	lsls	r0, r2, #31
 8009cae:	d404      	bmi.n	8009cba <_fflush_r+0x32>
 8009cb0:	0599      	lsls	r1, r3, #22
 8009cb2:	d402      	bmi.n	8009cba <_fflush_r+0x32>
 8009cb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cb6:	f7fe fafe 	bl	80082b6 <__retarget_lock_acquire_recursive>
 8009cba:	4628      	mov	r0, r5
 8009cbc:	4621      	mov	r1, r4
 8009cbe:	f7ff ff63 	bl	8009b88 <__sflush_r>
 8009cc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009cc4:	4605      	mov	r5, r0
 8009cc6:	07da      	lsls	r2, r3, #31
 8009cc8:	d4e4      	bmi.n	8009c94 <_fflush_r+0xc>
 8009cca:	89a3      	ldrh	r3, [r4, #12]
 8009ccc:	059b      	lsls	r3, r3, #22
 8009cce:	d4e1      	bmi.n	8009c94 <_fflush_r+0xc>
 8009cd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cd2:	f7fe faf1 	bl	80082b8 <__retarget_lock_release_recursive>
 8009cd6:	e7dd      	b.n	8009c94 <_fflush_r+0xc>

08009cd8 <fiprintf>:
 8009cd8:	b40e      	push	{r1, r2, r3}
 8009cda:	b503      	push	{r0, r1, lr}
 8009cdc:	4601      	mov	r1, r0
 8009cde:	ab03      	add	r3, sp, #12
 8009ce0:	4805      	ldr	r0, [pc, #20]	@ (8009cf8 <fiprintf+0x20>)
 8009ce2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ce6:	6800      	ldr	r0, [r0, #0]
 8009ce8:	9301      	str	r3, [sp, #4]
 8009cea:	f000 f8c1 	bl	8009e70 <_vfiprintf_r>
 8009cee:	b002      	add	sp, #8
 8009cf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cf4:	b003      	add	sp, #12
 8009cf6:	4770      	bx	lr
 8009cf8:	20000018 	.word	0x20000018

08009cfc <memmove>:
 8009cfc:	4288      	cmp	r0, r1
 8009cfe:	b510      	push	{r4, lr}
 8009d00:	eb01 0402 	add.w	r4, r1, r2
 8009d04:	d902      	bls.n	8009d0c <memmove+0x10>
 8009d06:	4284      	cmp	r4, r0
 8009d08:	4623      	mov	r3, r4
 8009d0a:	d807      	bhi.n	8009d1c <memmove+0x20>
 8009d0c:	1e43      	subs	r3, r0, #1
 8009d0e:	42a1      	cmp	r1, r4
 8009d10:	d008      	beq.n	8009d24 <memmove+0x28>
 8009d12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d1a:	e7f8      	b.n	8009d0e <memmove+0x12>
 8009d1c:	4601      	mov	r1, r0
 8009d1e:	4402      	add	r2, r0
 8009d20:	428a      	cmp	r2, r1
 8009d22:	d100      	bne.n	8009d26 <memmove+0x2a>
 8009d24:	bd10      	pop	{r4, pc}
 8009d26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d2e:	e7f7      	b.n	8009d20 <memmove+0x24>

08009d30 <_sbrk_r>:
 8009d30:	b538      	push	{r3, r4, r5, lr}
 8009d32:	2300      	movs	r3, #0
 8009d34:	4d05      	ldr	r5, [pc, #20]	@ (8009d4c <_sbrk_r+0x1c>)
 8009d36:	4604      	mov	r4, r0
 8009d38:	4608      	mov	r0, r1
 8009d3a:	602b      	str	r3, [r5, #0]
 8009d3c:	f7f7 fad4 	bl	80012e8 <_sbrk>
 8009d40:	1c43      	adds	r3, r0, #1
 8009d42:	d102      	bne.n	8009d4a <_sbrk_r+0x1a>
 8009d44:	682b      	ldr	r3, [r5, #0]
 8009d46:	b103      	cbz	r3, 8009d4a <_sbrk_r+0x1a>
 8009d48:	6023      	str	r3, [r4, #0]
 8009d4a:	bd38      	pop	{r3, r4, r5, pc}
 8009d4c:	2000127c 	.word	0x2000127c

08009d50 <abort>:
 8009d50:	2006      	movs	r0, #6
 8009d52:	b508      	push	{r3, lr}
 8009d54:	f000 fa60 	bl	800a218 <raise>
 8009d58:	2001      	movs	r0, #1
 8009d5a:	f7f7 fa50 	bl	80011fe <_exit>

08009d5e <_calloc_r>:
 8009d5e:	b570      	push	{r4, r5, r6, lr}
 8009d60:	fba1 5402 	umull	r5, r4, r1, r2
 8009d64:	b934      	cbnz	r4, 8009d74 <_calloc_r+0x16>
 8009d66:	4629      	mov	r1, r5
 8009d68:	f7ff f9b0 	bl	80090cc <_malloc_r>
 8009d6c:	4606      	mov	r6, r0
 8009d6e:	b928      	cbnz	r0, 8009d7c <_calloc_r+0x1e>
 8009d70:	4630      	mov	r0, r6
 8009d72:	bd70      	pop	{r4, r5, r6, pc}
 8009d74:	220c      	movs	r2, #12
 8009d76:	2600      	movs	r6, #0
 8009d78:	6002      	str	r2, [r0, #0]
 8009d7a:	e7f9      	b.n	8009d70 <_calloc_r+0x12>
 8009d7c:	462a      	mov	r2, r5
 8009d7e:	4621      	mov	r1, r4
 8009d80:	f7fe fa1c 	bl	80081bc <memset>
 8009d84:	e7f4      	b.n	8009d70 <_calloc_r+0x12>

08009d86 <__ascii_mbtowc>:
 8009d86:	b082      	sub	sp, #8
 8009d88:	b901      	cbnz	r1, 8009d8c <__ascii_mbtowc+0x6>
 8009d8a:	a901      	add	r1, sp, #4
 8009d8c:	b142      	cbz	r2, 8009da0 <__ascii_mbtowc+0x1a>
 8009d8e:	b14b      	cbz	r3, 8009da4 <__ascii_mbtowc+0x1e>
 8009d90:	7813      	ldrb	r3, [r2, #0]
 8009d92:	600b      	str	r3, [r1, #0]
 8009d94:	7812      	ldrb	r2, [r2, #0]
 8009d96:	1e10      	subs	r0, r2, #0
 8009d98:	bf18      	it	ne
 8009d9a:	2001      	movne	r0, #1
 8009d9c:	b002      	add	sp, #8
 8009d9e:	4770      	bx	lr
 8009da0:	4610      	mov	r0, r2
 8009da2:	e7fb      	b.n	8009d9c <__ascii_mbtowc+0x16>
 8009da4:	f06f 0001 	mvn.w	r0, #1
 8009da8:	e7f8      	b.n	8009d9c <__ascii_mbtowc+0x16>

08009daa <_realloc_r>:
 8009daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dae:	4607      	mov	r7, r0
 8009db0:	4614      	mov	r4, r2
 8009db2:	460d      	mov	r5, r1
 8009db4:	b921      	cbnz	r1, 8009dc0 <_realloc_r+0x16>
 8009db6:	4611      	mov	r1, r2
 8009db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dbc:	f7ff b986 	b.w	80090cc <_malloc_r>
 8009dc0:	b92a      	cbnz	r2, 8009dce <_realloc_r+0x24>
 8009dc2:	f7ff f911 	bl	8008fe8 <_free_r>
 8009dc6:	4625      	mov	r5, r4
 8009dc8:	4628      	mov	r0, r5
 8009dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dce:	f000 fa3f 	bl	800a250 <_malloc_usable_size_r>
 8009dd2:	4284      	cmp	r4, r0
 8009dd4:	4606      	mov	r6, r0
 8009dd6:	d802      	bhi.n	8009dde <_realloc_r+0x34>
 8009dd8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009ddc:	d8f4      	bhi.n	8009dc8 <_realloc_r+0x1e>
 8009dde:	4621      	mov	r1, r4
 8009de0:	4638      	mov	r0, r7
 8009de2:	f7ff f973 	bl	80090cc <_malloc_r>
 8009de6:	4680      	mov	r8, r0
 8009de8:	b908      	cbnz	r0, 8009dee <_realloc_r+0x44>
 8009dea:	4645      	mov	r5, r8
 8009dec:	e7ec      	b.n	8009dc8 <_realloc_r+0x1e>
 8009dee:	42b4      	cmp	r4, r6
 8009df0:	4622      	mov	r2, r4
 8009df2:	4629      	mov	r1, r5
 8009df4:	bf28      	it	cs
 8009df6:	4632      	movcs	r2, r6
 8009df8:	f7fe fa6d 	bl	80082d6 <memcpy>
 8009dfc:	4629      	mov	r1, r5
 8009dfe:	4638      	mov	r0, r7
 8009e00:	f7ff f8f2 	bl	8008fe8 <_free_r>
 8009e04:	e7f1      	b.n	8009dea <_realloc_r+0x40>

08009e06 <__ascii_wctomb>:
 8009e06:	4603      	mov	r3, r0
 8009e08:	4608      	mov	r0, r1
 8009e0a:	b141      	cbz	r1, 8009e1e <__ascii_wctomb+0x18>
 8009e0c:	2aff      	cmp	r2, #255	@ 0xff
 8009e0e:	d904      	bls.n	8009e1a <__ascii_wctomb+0x14>
 8009e10:	228a      	movs	r2, #138	@ 0x8a
 8009e12:	f04f 30ff 	mov.w	r0, #4294967295
 8009e16:	601a      	str	r2, [r3, #0]
 8009e18:	4770      	bx	lr
 8009e1a:	2001      	movs	r0, #1
 8009e1c:	700a      	strb	r2, [r1, #0]
 8009e1e:	4770      	bx	lr

08009e20 <__sfputc_r>:
 8009e20:	6893      	ldr	r3, [r2, #8]
 8009e22:	b410      	push	{r4}
 8009e24:	3b01      	subs	r3, #1
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	6093      	str	r3, [r2, #8]
 8009e2a:	da07      	bge.n	8009e3c <__sfputc_r+0x1c>
 8009e2c:	6994      	ldr	r4, [r2, #24]
 8009e2e:	42a3      	cmp	r3, r4
 8009e30:	db01      	blt.n	8009e36 <__sfputc_r+0x16>
 8009e32:	290a      	cmp	r1, #10
 8009e34:	d102      	bne.n	8009e3c <__sfputc_r+0x1c>
 8009e36:	bc10      	pop	{r4}
 8009e38:	f000 b932 	b.w	800a0a0 <__swbuf_r>
 8009e3c:	6813      	ldr	r3, [r2, #0]
 8009e3e:	1c58      	adds	r0, r3, #1
 8009e40:	6010      	str	r0, [r2, #0]
 8009e42:	7019      	strb	r1, [r3, #0]
 8009e44:	4608      	mov	r0, r1
 8009e46:	bc10      	pop	{r4}
 8009e48:	4770      	bx	lr

08009e4a <__sfputs_r>:
 8009e4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e4c:	4606      	mov	r6, r0
 8009e4e:	460f      	mov	r7, r1
 8009e50:	4614      	mov	r4, r2
 8009e52:	18d5      	adds	r5, r2, r3
 8009e54:	42ac      	cmp	r4, r5
 8009e56:	d101      	bne.n	8009e5c <__sfputs_r+0x12>
 8009e58:	2000      	movs	r0, #0
 8009e5a:	e007      	b.n	8009e6c <__sfputs_r+0x22>
 8009e5c:	463a      	mov	r2, r7
 8009e5e:	4630      	mov	r0, r6
 8009e60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e64:	f7ff ffdc 	bl	8009e20 <__sfputc_r>
 8009e68:	1c43      	adds	r3, r0, #1
 8009e6a:	d1f3      	bne.n	8009e54 <__sfputs_r+0xa>
 8009e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e70 <_vfiprintf_r>:
 8009e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e74:	460d      	mov	r5, r1
 8009e76:	4614      	mov	r4, r2
 8009e78:	4698      	mov	r8, r3
 8009e7a:	4606      	mov	r6, r0
 8009e7c:	b09d      	sub	sp, #116	@ 0x74
 8009e7e:	b118      	cbz	r0, 8009e88 <_vfiprintf_r+0x18>
 8009e80:	6a03      	ldr	r3, [r0, #32]
 8009e82:	b90b      	cbnz	r3, 8009e88 <_vfiprintf_r+0x18>
 8009e84:	f7fe f8ca 	bl	800801c <__sinit>
 8009e88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e8a:	07d9      	lsls	r1, r3, #31
 8009e8c:	d405      	bmi.n	8009e9a <_vfiprintf_r+0x2a>
 8009e8e:	89ab      	ldrh	r3, [r5, #12]
 8009e90:	059a      	lsls	r2, r3, #22
 8009e92:	d402      	bmi.n	8009e9a <_vfiprintf_r+0x2a>
 8009e94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e96:	f7fe fa0e 	bl	80082b6 <__retarget_lock_acquire_recursive>
 8009e9a:	89ab      	ldrh	r3, [r5, #12]
 8009e9c:	071b      	lsls	r3, r3, #28
 8009e9e:	d501      	bpl.n	8009ea4 <_vfiprintf_r+0x34>
 8009ea0:	692b      	ldr	r3, [r5, #16]
 8009ea2:	b99b      	cbnz	r3, 8009ecc <_vfiprintf_r+0x5c>
 8009ea4:	4629      	mov	r1, r5
 8009ea6:	4630      	mov	r0, r6
 8009ea8:	f000 f938 	bl	800a11c <__swsetup_r>
 8009eac:	b170      	cbz	r0, 8009ecc <_vfiprintf_r+0x5c>
 8009eae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009eb0:	07dc      	lsls	r4, r3, #31
 8009eb2:	d504      	bpl.n	8009ebe <_vfiprintf_r+0x4e>
 8009eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb8:	b01d      	add	sp, #116	@ 0x74
 8009eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ebe:	89ab      	ldrh	r3, [r5, #12]
 8009ec0:	0598      	lsls	r0, r3, #22
 8009ec2:	d4f7      	bmi.n	8009eb4 <_vfiprintf_r+0x44>
 8009ec4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ec6:	f7fe f9f7 	bl	80082b8 <__retarget_lock_release_recursive>
 8009eca:	e7f3      	b.n	8009eb4 <_vfiprintf_r+0x44>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ed0:	2320      	movs	r3, #32
 8009ed2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ed6:	2330      	movs	r3, #48	@ 0x30
 8009ed8:	f04f 0901 	mov.w	r9, #1
 8009edc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ee0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a08c <_vfiprintf_r+0x21c>
 8009ee4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ee8:	4623      	mov	r3, r4
 8009eea:	469a      	mov	sl, r3
 8009eec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ef0:	b10a      	cbz	r2, 8009ef6 <_vfiprintf_r+0x86>
 8009ef2:	2a25      	cmp	r2, #37	@ 0x25
 8009ef4:	d1f9      	bne.n	8009eea <_vfiprintf_r+0x7a>
 8009ef6:	ebba 0b04 	subs.w	fp, sl, r4
 8009efa:	d00b      	beq.n	8009f14 <_vfiprintf_r+0xa4>
 8009efc:	465b      	mov	r3, fp
 8009efe:	4622      	mov	r2, r4
 8009f00:	4629      	mov	r1, r5
 8009f02:	4630      	mov	r0, r6
 8009f04:	f7ff ffa1 	bl	8009e4a <__sfputs_r>
 8009f08:	3001      	adds	r0, #1
 8009f0a:	f000 80a7 	beq.w	800a05c <_vfiprintf_r+0x1ec>
 8009f0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f10:	445a      	add	r2, fp
 8009f12:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f14:	f89a 3000 	ldrb.w	r3, [sl]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	f000 809f 	beq.w	800a05c <_vfiprintf_r+0x1ec>
 8009f1e:	2300      	movs	r3, #0
 8009f20:	f04f 32ff 	mov.w	r2, #4294967295
 8009f24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f28:	f10a 0a01 	add.w	sl, sl, #1
 8009f2c:	9304      	str	r3, [sp, #16]
 8009f2e:	9307      	str	r3, [sp, #28]
 8009f30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f34:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f36:	4654      	mov	r4, sl
 8009f38:	2205      	movs	r2, #5
 8009f3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f3e:	4853      	ldr	r0, [pc, #332]	@ (800a08c <_vfiprintf_r+0x21c>)
 8009f40:	f7fe f9bb 	bl	80082ba <memchr>
 8009f44:	9a04      	ldr	r2, [sp, #16]
 8009f46:	b9d8      	cbnz	r0, 8009f80 <_vfiprintf_r+0x110>
 8009f48:	06d1      	lsls	r1, r2, #27
 8009f4a:	bf44      	itt	mi
 8009f4c:	2320      	movmi	r3, #32
 8009f4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f52:	0713      	lsls	r3, r2, #28
 8009f54:	bf44      	itt	mi
 8009f56:	232b      	movmi	r3, #43	@ 0x2b
 8009f58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f5c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f60:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f62:	d015      	beq.n	8009f90 <_vfiprintf_r+0x120>
 8009f64:	4654      	mov	r4, sl
 8009f66:	2000      	movs	r0, #0
 8009f68:	f04f 0c0a 	mov.w	ip, #10
 8009f6c:	9a07      	ldr	r2, [sp, #28]
 8009f6e:	4621      	mov	r1, r4
 8009f70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f74:	3b30      	subs	r3, #48	@ 0x30
 8009f76:	2b09      	cmp	r3, #9
 8009f78:	d94b      	bls.n	800a012 <_vfiprintf_r+0x1a2>
 8009f7a:	b1b0      	cbz	r0, 8009faa <_vfiprintf_r+0x13a>
 8009f7c:	9207      	str	r2, [sp, #28]
 8009f7e:	e014      	b.n	8009faa <_vfiprintf_r+0x13a>
 8009f80:	eba0 0308 	sub.w	r3, r0, r8
 8009f84:	fa09 f303 	lsl.w	r3, r9, r3
 8009f88:	4313      	orrs	r3, r2
 8009f8a:	46a2      	mov	sl, r4
 8009f8c:	9304      	str	r3, [sp, #16]
 8009f8e:	e7d2      	b.n	8009f36 <_vfiprintf_r+0xc6>
 8009f90:	9b03      	ldr	r3, [sp, #12]
 8009f92:	1d19      	adds	r1, r3, #4
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	9103      	str	r1, [sp, #12]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	bfbb      	ittet	lt
 8009f9c:	425b      	neglt	r3, r3
 8009f9e:	f042 0202 	orrlt.w	r2, r2, #2
 8009fa2:	9307      	strge	r3, [sp, #28]
 8009fa4:	9307      	strlt	r3, [sp, #28]
 8009fa6:	bfb8      	it	lt
 8009fa8:	9204      	strlt	r2, [sp, #16]
 8009faa:	7823      	ldrb	r3, [r4, #0]
 8009fac:	2b2e      	cmp	r3, #46	@ 0x2e
 8009fae:	d10a      	bne.n	8009fc6 <_vfiprintf_r+0x156>
 8009fb0:	7863      	ldrb	r3, [r4, #1]
 8009fb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fb4:	d132      	bne.n	800a01c <_vfiprintf_r+0x1ac>
 8009fb6:	9b03      	ldr	r3, [sp, #12]
 8009fb8:	3402      	adds	r4, #2
 8009fba:	1d1a      	adds	r2, r3, #4
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	9203      	str	r2, [sp, #12]
 8009fc0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009fc4:	9305      	str	r3, [sp, #20]
 8009fc6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a090 <_vfiprintf_r+0x220>
 8009fca:	2203      	movs	r2, #3
 8009fcc:	4650      	mov	r0, sl
 8009fce:	7821      	ldrb	r1, [r4, #0]
 8009fd0:	f7fe f973 	bl	80082ba <memchr>
 8009fd4:	b138      	cbz	r0, 8009fe6 <_vfiprintf_r+0x176>
 8009fd6:	2240      	movs	r2, #64	@ 0x40
 8009fd8:	9b04      	ldr	r3, [sp, #16]
 8009fda:	eba0 000a 	sub.w	r0, r0, sl
 8009fde:	4082      	lsls	r2, r0
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	3401      	adds	r4, #1
 8009fe4:	9304      	str	r3, [sp, #16]
 8009fe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fea:	2206      	movs	r2, #6
 8009fec:	4829      	ldr	r0, [pc, #164]	@ (800a094 <_vfiprintf_r+0x224>)
 8009fee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ff2:	f7fe f962 	bl	80082ba <memchr>
 8009ff6:	2800      	cmp	r0, #0
 8009ff8:	d03f      	beq.n	800a07a <_vfiprintf_r+0x20a>
 8009ffa:	4b27      	ldr	r3, [pc, #156]	@ (800a098 <_vfiprintf_r+0x228>)
 8009ffc:	bb1b      	cbnz	r3, 800a046 <_vfiprintf_r+0x1d6>
 8009ffe:	9b03      	ldr	r3, [sp, #12]
 800a000:	3307      	adds	r3, #7
 800a002:	f023 0307 	bic.w	r3, r3, #7
 800a006:	3308      	adds	r3, #8
 800a008:	9303      	str	r3, [sp, #12]
 800a00a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a00c:	443b      	add	r3, r7
 800a00e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a010:	e76a      	b.n	8009ee8 <_vfiprintf_r+0x78>
 800a012:	460c      	mov	r4, r1
 800a014:	2001      	movs	r0, #1
 800a016:	fb0c 3202 	mla	r2, ip, r2, r3
 800a01a:	e7a8      	b.n	8009f6e <_vfiprintf_r+0xfe>
 800a01c:	2300      	movs	r3, #0
 800a01e:	f04f 0c0a 	mov.w	ip, #10
 800a022:	4619      	mov	r1, r3
 800a024:	3401      	adds	r4, #1
 800a026:	9305      	str	r3, [sp, #20]
 800a028:	4620      	mov	r0, r4
 800a02a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a02e:	3a30      	subs	r2, #48	@ 0x30
 800a030:	2a09      	cmp	r2, #9
 800a032:	d903      	bls.n	800a03c <_vfiprintf_r+0x1cc>
 800a034:	2b00      	cmp	r3, #0
 800a036:	d0c6      	beq.n	8009fc6 <_vfiprintf_r+0x156>
 800a038:	9105      	str	r1, [sp, #20]
 800a03a:	e7c4      	b.n	8009fc6 <_vfiprintf_r+0x156>
 800a03c:	4604      	mov	r4, r0
 800a03e:	2301      	movs	r3, #1
 800a040:	fb0c 2101 	mla	r1, ip, r1, r2
 800a044:	e7f0      	b.n	800a028 <_vfiprintf_r+0x1b8>
 800a046:	ab03      	add	r3, sp, #12
 800a048:	9300      	str	r3, [sp, #0]
 800a04a:	462a      	mov	r2, r5
 800a04c:	4630      	mov	r0, r6
 800a04e:	4b13      	ldr	r3, [pc, #76]	@ (800a09c <_vfiprintf_r+0x22c>)
 800a050:	a904      	add	r1, sp, #16
 800a052:	f7fd fb9b 	bl	800778c <_printf_float>
 800a056:	4607      	mov	r7, r0
 800a058:	1c78      	adds	r0, r7, #1
 800a05a:	d1d6      	bne.n	800a00a <_vfiprintf_r+0x19a>
 800a05c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a05e:	07d9      	lsls	r1, r3, #31
 800a060:	d405      	bmi.n	800a06e <_vfiprintf_r+0x1fe>
 800a062:	89ab      	ldrh	r3, [r5, #12]
 800a064:	059a      	lsls	r2, r3, #22
 800a066:	d402      	bmi.n	800a06e <_vfiprintf_r+0x1fe>
 800a068:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a06a:	f7fe f925 	bl	80082b8 <__retarget_lock_release_recursive>
 800a06e:	89ab      	ldrh	r3, [r5, #12]
 800a070:	065b      	lsls	r3, r3, #25
 800a072:	f53f af1f 	bmi.w	8009eb4 <_vfiprintf_r+0x44>
 800a076:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a078:	e71e      	b.n	8009eb8 <_vfiprintf_r+0x48>
 800a07a:	ab03      	add	r3, sp, #12
 800a07c:	9300      	str	r3, [sp, #0]
 800a07e:	462a      	mov	r2, r5
 800a080:	4630      	mov	r0, r6
 800a082:	4b06      	ldr	r3, [pc, #24]	@ (800a09c <_vfiprintf_r+0x22c>)
 800a084:	a904      	add	r1, sp, #16
 800a086:	f7fd fe1f 	bl	8007cc8 <_printf_i>
 800a08a:	e7e4      	b.n	800a056 <_vfiprintf_r+0x1e6>
 800a08c:	0800a805 	.word	0x0800a805
 800a090:	0800a80b 	.word	0x0800a80b
 800a094:	0800a80f 	.word	0x0800a80f
 800a098:	0800778d 	.word	0x0800778d
 800a09c:	08009e4b 	.word	0x08009e4b

0800a0a0 <__swbuf_r>:
 800a0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a2:	460e      	mov	r6, r1
 800a0a4:	4614      	mov	r4, r2
 800a0a6:	4605      	mov	r5, r0
 800a0a8:	b118      	cbz	r0, 800a0b2 <__swbuf_r+0x12>
 800a0aa:	6a03      	ldr	r3, [r0, #32]
 800a0ac:	b90b      	cbnz	r3, 800a0b2 <__swbuf_r+0x12>
 800a0ae:	f7fd ffb5 	bl	800801c <__sinit>
 800a0b2:	69a3      	ldr	r3, [r4, #24]
 800a0b4:	60a3      	str	r3, [r4, #8]
 800a0b6:	89a3      	ldrh	r3, [r4, #12]
 800a0b8:	071a      	lsls	r2, r3, #28
 800a0ba:	d501      	bpl.n	800a0c0 <__swbuf_r+0x20>
 800a0bc:	6923      	ldr	r3, [r4, #16]
 800a0be:	b943      	cbnz	r3, 800a0d2 <__swbuf_r+0x32>
 800a0c0:	4621      	mov	r1, r4
 800a0c2:	4628      	mov	r0, r5
 800a0c4:	f000 f82a 	bl	800a11c <__swsetup_r>
 800a0c8:	b118      	cbz	r0, 800a0d2 <__swbuf_r+0x32>
 800a0ca:	f04f 37ff 	mov.w	r7, #4294967295
 800a0ce:	4638      	mov	r0, r7
 800a0d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0d2:	6823      	ldr	r3, [r4, #0]
 800a0d4:	6922      	ldr	r2, [r4, #16]
 800a0d6:	b2f6      	uxtb	r6, r6
 800a0d8:	1a98      	subs	r0, r3, r2
 800a0da:	6963      	ldr	r3, [r4, #20]
 800a0dc:	4637      	mov	r7, r6
 800a0de:	4283      	cmp	r3, r0
 800a0e0:	dc05      	bgt.n	800a0ee <__swbuf_r+0x4e>
 800a0e2:	4621      	mov	r1, r4
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	f7ff fdcf 	bl	8009c88 <_fflush_r>
 800a0ea:	2800      	cmp	r0, #0
 800a0ec:	d1ed      	bne.n	800a0ca <__swbuf_r+0x2a>
 800a0ee:	68a3      	ldr	r3, [r4, #8]
 800a0f0:	3b01      	subs	r3, #1
 800a0f2:	60a3      	str	r3, [r4, #8]
 800a0f4:	6823      	ldr	r3, [r4, #0]
 800a0f6:	1c5a      	adds	r2, r3, #1
 800a0f8:	6022      	str	r2, [r4, #0]
 800a0fa:	701e      	strb	r6, [r3, #0]
 800a0fc:	6962      	ldr	r2, [r4, #20]
 800a0fe:	1c43      	adds	r3, r0, #1
 800a100:	429a      	cmp	r2, r3
 800a102:	d004      	beq.n	800a10e <__swbuf_r+0x6e>
 800a104:	89a3      	ldrh	r3, [r4, #12]
 800a106:	07db      	lsls	r3, r3, #31
 800a108:	d5e1      	bpl.n	800a0ce <__swbuf_r+0x2e>
 800a10a:	2e0a      	cmp	r6, #10
 800a10c:	d1df      	bne.n	800a0ce <__swbuf_r+0x2e>
 800a10e:	4621      	mov	r1, r4
 800a110:	4628      	mov	r0, r5
 800a112:	f7ff fdb9 	bl	8009c88 <_fflush_r>
 800a116:	2800      	cmp	r0, #0
 800a118:	d0d9      	beq.n	800a0ce <__swbuf_r+0x2e>
 800a11a:	e7d6      	b.n	800a0ca <__swbuf_r+0x2a>

0800a11c <__swsetup_r>:
 800a11c:	b538      	push	{r3, r4, r5, lr}
 800a11e:	4b29      	ldr	r3, [pc, #164]	@ (800a1c4 <__swsetup_r+0xa8>)
 800a120:	4605      	mov	r5, r0
 800a122:	6818      	ldr	r0, [r3, #0]
 800a124:	460c      	mov	r4, r1
 800a126:	b118      	cbz	r0, 800a130 <__swsetup_r+0x14>
 800a128:	6a03      	ldr	r3, [r0, #32]
 800a12a:	b90b      	cbnz	r3, 800a130 <__swsetup_r+0x14>
 800a12c:	f7fd ff76 	bl	800801c <__sinit>
 800a130:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a134:	0719      	lsls	r1, r3, #28
 800a136:	d422      	bmi.n	800a17e <__swsetup_r+0x62>
 800a138:	06da      	lsls	r2, r3, #27
 800a13a:	d407      	bmi.n	800a14c <__swsetup_r+0x30>
 800a13c:	2209      	movs	r2, #9
 800a13e:	602a      	str	r2, [r5, #0]
 800a140:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a144:	f04f 30ff 	mov.w	r0, #4294967295
 800a148:	81a3      	strh	r3, [r4, #12]
 800a14a:	e033      	b.n	800a1b4 <__swsetup_r+0x98>
 800a14c:	0758      	lsls	r0, r3, #29
 800a14e:	d512      	bpl.n	800a176 <__swsetup_r+0x5a>
 800a150:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a152:	b141      	cbz	r1, 800a166 <__swsetup_r+0x4a>
 800a154:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a158:	4299      	cmp	r1, r3
 800a15a:	d002      	beq.n	800a162 <__swsetup_r+0x46>
 800a15c:	4628      	mov	r0, r5
 800a15e:	f7fe ff43 	bl	8008fe8 <_free_r>
 800a162:	2300      	movs	r3, #0
 800a164:	6363      	str	r3, [r4, #52]	@ 0x34
 800a166:	89a3      	ldrh	r3, [r4, #12]
 800a168:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a16c:	81a3      	strh	r3, [r4, #12]
 800a16e:	2300      	movs	r3, #0
 800a170:	6063      	str	r3, [r4, #4]
 800a172:	6923      	ldr	r3, [r4, #16]
 800a174:	6023      	str	r3, [r4, #0]
 800a176:	89a3      	ldrh	r3, [r4, #12]
 800a178:	f043 0308 	orr.w	r3, r3, #8
 800a17c:	81a3      	strh	r3, [r4, #12]
 800a17e:	6923      	ldr	r3, [r4, #16]
 800a180:	b94b      	cbnz	r3, 800a196 <__swsetup_r+0x7a>
 800a182:	89a3      	ldrh	r3, [r4, #12]
 800a184:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a18c:	d003      	beq.n	800a196 <__swsetup_r+0x7a>
 800a18e:	4621      	mov	r1, r4
 800a190:	4628      	mov	r0, r5
 800a192:	f000 f88a 	bl	800a2aa <__smakebuf_r>
 800a196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a19a:	f013 0201 	ands.w	r2, r3, #1
 800a19e:	d00a      	beq.n	800a1b6 <__swsetup_r+0x9a>
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	60a2      	str	r2, [r4, #8]
 800a1a4:	6962      	ldr	r2, [r4, #20]
 800a1a6:	4252      	negs	r2, r2
 800a1a8:	61a2      	str	r2, [r4, #24]
 800a1aa:	6922      	ldr	r2, [r4, #16]
 800a1ac:	b942      	cbnz	r2, 800a1c0 <__swsetup_r+0xa4>
 800a1ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a1b2:	d1c5      	bne.n	800a140 <__swsetup_r+0x24>
 800a1b4:	bd38      	pop	{r3, r4, r5, pc}
 800a1b6:	0799      	lsls	r1, r3, #30
 800a1b8:	bf58      	it	pl
 800a1ba:	6962      	ldrpl	r2, [r4, #20]
 800a1bc:	60a2      	str	r2, [r4, #8]
 800a1be:	e7f4      	b.n	800a1aa <__swsetup_r+0x8e>
 800a1c0:	2000      	movs	r0, #0
 800a1c2:	e7f7      	b.n	800a1b4 <__swsetup_r+0x98>
 800a1c4:	20000018 	.word	0x20000018

0800a1c8 <_raise_r>:
 800a1c8:	291f      	cmp	r1, #31
 800a1ca:	b538      	push	{r3, r4, r5, lr}
 800a1cc:	4605      	mov	r5, r0
 800a1ce:	460c      	mov	r4, r1
 800a1d0:	d904      	bls.n	800a1dc <_raise_r+0x14>
 800a1d2:	2316      	movs	r3, #22
 800a1d4:	6003      	str	r3, [r0, #0]
 800a1d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1da:	bd38      	pop	{r3, r4, r5, pc}
 800a1dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a1de:	b112      	cbz	r2, 800a1e6 <_raise_r+0x1e>
 800a1e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a1e4:	b94b      	cbnz	r3, 800a1fa <_raise_r+0x32>
 800a1e6:	4628      	mov	r0, r5
 800a1e8:	f000 f830 	bl	800a24c <_getpid_r>
 800a1ec:	4622      	mov	r2, r4
 800a1ee:	4601      	mov	r1, r0
 800a1f0:	4628      	mov	r0, r5
 800a1f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1f6:	f000 b817 	b.w	800a228 <_kill_r>
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	d00a      	beq.n	800a214 <_raise_r+0x4c>
 800a1fe:	1c59      	adds	r1, r3, #1
 800a200:	d103      	bne.n	800a20a <_raise_r+0x42>
 800a202:	2316      	movs	r3, #22
 800a204:	6003      	str	r3, [r0, #0]
 800a206:	2001      	movs	r0, #1
 800a208:	e7e7      	b.n	800a1da <_raise_r+0x12>
 800a20a:	2100      	movs	r1, #0
 800a20c:	4620      	mov	r0, r4
 800a20e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a212:	4798      	blx	r3
 800a214:	2000      	movs	r0, #0
 800a216:	e7e0      	b.n	800a1da <_raise_r+0x12>

0800a218 <raise>:
 800a218:	4b02      	ldr	r3, [pc, #8]	@ (800a224 <raise+0xc>)
 800a21a:	4601      	mov	r1, r0
 800a21c:	6818      	ldr	r0, [r3, #0]
 800a21e:	f7ff bfd3 	b.w	800a1c8 <_raise_r>
 800a222:	bf00      	nop
 800a224:	20000018 	.word	0x20000018

0800a228 <_kill_r>:
 800a228:	b538      	push	{r3, r4, r5, lr}
 800a22a:	2300      	movs	r3, #0
 800a22c:	4d06      	ldr	r5, [pc, #24]	@ (800a248 <_kill_r+0x20>)
 800a22e:	4604      	mov	r4, r0
 800a230:	4608      	mov	r0, r1
 800a232:	4611      	mov	r1, r2
 800a234:	602b      	str	r3, [r5, #0]
 800a236:	f7f6 ffd2 	bl	80011de <_kill>
 800a23a:	1c43      	adds	r3, r0, #1
 800a23c:	d102      	bne.n	800a244 <_kill_r+0x1c>
 800a23e:	682b      	ldr	r3, [r5, #0]
 800a240:	b103      	cbz	r3, 800a244 <_kill_r+0x1c>
 800a242:	6023      	str	r3, [r4, #0]
 800a244:	bd38      	pop	{r3, r4, r5, pc}
 800a246:	bf00      	nop
 800a248:	2000127c 	.word	0x2000127c

0800a24c <_getpid_r>:
 800a24c:	f7f6 bfc0 	b.w	80011d0 <_getpid>

0800a250 <_malloc_usable_size_r>:
 800a250:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a254:	1f18      	subs	r0, r3, #4
 800a256:	2b00      	cmp	r3, #0
 800a258:	bfbc      	itt	lt
 800a25a:	580b      	ldrlt	r3, [r1, r0]
 800a25c:	18c0      	addlt	r0, r0, r3
 800a25e:	4770      	bx	lr

0800a260 <__swhatbuf_r>:
 800a260:	b570      	push	{r4, r5, r6, lr}
 800a262:	460c      	mov	r4, r1
 800a264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a268:	4615      	mov	r5, r2
 800a26a:	2900      	cmp	r1, #0
 800a26c:	461e      	mov	r6, r3
 800a26e:	b096      	sub	sp, #88	@ 0x58
 800a270:	da0c      	bge.n	800a28c <__swhatbuf_r+0x2c>
 800a272:	89a3      	ldrh	r3, [r4, #12]
 800a274:	2100      	movs	r1, #0
 800a276:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a27a:	bf14      	ite	ne
 800a27c:	2340      	movne	r3, #64	@ 0x40
 800a27e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a282:	2000      	movs	r0, #0
 800a284:	6031      	str	r1, [r6, #0]
 800a286:	602b      	str	r3, [r5, #0]
 800a288:	b016      	add	sp, #88	@ 0x58
 800a28a:	bd70      	pop	{r4, r5, r6, pc}
 800a28c:	466a      	mov	r2, sp
 800a28e:	f000 f849 	bl	800a324 <_fstat_r>
 800a292:	2800      	cmp	r0, #0
 800a294:	dbed      	blt.n	800a272 <__swhatbuf_r+0x12>
 800a296:	9901      	ldr	r1, [sp, #4]
 800a298:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a29c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a2a0:	4259      	negs	r1, r3
 800a2a2:	4159      	adcs	r1, r3
 800a2a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2a8:	e7eb      	b.n	800a282 <__swhatbuf_r+0x22>

0800a2aa <__smakebuf_r>:
 800a2aa:	898b      	ldrh	r3, [r1, #12]
 800a2ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2ae:	079d      	lsls	r5, r3, #30
 800a2b0:	4606      	mov	r6, r0
 800a2b2:	460c      	mov	r4, r1
 800a2b4:	d507      	bpl.n	800a2c6 <__smakebuf_r+0x1c>
 800a2b6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a2ba:	6023      	str	r3, [r4, #0]
 800a2bc:	6123      	str	r3, [r4, #16]
 800a2be:	2301      	movs	r3, #1
 800a2c0:	6163      	str	r3, [r4, #20]
 800a2c2:	b003      	add	sp, #12
 800a2c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2c6:	466a      	mov	r2, sp
 800a2c8:	ab01      	add	r3, sp, #4
 800a2ca:	f7ff ffc9 	bl	800a260 <__swhatbuf_r>
 800a2ce:	9f00      	ldr	r7, [sp, #0]
 800a2d0:	4605      	mov	r5, r0
 800a2d2:	4639      	mov	r1, r7
 800a2d4:	4630      	mov	r0, r6
 800a2d6:	f7fe fef9 	bl	80090cc <_malloc_r>
 800a2da:	b948      	cbnz	r0, 800a2f0 <__smakebuf_r+0x46>
 800a2dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2e0:	059a      	lsls	r2, r3, #22
 800a2e2:	d4ee      	bmi.n	800a2c2 <__smakebuf_r+0x18>
 800a2e4:	f023 0303 	bic.w	r3, r3, #3
 800a2e8:	f043 0302 	orr.w	r3, r3, #2
 800a2ec:	81a3      	strh	r3, [r4, #12]
 800a2ee:	e7e2      	b.n	800a2b6 <__smakebuf_r+0xc>
 800a2f0:	89a3      	ldrh	r3, [r4, #12]
 800a2f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a2f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2fa:	81a3      	strh	r3, [r4, #12]
 800a2fc:	9b01      	ldr	r3, [sp, #4]
 800a2fe:	6020      	str	r0, [r4, #0]
 800a300:	b15b      	cbz	r3, 800a31a <__smakebuf_r+0x70>
 800a302:	4630      	mov	r0, r6
 800a304:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a308:	f000 f81e 	bl	800a348 <_isatty_r>
 800a30c:	b128      	cbz	r0, 800a31a <__smakebuf_r+0x70>
 800a30e:	89a3      	ldrh	r3, [r4, #12]
 800a310:	f023 0303 	bic.w	r3, r3, #3
 800a314:	f043 0301 	orr.w	r3, r3, #1
 800a318:	81a3      	strh	r3, [r4, #12]
 800a31a:	89a3      	ldrh	r3, [r4, #12]
 800a31c:	431d      	orrs	r5, r3
 800a31e:	81a5      	strh	r5, [r4, #12]
 800a320:	e7cf      	b.n	800a2c2 <__smakebuf_r+0x18>
	...

0800a324 <_fstat_r>:
 800a324:	b538      	push	{r3, r4, r5, lr}
 800a326:	2300      	movs	r3, #0
 800a328:	4d06      	ldr	r5, [pc, #24]	@ (800a344 <_fstat_r+0x20>)
 800a32a:	4604      	mov	r4, r0
 800a32c:	4608      	mov	r0, r1
 800a32e:	4611      	mov	r1, r2
 800a330:	602b      	str	r3, [r5, #0]
 800a332:	f7f6 ffb3 	bl	800129c <_fstat>
 800a336:	1c43      	adds	r3, r0, #1
 800a338:	d102      	bne.n	800a340 <_fstat_r+0x1c>
 800a33a:	682b      	ldr	r3, [r5, #0]
 800a33c:	b103      	cbz	r3, 800a340 <_fstat_r+0x1c>
 800a33e:	6023      	str	r3, [r4, #0]
 800a340:	bd38      	pop	{r3, r4, r5, pc}
 800a342:	bf00      	nop
 800a344:	2000127c 	.word	0x2000127c

0800a348 <_isatty_r>:
 800a348:	b538      	push	{r3, r4, r5, lr}
 800a34a:	2300      	movs	r3, #0
 800a34c:	4d05      	ldr	r5, [pc, #20]	@ (800a364 <_isatty_r+0x1c>)
 800a34e:	4604      	mov	r4, r0
 800a350:	4608      	mov	r0, r1
 800a352:	602b      	str	r3, [r5, #0]
 800a354:	f7f6 ffb1 	bl	80012ba <_isatty>
 800a358:	1c43      	adds	r3, r0, #1
 800a35a:	d102      	bne.n	800a362 <_isatty_r+0x1a>
 800a35c:	682b      	ldr	r3, [r5, #0]
 800a35e:	b103      	cbz	r3, 800a362 <_isatty_r+0x1a>
 800a360:	6023      	str	r3, [r4, #0]
 800a362:	bd38      	pop	{r3, r4, r5, pc}
 800a364:	2000127c 	.word	0x2000127c

0800a368 <_init>:
 800a368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36a:	bf00      	nop
 800a36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a36e:	bc08      	pop	{r3}
 800a370:	469e      	mov	lr, r3
 800a372:	4770      	bx	lr

0800a374 <_fini>:
 800a374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a376:	bf00      	nop
 800a378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a37a:	bc08      	pop	{r3}
 800a37c:	469e      	mov	lr, r3
 800a37e:	4770      	bx	lr
