// Seed: 1511520842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_13 = $signed(92);
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd8,
    parameter id_9  = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10
);
  input wire id_10;
  inout wire _id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout tri1 id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2 ^ id_8;
  wire [-1 : id_9] id_11;
  wire _id_12;
  ;
  assign id_7 = 1 | 1 | id_2 - id_2 == 1 & id_12 | -1 | id_8;
  always @(*);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_4,
      id_8,
      id_4,
      id_2,
      id_11,
      id_11,
      id_11,
      id_8,
      id_7,
      id_4,
      id_5,
      id_1,
      id_8,
      id_11,
      id_7
  );
  wire id_13;
  wire id_14;
  assign id_4 = -1'b0;
  integer id_15;
  ;
  wire id_16;
  logic [1 : id_12] id_17;
  assign id_4 = id_9;
endmodule
