$date
	Wed Nov  6 01:31:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_JK_FF_with_DFF $end
$var wire 1 ! t_nQ $end
$var wire 1 " t_Q $end
$var reg 1 # t_Clk $end
$var reg 1 $ t_J $end
$var reg 1 % t_K $end
$var reg 1 & t_rst $end
$scope module JK $end
$var wire 1 # Clk $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 ' _D $end
$var wire 1 & rst $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$scope module dff $end
$var wire 1 # Clk $end
$var wire 1 ' D $end
$var wire 1 & rst $end
$var reg 1 " Q $end
$var reg 1 ! nQ $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
0&
x%
x$
0#
0"
x!
$end
#1
1&
#2
0'
0$
0%
#3
1!
0&
#4
1&
#5
1#
#10
0#
#15
1#
#20
0#
#22
1%
#25
1#
#30
0#
#32
1'
1$
0%
#35
1"
1#
#40
0#
#42
1%
#45
0'
0!
1#
#50
0#
#52
1'
0$
0%
#55
1#
#60
0#
#62
0'
1$
1%
#65
0"
1#
#70
0#
#75
1'
1!
1#
#80
0#
#85
1"
1#
#87
0'
0!
0"
0&
#90
0#
#92
1&
#95
1'
1!
1#
#100
0#
