// Seed: 2682459945
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_4 = 1;
endmodule
module module_1;
  if (id_1) begin
    always_comb begin
      id_1 = id_1;
    end
  end else wire id_2;
  assign id_2 = id_2;
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2;
  assign id_4 = id_6;
  module_0(
      id_2, id_7, id_5
  );
endmodule
