Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 20 18:22:47 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_led_timing_summary_routed.rpt -pb uart_led_timing_summary_routed.pb -rpx uart_led_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_UART/U_RxD/rx_done_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.923        0.000                      0                   73        0.180        0.000                      0                   73        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.923        0.000                      0                   73        0.180        0.000                      0                   73        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.064ns (28.503%)  route 2.669ns (71.497%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.524     8.877    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[0]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.064ns (28.503%)  route 2.669ns (71.497%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.524     8.877    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[1]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.064ns (28.503%)  route 2.669ns (71.497%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.524     8.877    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[2]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_tmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.064ns (28.503%)  route 2.669ns (71.497%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.524     8.877    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[3]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.064ns (28.503%)  route 2.669ns (71.497%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.524     8.877    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[4]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.064ns (28.503%)  route 2.669ns (71.497%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.524     8.877    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[5]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.064ns (28.503%)  route 2.669ns (71.497%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.524     8.877    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[6]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_bit_cnt_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.064ns (29.554%)  route 2.536ns (70.445%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.391     8.744    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_bit_cnt_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.064ns (29.554%)  route 2.536ns (70.445%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.391     8.744    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[1]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_bit_cnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.064ns (29.554%)  route 2.536ns (70.445%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623     5.144    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=11, routed)          1.576     7.176    U_UART/U_BAUDRATE_GEN/w_br_tick
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.152     7.328 r  U_UART/U_BAUDRATE_GEN/data_bit_cnt_reg[2]_i_5/O
                         net (fo=1, routed)           0.267     7.594    U_UART/U_TxD/data_tmp_reg_reg[0]_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.332     7.926 f  U_UART/U_TxD/data_bit_cnt_reg[2]_i_4/O
                         net (fo=1, routed)           0.303     8.229    U_UART/U_TxD/data_bit_cnt_reg[2]_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.391     8.744    U_UART/U_TxD/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    U_UART/U_TxD/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[2]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X3Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART/U_TxD/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/rx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    U_UART/U_RxD/CLK
    SLICE_X0Y43          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_UART/U_RxD/rx_data_reg_reg[1]/Q
                         net (fo=3, routed)           0.098     1.717    U_UART/U_TxD/Q[1]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.045     1.762 r  U_UART/U_TxD/data_tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    U_UART/U_TxD/data_tmp_next[1]
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    U_UART/U_TxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.091     1.582    U_UART/U_TxD/data_tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    U_UART/U_RxD/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_RxD/rx_data_reg_reg[0]/Q
                         net (fo=3, routed)           0.119     1.737    U_UART/U_TxD/Q[0]
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.045     1.782 r  U_UART/U_TxD/data_tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    U_UART/U_TxD/data_tmp_next[0]
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    U_UART/U_TxD/CLK
    SLICE_X1Y43          FDCE                                         r  U_UART/U_TxD/data_tmp_reg_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.092     1.586    U_UART/U_TxD/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.108%)  route 0.118ns (38.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y57          FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/Q
                         net (fo=10, routed)          0.118     1.733    U_UART/U_BAUDRATE_GEN/counter_reg[0]
    SLICE_X5Y57          LUT3 (Prop_lut3_I2_O)        0.045     1.778 r  U_UART/U_BAUDRATE_GEN/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    U_UART/U_BAUDRATE_GEN/counter_next[1]
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.988    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X5Y57          FDCE (Hold_fdce_C_D)         0.092     1.578    U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/br_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/br_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    U_UART/U_RxD/CLK
    SLICE_X4Y43          FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  U_UART/U_RxD/br_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.105     1.709    U_UART/U_RxD/sel0__0[4]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.099     1.808 r  U_UART/U_RxD/br_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U_UART/U_RxD/br_cnt_reg[2]_i_1_n_0
    SLICE_X4Y43          FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     1.991    U_UART/U_RxD/CLK
    SLICE_X4Y43          FDCE                                         r  U_UART/U_RxD/br_cnt_reg_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.092     1.568    U_UART/U_RxD/br_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_bit_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    U_UART/U_TxD/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/Q
                         net (fo=5, routed)           0.170     1.789    U_UART/U_TxD/sel0[0]
    SLICE_X3Y43          LUT4 (Prop_lut4_I1_O)        0.043     1.832 r  U_UART/U_TxD/data_bit_cnt_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.832    U_UART/U_TxD/data_bit_cnt_next[2]
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    U_UART/U_TxD/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.107     1.585    U_UART/U_TxD/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.210%)  route 0.127ns (35.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.127     1.728    U_UART/U_BAUDRATE_GEN/counter_reg[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.099     1.827 r  U_UART/U_BAUDRATE_GEN/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    U_UART/U_BAUDRATE_GEN/counter_next[4]
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.988    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X5Y57          FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X5Y57          FDCE (Hold_fdce_C_D)         0.092     1.565    U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/br_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/br_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    U_UART/U_TxD/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_TxD/br_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_UART/U_TxD/br_cnt_reg_reg[3]/Q
                         net (fo=3, routed)           0.168     1.785    U_UART/U_TxD/br_cnt_reg[3]
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  U_UART/U_TxD/br_cnt_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.830    U_UART/U_TxD/br_cnt_reg[3]_i_2__0_n_0
    SLICE_X5Y43          FDCE                                         r  U_UART/U_TxD/br_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     1.991    U_UART/U_TxD/CLK
    SLICE_X5Y43          FDCE                                         r  U_UART/U_TxD/br_cnt_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.091     1.567    U_UART/U_TxD/br_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/data_bit_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    U_UART/U_TxD/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_UART/U_TxD/data_bit_cnt_reg_reg[0]/Q
                         net (fo=5, routed)           0.170     1.789    U_UART/U_TxD/sel0[0]
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.045     1.834 r  U_UART/U_TxD/data_bit_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_UART/U_TxD/data_bit_cnt_reg[1]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    U_UART/U_TxD/CLK
    SLICE_X3Y43          FDCE                                         r  U_UART/U_TxD/data_bit_cnt_reg_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.092     1.570    U_UART/U_TxD/data_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/Q
                         net (fo=6, routed)           0.174     1.789    U_UART/U_BAUDRATE_GEN/counter_reg[7]
    SLICE_X4Y56          LUT6 (Prop_lut6_I2_O)        0.045     1.834 r  U_UART/U_BAUDRATE_GEN/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_UART/U_BAUDRATE_GEN/counter_next[9]
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.989    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y56          FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y56          FDCE (Hold_fdce_C_D)         0.092     1.566    U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/rx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.133%)  route 0.193ns (50.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    U_UART/U_RxD/CLK
    SLICE_X3Y42          FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_RxD/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.193     1.811    U_UART/U_RxD/state_0[1]
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.045     1.856 r  U_UART/U_RxD/rx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    U_UART/U_RxD/rx_data_next0_in[0]
    SLICE_X1Y42          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    U_UART/U_RxD/CLK
    SLICE_X1Y42          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.092     1.585    U_UART/U_RxD/rx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y56    U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y56    U_UART/U_BAUDRATE_GEN/counter_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    U_UART/U_BAUDRATE_GEN/counter_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y56    U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y56    U_UART/U_BAUDRATE_GEN/counter_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y56    U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_RxD/data_bit_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_RxD/data_bit_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_RxD/rx_data_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_RxD/rx_data_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_RxD/rx_data_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_UART/U_RxD/rx_data_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_TxD/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_UART/U_TxD/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_UART/U_TxD/data_bit_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_UART/U_TxD/data_bit_cnt_reg_reg[1]/C



