Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Dec  3 10:31:07 2024
| Host         : AxelsPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          79          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -45.289    -3157.353                     89                26626        0.024        0.000                      0                26626        3.000        0.000                       0                  7322  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_in1                          {0.000 5.000}      10.000          100.000         
  clk_100_design_1_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         
  clk_12_design_1_clk_wiz_0_0    {0.000 41.667}     83.333          12.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0         5.851        0.000                      0                   70        0.185        0.000                      0                   70        4.500        0.000                       0                    43  
  clk_12_design_1_clk_wiz_0_0        -45.289    -2893.080                     66                26556        0.024        0.000                      0                26556       40.687        0.000                       0                  7275  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12_design_1_clk_wiz_0_0   clk_100_design_1_clk_wiz_0_0      -20.610     -263.906                     18                   22        0.134        0.000                      0                   22  
clk_100_design_1_clk_wiz_0_0  clk_12_design_1_clk_wiz_0_0        -0.139       -0.367                      5                   12        0.079        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk_100_design_1_clk_wiz_0_0  clk_12_design_1_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_100_design_1_clk_wiz_0_0                                  
(none)                         clk_12_design_1_clk_wiz_0_0                                   
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_100_design_1_clk_wiz_0_0   
(none)                                                        clk_12_design_1_clk_wiz_0_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.839ns (20.662%)  route 3.222ns (79.338%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.419    -0.559 r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/Q
                         net (fo=25, routed)          1.956     1.398    design_1_i/SPI_subnode_0/U0/byte_count_reg_n_0_[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I3_O)        0.296     1.694 r  design_1_i/SPI_subnode_0/U0/shift_out[16]_i_2/O
                         net (fo=1, routed)           1.265     2.959    design_1_i/SPI_subnode_0/U0/in4[16]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.083 r  design_1_i/SPI_subnode_0/U0/shift_out[16]_i_1/O
                         net (fo=1, routed)           0.000     3.083    design_1_i/SPI_subnode_0/U0/shift_out[16]
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.711     8.418    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[16]/C
                         clock pessimism              0.562     8.980    
                         clock uncertainty           -0.077     8.903    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)        0.031     8.934    design_1_i/SPI_subnode_0/U0/shift_out_reg[16]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.867ns (21.435%)  route 3.178ns (78.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.419    -0.559 r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/Q
                         net (fo=25, routed)          1.945     1.386    design_1_i/SPI_subnode_0/U0/byte_count_reg_n_0_[1]
    SLICE_X38Y87         LUT5 (Prop_lut5_I3_O)        0.296     1.682 r  design_1_i/SPI_subnode_0/U0/shift_out[17]_i_2/O
                         net (fo=1, routed)           1.233     2.915    design_1_i/SPI_subnode_0/U0/in4[17]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.152     3.067 r  design_1_i/SPI_subnode_0/U0/shift_out[17]_i_1/O
                         net (fo=1, routed)           0.000     3.067    design_1_i/SPI_subnode_0/U0/shift_out[17]
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.711     8.418    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[17]/C
                         clock pessimism              0.562     8.980    
                         clock uncertainty           -0.077     8.903    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)        0.075     8.978    design_1_i/SPI_subnode_0/U0/shift_out_reg[17]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.839ns (23.894%)  route 2.672ns (76.106%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 8.259 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.419    -0.559 r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/Q
                         net (fo=25, routed)          2.099     1.540    design_1_i/SPI_subnode_0/U0/byte_count_reg_n_0_[1]
    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.296     1.836 r  design_1_i/SPI_subnode_0/U0/shift_out[21]_i_2/O
                         net (fo=1, routed)           0.573     2.409    design_1_i/SPI_subnode_0/U0/in4[21]
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.124     2.533 r  design_1_i/SPI_subnode_0/U0/shift_out[21]_i_1/O
                         net (fo=1, routed)           0.000     2.533    design_1_i/SPI_subnode_0/U0/shift_out[21]
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.551     8.259    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/C
                         clock pessimism              0.482     8.740    
                         clock uncertainty           -0.077     8.663    
    SLICE_X42Y101        FDCE (Setup_fdce_C_D)        0.079     8.742    design_1_i/SPI_subnode_0/U0/shift_out_reg[21]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.842ns (24.504%)  route 2.594ns (75.496%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 8.259 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.419    -0.559 r  design_1_i/SPI_subnode_0/U0/byte_count_reg[0]/Q
                         net (fo=26, routed)          1.978     1.420    design_1_i/SPI_subnode_0/U0/byte_count_reg_n_0_[0]
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.299     1.719 r  design_1_i/SPI_subnode_0/U0/shift_out[20]_i_2/O
                         net (fo=1, routed)           0.616     2.334    design_1_i/SPI_subnode_0/U0/in4[20]
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.124     2.458 r  design_1_i/SPI_subnode_0/U0/shift_out[20]_i_1/O
                         net (fo=1, routed)           0.000     2.458    design_1_i/SPI_subnode_0/U0/shift_out[20]
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.551     8.259    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/C
                         clock pessimism              0.482     8.740    
                         clock uncertainty           -0.077     8.663    
    SLICE_X42Y101        FDCE (Setup_fdce_C_D)        0.079     8.742    design_1_i/SPI_subnode_0/U0/shift_out_reg[20]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -2.458    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.839ns (24.079%)  route 2.645ns (75.921%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.419    -0.559 r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/Q
                         net (fo=25, routed)          1.845     1.287    design_1_i/SPI_subnode_0/U0/byte_count_reg_n_0_[1]
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.296     1.583 r  design_1_i/SPI_subnode_0/U0/shift_out[2]_i_2/O
                         net (fo=1, routed)           0.800     2.383    design_1_i/SPI_subnode_0/U0/in4[2]
    SLICE_X53Y85         LUT3 (Prop_lut3_I0_O)        0.124     2.507 r  design_1_i/SPI_subnode_0/U0/shift_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.507    design_1_i/SPI_subnode_0/U0/shift_out[2]
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710     8.417    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/C
                         clock pessimism              0.562     8.979    
                         clock uncertainty           -0.077     8.902    
    SLICE_X53Y85         FDCE (Setup_fdce_C_D)        0.029     8.931    design_1_i/SPI_subnode_0/U0/shift_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/sck_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.642ns (21.177%)  route 2.390ns (78.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 8.259 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/Q
                         net (fo=3, routed)           0.824     0.365    design_1_i/SPI_subnode_0/U0/sck_falling
    SLICE_X57Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.489 r  design_1_i/SPI_subnode_0/U0/shift_out[23]_i_1/O
                         net (fo=24, routed)          1.565     2.054    design_1_i/SPI_subnode_0/U0/shift_out_0
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.551     8.259    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/C
                         clock pessimism              0.482     8.740    
                         clock uncertainty           -0.077     8.663    
    SLICE_X42Y101        FDCE (Setup_fdce_C_CE)      -0.169     8.494    design_1_i/SPI_subnode_0/U0/shift_out_reg[20]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/sck_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.642ns (21.177%)  route 2.390ns (78.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 8.259 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/Q
                         net (fo=3, routed)           0.824     0.365    design_1_i/SPI_subnode_0/U0/sck_falling
    SLICE_X57Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.489 r  design_1_i/SPI_subnode_0/U0/shift_out[23]_i_1/O
                         net (fo=24, routed)          1.565     2.054    design_1_i/SPI_subnode_0/U0/shift_out_0
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.551     8.259    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/C
                         clock pessimism              0.482     8.740    
                         clock uncertainty           -0.077     8.663    
    SLICE_X42Y101        FDCE (Setup_fdce_C_CE)      -0.169     8.494    design_1_i/SPI_subnode_0/U0/shift_out_reg[21]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/sck_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.642ns (21.177%)  route 2.390ns (78.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 8.259 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/Q
                         net (fo=3, routed)           0.824     0.365    design_1_i/SPI_subnode_0/U0/sck_falling
    SLICE_X57Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.489 r  design_1_i/SPI_subnode_0/U0/shift_out[23]_i_1/O
                         net (fo=24, routed)          1.565     2.054    design_1_i/SPI_subnode_0/U0/shift_out_0
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.551     8.259    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[22]/C
                         clock pessimism              0.482     8.740    
                         clock uncertainty           -0.077     8.663    
    SLICE_X42Y101        FDCE (Setup_fdce_C_CE)      -0.169     8.494    design_1_i/SPI_subnode_0/U0/shift_out_reg[22]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/sck_falling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.642ns (21.177%)  route 2.390ns (78.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 8.259 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/Q
                         net (fo=3, routed)           0.824     0.365    design_1_i/SPI_subnode_0/U0/sck_falling
    SLICE_X57Y89         LUT4 (Prop_lut4_I1_O)        0.124     0.489 r  design_1_i/SPI_subnode_0/U0/shift_out[23]_i_1/O
                         net (fo=24, routed)          1.565     2.054    design_1_i/SPI_subnode_0/U0/shift_out_0
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.551     8.259    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[23]/C
                         clock pessimism              0.482     8.740    
                         clock uncertainty           -0.077     8.663    
    SLICE_X42Y101        FDCE (Setup_fdce_C_CE)      -0.169     8.494    design_1_i/SPI_subnode_0/U0/shift_out_reg[23]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.867ns (25.849%)  route 2.487ns (74.151%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.419    -0.559 r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/Q
                         net (fo=25, routed)          1.665     1.106    design_1_i/SPI_subnode_0/U0/byte_count_reg_n_0_[1]
    SLICE_X56Y85         LUT6 (Prop_lut6_I4_O)        0.296     1.402 r  design_1_i/SPI_subnode_0/U0/shift_out[5]_i_2/O
                         net (fo=1, routed)           0.822     2.224    design_1_i/SPI_subnode_0/U0/in4[5]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.152     2.376 r  design_1_i/SPI_subnode_0/U0/shift_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.376    design_1_i/SPI_subnode_0/U0/shift_out[5]
    SLICE_X52Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710     8.417    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X52Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/C
                         clock pessimism              0.562     8.979    
                         clock uncertainty           -0.077     8.902    
    SLICE_X52Y85         FDCE (Setup_fdce_C_D)        0.118     9.020    design_1_i/SPI_subnode_0/U0/shift_out_reg[5]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  6.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.610    -0.690    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X36Y163        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDRE (Prop_fdre_C_Q)         0.148    -0.542 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff_reg/Q
                         net (fo=1, routed)           0.059    -0.482    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_in_ff
    SLICE_X36Y163        LUT3 (Prop_lut3_I0_O)        0.098    -0.384 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_i_1/O
                         net (fo=1, routed)           0.000    -0.384    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_nxt
    SLICE_X36Y163        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.881    -0.933    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X36Y163        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
                         clock pessimism              0.243    -0.690    
    SLICE_X36Y163        FDRE (Hold_fdre_C_D)         0.120    -0.570    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.648    -0.651    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.354    design_1_i/SPI_subnode_0/U0/shift_out_reg_n_0_[10]
    SLICE_X53Y86         LUT3 (Prop_lut3_I2_O)        0.042    -0.312 r  design_1_i/SPI_subnode_0/U0/shift_out[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/SPI_subnode_0/U0/shift_out[11]
    SLICE_X53Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.921    -0.893    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[11]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.107    -0.544    design_1_i/SPI_subnode_0/U0/shift_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/SPI_subnode_0/U0/shift_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.650    -0.649    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  design_1_i/SPI_subnode_0/U0/shift_out_reg[14]/Q
                         net (fo=1, routed)           0.156    -0.352    design_1_i/SPI_subnode_0/U0/shift_out_reg_n_0_[14]
    SLICE_X51Y88         LUT3 (Prop_lut3_I2_O)        0.042    -0.310 r  design_1_i/SPI_subnode_0/U0/shift_out[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/SPI_subnode_0/U0/shift_out[15]
    SLICE_X51Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.924    -0.890    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[15]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X51Y88         FDCE (Hold_fdce_C_D)         0.107    -0.542    design_1_i/SPI_subnode_0/U0/shift_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.648    -0.651    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.354    design_1_i/SPI_subnode_0/U0/shift_out_reg_n_0_[2]
    SLICE_X53Y85         LUT3 (Prop_lut3_I2_O)        0.042    -0.312 r  design_1_i/SPI_subnode_0/U0/shift_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/SPI_subnode_0/U0/shift_out[3]
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.921    -0.893    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X53Y85         FDCE (Hold_fdce_C_D)         0.107    -0.544    design_1_i/SPI_subnode_0/U0/shift_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.649    -0.650    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/Q
                         net (fo=1, routed)           0.156    -0.353    design_1_i/SPI_subnode_0/U0/shift_out_reg_n_0_[8]
    SLICE_X51Y87         LUT3 (Prop_lut3_I2_O)        0.042    -0.311 r  design_1_i/SPI_subnode_0/U0/shift_out[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    design_1_i/SPI_subnode_0/U0/shift_out[9]
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.922    -0.892    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[9]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X51Y87         FDCE (Hold_fdce_C_D)         0.107    -0.543    design_1_i/SPI_subnode_0/U0/shift_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/SPI_subnode_0/U0/miso_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/miso_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.650    -0.649    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/Q
                         net (fo=2, routed)           0.156    -0.352    design_1_i/SPI_subnode_0/U0/miso_reg_reg_n_0
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.042    -0.310 r  design_1_i/SPI_subnode_0/U0/miso_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/SPI_subnode_0/U0/miso_reg_i_1_n_0
    SLICE_X57Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.925    -0.889    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/C
                         clock pessimism              0.240    -0.649    
    SLICE_X57Y90         FDRE (Hold_fdre_C_D)         0.105    -0.544    design_1_i/SPI_subnode_0/U0/miso_reg_reg
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.587    -0.713    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.549 r  design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/Q
                         net (fo=1, routed)           0.162    -0.387    design_1_i/SPI_subnode_0/U0/shift_out_reg_n_0_[21]
    SLICE_X42Y101        LUT2 (Prop_lut2_I1_O)        0.043    -0.344 r  design_1_i/SPI_subnode_0/U0/shift_out[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    design_1_i/SPI_subnode_0/U0/shift_out[22]
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.858    -0.956    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[22]/C
                         clock pessimism              0.243    -0.713    
    SLICE_X42Y101        FDCE (Hold_fdce_C_D)         0.131    -0.582    design_1_i/SPI_subnode_0/U0/shift_out_reg[22]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.649    -0.650    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.522 f  design_1_i/SPI_subnode_0/U0/byte_count_reg[1]/Q
                         net (fo=25, routed)          0.117    -0.405    design_1_i/SPI_subnode_0/U0/byte_count_reg_n_0_[1]
    SLICE_X57Y89         LUT6 (Prop_lut6_I0_O)        0.098    -0.307 r  design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.924    -0.890    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.240    -0.650    
    SLICE_X57Y89         FDCE (Hold_fdce_C_D)         0.092    -0.558    design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/SPI_subnode_0/U0/bit_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/bit_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.648    -0.651    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X58Y90         FDCE                                         r  design_1_i/SPI_subnode_0/U0/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  design_1_i/SPI_subnode_0/U0/bit_count_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.325    design_1_i/SPI_subnode_0/U0/bit_count_reg_n_0_[1]
    SLICE_X58Y90         LUT5 (Prop_lut5_I2_O)        0.043    -0.282 r  design_1_i/SPI_subnode_0/U0/bit_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    design_1_i/SPI_subnode_0/U0/bit_count[4]_i_2_n_0
    SLICE_X58Y90         FDCE                                         r  design_1_i/SPI_subnode_0/U0/bit_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.923    -0.891    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X58Y90         FDCE                                         r  design_1_i/SPI_subnode_0/U0/bit_count_reg[4]/C
                         clock pessimism              0.240    -0.651    
    SLICE_X58Y90         FDCE (Hold_fdce_C_D)         0.107    -0.544    design_1_i/SPI_subnode_0/U0/bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.249ns (62.781%)  route 0.148ns (37.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.650    -0.649    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.501 r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]/Q
                         net (fo=2, routed)           0.148    -0.354    design_1_i/SPI_subnode_0/U0/sck_sync_reg_n_0_[1]
    SLICE_X56Y90         LUT3 (Prop_lut3_I2_O)        0.101    -0.253 r  design_1_i/SPI_subnode_0/U0/sck_sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/SPI_subnode_0/U0/sck_sync[1]_i_1_n_0
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.925    -0.889    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]/C
                         clock pessimism              0.240    -0.649    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.131    -0.518    design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        design_1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89     design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y90     design_1_i/SPI_subnode_0/U0/bit_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12_design_1_clk_wiz_0_0
  To Clock:  clk_12_design_1_clk_wiz_0_0

Setup :           66  Failing Endpoints,  Worst Slack      -45.289ns,  Total Violation    -2893.080ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -45.289ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_x_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        128.255ns  (logic 83.203ns (64.873%)  route 45.053ns (35.127%))
  Logic Levels:           368  (CARRY4=330 DSP48E1=3 LUT1=1 LUT2=1 LUT3=29 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 81.751 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.101    -0.718    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y9           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.291 r  design_1_i/AlgM_0/U0/ARG3/P[32]
                         net (fo=12, routed)          0.796     4.087    design_1_i/AlgM_0/U0/ARG3_n_73
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.185 r  design_1_i/AlgM_0/U0/ARG1/P[32]
                         net (fo=2, routed)           1.290     7.475    design_1_i/AlgM_0/U0/ARG1_n_73
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.001 r  design_1_i/AlgM_0/U0/ARG3__0_i_946/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_1_i/AlgM_0/U0/ARG3__0_i_946_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_1_i/AlgM_0/U0/ARG3__0_i_745/CO[3]
                         net (fo=1, routed)           0.000     8.115    design_1_i/AlgM_0/U0/ARG3__0_i_745_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  design_1_i/AlgM_0/U0/ARG3__0_i_559/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/AlgM_0/U0/ARG3__0_i_559_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  design_1_i/AlgM_0/U0/ARG3__0_i_395/CO[3]
                         net (fo=1, routed)           0.000     8.343    design_1_i/AlgM_0/U0/ARG3__0_i_395_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  design_1_i/AlgM_0/U0/ARG3__0_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/AlgM_0/U0/ARG3__0_i_260_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/AlgM_0/U0/ARG3__0_i_156_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/AlgM_0/U0/ARG3__0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/AlgM_0/U0/ARG3__0_i_77_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  design_1_i/AlgM_0/U0/ARG3__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.799    design_1_i/AlgM_0/U0/ARG3__0_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.070 r  design_1_i/AlgM_0/U0/ARG3__0_i_12/CO[0]
                         net (fo=37, routed)          0.963    10.033    design_1_i/AlgM_0/U0/ARG00_in[32]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.877 r  design_1_i/AlgM_0/U0/ARG3__0_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/AlgM_0/U0/ARG3__0_i_1360_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  design_1_i/AlgM_0/U0/ARG3__0_i_1211/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/AlgM_0/U0/ARG3__0_i_1211_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  design_1_i/AlgM_0/U0/ARG3__0_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.111    design_1_i/AlgM_0/U0/ARG3__0_i_1019_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  design_1_i/AlgM_0/U0/ARG3__0_i_821/CO[3]
                         net (fo=1, routed)           0.000    11.228    design_1_i/AlgM_0/U0/ARG3__0_i_821_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  design_1_i/AlgM_0/U0/ARG3__0_i_626/CO[3]
                         net (fo=1, routed)           0.000    11.345    design_1_i/AlgM_0/U0/ARG3__0_i_626_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.462 r  design_1_i/AlgM_0/U0/ARG3__0_i_449/CO[3]
                         net (fo=1, routed)           0.000    11.462    design_1_i/AlgM_0/U0/ARG3__0_i_449_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.579 r  design_1_i/AlgM_0/U0/ARG3__0_i_295/CO[3]
                         net (fo=1, routed)           0.000    11.579    design_1_i/AlgM_0/U0/ARG3__0_i_295_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  design_1_i/AlgM_0/U0/ARG3__0_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.696    design_1_i/AlgM_0/U0/ARG3__0_i_175_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.853 r  design_1_i/AlgM_0/U0/ARG3__0_i_91/CO[1]
                         net (fo=36, routed)          1.069    12.921    design_1_i/AlgM_0/U0/ARG00_in[31]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    13.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1365/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/AlgM_0/U0/ARG3__0_i_1365_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/AlgM_0/U0/ARG3__0_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/AlgM_0/U0/ARG3__0_i_1216_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/AlgM_0/U0/ARG3__0_i_1024/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/AlgM_0/U0/ARG3__0_i_1024_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/AlgM_0/U0/ARG3__0_i_826/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/AlgM_0/U0/ARG3__0_i_826_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/AlgM_0/U0/ARG3__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/AlgM_0/U0/ARG3__0_i_631_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_454/CO[3]
                         net (fo=1, routed)           0.000    14.279    design_1_i/AlgM_0/U0/ARG3__0_i_454_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.393 r  design_1_i/AlgM_0/U0/ARG3__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    14.393    design_1_i/AlgM_0/U0/ARG3__0_i_300_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.507 r  design_1_i/AlgM_0/U0/ARG3__0_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.507    design_1_i/AlgM_0/U0/ARG3__0_i_178_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_92/CO[1]
                         net (fo=36, routed)          0.807    15.471    design_1_i/AlgM_0/U0/ARG00_in[30]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    15.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1450/O
                         net (fo=1, routed)           0.000    15.800    design_1_i/AlgM_0/U0/ARG3__0_i_1450_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1370/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_1_i/AlgM_0/U0/ARG3__0_i_1370_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1221/CO[3]
                         net (fo=1, routed)           0.000    16.464    design_1_i/AlgM_0/U0/ARG3__0_i_1221_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1029/CO[3]
                         net (fo=1, routed)           0.000    16.578    design_1_i/AlgM_0/U0/ARG3__0_i_1029_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_831/CO[3]
                         net (fo=1, routed)           0.000    16.692    design_1_i/AlgM_0/U0/ARG3__0_i_831_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_636/CO[3]
                         net (fo=1, routed)           0.000    16.806    design_1_i/AlgM_0/U0/ARG3__0_i_636_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_459/CO[3]
                         net (fo=1, routed)           0.000    16.920    design_1_i/AlgM_0/U0/ARG3__0_i_459_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.034    design_1_i/AlgM_0/U0/ARG3__0_i_305_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    17.148    design_1_i/AlgM_0/U0/ARG3__0_i_181_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_93/CO[1]
                         net (fo=36, routed)          0.937    18.242    design_1_i/AlgM_0/U0/ARG00_in[29]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_1487/O
                         net (fo=1, routed)           0.000    18.571    design_1_i/AlgM_0/U0/ARG3__0_i_1487_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.121 r  design_1_i/AlgM_0/U0/ARG3__0_i_1422/CO[3]
                         net (fo=1, routed)           0.000    19.121    design_1_i/AlgM_0/U0/ARG3__0_i_1422_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.235 r  design_1_i/AlgM_0/U0/ARG3__0_i_1340/CO[3]
                         net (fo=1, routed)           0.000    19.235    design_1_i/AlgM_0/U0/ARG3__0_i_1340_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  design_1_i/AlgM_0/U0/ARG3__0_i_1191/CO[3]
                         net (fo=1, routed)           0.000    19.349    design_1_i/AlgM_0/U0/ARG3__0_i_1191_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.463 r  design_1_i/AlgM_0/U0/ARG3__0_i_999/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/AlgM_0/U0/ARG3__0_i_999_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  design_1_i/AlgM_0/U0/ARG3__0_i_801/CO[3]
                         net (fo=1, routed)           0.000    19.577    design_1_i/AlgM_0/U0/ARG3__0_i_801_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  design_1_i/AlgM_0/U0/ARG3__0_i_606/CO[3]
                         net (fo=1, routed)           0.000    19.691    design_1_i/AlgM_0/U0/ARG3__0_i_606_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_429/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/AlgM_0/U0/ARG3__0_i_429_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  design_1_i/AlgM_0/U0/ARG3__0_i_283/CO[3]
                         net (fo=1, routed)           0.000    19.919    design_1_i/AlgM_0/U0/ARG3__0_i_283_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.076 r  design_1_i/AlgM_0/U0/ARG3__0_i_171/CO[1]
                         net (fo=36, routed)          0.912    20.987    design_1_i/AlgM_0/U0/ARG00_in[28]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.316 r  design_1_i/AlgM_0/U0/ARG3__0_i_1490/O
                         net (fo=1, routed)           0.000    21.316    design_1_i/AlgM_0/U0/ARG3__0_i_1490_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.849 r  design_1_i/AlgM_0/U0/ARG3__0_i_1427/CO[3]
                         net (fo=1, routed)           0.000    21.849    design_1_i/AlgM_0/U0/ARG3__0_i_1427_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  design_1_i/AlgM_0/U0/ARG3__0_i_1345/CO[3]
                         net (fo=1, routed)           0.000    21.966    design_1_i/AlgM_0/U0/ARG3__0_i_1345_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  design_1_i/AlgM_0/U0/ARG3__0_i_1196/CO[3]
                         net (fo=1, routed)           0.000    22.083    design_1_i/AlgM_0/U0/ARG3__0_i_1196_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.200 r  design_1_i/AlgM_0/U0/ARG3__0_i_1004/CO[3]
                         net (fo=1, routed)           0.000    22.200    design_1_i/AlgM_0/U0/ARG3__0_i_1004_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.317 r  design_1_i/AlgM_0/U0/ARG3__0_i_806/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/AlgM_0/U0/ARG3__0_i_806_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/AlgM_0/U0/ARG3__0_i_611/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/AlgM_0/U0/ARG3__0_i_611_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/AlgM_0/U0/ARG3__0_i_434/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/AlgM_0/U0/ARG3__0_i_434_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_286/CO[3]
                         net (fo=1, routed)           0.000    22.668    design_1_i/AlgM_0/U0/ARG3__0_i_286_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_172/CO[1]
                         net (fo=36, routed)          1.044    23.869    design_1_i/AlgM_0/U0/ARG00_in[27]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.332    24.201 r  design_1_i/AlgM_0/U0/ARG3__0_i_1436/O
                         net (fo=1, routed)           0.000    24.201    design_1_i/AlgM_0/U0/ARG3__0_i_1436_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.733 r  design_1_i/AlgM_0/U0/ARG3__0_i_1350/CO[3]
                         net (fo=1, routed)           0.000    24.733    design_1_i/AlgM_0/U0/ARG3__0_i_1350_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.847 r  design_1_i/AlgM_0/U0/ARG3__0_i_1201/CO[3]
                         net (fo=1, routed)           0.000    24.847    design_1_i/AlgM_0/U0/ARG3__0_i_1201_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.961 r  design_1_i/AlgM_0/U0/ARG3__0_i_1009/CO[3]
                         net (fo=1, routed)           0.000    24.961    design_1_i/AlgM_0/U0/ARG3__0_i_1009_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.075 r  design_1_i/AlgM_0/U0/ARG3__0_i_811/CO[3]
                         net (fo=1, routed)           0.000    25.075    design_1_i/AlgM_0/U0/ARG3__0_i_811_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_616/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/AlgM_0/U0/ARG3__0_i_616_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_439/CO[3]
                         net (fo=1, routed)           0.000    25.303    design_1_i/AlgM_0/U0/ARG3__0_i_439_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.417    design_1_i/AlgM_0/U0/ARG3__0_i_289_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.574 r  design_1_i/AlgM_0/U0/ARG3__0_i_173/CO[1]
                         net (fo=36, routed)          1.046    26.621    design_1_i/AlgM_0/U0/ARG00_in[26]
    SLICE_X42Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.421 r  design_1_i/AlgM_0/U0/ARG3__0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    27.421    design_1_i/AlgM_0/U0/ARG3__0_i_1437_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.538 r  design_1_i/AlgM_0/U0/ARG3__0_i_1355/CO[3]
                         net (fo=1, routed)           0.000    27.538    design_1_i/AlgM_0/U0/ARG3__0_i_1355_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.655 r  design_1_i/AlgM_0/U0/ARG3__0_i_1206/CO[3]
                         net (fo=1, routed)           0.000    27.655    design_1_i/AlgM_0/U0/ARG3__0_i_1206_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.772 r  design_1_i/AlgM_0/U0/ARG3__0_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.772    design_1_i/AlgM_0/U0/ARG3__0_i_1014_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.889 r  design_1_i/AlgM_0/U0/ARG3__0_i_816/CO[3]
                         net (fo=1, routed)           0.000    27.889    design_1_i/AlgM_0/U0/ARG3__0_i_816_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.006 r  design_1_i/AlgM_0/U0/ARG3__0_i_621/CO[3]
                         net (fo=1, routed)           0.009    28.015    design_1_i/AlgM_0/U0/ARG3__0_i_621_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.132    design_1_i/AlgM_0/U0/ARG3__0_i_444_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_292/CO[3]
                         net (fo=1, routed)           0.000    28.249    design_1_i/AlgM_0/U0/ARG3__0_i_292_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_174/CO[1]
                         net (fo=36, routed)          0.890    29.296    design_1_i/AlgM_0/U0/ARG00_in[25]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.628 r  design_1_i/AlgM_0/U0/ARG3__0_i_1502/O
                         net (fo=1, routed)           0.000    29.628    design_1_i/AlgM_0/U0/ARG3__0_i_1502_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  design_1_i/AlgM_0/U0/ARG3__0_i_1466/CO[3]
                         net (fo=1, routed)           0.000    30.178    design_1_i/AlgM_0/U0/ARG3__0_i_1466_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  design_1_i/AlgM_0/U0/ARG3__0_i_1402/CO[3]
                         net (fo=1, routed)           0.000    30.292    design_1_i/AlgM_0/U0/ARG3__0_i_1402_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_1320/CO[3]
                         net (fo=1, routed)           0.000    30.406    design_1_i/AlgM_0/U0/ARG3__0_i_1320_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    30.520    design_1_i/AlgM_0/U0/ARG3__0_i_1171_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  design_1_i/AlgM_0/U0/ARG3__0_i_979/CO[3]
                         net (fo=1, routed)           0.000    30.634    design_1_i/AlgM_0/U0/ARG3__0_i_979_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  design_1_i/AlgM_0/U0/ARG3__0_i_781/CO[3]
                         net (fo=1, routed)           0.009    30.757    design_1_i/AlgM_0/U0/ARG3__0_i_781_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.871    design_1_i/AlgM_0/U0/ARG3__0_i_586_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.985 r  design_1_i/AlgM_0/U0/ARG3__0_i_417/CO[3]
                         net (fo=1, routed)           0.000    30.985    design_1_i/AlgM_0/U0/ARG3__0_i_417_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.142 r  design_1_i/AlgM_0/U0/ARG3__0_i_279/CO[1]
                         net (fo=36, routed)          0.930    32.071    design_1_i/AlgM_0/U0/ARG00_in[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.400 r  design_1_i/AlgM_0/U0/ARG3__0_i_1505/O
                         net (fo=1, routed)           0.000    32.400    design_1_i/AlgM_0/U0/ARG3__0_i_1505_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.933 r  design_1_i/AlgM_0/U0/ARG3__0_i_1471/CO[3]
                         net (fo=1, routed)           0.000    32.933    design_1_i/AlgM_0/U0/ARG3__0_i_1471_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1407/CO[3]
                         net (fo=1, routed)           0.009    33.059    design_1_i/AlgM_0/U0/ARG3__0_i_1407_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  design_1_i/AlgM_0/U0/ARG3__0_i_1325/CO[3]
                         net (fo=1, routed)           0.000    33.176    design_1_i/AlgM_0/U0/ARG3__0_i_1325_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.293 r  design_1_i/AlgM_0/U0/ARG3__0_i_1176/CO[3]
                         net (fo=1, routed)           0.000    33.293    design_1_i/AlgM_0/U0/ARG3__0_i_1176_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.410 r  design_1_i/AlgM_0/U0/ARG3__0_i_984/CO[3]
                         net (fo=1, routed)           0.000    33.410    design_1_i/AlgM_0/U0/ARG3__0_i_984_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  design_1_i/AlgM_0/U0/ARG3__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    33.527    design_1_i/AlgM_0/U0/ARG3__0_i_786_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  design_1_i/AlgM_0/U0/ARG3__0_i_591/CO[3]
                         net (fo=1, routed)           0.000    33.644    design_1_i/AlgM_0/U0/ARG3__0_i_591_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.761 r  design_1_i/AlgM_0/U0/ARG3__0_i_420/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/AlgM_0/U0/ARG3__0_i_420_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.918 r  design_1_i/AlgM_0/U0/ARG3__0_i_280/CO[1]
                         net (fo=36, routed)          1.040    34.958    design_1_i/AlgM_0/U0/ARG00_in[23]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.332    35.290 r  design_1_i/AlgM_0/U0/ARG3__0_i_1480/O
                         net (fo=1, routed)           0.000    35.290    design_1_i/AlgM_0/U0/ARG3__0_i_1480_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.822 r  design_1_i/AlgM_0/U0/ARG3__0_i_1412/CO[3]
                         net (fo=1, routed)           0.000    35.822    design_1_i/AlgM_0/U0/ARG3__0_i_1412_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  design_1_i/AlgM_0/U0/ARG3__0_i_1330/CO[3]
                         net (fo=1, routed)           0.000    35.936    design_1_i/AlgM_0/U0/ARG3__0_i_1330_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    36.050    design_1_i/AlgM_0/U0/ARG3__0_i_1181_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_989/CO[3]
                         net (fo=1, routed)           0.000    36.164    design_1_i/AlgM_0/U0/ARG3__0_i_989_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_791/CO[3]
                         net (fo=1, routed)           0.000    36.278    design_1_i/AlgM_0/U0/ARG3__0_i_791_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    36.392    design_1_i/AlgM_0/U0/ARG3__0_i_596_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_423/CO[3]
                         net (fo=1, routed)           0.000    36.506    design_1_i/AlgM_0/U0/ARG3__0_i_423_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.663 r  design_1_i/AlgM_0/U0/ARG3__0_i_281/CO[1]
                         net (fo=36, routed)          0.807    37.471    design_1_i/AlgM_0/U0/ARG00_in[22]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.329    37.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1499/O
                         net (fo=1, routed)           0.000    37.800    design_1_i/AlgM_0/U0/ARG3__0_i_1499_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1458/CO[3]
                         net (fo=1, routed)           0.000    38.350    design_1_i/AlgM_0/U0/ARG3__0_i_1458_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    38.464    design_1_i/AlgM_0/U0/ARG3__0_i_1417_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1335/CO[3]
                         net (fo=1, routed)           0.000    38.578    design_1_i/AlgM_0/U0/ARG3__0_i_1335_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_1186/CO[3]
                         net (fo=1, routed)           0.000    38.692    design_1_i/AlgM_0/U0/ARG3__0_i_1186_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_994/CO[3]
                         net (fo=1, routed)           0.000    38.806    design_1_i/AlgM_0/U0/ARG3__0_i_994_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_796/CO[3]
                         net (fo=1, routed)           0.000    38.920    design_1_i/AlgM_0/U0/ARG3__0_i_796_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_601/CO[3]
                         net (fo=1, routed)           0.000    39.034    design_1_i/AlgM_0/U0/ARG3__0_i_601_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_426/CO[3]
                         net (fo=1, routed)           0.000    39.148    design_1_i/AlgM_0/U0/ARG3__0_i_426_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_282/CO[1]
                         net (fo=36, routed)          0.817    40.122    design_1_i/AlgM_0/U0/ARG00_in[21]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1465/O
                         net (fo=1, routed)           0.000    40.451    design_1_i/AlgM_0/U0/ARG3__0_i_1465_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1393/CO[3]
                         net (fo=1, routed)           0.000    40.984    design_1_i/AlgM_0/U0/ARG3__0_i_1393_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    41.101    design_1_i/AlgM_0/U0/ARG3__0_i_1388_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_1383/CO[3]
                         net (fo=1, routed)           0.000    41.218    design_1_i/AlgM_0/U0/ARG3__0_i_1383_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_1311/CO[3]
                         net (fo=1, routed)           0.000    41.335    design_1_i/AlgM_0/U0/ARG3__0_i_1311_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_1157/CO[3]
                         net (fo=1, routed)           0.000    41.452    design_1_i/AlgM_0/U0/ARG3__0_i_1157_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_960/CO[3]
                         net (fo=1, routed)           0.000    41.569    design_1_i/AlgM_0/U0/ARG3__0_i_960_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_761/CO[3]
                         net (fo=1, routed)           0.000    41.686    design_1_i/AlgM_0/U0/ARG3__0_i_761_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_574/CO[3]
                         net (fo=1, routed)           0.000    41.803    design_1_i/AlgM_0/U0/ARG3__0_i_574_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_413/CO[1]
                         net (fo=36, routed)          0.773    42.733    design_1_i/AlgM_0/U0/ARG00_in[20]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.332    43.065 r  design_1_i/AlgM_0/U0/ARG3__0_i_1453/O
                         net (fo=1, routed)           0.000    43.065    design_1_i/AlgM_0/U0/ARG3__0_i_1453_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.615 r  design_1_i/AlgM_0/U0/ARG3__0_i_1375/CO[3]
                         net (fo=1, routed)           0.000    43.615    design_1_i/AlgM_0/U0/ARG3__0_i_1375_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  design_1_i/AlgM_0/U0/ARG3__0_i_1273/CO[3]
                         net (fo=1, routed)           0.000    43.729    design_1_i/AlgM_0/U0/ARG3__0_i_1273_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  design_1_i/AlgM_0/U0/ARG3__0_i_1268/CO[3]
                         net (fo=1, routed)           0.000    43.843    design_1_i/AlgM_0/U0/ARG3__0_i_1268_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.957 r  design_1_i/AlgM_0/U0/ARG3__0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    43.957    design_1_i/AlgM_0/U0/ARG3__0_i_1263_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.071 r  design_1_i/AlgM_0/U0/ARG3__0_i_1162/CO[3]
                         net (fo=1, routed)           0.000    44.071    design_1_i/AlgM_0/U0/ARG3__0_i_1162_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.185 r  design_1_i/AlgM_0/U0/ARG3__0_i_965/CO[3]
                         net (fo=1, routed)           0.000    44.185    design_1_i/AlgM_0/U0/ARG3__0_i_965_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.299 r  design_1_i/AlgM_0/U0/ARG3__0_i_766/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/AlgM_0/U0/ARG3__0_i_766_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.413 r  design_1_i/AlgM_0/U0/ARG3__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    44.413    design_1_i/AlgM_0/U0/ARG3__0_i_577_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_414/CO[1]
                         net (fo=36, routed)          1.043    45.613    design_1_i/AlgM_0/U0/ARG00_in[19]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.329    45.942 r  design_1_i/AlgM_0/U0/ARG3__0_i_1382/O
                         net (fo=1, routed)           0.000    45.942    design_1_i/AlgM_0/U0/ARG3__0_i_1382_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.475 r  design_1_i/AlgM_0/U0/ARG3__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    46.475    design_1_i/AlgM_0/U0/ARG3__0_i_1255_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.592 r  design_1_i/AlgM_0/U0/ARG3__0_i_1250/CO[3]
                         net (fo=1, routed)           0.000    46.592    design_1_i/AlgM_0/U0/ARG3__0_i_1250_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1095/CO[3]
                         net (fo=1, routed)           0.000    46.709    design_1_i/AlgM_0/U0/ARG3__0_i_1095_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.826 r  design_1_i/AlgM_0/U0/ARG3__0_i_1090/CO[3]
                         net (fo=1, routed)           0.000    46.826    design_1_i/AlgM_0/U0/ARG3__0_i_1090_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    46.943    design_1_i/AlgM_0/U0/ARG3__0_i_1085_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.060 r  design_1_i/AlgM_0/U0/ARG3__0_i_970/CO[3]
                         net (fo=1, routed)           0.000    47.060    design_1_i/AlgM_0/U0/ARG3__0_i_970_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.177 r  design_1_i/AlgM_0/U0/ARG3__0_i_771/CO[3]
                         net (fo=1, routed)           0.000    47.177    design_1_i/AlgM_0/U0/ARG3__0_i_771_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_580/CO[3]
                         net (fo=1, routed)           0.000    47.294    design_1_i/AlgM_0/U0/ARG3__0_i_580_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_415/CO[1]
                         net (fo=36, routed)          0.788    48.240    design_1_i/AlgM_0/U0/ARG00_in[18]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.332    48.572 r  design_1_i/AlgM_0/U0/ARG3__0_i_1262/O
                         net (fo=1, routed)           0.000    48.572    design_1_i/AlgM_0/U0/ARG3__0_i_1262_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.122 r  design_1_i/AlgM_0/U0/ARG3__0_i_1080/CO[3]
                         net (fo=1, routed)           0.000    49.122    design_1_i/AlgM_0/U0/ARG3__0_i_1080_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.236 r  design_1_i/AlgM_0/U0/ARG3__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    49.236    design_1_i/AlgM_0/U0/ARG3__0_i_1075_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1070/CO[3]
                         net (fo=1, routed)           0.000    49.350    design_1_i/AlgM_0/U0/ARG3__0_i_1070_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_896/CO[3]
                         net (fo=1, routed)           0.000    49.464    design_1_i/AlgM_0/U0/ARG3__0_i_896_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_891/CO[3]
                         net (fo=1, routed)           0.000    49.578    design_1_i/AlgM_0/U0/ARG3__0_i_891_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_886/CO[3]
                         net (fo=1, routed)           0.000    49.692    design_1_i/AlgM_0/U0/ARG3__0_i_886_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_776/CO[3]
                         net (fo=1, routed)           0.000    49.806    design_1_i/AlgM_0/U0/ARG3__0_i_776_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_583/CO[3]
                         net (fo=1, routed)           0.000    49.920    design_1_i/AlgM_0/U0/ARG3__0_i_583_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.077 r  design_1_i/AlgM_0/U0/ARG3__0_i_416/CO[1]
                         net (fo=36, routed)          1.046    51.122    design_1_i/AlgM_0/U0/ARG00_in[17]
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1249/O
                         net (fo=1, routed)           0.000    51.451    design_1_i/AlgM_0/U0/ARG3__0_i_1249_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1065/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/AlgM_0/U0/ARG3__0_i_1065_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_877/CO[3]
                         net (fo=1, routed)           0.000    52.101    design_1_i/AlgM_0/U0/ARG3__0_i_877_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_872/CO[3]
                         net (fo=1, routed)           0.000    52.218    design_1_i/AlgM_0/U0/ARG3__0_i_872_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_867/CO[3]
                         net (fo=1, routed)           0.000    52.335    design_1_i/AlgM_0/U0/ARG3__0_i_867_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_695/CO[3]
                         net (fo=1, routed)           0.000    52.452    design_1_i/AlgM_0/U0/ARG3__0_i_695_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_690/CO[3]
                         net (fo=1, routed)           0.000    52.569    design_1_i/AlgM_0/U0/ARG3__0_i_690_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_685/CO[3]
                         net (fo=1, routed)           0.000    52.686    design_1_i/AlgM_0/U0/ARG3__0_i_685_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    52.803    design_1_i/AlgM_0/U0/ARG3__0_i_682_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_573/CO[1]
                         net (fo=36, routed)          0.864    53.824    design_1_i/AlgM_0/U0/ARG00_in[16]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.332    54.156 r  design_1_i/AlgM_0/U0/ARG3__0_i_1246/O
                         net (fo=1, routed)           0.000    54.156    design_1_i/AlgM_0/U0/ARG3__0_i_1246_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.689 r  design_1_i/AlgM_0/U0/ARG3__0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    54.689    design_1_i/AlgM_0/U0/ARG3__0_i_1060_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.806    design_1_i/AlgM_0/U0/ARG3__0_i_862_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.923 r  design_1_i/AlgM_0/U0/ARG3__0_i_677/CO[3]
                         net (fo=1, routed)           0.000    54.923    design_1_i/AlgM_0/U0/ARG3__0_i_677_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.040 r  design_1_i/AlgM_0/U0/ARG3__0_i_672/CO[3]
                         net (fo=1, routed)           0.000    55.040    design_1_i/AlgM_0/U0/ARG3__0_i_672_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.157 r  design_1_i/AlgM_0/U0/ARG3__0_i_667/CO[3]
                         net (fo=1, routed)           0.000    55.157    design_1_i/AlgM_0/U0/ARG3__0_i_667_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.274 r  design_1_i/AlgM_0/U0/ARG3__0_i_509/CO[3]
                         net (fo=1, routed)           0.000    55.274    design_1_i/AlgM_0/U0/ARG3__0_i_509_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.391 r  design_1_i/AlgM_0/U0/ARG3__0_i_504/CO[3]
                         net (fo=1, routed)           0.001    55.392    design_1_i/AlgM_0/U0/ARG3__0_i_504_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.509 r  design_1_i/AlgM_0/U0/ARG3__0_i_501/CO[3]
                         net (fo=1, routed)           0.000    55.509    design_1_i/AlgM_0/U0/ARG3__0_i_501_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.666 r  design_1_i/AlgM_0/U0/ARG3__0_i_500/CO[1]
                         net (fo=36, routed)          1.049    56.715    design_1_i/AlgM_0/U0/ARG00_in[15]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    57.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_1243/O
                         net (fo=1, routed)           0.000    57.047    design_1_i/AlgM_0/U0/ARG3__0_i_1243_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.597 r  design_1_i/AlgM_0/U0/ARG3__0_i_1055/CO[3]
                         net (fo=1, routed)           0.000    57.597    design_1_i/AlgM_0/U0/ARG3__0_i_1055_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_857/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/AlgM_0/U0/ARG3__0_i_857_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_662/CO[3]
                         net (fo=1, routed)           0.000    57.825    design_1_i/AlgM_0/U0/ARG3__0_i_662_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.939 r  design_1_i/AlgM_0/U0/ARG3__0_i_495/CO[3]
                         net (fo=1, routed)           0.000    57.939    design_1_i/AlgM_0/U0/ARG3__0_i_495_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.053 r  design_1_i/AlgM_0/U0/ARG3__0_i_490/CO[3]
                         net (fo=1, routed)           0.000    58.053    design_1_i/AlgM_0/U0/ARG3__0_i_490_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.167 r  design_1_i/AlgM_0/U0/ARG3__0_i_485/CO[3]
                         net (fo=1, routed)           0.000    58.167    design_1_i/AlgM_0/U0/ARG3__0_i_485_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_345/CO[3]
                         net (fo=1, routed)           0.001    58.282    design_1_i/AlgM_0/U0/ARG3__0_i_345_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_342/CO[3]
                         net (fo=1, routed)           0.000    58.396    design_1_i/AlgM_0/U0/ARG3__0_i_342_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.553 r  design_1_i/AlgM_0/U0/ARG3__0_i_341/CO[1]
                         net (fo=36, routed)          1.062    59.615    design_1_i/AlgM_0/U0/ARG00_in[14]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    59.944 r  design_1_i/AlgM_0/U0/ARG3__0_i_1240/O
                         net (fo=1, routed)           0.000    59.944    design_1_i/AlgM_0/U0/ARG3__0_i_1240_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_1050/CO[3]
                         net (fo=1, routed)           0.000    60.477    design_1_i/AlgM_0/U0/ARG3__0_i_1050_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.594 r  design_1_i/AlgM_0/U0/ARG3__0_i_852/CO[3]
                         net (fo=1, routed)           0.000    60.594    design_1_i/AlgM_0/U0/ARG3__0_i_852_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_657/CO[3]
                         net (fo=1, routed)           0.000    60.711    design_1_i/AlgM_0/U0/ARG3__0_i_657_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.828 r  design_1_i/AlgM_0/U0/ARG3__0_i_480/CO[3]
                         net (fo=1, routed)           0.000    60.828    design_1_i/AlgM_0/U0/ARG3__0_i_480_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.945 r  design_1_i/AlgM_0/U0/ARG3__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    60.945    design_1_i/AlgM_0/U0/ARG3__0_i_336_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.062 r  design_1_i/AlgM_0/U0/ARG3__0_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.062    design_1_i/AlgM_0/U0/ARG3__0_i_331_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.179 r  design_1_i/AlgM_0/U0/ARG3__0_i_326/CO[3]
                         net (fo=1, routed)           0.000    61.179    design_1_i/AlgM_0/U0/ARG3__0_i_326_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.296 r  design_1_i/AlgM_0/U0/ARG3__0_i_212/CO[3]
                         net (fo=1, routed)           0.000    61.296    design_1_i/AlgM_0/U0/ARG3__0_i_212_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.453 r  design_1_i/AlgM_0/U0/ARG3__0_i_211/CO[1]
                         net (fo=36, routed)          0.948    62.401    design_1_i/AlgM_0/U0/ARG00_in[13]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    63.189    design_1_i/AlgM_0/U0/ARG3__0_i_1045_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_847/CO[3]
                         net (fo=1, routed)           0.000    63.303    design_1_i/AlgM_0/U0/ARG3__0_i_847_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_652/CO[3]
                         net (fo=1, routed)           0.000    63.417    design_1_i/AlgM_0/U0/ARG3__0_i_652_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.531 r  design_1_i/AlgM_0/U0/ARG3__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    63.531    design_1_i/AlgM_0/U0/ARG3__0_i_475_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.645 r  design_1_i/AlgM_0/U0/ARG3__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/AlgM_0/U0/ARG3__0_i_321_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.759 r  design_1_i/AlgM_0/U0/ARG3__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    63.759    design_1_i/AlgM_0/U0/ARG3__0_i_203_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  design_1_i/AlgM_0/U0/ARG3__0_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.873    design_1_i/AlgM_0/U0/ARG3__0_i_198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  design_1_i/AlgM_0/U0/ARG3__0_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.987    design_1_i/AlgM_0/U0/ARG3__0_i_195_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.144 r  design_1_i/AlgM_0/U0/ARG3__0_i_110/CO[1]
                         net (fo=36, routed)          0.883    65.028    design_1_i/AlgM_0/U0/ARG00_in[12]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    65.357 r  design_1_i/AlgM_0/U0/ARG3__0_i_1234/O
                         net (fo=1, routed)           0.000    65.357    design_1_i/AlgM_0/U0/ARG3__0_i_1234_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.907 r  design_1_i/AlgM_0/U0/ARG3__0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    65.907    design_1_i/AlgM_0/U0/ARG3__0_i_1040_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.021 r  design_1_i/AlgM_0/U0/ARG3__0_i_842/CO[3]
                         net (fo=1, routed)           0.000    66.021    design_1_i/AlgM_0/U0/ARG3__0_i_842_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.135 r  design_1_i/AlgM_0/U0/ARG3__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    66.135    design_1_i/AlgM_0/U0/ARG3__0_i_647_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    66.249    design_1_i/AlgM_0/U0/ARG3__0_i_470_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.363 r  design_1_i/AlgM_0/U0/ARG3__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    66.363    design_1_i/AlgM_0/U0/ARG3__0_i_316_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_190/CO[3]
                         net (fo=1, routed)           0.001    66.477    design_1_i/AlgM_0/U0/ARG3__0_i_190_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.591 r  design_1_i/AlgM_0/U0/ARG3__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    66.591    design_1_i/AlgM_0/U0/ARG3__0_i_104_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.705 r  design_1_i/AlgM_0/U0/ARG3__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    66.705    design_1_i/AlgM_0/U0/ARG3__0_i_101_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.862 r  design_1_i/AlgM_0/U0/ARG3__0_i_100/CO[1]
                         net (fo=36, routed)          0.927    67.789    design_1_i/AlgM_0/U0/ARG00_in[11]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    68.118 r  design_1_i/AlgM_0/U0/ARG3__0_i_1231/O
                         net (fo=1, routed)           0.000    68.118    design_1_i/AlgM_0/U0/ARG3__0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/AlgM_0/U0/ARG3__0_i_1035_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  design_1_i/AlgM_0/U0/ARG3__0_i_837/CO[3]
                         net (fo=1, routed)           0.000    68.782    design_1_i/AlgM_0/U0/ARG3__0_i_837_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_642/CO[3]
                         net (fo=1, routed)           0.000    68.896    design_1_i/AlgM_0/U0/ARG3__0_i_642_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  design_1_i/AlgM_0/U0/ARG3__0_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.010    design_1_i/AlgM_0/U0/ARG3__0_i_465_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  design_1_i/AlgM_0/U0/ARG3__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    69.124    design_1_i/AlgM_0/U0/ARG3__0_i_311_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.238 r  design_1_i/AlgM_0/U0/ARG3__0_i_185/CO[3]
                         net (fo=1, routed)           0.000    69.238    design_1_i/AlgM_0/U0/ARG3__0_i_185_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.352 r  design_1_i/AlgM_0/U0/ARG3__0_i_95/CO[3]
                         net (fo=1, routed)           0.001    69.352    design_1_i/AlgM_0/U0/ARG3__0_i_95_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.466 r  design_1_i/AlgM_0/U0/ARG3__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.466    design_1_i/AlgM_0/U0/ARG3__0_i_35_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.623 r  design_1_i/AlgM_0/U0/ARG3__0_i_34/CO[1]
                         net (fo=36, routed)          0.577    70.201    design_1_i/AlgM_0/U0/ARG00_in[10]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.329    70.530 r  design_1_i/AlgM_0/U0/ARG3__0_i_1228/O
                         net (fo=1, routed)           0.000    70.530    design_1_i/AlgM_0/U0/ARG3__0_i_1228_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.080 r  design_1_i/AlgM_0/U0/ARG3__0_i_1034/CO[3]
                         net (fo=1, routed)           0.000    71.080    design_1_i/AlgM_0/U0/ARG3__0_i_1034_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.194 r  design_1_i/AlgM_0/U0/ARG3__0_i_836/CO[3]
                         net (fo=1, routed)           0.000    71.194    design_1_i/AlgM_0/U0/ARG3__0_i_836_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.308 r  design_1_i/AlgM_0/U0/ARG3__0_i_641/CO[3]
                         net (fo=1, routed)           0.000    71.308    design_1_i/AlgM_0/U0/ARG3__0_i_641_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.422 r  design_1_i/AlgM_0/U0/ARG3__0_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.422    design_1_i/AlgM_0/U0/ARG3__0_i_464_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.536 r  design_1_i/AlgM_0/U0/ARG3__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    71.536    design_1_i/AlgM_0/U0/ARG3__0_i_310_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.650 r  design_1_i/AlgM_0/U0/ARG3__0_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.650    design_1_i/AlgM_0/U0/ARG3__0_i_184_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.764 r  design_1_i/AlgM_0/U0/ARG3__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.764    design_1_i/AlgM_0/U0/ARG3__0_i_94_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.878 r  design_1_i/AlgM_0/U0/ARG3__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.878    design_1_i/AlgM_0/U0/ARG3__0_i_33_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.035 r  design_1_i/AlgM_0/U0/ARG3__0_i_14/CO[1]
                         net (fo=37, routed)          0.977    73.011    design_1_i/AlgM_0/U0/ARG00_in[9]
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.811 r  design_1_i/AlgM_0/U0/ARG3__0_i_1100/CO[3]
                         net (fo=1, routed)           0.000    73.811    design_1_i/AlgM_0/U0/ARG3__0_i_1100_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.928 r  design_1_i/AlgM_0/U0/ARG3__0_i_901/CO[3]
                         net (fo=1, routed)           0.000    73.928    design_1_i/AlgM_0/U0/ARG3__0_i_901_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.045 r  design_1_i/AlgM_0/U0/ARG3__0_i_700/CO[3]
                         net (fo=1, routed)           0.000    74.045    design_1_i/AlgM_0/U0/ARG3__0_i_700_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  design_1_i/AlgM_0/U0/ARG3__0_i_514/CO[3]
                         net (fo=1, routed)           0.000    74.162    design_1_i/AlgM_0/U0/ARG3__0_i_514_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_350/CO[3]
                         net (fo=1, routed)           0.000    74.279    design_1_i/AlgM_0/U0/ARG3__0_i_350_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_215/CO[3]
                         net (fo=1, routed)           0.000    74.396    design_1_i/AlgM_0/U0/ARG3__0_i_215_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.513    design_1_i/AlgM_0/U0/ARG3__0_i_111_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  design_1_i/AlgM_0/U0/ARG3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.630    design_1_i/AlgM_0/U0/ARG3__0_i_42_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.787 r  design_1_i/AlgM_0/U0/ARG3__0_i_16/CO[1]
                         net (fo=37, routed)          1.035    75.822    design_1_i/AlgM_0/U0/ARG00_in[8]
    SLICE_X41Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.610 r  design_1_i/AlgM_0/U0/ARG3__0_i_1105/CO[3]
                         net (fo=1, routed)           0.000    76.610    design_1_i/AlgM_0/U0/ARG3__0_i_1105_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.724 r  design_1_i/AlgM_0/U0/ARG3__0_i_906/CO[3]
                         net (fo=1, routed)           0.000    76.724    design_1_i/AlgM_0/U0/ARG3__0_i_906_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.838 r  design_1_i/AlgM_0/U0/ARG3__0_i_705/CO[3]
                         net (fo=1, routed)           0.000    76.838    design_1_i/AlgM_0/U0/ARG3__0_i_705_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.952 r  design_1_i/AlgM_0/U0/ARG3__0_i_519/CO[3]
                         net (fo=1, routed)           0.000    76.952    design_1_i/AlgM_0/U0/ARG3__0_i_519_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.066 r  design_1_i/AlgM_0/U0/ARG3__0_i_355/CO[3]
                         net (fo=1, routed)           0.000    77.066    design_1_i/AlgM_0/U0/ARG3__0_i_355_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.180 r  design_1_i/AlgM_0/U0/ARG3__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    77.180    design_1_i/AlgM_0/U0/ARG3__0_i_220_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.294    design_1_i/AlgM_0/U0/ARG3__0_i_116_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.408 r  design_1_i/AlgM_0/U0/ARG3__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.408    design_1_i/AlgM_0/U0/ARG3__0_i_49_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.565 r  design_1_i/AlgM_0/U0/ARG3__0_i_18/CO[1]
                         net (fo=37, routed)          0.891    78.457    design_1_i/AlgM_0/U0/ARG00_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    78.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_1286/O
                         net (fo=1, routed)           0.000    78.786    design_1_i/AlgM_0/U0/ARG3__0_i_1286_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.319 r  design_1_i/AlgM_0/U0/ARG3__0_i_1110/CO[3]
                         net (fo=1, routed)           0.000    79.319    design_1_i/AlgM_0/U0/ARG3__0_i_1110_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_911/CO[3]
                         net (fo=1, routed)           0.000    79.436    design_1_i/AlgM_0/U0/ARG3__0_i_911_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.552 r  design_1_i/AlgM_0/U0/ARG3__0_i_710/CO[3]
                         net (fo=1, routed)           0.000    79.552    design_1_i/AlgM_0/U0/ARG3__0_i_710_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.669 r  design_1_i/AlgM_0/U0/ARG3__0_i_524/CO[3]
                         net (fo=1, routed)           0.000    79.669    design_1_i/AlgM_0/U0/ARG3__0_i_524_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_360/CO[3]
                         net (fo=1, routed)           0.000    79.786    design_1_i/AlgM_0/U0/ARG3__0_i_360_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.903 r  design_1_i/AlgM_0/U0/ARG3__0_i_225/CO[3]
                         net (fo=1, routed)           0.000    79.903    design_1_i/AlgM_0/U0/ARG3__0_i_225_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.020 r  design_1_i/AlgM_0/U0/ARG3__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.020    design_1_i/AlgM_0/U0/ARG3__0_i_121_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.137 r  design_1_i/AlgM_0/U0/ARG3__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.137    design_1_i/AlgM_0/U0/ARG3__0_i_52_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_19/CO[1]
                         net (fo=37, routed)          0.874    81.168    design_1_i/AlgM_0/U0/ARG00_in[6]
    SLICE_X38Y56         LUT3 (Prop_lut3_I0_O)        0.332    81.500 r  design_1_i/AlgM_0/U0/ARG3__0_i_1289/O
                         net (fo=1, routed)           0.000    81.500    design_1_i/AlgM_0/U0/ARG3__0_i_1289_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1115/CO[3]
                         net (fo=1, routed)           0.000    82.050    design_1_i/AlgM_0/U0/ARG3__0_i_1115_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_916/CO[3]
                         net (fo=1, routed)           0.000    82.164    design_1_i/AlgM_0/U0/ARG3__0_i_916_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_715/CO[3]
                         net (fo=1, routed)           0.000    82.278    design_1_i/AlgM_0/U0/ARG3__0_i_715_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    82.392    design_1_i/AlgM_0/U0/ARG3__0_i_529_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_365/CO[3]
                         net (fo=1, routed)           0.000    82.506    design_1_i/AlgM_0/U0/ARG3__0_i_365_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  design_1_i/AlgM_0/U0/ARG3__0_i_230/CO[3]
                         net (fo=1, routed)           0.000    82.620    design_1_i/AlgM_0/U0/ARG3__0_i_230_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  design_1_i/AlgM_0/U0/ARG3__0_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.734    design_1_i/AlgM_0/U0/ARG3__0_i_126_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  design_1_i/AlgM_0/U0/ARG3__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.848    design_1_i/AlgM_0/U0/ARG3__0_i_55_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  design_1_i/AlgM_0/U0/ARG3__0_i_20/CO[1]
                         net (fo=37, routed)          0.798    83.803    design_1_i/AlgM_0/U0/ARG00_in[5]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.329    84.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_1292/O
                         net (fo=1, routed)           0.000    84.132    design_1_i/AlgM_0/U0/ARG3__0_i_1292_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.682 r  design_1_i/AlgM_0/U0/ARG3__0_i_1120/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/AlgM_0/U0/ARG3__0_i_1120_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/AlgM_0/U0/ARG3__0_i_921/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/AlgM_0/U0/ARG3__0_i_921_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/AlgM_0/U0/ARG3__0_i_720/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/AlgM_0/U0/ARG3__0_i_720_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/AlgM_0/U0/ARG3__0_i_534/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/AlgM_0/U0/ARG3__0_i_534_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/AlgM_0/U0/ARG3__0_i_370/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/AlgM_0/U0/ARG3__0_i_370_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/AlgM_0/U0/ARG3__0_i_235/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/AlgM_0/U0/ARG3__0_i_235_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.366 r  design_1_i/AlgM_0/U0/ARG3__0_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.366    design_1_i/AlgM_0/U0/ARG3__0_i_131_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.480 r  design_1_i/AlgM_0/U0/ARG3__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.480    design_1_i/AlgM_0/U0/ARG3__0_i_58_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_21/CO[1]
                         net (fo=37, routed)          0.604    86.241    design_1_i/AlgM_0/U0/ARG00_in[4]
    SLICE_X40Y67         LUT3 (Prop_lut3_I0_O)        0.329    86.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_1295/O
                         net (fo=1, routed)           0.000    86.570    design_1_i/AlgM_0/U0/ARG3__0_i_1295_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.103 r  design_1_i/AlgM_0/U0/ARG3__0_i_1125/CO[3]
                         net (fo=1, routed)           0.000    87.103    design_1_i/AlgM_0/U0/ARG3__0_i_1125_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  design_1_i/AlgM_0/U0/ARG3__0_i_926/CO[3]
                         net (fo=1, routed)           0.000    87.220    design_1_i/AlgM_0/U0/ARG3__0_i_926_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  design_1_i/AlgM_0/U0/ARG3__0_i_725/CO[3]
                         net (fo=1, routed)           0.000    87.337    design_1_i/AlgM_0/U0/ARG3__0_i_725_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  design_1_i/AlgM_0/U0/ARG3__0_i_539/CO[3]
                         net (fo=1, routed)           0.000    87.454    design_1_i/AlgM_0/U0/ARG3__0_i_539_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.571    design_1_i/AlgM_0/U0/ARG3__0_i_375_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.688 r  design_1_i/AlgM_0/U0/ARG3__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    87.688    design_1_i/AlgM_0/U0/ARG3__0_i_240_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.805    design_1_i/AlgM_0/U0/ARG3__0_i_136_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.922 r  design_1_i/AlgM_0/U0/ARG3__0_i_66/CO[3]
                         net (fo=1, routed)           0.009    87.931    design_1_i/AlgM_0/U0/ARG3__0_i_66_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.088 r  design_1_i/AlgM_0/U0/ARG3__0_i_23/CO[1]
                         net (fo=37, routed)          1.218    89.306    design_1_i/AlgM_0/U0/ARG00_in[3]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.094 r  design_1_i/AlgM_0/U0/ARG3__0_i_1130/CO[3]
                         net (fo=1, routed)           0.000    90.094    design_1_i/AlgM_0/U0/ARG3__0_i_1130_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  design_1_i/AlgM_0/U0/ARG3__0_i_931/CO[3]
                         net (fo=1, routed)           0.000    90.208    design_1_i/AlgM_0/U0/ARG3__0_i_931_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  design_1_i/AlgM_0/U0/ARG3__0_i_730/CO[3]
                         net (fo=1, routed)           0.000    90.322    design_1_i/AlgM_0/U0/ARG3__0_i_730_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    90.436    design_1_i/AlgM_0/U0/ARG3__0_i_544_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  design_1_i/AlgM_0/U0/ARG3__0_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.550    design_1_i/AlgM_0/U0/ARG3__0_i_380_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    90.664    design_1_i/AlgM_0/U0/ARG3__0_i_245_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  design_1_i/AlgM_0/U0/ARG3__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.778    design_1_i/AlgM_0/U0/ARG3__0_i_141_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  design_1_i/AlgM_0/U0/ARG3__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.892    design_1_i/AlgM_0/U0/ARG3__0_i_69_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  design_1_i/AlgM_0/U0/ARG3__0_i_24/CO[1]
                         net (fo=37, routed)          1.141    92.190    design_1_i/AlgM_0/U0/ARG00_in[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.329    92.519 r  design_1_i/AlgM_0/U0/ARG3__0_i_1301/O
                         net (fo=1, routed)           0.000    92.519    design_1_i/AlgM_0/U0/ARG3__0_i_1301_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.052 r  design_1_i/AlgM_0/U0/ARG3__0_i_1135/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__0_i_1135_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.169 r  design_1_i/AlgM_0/U0/ARG3__0_i_936/CO[3]
                         net (fo=1, routed)           0.000    93.169    design_1_i/AlgM_0/U0/ARG3__0_i_936_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.286 r  design_1_i/AlgM_0/U0/ARG3__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/AlgM_0/U0/ARG3__0_i_735_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.403 r  design_1_i/AlgM_0/U0/ARG3__0_i_549/CO[3]
                         net (fo=1, routed)           0.000    93.403    design_1_i/AlgM_0/U0/ARG3__0_i_549_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_385/CO[3]
                         net (fo=1, routed)           0.000    93.520    design_1_i/AlgM_0/U0/ARG3__0_i_385_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_250/CO[3]
                         net (fo=1, routed)           0.000    93.637    design_1_i/AlgM_0/U0/ARG3__0_i_250_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  design_1_i/AlgM_0/U0/ARG3__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.754    design_1_i/AlgM_0/U0/ARG3__0_i_146_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.871    design_1_i/AlgM_0/U0/ARG3__0_i_72_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  design_1_i/AlgM_0/U0/ARG3__0_i_25/CO[1]
                         net (fo=37, routed)          1.051    95.079    design_1_i/AlgM_0/U0/ARG00_in[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.332    95.411 r  design_1_i/AlgM_0/U0/ARG3__0_i_1305/O
                         net (fo=1, routed)           0.000    95.411    design_1_i/AlgM_0/U0/ARG3__0_i_1305_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1140/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/AlgM_0/U0/ARG3__0_i_1140_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  design_1_i/AlgM_0/U0/ARG3__0_i_941/CO[3]
                         net (fo=1, routed)           0.000    96.057    design_1_i/AlgM_0/U0/ARG3__0_i_941_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  design_1_i/AlgM_0/U0/ARG3__0_i_740/CO[3]
                         net (fo=1, routed)           0.000    96.171    design_1_i/AlgM_0/U0/ARG3__0_i_740_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  design_1_i/AlgM_0/U0/ARG3__0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.285    design_1_i/AlgM_0/U0/ARG3__0_i_554_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  design_1_i/AlgM_0/U0/ARG3__0_i_390/CO[3]
                         net (fo=1, routed)           0.000    96.399    design_1_i/AlgM_0/U0/ARG3__0_i_390_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    96.513    design_1_i/AlgM_0/U0/ARG3__0_i_255_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.627 r  design_1_i/AlgM_0/U0/ARG3__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.627    design_1_i/AlgM_0/U0/ARG3__0_i_151_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.741 r  design_1_i/AlgM_0/U0/ARG3__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.741    design_1_i/AlgM_0/U0/ARG3__0_i_75_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.012 f  design_1_i/AlgM_0/U0/ARG3__0_i_26/CO[0]
                         net (fo=3, routed)           0.510    97.522    design_1_i/AlgM_0/U0/ARG00_in[0]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.373    97.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_61/O
                         net (fo=1, routed)           0.323    98.218    design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.813 r  design_1_i/AlgM_0/U0/ARG3__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.813    design_1_i/AlgM_0/U0/ARG3__0_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.930 r  design_1_i/AlgM_0/U0/ARG3__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.930    design_1_i/AlgM_0/U0/ARG3__0_i_17_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.047    design_1_i/AlgM_0/U0/ARG3__0_i_15_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    99.164    design_1_i/AlgM_0/U0/ARG3__0_i_274_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_166/CO[3]
                         net (fo=1, routed)           0.000    99.281    design_1_i/AlgM_0/U0/ARG3__0_i_166_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.398 r  design_1_i/AlgM_0/U0/ARG3__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    99.398    design_1_i/AlgM_0/U0/ARG3__0_i_86_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.515 r  design_1_i/AlgM_0/U0/ARG3__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.515    design_1_i/AlgM_0/U0/ARG3__0_i_28_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.830 r  design_1_i/AlgM_0/U0/ARG3__0_i_13/O[3]
                         net (fo=1, routed)           0.287   100.117    design_1_i/AlgM_0/U0/ARG3__0_i_13_n_4
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.307   100.424 r  design_1_i/AlgM_0/U0/ARG3__0_i_1/O
                         net (fo=16, routed)          1.035   101.459    design_1_i/AlgM_0/U0/ARG3__0_i_1_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   105.115 r  design_1_i/AlgM_0/U0/ARG3__0/P[32]
                         net (fo=28, routed)          0.907   106.022    design_1_i/AlgM_0/U0/ARG3__0_n_73
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[0])
                                                      2.098   108.120 r  design_1_i/AlgM_0/U0/ARG2/P[0]
                         net (fo=19, routed)          1.335   109.455    design_1_i/AlgM_0/U0/ARG2_n_105
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.111 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   110.111    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.225 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000   110.225    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.339 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000   110.339    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.453 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000   110.453    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.009   110.576    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.690 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000   110.690    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.804 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.804    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.918 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   110.918    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.032 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000   111.032    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.303 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23/CO[0]
                         net (fo=43, routed)          1.122   112.424    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23_n_3
    SLICE_X40Y82         LUT3 (Prop_lut3_I0_O)        0.373   112.797 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_26/O
                         net (fo=1, routed)           1.214   114.011    design_1_i/AlgM_0/U0/newPos_x[11]_i_26_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.124   114.135 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_14/O
                         net (fo=1, routed)           0.000   114.135    design_1_i/AlgM_0/U0/newPos_x[11]_i_14_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.536 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.536    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.775 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8/O[2]
                         net (fo=18, routed)          0.805   115.580    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8_n_5
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.302   115.882 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_174/O
                         net (fo=1, routed)           0.764   116.646    design_1_i/AlgM_0/U0/newPos_x[21]_i_174_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   117.044 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.378 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120/O[1]
                         net (fo=3, routed)           0.741   118.119    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120_n_6
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.303   118.422 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_88/O
                         net (fo=1, routed)           0.323   118.745    design_1_i/AlgM_0/U0/newPos_x[21]_i_88_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.271 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000   119.271    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.385 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42/CO[3]
                         net (fo=1, routed)           0.000   119.385    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.624 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27/O[2]
                         net (fo=3, routed)           0.849   120.473    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27_n_5
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.302   120.775 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_40/O
                         net (fo=1, routed)           0.000   120.775    design_1_i/AlgM_0/U0/newPos_x[21]_i_40_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.308 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000   121.308    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.562 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19/CO[0]
                         net (fo=27, routed)          0.528   122.090    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19_n_3
    SLICE_X53Y84         LUT5 (Prop_lut5_I3_O)        0.367   122.457 r  design_1_i/AlgM_0/U0/newPos_x[7]_i_18/O
                         net (fo=1, routed)           0.685   123.141    design_1_i/AlgM_0/U0/newPos_x[7]_i_18_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   123.721 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.721    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.835 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.835    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.949 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.949    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_9_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.063 r  design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000   124.063    design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_9_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.177 r  design_1_i/AlgM_0/U0/newPos_x_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000   124.177    design_1_i/AlgM_0/U0/newPos_x_reg[20]_i_12_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.511 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_7/O[1]
                         net (fo=3, routed)           0.546   125.057    design_1_i/AlgM_0/U0/ARG1__2[22]
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.303   125.360 r  design_1_i/AlgM_0/U0/newPos_x[20]_i_3/O
                         net (fo=1, routed)           0.472   125.831    design_1_i/AlgM_0/U0/ARG0[22]
    SLICE_X42Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   126.227 r  design_1_i/AlgM_0/U0/newPos_x_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   126.227    design_1_i/AlgM_0/U0/newPos_x_reg[20]_i_2_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   126.481 f  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_4/CO[0]
                         net (fo=1, routed)           0.665   127.146    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_4_n_3
    SLICE_X42Y87         LUT2 (Prop_lut2_I1_O)        0.391   127.537 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_3/O
                         net (fo=1, routed)           0.000   127.537    design_1_i/AlgM_0/U0/newPos_x[21]_i_3_n_0
    SLICE_X42Y87         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.711    81.751    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X42Y87         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[21]/C
                         clock pessimism              0.490    82.242    
                         clock uncertainty           -0.112    82.130    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.118    82.248    design_1_i/AlgM_0/U0/newPos_x_reg[21]
  -------------------------------------------------------------------
                         required time                         82.248    
                         arrival time                        -127.537    
  -------------------------------------------------------------------
                         slack                                -45.289    

Slack (VIOLATED) :        -45.053ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_z_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        127.794ns  (logic 83.167ns (65.079%)  route 44.627ns (34.921%))
  Logic Levels:           369  (CARRY4=327 DSP48E1=3 LUT1=1 LUT2=2 LUT3=31 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 81.591 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.114    -0.705    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.304 r  design_1_i/AlgM_0/U0/ARG3__3/P[32]
                         net (fo=12, routed)          0.794     4.098    design_1_i/AlgM_0/U0/ARG3__3_n_73
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.196 r  design_1_i/AlgM_0/U0/ARG1__1/P[32]
                         net (fo=2, routed)           0.970     7.166    design_1_i/AlgM_0/U0/ARG1__1_n_73
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  design_1_i/AlgM_0/U0/ARG3__4_i_1121/O
                         net (fo=1, routed)           0.000     7.290    design_1_i/AlgM_0/U0/ARG3__4_i_1121_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  design_1_i/AlgM_0/U0/ARG3__4_i_921/CO[3]
                         net (fo=1, routed)           0.000     7.822    design_1_i/AlgM_0/U0/ARG3__4_i_921_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  design_1_i/AlgM_0/U0/ARG3__4_i_725/CO[3]
                         net (fo=1, routed)           0.000     7.936    design_1_i/AlgM_0/U0/ARG3__4_i_725_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  design_1_i/AlgM_0/U0/ARG3__4_i_544/CO[3]
                         net (fo=1, routed)           0.000     8.050    design_1_i/AlgM_0/U0/ARG3__4_i_544_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  design_1_i/AlgM_0/U0/ARG3__4_i_385/CO[3]
                         net (fo=1, routed)           0.000     8.164    design_1_i/AlgM_0/U0/ARG3__4_i_385_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  design_1_i/AlgM_0/U0/ARG3__4_i_255/CO[3]
                         net (fo=1, routed)           0.009     8.287    design_1_i/AlgM_0/U0/ARG3__4_i_255_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  design_1_i/AlgM_0/U0/ARG3__4_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.401    design_1_i/AlgM_0/U0/ARG3__4_i_155_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  design_1_i/AlgM_0/U0/ARG3__4_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/AlgM_0/U0/ARG3__4_i_77_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/AlgM_0/U0/ARG3__4_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/AlgM_0/U0/ARG3__4_i_27_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.900 r  design_1_i/AlgM_0/U0/ARG3__4_i_12/CO[0]
                         net (fo=37, routed)          0.980     9.880    design_1_i/AlgM_0/U0/ARG3__4_i_12_n_3
    SLICE_X38Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.709 r  design_1_i/AlgM_0/U0/ARG3__4_i_1320/CO[3]
                         net (fo=1, routed)           0.000    10.709    design_1_i/AlgM_0/U0/ARG3__4_i_1320_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  design_1_i/AlgM_0/U0/ARG3__4_i_1176/CO[3]
                         net (fo=1, routed)           0.009    10.832    design_1_i/AlgM_0/U0/ARG3__4_i_1176_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  design_1_i/AlgM_0/U0/ARG3__4_i_989/CO[3]
                         net (fo=1, routed)           0.000    10.946    design_1_i/AlgM_0/U0/ARG3__4_i_989_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  design_1_i/AlgM_0/U0/ARG3__4_i_796/CO[3]
                         net (fo=1, routed)           0.000    11.060    design_1_i/AlgM_0/U0/ARG3__4_i_796_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  design_1_i/AlgM_0/U0/ARG3__4_i_606/CO[3]
                         net (fo=1, routed)           0.000    11.174    design_1_i/AlgM_0/U0/ARG3__4_i_606_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  design_1_i/AlgM_0/U0/ARG3__4_i_434/CO[3]
                         net (fo=1, routed)           0.000    11.288    design_1_i/AlgM_0/U0/ARG3__4_i_434_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  design_1_i/AlgM_0/U0/ARG3__4_i_285/CO[3]
                         net (fo=1, routed)           0.000    11.402    design_1_i/AlgM_0/U0/ARG3__4_i_285_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.516 r  design_1_i/AlgM_0/U0/ARG3__4_i_173/CO[3]
                         net (fo=1, routed)           0.000    11.516    design_1_i/AlgM_0/U0/ARG3__4_i_173_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.673 r  design_1_i/AlgM_0/U0/ARG3__4_i_91/CO[1]
                         net (fo=36, routed)          0.959    12.632    design_1_i/AlgM_0/U0/ARG3__4_i_91_n_2
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.329    12.961 r  design_1_i/AlgM_0/U0/ARG3__4_i_1407/O
                         net (fo=1, routed)           0.000    12.961    design_1_i/AlgM_0/U0/ARG3__4_i_1407_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.494 r  design_1_i/AlgM_0/U0/ARG3__4_i_1325/CO[3]
                         net (fo=1, routed)           0.009    13.503    design_1_i/AlgM_0/U0/ARG3__4_i_1325_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.620 r  design_1_i/AlgM_0/U0/ARG3__4_i_1181/CO[3]
                         net (fo=1, routed)           0.000    13.620    design_1_i/AlgM_0/U0/ARG3__4_i_1181_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.737 r  design_1_i/AlgM_0/U0/ARG3__4_i_994/CO[3]
                         net (fo=1, routed)           0.000    13.737    design_1_i/AlgM_0/U0/ARG3__4_i_994_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.854 r  design_1_i/AlgM_0/U0/ARG3__4_i_801/CO[3]
                         net (fo=1, routed)           0.000    13.854    design_1_i/AlgM_0/U0/ARG3__4_i_801_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.971 r  design_1_i/AlgM_0/U0/ARG3__4_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.971    design_1_i/AlgM_0/U0/ARG3__4_i_611_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.088 r  design_1_i/AlgM_0/U0/ARG3__4_i_439/CO[3]
                         net (fo=1, routed)           0.000    14.088    design_1_i/AlgM_0/U0/ARG3__4_i_439_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.205 r  design_1_i/AlgM_0/U0/ARG3__4_i_290/CO[3]
                         net (fo=1, routed)           0.000    14.205    design_1_i/AlgM_0/U0/ARG3__4_i_290_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.322 r  design_1_i/AlgM_0/U0/ARG3__4_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/AlgM_0/U0/ARG3__4_i_176_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.479 r  design_1_i/AlgM_0/U0/ARG3__4_i_92/CO[1]
                         net (fo=36, routed)          0.883    15.362    design_1_i/AlgM_0/U0/ARG3__4_i_92_n_2
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    15.694 r  design_1_i/AlgM_0/U0/ARG3__4_i_1410/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/AlgM_0/U0/ARG3__4_i_1410_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.244 r  design_1_i/AlgM_0/U0/ARG3__4_i_1330/CO[3]
                         net (fo=1, routed)           0.009    16.253    design_1_i/AlgM_0/U0/ARG3__4_i_1330_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  design_1_i/AlgM_0/U0/ARG3__4_i_1186/CO[3]
                         net (fo=1, routed)           0.000    16.367    design_1_i/AlgM_0/U0/ARG3__4_i_1186_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  design_1_i/AlgM_0/U0/ARG3__4_i_999/CO[3]
                         net (fo=1, routed)           0.000    16.481    design_1_i/AlgM_0/U0/ARG3__4_i_999_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  design_1_i/AlgM_0/U0/ARG3__4_i_806/CO[3]
                         net (fo=1, routed)           0.000    16.595    design_1_i/AlgM_0/U0/ARG3__4_i_806_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  design_1_i/AlgM_0/U0/ARG3__4_i_616/CO[3]
                         net (fo=1, routed)           0.000    16.709    design_1_i/AlgM_0/U0/ARG3__4_i_616_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  design_1_i/AlgM_0/U0/ARG3__4_i_444/CO[3]
                         net (fo=1, routed)           0.000    16.823    design_1_i/AlgM_0/U0/ARG3__4_i_444_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  design_1_i/AlgM_0/U0/ARG3__4_i_295/CO[3]
                         net (fo=1, routed)           0.000    16.937    design_1_i/AlgM_0/U0/ARG3__4_i_295_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  design_1_i/AlgM_0/U0/ARG3__4_i_179/CO[3]
                         net (fo=1, routed)           0.000    17.051    design_1_i/AlgM_0/U0/ARG3__4_i_179_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.208 r  design_1_i/AlgM_0/U0/ARG3__4_i_93/CO[1]
                         net (fo=36, routed)          1.059    18.268    design_1_i/AlgM_0/U0/ARG3__4_i_93_n_2
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.597 r  design_1_i/AlgM_0/U0/ARG3__4_i_1447/O
                         net (fo=1, routed)           0.000    18.597    design_1_i/AlgM_0/U0/ARG3__4_i_1447_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.147 r  design_1_i/AlgM_0/U0/ARG3__4_i_1382/CO[3]
                         net (fo=1, routed)           0.000    19.147    design_1_i/AlgM_0/U0/ARG3__4_i_1382_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.261 r  design_1_i/AlgM_0/U0/ARG3__4_i_1300/CO[3]
                         net (fo=1, routed)           0.009    19.270    design_1_i/AlgM_0/U0/ARG3__4_i_1300_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  design_1_i/AlgM_0/U0/ARG3__4_i_1156/CO[3]
                         net (fo=1, routed)           0.000    19.384    design_1_i/AlgM_0/U0/ARG3__4_i_1156_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.498 r  design_1_i/AlgM_0/U0/ARG3__4_i_969/CO[3]
                         net (fo=1, routed)           0.000    19.498    design_1_i/AlgM_0/U0/ARG3__4_i_969_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.612 r  design_1_i/AlgM_0/U0/ARG3__4_i_776/CO[3]
                         net (fo=1, routed)           0.000    19.612    design_1_i/AlgM_0/U0/ARG3__4_i_776_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.726 r  design_1_i/AlgM_0/U0/ARG3__4_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.726    design_1_i/AlgM_0/U0/ARG3__4_i_586_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.840 r  design_1_i/AlgM_0/U0/ARG3__4_i_414/CO[3]
                         net (fo=1, routed)           0.000    19.840    design_1_i/AlgM_0/U0/ARG3__4_i_414_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.954 r  design_1_i/AlgM_0/U0/ARG3__4_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.954    design_1_i/AlgM_0/U0/ARG3__4_i_273_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.111 r  design_1_i/AlgM_0/U0/ARG3__4_i_169/CO[1]
                         net (fo=36, routed)          0.996    21.107    design_1_i/AlgM_0/U0/ARG3__4_i_169_n_2
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.436 r  design_1_i/AlgM_0/U0/ARG3__4_i_1450/O
                         net (fo=1, routed)           0.000    21.436    design_1_i/AlgM_0/U0/ARG3__4_i_1450_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.986 r  design_1_i/AlgM_0/U0/ARG3__4_i_1387/CO[3]
                         net (fo=1, routed)           0.000    21.986    design_1_i/AlgM_0/U0/ARG3__4_i_1387_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.100 r  design_1_i/AlgM_0/U0/ARG3__4_i_1305/CO[3]
                         net (fo=1, routed)           0.000    22.100    design_1_i/AlgM_0/U0/ARG3__4_i_1305_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.214 r  design_1_i/AlgM_0/U0/ARG3__4_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/AlgM_0/U0/ARG3__4_i_1161_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/AlgM_0/U0/ARG3__4_i_974/CO[3]
                         net (fo=1, routed)           0.009    22.337    design_1_i/AlgM_0/U0/ARG3__4_i_974_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.451 r  design_1_i/AlgM_0/U0/ARG3__4_i_781/CO[3]
                         net (fo=1, routed)           0.000    22.451    design_1_i/AlgM_0/U0/ARG3__4_i_781_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.565 r  design_1_i/AlgM_0/U0/ARG3__4_i_591/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/AlgM_0/U0/ARG3__4_i_591_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.679 r  design_1_i/AlgM_0/U0/ARG3__4_i_419/CO[3]
                         net (fo=1, routed)           0.000    22.679    design_1_i/AlgM_0/U0/ARG3__4_i_419_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.793 r  design_1_i/AlgM_0/U0/ARG3__4_i_276/CO[3]
                         net (fo=1, routed)           0.000    22.793    design_1_i/AlgM_0/U0/ARG3__4_i_276_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.950 r  design_1_i/AlgM_0/U0/ARG3__4_i_170/CO[1]
                         net (fo=36, routed)          1.156    24.107    design_1_i/AlgM_0/U0/ARG3__4_i_170_n_2
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  design_1_i/AlgM_0/U0/ARG3__4_i_1453/O
                         net (fo=1, routed)           0.000    24.436    design_1_i/AlgM_0/U0/ARG3__4_i_1453_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.986 r  design_1_i/AlgM_0/U0/ARG3__4_i_1392/CO[3]
                         net (fo=1, routed)           0.000    24.986    design_1_i/AlgM_0/U0/ARG3__4_i_1392_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.100 r  design_1_i/AlgM_0/U0/ARG3__4_i_1310/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/AlgM_0/U0/ARG3__4_i_1310_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.214 r  design_1_i/AlgM_0/U0/ARG3__4_i_1166/CO[3]
                         net (fo=1, routed)           0.000    25.214    design_1_i/AlgM_0/U0/ARG3__4_i_1166_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.328 r  design_1_i/AlgM_0/U0/ARG3__4_i_979/CO[3]
                         net (fo=1, routed)           0.000    25.328    design_1_i/AlgM_0/U0/ARG3__4_i_979_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.442 r  design_1_i/AlgM_0/U0/ARG3__4_i_786/CO[3]
                         net (fo=1, routed)           0.000    25.442    design_1_i/AlgM_0/U0/ARG3__4_i_786_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  design_1_i/AlgM_0/U0/ARG3__4_i_596/CO[3]
                         net (fo=1, routed)           0.000    25.556    design_1_i/AlgM_0/U0/ARG3__4_i_596_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  design_1_i/AlgM_0/U0/ARG3__4_i_424/CO[3]
                         net (fo=1, routed)           0.009    25.679    design_1_i/AlgM_0/U0/ARG3__4_i_424_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  design_1_i/AlgM_0/U0/ARG3__4_i_279/CO[3]
                         net (fo=1, routed)           0.000    25.793    design_1_i/AlgM_0/U0/ARG3__4_i_279_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.950 r  design_1_i/AlgM_0/U0/ARG3__4_i_171/CO[1]
                         net (fo=36, routed)          0.971    26.920    design_1_i/AlgM_0/U0/ARG3__4_i_171_n_2
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    27.249 r  design_1_i/AlgM_0/U0/ARG3__4_i_1456/O
                         net (fo=1, routed)           0.000    27.249    design_1_i/AlgM_0/U0/ARG3__4_i_1456_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.799 r  design_1_i/AlgM_0/U0/ARG3__4_i_1397/CO[3]
                         net (fo=1, routed)           0.000    27.799    design_1_i/AlgM_0/U0/ARG3__4_i_1397_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  design_1_i/AlgM_0/U0/ARG3__4_i_1315/CO[3]
                         net (fo=1, routed)           0.009    27.922    design_1_i/AlgM_0/U0/ARG3__4_i_1315_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  design_1_i/AlgM_0/U0/ARG3__4_i_1171/CO[3]
                         net (fo=1, routed)           0.000    28.036    design_1_i/AlgM_0/U0/ARG3__4_i_1171_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  design_1_i/AlgM_0/U0/ARG3__4_i_984/CO[3]
                         net (fo=1, routed)           0.000    28.150    design_1_i/AlgM_0/U0/ARG3__4_i_984_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.264 r  design_1_i/AlgM_0/U0/ARG3__4_i_791/CO[3]
                         net (fo=1, routed)           0.000    28.264    design_1_i/AlgM_0/U0/ARG3__4_i_791_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.378 r  design_1_i/AlgM_0/U0/ARG3__4_i_601/CO[3]
                         net (fo=1, routed)           0.000    28.378    design_1_i/AlgM_0/U0/ARG3__4_i_601_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.492 r  design_1_i/AlgM_0/U0/ARG3__4_i_429/CO[3]
                         net (fo=1, routed)           0.000    28.492    design_1_i/AlgM_0/U0/ARG3__4_i_429_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  design_1_i/AlgM_0/U0/ARG3__4_i_282/CO[3]
                         net (fo=1, routed)           0.000    28.606    design_1_i/AlgM_0/U0/ARG3__4_i_282_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.763 r  design_1_i/AlgM_0/U0/ARG3__4_i_172/CO[1]
                         net (fo=36, routed)          0.939    29.703    design_1_i/AlgM_0/U0/ARG3__4_i_172_n_2
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.488 r  design_1_i/AlgM_0/U0/ARG3__4_i_1426/CO[3]
                         net (fo=1, routed)           0.000    30.488    design_1_i/AlgM_0/U0/ARG3__4_i_1426_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.602 r  design_1_i/AlgM_0/U0/ARG3__4_i_1362/CO[3]
                         net (fo=1, routed)           0.000    30.602    design_1_i/AlgM_0/U0/ARG3__4_i_1362_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.716 r  design_1_i/AlgM_0/U0/ARG3__4_i_1280/CO[3]
                         net (fo=1, routed)           0.000    30.716    design_1_i/AlgM_0/U0/ARG3__4_i_1280_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.830 r  design_1_i/AlgM_0/U0/ARG3__4_i_1136/CO[3]
                         net (fo=1, routed)           0.000    30.830    design_1_i/AlgM_0/U0/ARG3__4_i_1136_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.944 r  design_1_i/AlgM_0/U0/ARG3__4_i_949/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/AlgM_0/U0/ARG3__4_i_949_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  design_1_i/AlgM_0/U0/ARG3__4_i_756/CO[3]
                         net (fo=1, routed)           0.000    31.058    design_1_i/AlgM_0/U0/ARG3__4_i_756_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  design_1_i/AlgM_0/U0/ARG3__4_i_566/CO[3]
                         net (fo=1, routed)           0.000    31.172    design_1_i/AlgM_0/U0/ARG3__4_i_566_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  design_1_i/AlgM_0/U0/ARG3__4_i_402/CO[3]
                         net (fo=1, routed)           0.000    31.286    design_1_i/AlgM_0/U0/ARG3__4_i_402_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.443 r  design_1_i/AlgM_0/U0/ARG3__4_i_269/CO[1]
                         net (fo=36, routed)          0.931    32.373    design_1_i/AlgM_0/U0/ARG3__4_i_269_n_2
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    32.702 r  design_1_i/AlgM_0/U0/ARG3__4_i_1465/O
                         net (fo=1, routed)           0.000    32.702    design_1_i/AlgM_0/U0/ARG3__4_i_1465_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.252 r  design_1_i/AlgM_0/U0/ARG3__4_i_1431/CO[3]
                         net (fo=1, routed)           0.000    33.252    design_1_i/AlgM_0/U0/ARG3__4_i_1431_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.366 r  design_1_i/AlgM_0/U0/ARG3__4_i_1367/CO[3]
                         net (fo=1, routed)           0.000    33.366    design_1_i/AlgM_0/U0/ARG3__4_i_1367_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.480 r  design_1_i/AlgM_0/U0/ARG3__4_i_1285/CO[3]
                         net (fo=1, routed)           0.000    33.480    design_1_i/AlgM_0/U0/ARG3__4_i_1285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.594 r  design_1_i/AlgM_0/U0/ARG3__4_i_1141/CO[3]
                         net (fo=1, routed)           0.000    33.594    design_1_i/AlgM_0/U0/ARG3__4_i_1141_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.708 r  design_1_i/AlgM_0/U0/ARG3__4_i_954/CO[3]
                         net (fo=1, routed)           0.000    33.708    design_1_i/AlgM_0/U0/ARG3__4_i_954_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.822 r  design_1_i/AlgM_0/U0/ARG3__4_i_761/CO[3]
                         net (fo=1, routed)           0.000    33.822    design_1_i/AlgM_0/U0/ARG3__4_i_761_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.936 r  design_1_i/AlgM_0/U0/ARG3__4_i_571/CO[3]
                         net (fo=1, routed)           0.000    33.936    design_1_i/AlgM_0/U0/ARG3__4_i_571_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  design_1_i/AlgM_0/U0/ARG3__4_i_405/CO[3]
                         net (fo=1, routed)           0.000    34.050    design_1_i/AlgM_0/U0/ARG3__4_i_405_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.207 r  design_1_i/AlgM_0/U0/ARG3__4_i_270/CO[1]
                         net (fo=36, routed)          0.690    34.897    design_1_i/AlgM_0/U0/ARG3__4_i_270_n_2
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    35.226 r  design_1_i/AlgM_0/U0/ARG3__4_i_1468/O
                         net (fo=1, routed)           0.000    35.226    design_1_i/AlgM_0/U0/ARG3__4_i_1468_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.776 r  design_1_i/AlgM_0/U0/ARG3__4_i_1436/CO[3]
                         net (fo=1, routed)           0.000    35.776    design_1_i/AlgM_0/U0/ARG3__4_i_1436_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.890 r  design_1_i/AlgM_0/U0/ARG3__4_i_1372/CO[3]
                         net (fo=1, routed)           0.000    35.890    design_1_i/AlgM_0/U0/ARG3__4_i_1372_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.004 r  design_1_i/AlgM_0/U0/ARG3__4_i_1290/CO[3]
                         net (fo=1, routed)           0.000    36.004    design_1_i/AlgM_0/U0/ARG3__4_i_1290_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.118 r  design_1_i/AlgM_0/U0/ARG3__4_i_1146/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/AlgM_0/U0/ARG3__4_i_1146_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.232 r  design_1_i/AlgM_0/U0/ARG3__4_i_959/CO[3]
                         net (fo=1, routed)           0.000    36.232    design_1_i/AlgM_0/U0/ARG3__4_i_959_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.346 r  design_1_i/AlgM_0/U0/ARG3__4_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.346    design_1_i/AlgM_0/U0/ARG3__4_i_766_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.460 r  design_1_i/AlgM_0/U0/ARG3__4_i_576/CO[3]
                         net (fo=1, routed)           0.000    36.460    design_1_i/AlgM_0/U0/ARG3__4_i_576_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.574 r  design_1_i/AlgM_0/U0/ARG3__4_i_408/CO[3]
                         net (fo=1, routed)           0.000    36.574    design_1_i/AlgM_0/U0/ARG3__4_i_408_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.731 r  design_1_i/AlgM_0/U0/ARG3__4_i_271/CO[1]
                         net (fo=36, routed)          0.911    37.643    design_1_i/AlgM_0/U0/ARG3__4_i_271_n_2
    SLICE_X35Y35         LUT3 (Prop_lut3_I0_O)        0.329    37.972 r  design_1_i/AlgM_0/U0/ARG3__4_i_1459/O
                         net (fo=1, routed)           0.000    37.972    design_1_i/AlgM_0/U0/ARG3__4_i_1459_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.522 r  design_1_i/AlgM_0/U0/ARG3__4_i_1418/CO[3]
                         net (fo=1, routed)           0.000    38.522    design_1_i/AlgM_0/U0/ARG3__4_i_1418_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.636 r  design_1_i/AlgM_0/U0/ARG3__4_i_1377/CO[3]
                         net (fo=1, routed)           0.000    38.636    design_1_i/AlgM_0/U0/ARG3__4_i_1377_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.750 r  design_1_i/AlgM_0/U0/ARG3__4_i_1295/CO[3]
                         net (fo=1, routed)           0.000    38.750    design_1_i/AlgM_0/U0/ARG3__4_i_1295_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.864 r  design_1_i/AlgM_0/U0/ARG3__4_i_1151/CO[3]
                         net (fo=1, routed)           0.000    38.864    design_1_i/AlgM_0/U0/ARG3__4_i_1151_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  design_1_i/AlgM_0/U0/ARG3__4_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.978    design_1_i/AlgM_0/U0/ARG3__4_i_964_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  design_1_i/AlgM_0/U0/ARG3__4_i_771/CO[3]
                         net (fo=1, routed)           0.000    39.092    design_1_i/AlgM_0/U0/ARG3__4_i_771_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  design_1_i/AlgM_0/U0/ARG3__4_i_581/CO[3]
                         net (fo=1, routed)           0.000    39.206    design_1_i/AlgM_0/U0/ARG3__4_i_581_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.320 r  design_1_i/AlgM_0/U0/ARG3__4_i_411/CO[3]
                         net (fo=1, routed)           0.000    39.320    design_1_i/AlgM_0/U0/ARG3__4_i_411_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.477 r  design_1_i/AlgM_0/U0/ARG3__4_i_272/CO[1]
                         net (fo=36, routed)          1.119    40.596    design_1_i/AlgM_0/U0/ARG3__4_i_272_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.381 r  design_1_i/AlgM_0/U0/ARG3__4_i_1353/CO[3]
                         net (fo=1, routed)           0.000    41.381    design_1_i/AlgM_0/U0/ARG3__4_i_1353_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.495 r  design_1_i/AlgM_0/U0/ARG3__4_i_1348/CO[3]
                         net (fo=1, routed)           0.000    41.495    design_1_i/AlgM_0/U0/ARG3__4_i_1348_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.609 r  design_1_i/AlgM_0/U0/ARG3__4_i_1343/CO[3]
                         net (fo=1, routed)           0.000    41.609    design_1_i/AlgM_0/U0/ARG3__4_i_1343_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.723 r  design_1_i/AlgM_0/U0/ARG3__4_i_1271/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/AlgM_0/U0/ARG3__4_i_1271_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/AlgM_0/U0/ARG3__4_i_1122/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/AlgM_0/U0/ARG3__4_i_1122_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/AlgM_0/U0/ARG3__4_i_930/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/AlgM_0/U0/ARG3__4_i_930_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/AlgM_0/U0/ARG3__4_i_736/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/AlgM_0/U0/ARG3__4_i_736_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/AlgM_0/U0/ARG3__4_i_554/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/AlgM_0/U0/ARG3__4_i_554_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.336 r  design_1_i/AlgM_0/U0/ARG3__4_i_398/CO[1]
                         net (fo=36, routed)          0.765    43.100    design_1_i/AlgM_0/U0/ARG3__4_i_398_n_2
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.329    43.429 r  design_1_i/AlgM_0/U0/ARG3__4_i_1413/O
                         net (fo=1, routed)           0.000    43.429    design_1_i/AlgM_0/U0/ARG3__4_i_1413_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.962 r  design_1_i/AlgM_0/U0/ARG3__4_i_1335/CO[3]
                         net (fo=1, routed)           0.000    43.962    design_1_i/AlgM_0/U0/ARG3__4_i_1335_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.079 r  design_1_i/AlgM_0/U0/ARG3__4_i_1238/CO[3]
                         net (fo=1, routed)           0.000    44.079    design_1_i/AlgM_0/U0/ARG3__4_i_1238_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.196 r  design_1_i/AlgM_0/U0/ARG3__4_i_1233/CO[3]
                         net (fo=1, routed)           0.000    44.196    design_1_i/AlgM_0/U0/ARG3__4_i_1233_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.313 r  design_1_i/AlgM_0/U0/ARG3__4_i_1228/CO[3]
                         net (fo=1, routed)           0.000    44.313    design_1_i/AlgM_0/U0/ARG3__4_i_1228_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.430 r  design_1_i/AlgM_0/U0/ARG3__4_i_1127/CO[3]
                         net (fo=1, routed)           0.000    44.430    design_1_i/AlgM_0/U0/ARG3__4_i_1127_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.547 r  design_1_i/AlgM_0/U0/ARG3__4_i_935/CO[3]
                         net (fo=1, routed)           0.000    44.547    design_1_i/AlgM_0/U0/ARG3__4_i_935_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.664 r  design_1_i/AlgM_0/U0/ARG3__4_i_741/CO[3]
                         net (fo=1, routed)           0.000    44.664    design_1_i/AlgM_0/U0/ARG3__4_i_741_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.781 r  design_1_i/AlgM_0/U0/ARG3__4_i_557/CO[3]
                         net (fo=1, routed)           0.000    44.781    design_1_i/AlgM_0/U0/ARG3__4_i_557_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.938 r  design_1_i/AlgM_0/U0/ARG3__4_i_399/CO[1]
                         net (fo=36, routed)          0.812    45.750    design_1_i/AlgM_0/U0/ARG3__4_i_399_n_2
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.332    46.082 r  design_1_i/AlgM_0/U0/ARG3__4_i_1342/O
                         net (fo=1, routed)           0.000    46.082    design_1_i/AlgM_0/U0/ARG3__4_i_1342_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.632 r  design_1_i/AlgM_0/U0/ARG3__4_i_1220/CO[3]
                         net (fo=1, routed)           0.000    46.632    design_1_i/AlgM_0/U0/ARG3__4_i_1220_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.746 r  design_1_i/AlgM_0/U0/ARG3__4_i_1215/CO[3]
                         net (fo=1, routed)           0.000    46.746    design_1_i/AlgM_0/U0/ARG3__4_i_1215_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.860 r  design_1_i/AlgM_0/U0/ARG3__4_i_1065/CO[3]
                         net (fo=1, routed)           0.000    46.860    design_1_i/AlgM_0/U0/ARG3__4_i_1065_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.974 r  design_1_i/AlgM_0/U0/ARG3__4_i_1060/CO[3]
                         net (fo=1, routed)           0.000    46.974    design_1_i/AlgM_0/U0/ARG3__4_i_1060_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.088 r  design_1_i/AlgM_0/U0/ARG3__4_i_1055/CO[3]
                         net (fo=1, routed)           0.000    47.088    design_1_i/AlgM_0/U0/ARG3__4_i_1055_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.202 r  design_1_i/AlgM_0/U0/ARG3__4_i_940/CO[3]
                         net (fo=1, routed)           0.000    47.202    design_1_i/AlgM_0/U0/ARG3__4_i_940_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.316 r  design_1_i/AlgM_0/U0/ARG3__4_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.316    design_1_i/AlgM_0/U0/ARG3__4_i_746_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.430 r  design_1_i/AlgM_0/U0/ARG3__4_i_560/CO[3]
                         net (fo=1, routed)           0.000    47.430    design_1_i/AlgM_0/U0/ARG3__4_i_560_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.587 r  design_1_i/AlgM_0/U0/ARG3__4_i_400/CO[1]
                         net (fo=36, routed)          0.982    48.569    design_1_i/AlgM_0/U0/ARG3__4_i_400_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.354 r  design_1_i/AlgM_0/U0/ARG3__4_i_1050/CO[3]
                         net (fo=1, routed)           0.000    49.354    design_1_i/AlgM_0/U0/ARG3__4_i_1050_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.468 r  design_1_i/AlgM_0/U0/ARG3__4_i_1045/CO[3]
                         net (fo=1, routed)           0.000    49.468    design_1_i/AlgM_0/U0/ARG3__4_i_1045_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  design_1_i/AlgM_0/U0/ARG3__4_i_1040/CO[3]
                         net (fo=1, routed)           0.000    49.582    design_1_i/AlgM_0/U0/ARG3__4_i_1040_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  design_1_i/AlgM_0/U0/ARG3__4_i_871/CO[3]
                         net (fo=1, routed)           0.000    49.696    design_1_i/AlgM_0/U0/ARG3__4_i_871_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  design_1_i/AlgM_0/U0/ARG3__4_i_866/CO[3]
                         net (fo=1, routed)           0.000    49.810    design_1_i/AlgM_0/U0/ARG3__4_i_866_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  design_1_i/AlgM_0/U0/ARG3__4_i_861/CO[3]
                         net (fo=1, routed)           0.000    49.924    design_1_i/AlgM_0/U0/ARG3__4_i_861_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  design_1_i/AlgM_0/U0/ARG3__4_i_751/CO[3]
                         net (fo=1, routed)           0.000    50.038    design_1_i/AlgM_0/U0/ARG3__4_i_751_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  design_1_i/AlgM_0/U0/ARG3__4_i_563/CO[3]
                         net (fo=1, routed)           0.000    50.152    design_1_i/AlgM_0/U0/ARG3__4_i_563_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.309 r  design_1_i/AlgM_0/U0/ARG3__4_i_401/CO[1]
                         net (fo=36, routed)          0.947    51.256    design_1_i/AlgM_0/U0/ARG3__4_i_401_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.041 r  design_1_i/AlgM_0/U0/ARG3__4_i_1035/CO[3]
                         net (fo=1, routed)           0.000    52.041    design_1_i/AlgM_0/U0/ARG3__4_i_1035_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.155 r  design_1_i/AlgM_0/U0/ARG3__4_i_852/CO[3]
                         net (fo=1, routed)           0.000    52.155    design_1_i/AlgM_0/U0/ARG3__4_i_852_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.269 r  design_1_i/AlgM_0/U0/ARG3__4_i_847/CO[3]
                         net (fo=1, routed)           0.000    52.269    design_1_i/AlgM_0/U0/ARG3__4_i_847_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.383 r  design_1_i/AlgM_0/U0/ARG3__4_i_842/CO[3]
                         net (fo=1, routed)           0.000    52.383    design_1_i/AlgM_0/U0/ARG3__4_i_842_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.497 r  design_1_i/AlgM_0/U0/ARG3__4_i_675/CO[3]
                         net (fo=1, routed)           0.000    52.497    design_1_i/AlgM_0/U0/ARG3__4_i_675_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.611 r  design_1_i/AlgM_0/U0/ARG3__4_i_670/CO[3]
                         net (fo=1, routed)           0.001    52.612    design_1_i/AlgM_0/U0/ARG3__4_i_670_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.726 r  design_1_i/AlgM_0/U0/ARG3__4_i_665/CO[3]
                         net (fo=1, routed)           0.000    52.726    design_1_i/AlgM_0/U0/ARG3__4_i_665_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.840 r  design_1_i/AlgM_0/U0/ARG3__4_i_662/CO[3]
                         net (fo=1, routed)           0.000    52.840    design_1_i/AlgM_0/U0/ARG3__4_i_662_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.997 r  design_1_i/AlgM_0/U0/ARG3__4_i_553/CO[1]
                         net (fo=36, routed)          0.689    53.686    design_1_i/AlgM_0/U0/ARG3__4_i_553_n_2
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.329    54.015 r  design_1_i/AlgM_0/U0/ARG3__4_i_1211/O
                         net (fo=1, routed)           0.000    54.015    design_1_i/AlgM_0/U0/ARG3__4_i_1211_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.565 r  design_1_i/AlgM_0/U0/ARG3__4_i_1030/CO[3]
                         net (fo=1, routed)           0.000    54.565    design_1_i/AlgM_0/U0/ARG3__4_i_1030_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.679 r  design_1_i/AlgM_0/U0/ARG3__4_i_837/CO[3]
                         net (fo=1, routed)           0.000    54.679    design_1_i/AlgM_0/U0/ARG3__4_i_837_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.793 r  design_1_i/AlgM_0/U0/ARG3__4_i_657/CO[3]
                         net (fo=1, routed)           0.000    54.793    design_1_i/AlgM_0/U0/ARG3__4_i_657_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.907 r  design_1_i/AlgM_0/U0/ARG3__4_i_652/CO[3]
                         net (fo=1, routed)           0.000    54.907    design_1_i/AlgM_0/U0/ARG3__4_i_652_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.021 r  design_1_i/AlgM_0/U0/ARG3__4_i_647/CO[3]
                         net (fo=1, routed)           0.000    55.021    design_1_i/AlgM_0/U0/ARG3__4_i_647_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.135 r  design_1_i/AlgM_0/U0/ARG3__4_i_494/CO[3]
                         net (fo=1, routed)           0.000    55.135    design_1_i/AlgM_0/U0/ARG3__4_i_494_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.249 r  design_1_i/AlgM_0/U0/ARG3__4_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.249    design_1_i/AlgM_0/U0/ARG3__4_i_489_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.363 r  design_1_i/AlgM_0/U0/ARG3__4_i_486/CO[3]
                         net (fo=1, routed)           0.000    55.363    design_1_i/AlgM_0/U0/ARG3__4_i_486_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.520 r  design_1_i/AlgM_0/U0/ARG3__4_i_485/CO[1]
                         net (fo=36, routed)          0.778    56.298    design_1_i/AlgM_0/U0/ARG3__4_i_485_n_2
    SLICE_X27Y52         LUT3 (Prop_lut3_I0_O)        0.329    56.627 r  design_1_i/AlgM_0/U0/ARG3__4_i_1208/O
                         net (fo=1, routed)           0.000    56.627    design_1_i/AlgM_0/U0/ARG3__4_i_1208_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.177 r  design_1_i/AlgM_0/U0/ARG3__4_i_1025/CO[3]
                         net (fo=1, routed)           0.000    57.177    design_1_i/AlgM_0/U0/ARG3__4_i_1025_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  design_1_i/AlgM_0/U0/ARG3__4_i_832/CO[3]
                         net (fo=1, routed)           0.000    57.291    design_1_i/AlgM_0/U0/ARG3__4_i_832_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  design_1_i/AlgM_0/U0/ARG3__4_i_642/CO[3]
                         net (fo=1, routed)           0.000    57.405    design_1_i/AlgM_0/U0/ARG3__4_i_642_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  design_1_i/AlgM_0/U0/ARG3__4_i_480/CO[3]
                         net (fo=1, routed)           0.000    57.519    design_1_i/AlgM_0/U0/ARG3__4_i_480_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  design_1_i/AlgM_0/U0/ARG3__4_i_475/CO[3]
                         net (fo=1, routed)           0.000    57.633    design_1_i/AlgM_0/U0/ARG3__4_i_475_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  design_1_i/AlgM_0/U0/ARG3__4_i_470/CO[3]
                         net (fo=1, routed)           0.000    57.747    design_1_i/AlgM_0/U0/ARG3__4_i_470_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  design_1_i/AlgM_0/U0/ARG3__4_i_335/CO[3]
                         net (fo=1, routed)           0.000    57.861    design_1_i/AlgM_0/U0/ARG3__4_i_335_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.975 r  design_1_i/AlgM_0/U0/ARG3__4_i_332/CO[3]
                         net (fo=1, routed)           0.000    57.975    design_1_i/AlgM_0/U0/ARG3__4_i_332_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.132 r  design_1_i/AlgM_0/U0/ARG3__4_i_331/CO[1]
                         net (fo=36, routed)          0.775    58.907    design_1_i/AlgM_0/U0/ARG3__4_i_331_n_2
    SLICE_X28Y55         LUT3 (Prop_lut3_I0_O)        0.329    59.236 r  design_1_i/AlgM_0/U0/ARG3__4_i_1205/O
                         net (fo=1, routed)           0.000    59.236    design_1_i/AlgM_0/U0/ARG3__4_i_1205_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.786 r  design_1_i/AlgM_0/U0/ARG3__4_i_1020/CO[3]
                         net (fo=1, routed)           0.000    59.786    design_1_i/AlgM_0/U0/ARG3__4_i_1020_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.900 r  design_1_i/AlgM_0/U0/ARG3__4_i_827/CO[3]
                         net (fo=1, routed)           0.000    59.900    design_1_i/AlgM_0/U0/ARG3__4_i_827_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.014 r  design_1_i/AlgM_0/U0/ARG3__4_i_637/CO[3]
                         net (fo=1, routed)           0.000    60.014    design_1_i/AlgM_0/U0/ARG3__4_i_637_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.128 r  design_1_i/AlgM_0/U0/ARG3__4_i_465/CO[3]
                         net (fo=1, routed)           0.000    60.128    design_1_i/AlgM_0/U0/ARG3__4_i_465_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.242 r  design_1_i/AlgM_0/U0/ARG3__4_i_326/CO[3]
                         net (fo=1, routed)           0.000    60.242    design_1_i/AlgM_0/U0/ARG3__4_i_326_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.356 r  design_1_i/AlgM_0/U0/ARG3__4_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.356    design_1_i/AlgM_0/U0/ARG3__4_i_321_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.470 r  design_1_i/AlgM_0/U0/ARG3__4_i_316/CO[3]
                         net (fo=1, routed)           0.000    60.470    design_1_i/AlgM_0/U0/ARG3__4_i_316_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.584 r  design_1_i/AlgM_0/U0/ARG3__4_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.584    design_1_i/AlgM_0/U0/ARG3__4_i_207_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.741 r  design_1_i/AlgM_0/U0/ARG3__4_i_206/CO[1]
                         net (fo=36, routed)          0.792    61.533    design_1_i/AlgM_0/U0/ARG3__4_i_206_n_2
    SLICE_X29Y57         LUT3 (Prop_lut3_I0_O)        0.329    61.862 r  design_1_i/AlgM_0/U0/ARG3__4_i_1202/O
                         net (fo=1, routed)           0.000    61.862    design_1_i/AlgM_0/U0/ARG3__4_i_1202_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.412 r  design_1_i/AlgM_0/U0/ARG3__4_i_1015/CO[3]
                         net (fo=1, routed)           0.000    62.412    design_1_i/AlgM_0/U0/ARG3__4_i_1015_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.526 r  design_1_i/AlgM_0/U0/ARG3__4_i_822/CO[3]
                         net (fo=1, routed)           0.000    62.526    design_1_i/AlgM_0/U0/ARG3__4_i_822_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.640 r  design_1_i/AlgM_0/U0/ARG3__4_i_632/CO[3]
                         net (fo=1, routed)           0.000    62.640    design_1_i/AlgM_0/U0/ARG3__4_i_632_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.754 r  design_1_i/AlgM_0/U0/ARG3__4_i_460/CO[3]
                         net (fo=1, routed)           0.000    62.754    design_1_i/AlgM_0/U0/ARG3__4_i_460_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.868 r  design_1_i/AlgM_0/U0/ARG3__4_i_311/CO[3]
                         net (fo=1, routed)           0.000    62.868    design_1_i/AlgM_0/U0/ARG3__4_i_311_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.982 r  design_1_i/AlgM_0/U0/ARG3__4_i_201/CO[3]
                         net (fo=1, routed)           0.000    62.982    design_1_i/AlgM_0/U0/ARG3__4_i_201_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.096 r  design_1_i/AlgM_0/U0/ARG3__4_i_196/CO[3]
                         net (fo=1, routed)           0.000    63.096    design_1_i/AlgM_0/U0/ARG3__4_i_196_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.210 r  design_1_i/AlgM_0/U0/ARG3__4_i_193/CO[3]
                         net (fo=1, routed)           0.000    63.210    design_1_i/AlgM_0/U0/ARG3__4_i_193_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.367 r  design_1_i/AlgM_0/U0/ARG3__4_i_109/CO[1]
                         net (fo=36, routed)          0.699    64.065    design_1_i/AlgM_0/U0/ARG3__4_i_109_n_2
    SLICE_X30Y63         LUT3 (Prop_lut3_I0_O)        0.329    64.394 r  design_1_i/AlgM_0/U0/ARG3__4_i_1199/O
                         net (fo=1, routed)           0.000    64.394    design_1_i/AlgM_0/U0/ARG3__4_i_1199_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.944 r  design_1_i/AlgM_0/U0/ARG3__4_i_1010/CO[3]
                         net (fo=1, routed)           0.000    64.944    design_1_i/AlgM_0/U0/ARG3__4_i_1010_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.058 r  design_1_i/AlgM_0/U0/ARG3__4_i_817/CO[3]
                         net (fo=1, routed)           0.000    65.058    design_1_i/AlgM_0/U0/ARG3__4_i_817_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  design_1_i/AlgM_0/U0/ARG3__4_i_627/CO[3]
                         net (fo=1, routed)           0.000    65.172    design_1_i/AlgM_0/U0/ARG3__4_i_627_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  design_1_i/AlgM_0/U0/ARG3__4_i_455/CO[3]
                         net (fo=1, routed)           0.000    65.286    design_1_i/AlgM_0/U0/ARG3__4_i_455_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  design_1_i/AlgM_0/U0/ARG3__4_i_306/CO[3]
                         net (fo=1, routed)           0.000    65.400    design_1_i/AlgM_0/U0/ARG3__4_i_306_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  design_1_i/AlgM_0/U0/ARG3__4_i_188/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/AlgM_0/U0/ARG3__4_i_188_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  design_1_i/AlgM_0/U0/ARG3__4_i_104/CO[3]
                         net (fo=1, routed)           0.000    65.628    design_1_i/AlgM_0/U0/ARG3__4_i_104_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  design_1_i/AlgM_0/U0/ARG3__4_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.742    design_1_i/AlgM_0/U0/ARG3__4_i_101_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.899 r  design_1_i/AlgM_0/U0/ARG3__4_i_100/CO[1]
                         net (fo=36, routed)          1.024    66.923    design_1_i/AlgM_0/U0/ARG3__4_i_100_n_2
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    67.252 r  design_1_i/AlgM_0/U0/ARG3__4_i_1196/O
                         net (fo=1, routed)           0.000    67.252    design_1_i/AlgM_0/U0/ARG3__4_i_1196_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.785 r  design_1_i/AlgM_0/U0/ARG3__4_i_1005/CO[3]
                         net (fo=1, routed)           0.000    67.785    design_1_i/AlgM_0/U0/ARG3__4_i_1005_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.902 r  design_1_i/AlgM_0/U0/ARG3__4_i_812/CO[3]
                         net (fo=1, routed)           0.000    67.902    design_1_i/AlgM_0/U0/ARG3__4_i_812_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.019 r  design_1_i/AlgM_0/U0/ARG3__4_i_622/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/AlgM_0/U0/ARG3__4_i_622_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.136 r  design_1_i/AlgM_0/U0/ARG3__4_i_450/CO[3]
                         net (fo=1, routed)           0.000    68.136    design_1_i/AlgM_0/U0/ARG3__4_i_450_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.253 r  design_1_i/AlgM_0/U0/ARG3__4_i_301/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/AlgM_0/U0/ARG3__4_i_301_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.370 r  design_1_i/AlgM_0/U0/ARG3__4_i_183/CO[3]
                         net (fo=1, routed)           0.000    68.370    design_1_i/AlgM_0/U0/ARG3__4_i_183_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.487 r  design_1_i/AlgM_0/U0/ARG3__4_i_95/CO[3]
                         net (fo=1, routed)           0.000    68.487    design_1_i/AlgM_0/U0/ARG3__4_i_95_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  design_1_i/AlgM_0/U0/ARG3__4_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.604    design_1_i/AlgM_0/U0/ARG3__4_i_35_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.761 r  design_1_i/AlgM_0/U0/ARG3__4_i_34/CO[1]
                         net (fo=36, routed)          0.916    69.677    design_1_i/AlgM_0/U0/ARG3__4_i_34_n_2
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.332    70.009 r  design_1_i/AlgM_0/U0/ARG3__4_i_1193/O
                         net (fo=1, routed)           0.000    70.009    design_1_i/AlgM_0/U0/ARG3__4_i_1193_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.559 r  design_1_i/AlgM_0/U0/ARG3__4_i_1004/CO[3]
                         net (fo=1, routed)           0.000    70.559    design_1_i/AlgM_0/U0/ARG3__4_i_1004_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  design_1_i/AlgM_0/U0/ARG3__4_i_811/CO[3]
                         net (fo=1, routed)           0.000    70.673    design_1_i/AlgM_0/U0/ARG3__4_i_811_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.787 r  design_1_i/AlgM_0/U0/ARG3__4_i_621/CO[3]
                         net (fo=1, routed)           0.000    70.787    design_1_i/AlgM_0/U0/ARG3__4_i_621_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.901 r  design_1_i/AlgM_0/U0/ARG3__4_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.901    design_1_i/AlgM_0/U0/ARG3__4_i_449_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.015 r  design_1_i/AlgM_0/U0/ARG3__4_i_300/CO[3]
                         net (fo=1, routed)           0.000    71.015    design_1_i/AlgM_0/U0/ARG3__4_i_300_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.129 r  design_1_i/AlgM_0/U0/ARG3__4_i_182/CO[3]
                         net (fo=1, routed)           0.000    71.129    design_1_i/AlgM_0/U0/ARG3__4_i_182_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.243 r  design_1_i/AlgM_0/U0/ARG3__4_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.243    design_1_i/AlgM_0/U0/ARG3__4_i_94_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.357 r  design_1_i/AlgM_0/U0/ARG3__4_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.357    design_1_i/AlgM_0/U0/ARG3__4_i_33_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.514 r  design_1_i/AlgM_0/U0/ARG3__4_i_14/CO[1]
                         net (fo=37, routed)          1.045    72.558    design_1_i/AlgM_0/U0/ARG3__4_i_14_n_2
    SLICE_X34Y65         LUT3 (Prop_lut3_I0_O)        0.329    72.887 r  design_1_i/AlgM_0/U0/ARG3__4_i_1074/O
                         net (fo=1, routed)           0.000    72.887    design_1_i/AlgM_0/U0/ARG3__4_i_1074_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.419 r  design_1_i/AlgM_0/U0/ARG3__4_i_876/CO[3]
                         net (fo=1, routed)           0.000    73.419    design_1_i/AlgM_0/U0/ARG3__4_i_876_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.533 r  design_1_i/AlgM_0/U0/ARG3__4_i_680/CO[3]
                         net (fo=1, routed)           0.000    73.533    design_1_i/AlgM_0/U0/ARG3__4_i_680_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.647 r  design_1_i/AlgM_0/U0/ARG3__4_i_499/CO[3]
                         net (fo=1, routed)           0.000    73.647    design_1_i/AlgM_0/U0/ARG3__4_i_499_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.761 r  design_1_i/AlgM_0/U0/ARG3__4_i_340/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/AlgM_0/U0/ARG3__4_i_340_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.875 r  design_1_i/AlgM_0/U0/ARG3__4_i_210/CO[3]
                         net (fo=1, routed)           0.000    73.875    design_1_i/AlgM_0/U0/ARG3__4_i_210_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.989 r  design_1_i/AlgM_0/U0/ARG3__4_i_110/CO[3]
                         net (fo=1, routed)           0.000    73.989    design_1_i/AlgM_0/U0/ARG3__4_i_110_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.103 r  design_1_i/AlgM_0/U0/ARG3__4_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.103    design_1_i/AlgM_0/U0/ARG3__4_i_42_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.260 r  design_1_i/AlgM_0/U0/ARG3__4_i_16/CO[1]
                         net (fo=37, routed)          1.099    75.359    design_1_i/AlgM_0/U0/ARG3__4_i_16_n_2
    SLICE_X32Y64         LUT3 (Prop_lut3_I0_O)        0.329    75.688 r  design_1_i/AlgM_0/U0/ARG3__4_i_1248/O
                         net (fo=1, routed)           0.000    75.688    design_1_i/AlgM_0/U0/ARG3__4_i_1248_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.238 r  design_1_i/AlgM_0/U0/ARG3__4_i_1075/CO[3]
                         net (fo=1, routed)           0.000    76.238    design_1_i/AlgM_0/U0/ARG3__4_i_1075_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.352 r  design_1_i/AlgM_0/U0/ARG3__4_i_881/CO[3]
                         net (fo=1, routed)           0.000    76.352    design_1_i/AlgM_0/U0/ARG3__4_i_881_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.466 r  design_1_i/AlgM_0/U0/ARG3__4_i_685/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/AlgM_0/U0/ARG3__4_i_685_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/AlgM_0/U0/ARG3__4_i_504/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/AlgM_0/U0/ARG3__4_i_504_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/AlgM_0/U0/ARG3__4_i_345/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/AlgM_0/U0/ARG3__4_i_345_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/AlgM_0/U0/ARG3__4_i_215/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/AlgM_0/U0/ARG3__4_i_215_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/AlgM_0/U0/ARG3__4_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/AlgM_0/U0/ARG3__4_i_115_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/AlgM_0/U0/ARG3__4_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/AlgM_0/U0/ARG3__4_i_49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.193 r  design_1_i/AlgM_0/U0/ARG3__4_i_18/CO[1]
                         net (fo=37, routed)          0.747    77.940    design_1_i/AlgM_0/U0/ARG3__4_i_18_n_2
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.329    78.269 r  design_1_i/AlgM_0/U0/ARG3__4_i_1251/O
                         net (fo=1, routed)           0.000    78.269    design_1_i/AlgM_0/U0/ARG3__4_i_1251_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.819 r  design_1_i/AlgM_0/U0/ARG3__4_i_1080/CO[3]
                         net (fo=1, routed)           0.000    78.819    design_1_i/AlgM_0/U0/ARG3__4_i_1080_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  design_1_i/AlgM_0/U0/ARG3__4_i_886/CO[3]
                         net (fo=1, routed)           0.000    78.933    design_1_i/AlgM_0/U0/ARG3__4_i_886_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  design_1_i/AlgM_0/U0/ARG3__4_i_690/CO[3]
                         net (fo=1, routed)           0.000    79.047    design_1_i/AlgM_0/U0/ARG3__4_i_690_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  design_1_i/AlgM_0/U0/ARG3__4_i_509/CO[3]
                         net (fo=1, routed)           0.000    79.161    design_1_i/AlgM_0/U0/ARG3__4_i_509_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  design_1_i/AlgM_0/U0/ARG3__4_i_350/CO[3]
                         net (fo=1, routed)           0.000    79.275    design_1_i/AlgM_0/U0/ARG3__4_i_350_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  design_1_i/AlgM_0/U0/ARG3__4_i_220/CO[3]
                         net (fo=1, routed)           0.009    79.398    design_1_i/AlgM_0/U0/ARG3__4_i_220_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.512 r  design_1_i/AlgM_0/U0/ARG3__4_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.512    design_1_i/AlgM_0/U0/ARG3__4_i_120_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.626 r  design_1_i/AlgM_0/U0/ARG3__4_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.626    design_1_i/AlgM_0/U0/ARG3__4_i_52_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.783 r  design_1_i/AlgM_0/U0/ARG3__4_i_19/CO[1]
                         net (fo=37, routed)          0.890    80.673    design_1_i/AlgM_0/U0/ARG3__4_i_19_n_2
    SLICE_X32Y74         LUT3 (Prop_lut3_I0_O)        0.329    81.002 r  design_1_i/AlgM_0/U0/ARG3__4_i_1254/O
                         net (fo=1, routed)           0.000    81.002    design_1_i/AlgM_0/U0/ARG3__4_i_1254_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.552 r  design_1_i/AlgM_0/U0/ARG3__4_i_1085/CO[3]
                         net (fo=1, routed)           0.009    81.561    design_1_i/AlgM_0/U0/ARG3__4_i_1085_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.675 r  design_1_i/AlgM_0/U0/ARG3__4_i_891/CO[3]
                         net (fo=1, routed)           0.000    81.675    design_1_i/AlgM_0/U0/ARG3__4_i_891_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.789 r  design_1_i/AlgM_0/U0/ARG3__4_i_695/CO[3]
                         net (fo=1, routed)           0.000    81.789    design_1_i/AlgM_0/U0/ARG3__4_i_695_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.903 r  design_1_i/AlgM_0/U0/ARG3__4_i_514/CO[3]
                         net (fo=1, routed)           0.000    81.903    design_1_i/AlgM_0/U0/ARG3__4_i_514_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.017 r  design_1_i/AlgM_0/U0/ARG3__4_i_355/CO[3]
                         net (fo=1, routed)           0.000    82.017    design_1_i/AlgM_0/U0/ARG3__4_i_355_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.131 r  design_1_i/AlgM_0/U0/ARG3__4_i_225/CO[3]
                         net (fo=1, routed)           0.000    82.131    design_1_i/AlgM_0/U0/ARG3__4_i_225_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.245 r  design_1_i/AlgM_0/U0/ARG3__4_i_125/CO[3]
                         net (fo=1, routed)           0.000    82.245    design_1_i/AlgM_0/U0/ARG3__4_i_125_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.359 r  design_1_i/AlgM_0/U0/ARG3__4_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.359    design_1_i/AlgM_0/U0/ARG3__4_i_55_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.516 r  design_1_i/AlgM_0/U0/ARG3__4_i_20/CO[1]
                         net (fo=37, routed)          0.741    83.257    design_1_i/AlgM_0/U0/ARG3__4_i_20_n_2
    SLICE_X31Y79         LUT3 (Prop_lut3_I0_O)        0.329    83.586 r  design_1_i/AlgM_0/U0/ARG3__4_i_1257/O
                         net (fo=1, routed)           0.000    83.586    design_1_i/AlgM_0/U0/ARG3__4_i_1257_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.136 r  design_1_i/AlgM_0/U0/ARG3__4_i_1090/CO[3]
                         net (fo=1, routed)           0.000    84.136    design_1_i/AlgM_0/U0/ARG3__4_i_1090_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.250 r  design_1_i/AlgM_0/U0/ARG3__4_i_896/CO[3]
                         net (fo=1, routed)           0.000    84.250    design_1_i/AlgM_0/U0/ARG3__4_i_896_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.364 r  design_1_i/AlgM_0/U0/ARG3__4_i_700/CO[3]
                         net (fo=1, routed)           0.000    84.364    design_1_i/AlgM_0/U0/ARG3__4_i_700_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.478 r  design_1_i/AlgM_0/U0/ARG3__4_i_519/CO[3]
                         net (fo=1, routed)           0.000    84.478    design_1_i/AlgM_0/U0/ARG3__4_i_519_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.592 r  design_1_i/AlgM_0/U0/ARG3__4_i_360/CO[3]
                         net (fo=1, routed)           0.000    84.592    design_1_i/AlgM_0/U0/ARG3__4_i_360_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.706 r  design_1_i/AlgM_0/U0/ARG3__4_i_230/CO[3]
                         net (fo=1, routed)           0.000    84.706    design_1_i/AlgM_0/U0/ARG3__4_i_230_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.820 r  design_1_i/AlgM_0/U0/ARG3__4_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.820    design_1_i/AlgM_0/U0/ARG3__4_i_130_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.934 r  design_1_i/AlgM_0/U0/ARG3__4_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.934    design_1_i/AlgM_0/U0/ARG3__4_i_58_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.091 r  design_1_i/AlgM_0/U0/ARG3__4_i_21/CO[1]
                         net (fo=37, routed)          0.916    86.007    design_1_i/AlgM_0/U0/ARG3__4_i_21_n_2
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.329    86.336 r  design_1_i/AlgM_0/U0/ARG3__4_i_1260/O
                         net (fo=1, routed)           0.000    86.336    design_1_i/AlgM_0/U0/ARG3__4_i_1260_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.886 r  design_1_i/AlgM_0/U0/ARG3__4_i_1095/CO[3]
                         net (fo=1, routed)           0.000    86.886    design_1_i/AlgM_0/U0/ARG3__4_i_1095_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  design_1_i/AlgM_0/U0/ARG3__4_i_901/CO[3]
                         net (fo=1, routed)           0.000    87.000    design_1_i/AlgM_0/U0/ARG3__4_i_901_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.114 r  design_1_i/AlgM_0/U0/ARG3__4_i_705/CO[3]
                         net (fo=1, routed)           0.000    87.114    design_1_i/AlgM_0/U0/ARG3__4_i_705_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.228 r  design_1_i/AlgM_0/U0/ARG3__4_i_524/CO[3]
                         net (fo=1, routed)           0.000    87.228    design_1_i/AlgM_0/U0/ARG3__4_i_524_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.342 r  design_1_i/AlgM_0/U0/ARG3__4_i_365/CO[3]
                         net (fo=1, routed)           0.000    87.342    design_1_i/AlgM_0/U0/ARG3__4_i_365_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.456 r  design_1_i/AlgM_0/U0/ARG3__4_i_235/CO[3]
                         net (fo=1, routed)           0.000    87.456    design_1_i/AlgM_0/U0/ARG3__4_i_235_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.570 r  design_1_i/AlgM_0/U0/ARG3__4_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.570    design_1_i/AlgM_0/U0/ARG3__4_i_135_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.684 r  design_1_i/AlgM_0/U0/ARG3__4_i_66/CO[3]
                         net (fo=1, routed)           0.000    87.684    design_1_i/AlgM_0/U0/ARG3__4_i_66_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.841 r  design_1_i/AlgM_0/U0/ARG3__4_i_23/CO[1]
                         net (fo=37, routed)          0.939    88.780    design_1_i/AlgM_0/U0/ARG3__4_i_23_n_2
    SLICE_X34Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.565 r  design_1_i/AlgM_0/U0/ARG3__4_i_1100/CO[3]
                         net (fo=1, routed)           0.000    89.565    design_1_i/AlgM_0/U0/ARG3__4_i_1100_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.679 r  design_1_i/AlgM_0/U0/ARG3__4_i_906/CO[3]
                         net (fo=1, routed)           0.000    89.679    design_1_i/AlgM_0/U0/ARG3__4_i_906_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.793 r  design_1_i/AlgM_0/U0/ARG3__4_i_710/CO[3]
                         net (fo=1, routed)           0.000    89.793    design_1_i/AlgM_0/U0/ARG3__4_i_710_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.907 r  design_1_i/AlgM_0/U0/ARG3__4_i_529/CO[3]
                         net (fo=1, routed)           0.000    89.907    design_1_i/AlgM_0/U0/ARG3__4_i_529_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.021 r  design_1_i/AlgM_0/U0/ARG3__4_i_370/CO[3]
                         net (fo=1, routed)           0.000    90.021    design_1_i/AlgM_0/U0/ARG3__4_i_370_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.135 r  design_1_i/AlgM_0/U0/ARG3__4_i_240/CO[3]
                         net (fo=1, routed)           0.000    90.135    design_1_i/AlgM_0/U0/ARG3__4_i_240_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.249 r  design_1_i/AlgM_0/U0/ARG3__4_i_140/CO[3]
                         net (fo=1, routed)           0.000    90.249    design_1_i/AlgM_0/U0/ARG3__4_i_140_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.363 r  design_1_i/AlgM_0/U0/ARG3__4_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.363    design_1_i/AlgM_0/U0/ARG3__4_i_69_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.520 r  design_1_i/AlgM_0/U0/ARG3__4_i_24/CO[1]
                         net (fo=37, routed)          0.854    91.375    design_1_i/AlgM_0/U0/ARG3__4_i_24_n_2
    SLICE_X35Y80         LUT3 (Prop_lut3_I0_O)        0.329    91.704 r  design_1_i/AlgM_0/U0/ARG3__4_i_1266/O
                         net (fo=1, routed)           0.000    91.704    design_1_i/AlgM_0/U0/ARG3__4_i_1266_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.254 r  design_1_i/AlgM_0/U0/ARG3__4_i_1105/CO[3]
                         net (fo=1, routed)           0.000    92.254    design_1_i/AlgM_0/U0/ARG3__4_i_1105_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.368 r  design_1_i/AlgM_0/U0/ARG3__4_i_911/CO[3]
                         net (fo=1, routed)           0.000    92.368    design_1_i/AlgM_0/U0/ARG3__4_i_911_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.482 r  design_1_i/AlgM_0/U0/ARG3__4_i_715/CO[3]
                         net (fo=1, routed)           0.000    92.482    design_1_i/AlgM_0/U0/ARG3__4_i_715_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.596 r  design_1_i/AlgM_0/U0/ARG3__4_i_534/CO[3]
                         net (fo=1, routed)           0.000    92.596    design_1_i/AlgM_0/U0/ARG3__4_i_534_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.710 r  design_1_i/AlgM_0/U0/ARG3__4_i_375/CO[3]
                         net (fo=1, routed)           0.000    92.710    design_1_i/AlgM_0/U0/ARG3__4_i_375_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.824 r  design_1_i/AlgM_0/U0/ARG3__4_i_245/CO[3]
                         net (fo=1, routed)           0.000    92.824    design_1_i/AlgM_0/U0/ARG3__4_i_245_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.938 r  design_1_i/AlgM_0/U0/ARG3__4_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.938    design_1_i/AlgM_0/U0/ARG3__4_i_145_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.052 r  design_1_i/AlgM_0/U0/ARG3__4_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__4_i_72_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.209 r  design_1_i/AlgM_0/U0/ARG3__4_i_25/CO[1]
                         net (fo=37, routed)          0.920    94.128    design_1_i/AlgM_0/U0/ARG3__4_i_25_n_2
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.329    94.457 r  design_1_i/AlgM_0/U0/ARG3__4_i_1269/O
                         net (fo=1, routed)           0.000    94.457    design_1_i/AlgM_0/U0/ARG3__4_i_1269_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.990 r  design_1_i/AlgM_0/U0/ARG3__4_i_1110/CO[3]
                         net (fo=1, routed)           0.000    94.990    design_1_i/AlgM_0/U0/ARG3__4_i_1110_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.107 r  design_1_i/AlgM_0/U0/ARG3__4_i_916/CO[3]
                         net (fo=1, routed)           0.000    95.107    design_1_i/AlgM_0/U0/ARG3__4_i_916_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.224 r  design_1_i/AlgM_0/U0/ARG3__4_i_720/CO[3]
                         net (fo=1, routed)           0.000    95.224    design_1_i/AlgM_0/U0/ARG3__4_i_720_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.341 r  design_1_i/AlgM_0/U0/ARG3__4_i_539/CO[3]
                         net (fo=1, routed)           0.000    95.341    design_1_i/AlgM_0/U0/ARG3__4_i_539_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.458 r  design_1_i/AlgM_0/U0/ARG3__4_i_380/CO[3]
                         net (fo=1, routed)           0.000    95.458    design_1_i/AlgM_0/U0/ARG3__4_i_380_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.575 r  design_1_i/AlgM_0/U0/ARG3__4_i_250/CO[3]
                         net (fo=1, routed)           0.000    95.575    design_1_i/AlgM_0/U0/ARG3__4_i_250_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.692 r  design_1_i/AlgM_0/U0/ARG3__4_i_150/CO[3]
                         net (fo=1, routed)           0.000    95.692    design_1_i/AlgM_0/U0/ARG3__4_i_150_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.809 r  design_1_i/AlgM_0/U0/ARG3__4_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.809    design_1_i/AlgM_0/U0/ARG3__4_i_75_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    96.063 f  design_1_i/AlgM_0/U0/ARG3__4_i_26/CO[0]
                         net (fo=3, routed)           0.486    96.549    design_1_i/AlgM_0/U0/ARG3__4_i_26_n_3
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.367    96.916 r  design_1_i/AlgM_0/U0/ARG3__4_i_61/O
                         net (fo=1, routed)           0.189    97.106    design_1_i/AlgM_0/U0/ARG3__4_i_61_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    97.686 r  design_1_i/AlgM_0/U0/ARG3__4_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.686    design_1_i/AlgM_0/U0/ARG3__4_i_22_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.800 r  design_1_i/AlgM_0/U0/ARG3__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.800    design_1_i/AlgM_0/U0/ARG3__4_i_17_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.914 r  design_1_i/AlgM_0/U0/ARG3__4_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.914    design_1_i/AlgM_0/U0/ARG3__4_i_15_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.028 r  design_1_i/AlgM_0/U0/ARG3__4_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.028    design_1_i/AlgM_0/U0/ARG3__4_i_264_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.142 r  design_1_i/AlgM_0/U0/ARG3__4_i_164/CO[3]
                         net (fo=1, routed)           0.000    98.142    design_1_i/AlgM_0/U0/ARG3__4_i_164_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.256 r  design_1_i/AlgM_0/U0/ARG3__4_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.256    design_1_i/AlgM_0/U0/ARG3__4_i_86_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.370 r  design_1_i/AlgM_0/U0/ARG3__4_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.370    design_1_i/AlgM_0/U0/ARG3__4_i_28_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    98.683 r  design_1_i/AlgM_0/U0/ARG3__4_i_13/O[3]
                         net (fo=1, routed)           0.309    98.992    design_1_i/AlgM_0/U0/ARG3__4_i_13_n_4
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.306    99.298 r  design_1_i/AlgM_0/U0/ARG3__4_i_1/O
                         net (fo=16, routed)          1.048   100.346    design_1_i/AlgM_0/U0/B[10]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   104.002 r  design_1_i/AlgM_0/U0/ARG3__4/P[32]
                         net (fo=28, routed)          0.968   104.970    design_1_i/AlgM_0/U0/ARG3__4_n_73
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[7])
                                                      2.098   107.068 f  design_1_i/AlgM_0/U0/ARG2__1/P[7]
                         net (fo=26, routed)          1.354   108.422    design_1_i/AlgM_0/U0/ARG2__1_n_98
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.124   108.546 r  design_1_i/AlgM_0/U0/newPos_z[3]_i_161/O
                         net (fo=1, routed)           0.861   109.407    design_1_i/AlgM_0/U0/newPos_z[3]_i_161_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   109.933 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000   109.933    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_127_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.047 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   110.047    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_95_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.360 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_50/O[3]
                         net (fo=3, routed)           0.567   110.927    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_50_n_4
    SLICE_X53Y95         LUT3 (Prop_lut3_I2_O)        0.306   111.233 r  design_1_i/AlgM_0/U0/newPos_z[3]_i_80/O
                         net (fo=3, routed)           0.519   111.753    design_1_i/AlgM_0/U0/newPos_z[3]_i_80_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124   111.877 r  design_1_i/AlgM_0/U0/newPos_z[3]_i_36/O
                         net (fo=2, routed)           0.967   112.844    design_1_i/AlgM_0/U0/newPos_z[3]_i_36_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124   112.968 r  design_1_i/AlgM_0/U0/newPos_z[3]_i_40/O
                         net (fo=1, routed)           0.000   112.968    design_1_i/AlgM_0/U0/newPos_z[3]_i_40_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.369 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   113.369    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_19_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.483 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.483    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_10_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.597 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.597    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_8_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.711 r  design_1_i/AlgM_0/U0/newPos_z_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.711    design_1_i/AlgM_0/U0/newPos_z_reg[7]_i_8_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   113.950 f  design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_8/O[2]
                         net (fo=18, routed)          0.855   114.805    design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_8_n_5
    SLICE_X49Y102        LUT3 (Prop_lut3_I0_O)        0.302   115.107 r  design_1_i/AlgM_0/U0/newPos_z[21]_i_174/O
                         net (fo=1, routed)           0.950   116.057    design_1_i/AlgM_0/U0/newPos_z[21]_i_174_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   116.583 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_145/CO[3]
                         net (fo=1, routed)           0.000   116.583    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_145_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.697 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_118/CO[3]
                         net (fo=1, routed)           0.000   116.697    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_118_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.031 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_91/O[1]
                         net (fo=3, routed)           0.791   117.821    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_91_n_6
    SLICE_X56Y104        LUT3 (Prop_lut3_I0_O)        0.303   118.124 r  design_1_i/AlgM_0/U0/newPos_z[21]_i_63/O
                         net (fo=1, routed)           0.629   118.753    design_1_i/AlgM_0/U0/newPos_z[21]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.279 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000   119.279    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_40_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.613 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_25/O[1]
                         net (fo=3, routed)           0.808   120.421    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_25_n_6
    SLICE_X52Y103        LUT4 (Prop_lut4_I1_O)        0.303   120.724 r  design_1_i/AlgM_0/U0/newPos_z[21]_i_38/O
                         net (fo=1, routed)           0.000   120.724    design_1_i/AlgM_0/U0/newPos_z[21]_i_38_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.257 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000   121.257    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_22_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.511 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_17/CO[0]
                         net (fo=27, routed)          0.993   122.504    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_17_n_3
    SLICE_X46Y102        LUT5 (Prop_lut5_I3_O)        0.367   122.871 r  design_1_i/AlgM_0/U0/newPos_z[7]_i_22/O
                         net (fo=1, routed)           0.000   122.871    design_1_i/AlgM_0/U0/newPos_z[7]_i_22_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   123.384 r  design_1_i/AlgM_0/U0/newPos_z_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.384    design_1_i/AlgM_0/U0/newPos_z_reg[7]_i_9_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.501 r  design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.501    design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_9_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.618 r  design_1_i/AlgM_0/U0/newPos_z_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.618    design_1_i/AlgM_0/U0/newPos_z_reg[15]_i_9_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.735 r  design_1_i/AlgM_0/U0/newPos_z_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.735    design_1_i/AlgM_0/U0/newPos_z_reg[19]_i_9_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.852 r  design_1_i/AlgM_0/U0/newPos_z_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.000   123.852    design_1_i/AlgM_0/U0/newPos_z_reg[20]_i_12_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   124.175 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_5/O[1]
                         net (fo=3, routed)           0.445   124.621    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_5_n_6
    SLICE_X49Y105        LUT5 (Prop_lut5_I0_O)        0.306   124.927 r  design_1_i/AlgM_0/U0/newPos_z[20]_i_3/O
                         net (fo=1, routed)           0.477   125.404    design_1_i/AlgM_0/U0/newPos_z[20]_i_3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   125.789 r  design_1_i/AlgM_0/U0/newPos_z_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.789    design_1_i/AlgM_0/U0/newPos_z_reg[20]_i_2_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   126.060 f  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_2/CO[0]
                         net (fo=1, routed)           0.631   126.690    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_2_n_3
    SLICE_X49Y107        LUT2 (Prop_lut2_I1_O)        0.398   127.088 r  design_1_i/AlgM_0/U0/newPos_z[21]_i_1/O
                         net (fo=1, routed)           0.000   127.088    design_1_i/AlgM_0/U0/newPos_z[21]_i_1_n_0
    SLICE_X49Y107        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.550    81.591    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X49Y107        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[21]/C
                         clock pessimism              0.482    82.073    
                         clock uncertainty           -0.112    81.961    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)        0.075    82.036    design_1_i/AlgM_0/U0/newPos_z_reg[21]
  -------------------------------------------------------------------
                         required time                         82.036    
                         arrival time                        -127.089    
  -------------------------------------------------------------------
                         slack                                -45.053    

Slack (VIOLATED) :        -44.706ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_x_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        127.756ns  (logic 82.973ns (64.946%)  route 44.783ns (35.054%))
  Logic Levels:           365  (CARRY4=327 DSP48E1=3 LUT1=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 81.835 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.101    -0.718    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y9           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.291 r  design_1_i/AlgM_0/U0/ARG3/P[32]
                         net (fo=12, routed)          0.796     4.087    design_1_i/AlgM_0/U0/ARG3_n_73
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.185 r  design_1_i/AlgM_0/U0/ARG1/P[32]
                         net (fo=2, routed)           1.290     7.475    design_1_i/AlgM_0/U0/ARG1_n_73
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.001 r  design_1_i/AlgM_0/U0/ARG3__0_i_946/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_1_i/AlgM_0/U0/ARG3__0_i_946_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_1_i/AlgM_0/U0/ARG3__0_i_745/CO[3]
                         net (fo=1, routed)           0.000     8.115    design_1_i/AlgM_0/U0/ARG3__0_i_745_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  design_1_i/AlgM_0/U0/ARG3__0_i_559/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/AlgM_0/U0/ARG3__0_i_559_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  design_1_i/AlgM_0/U0/ARG3__0_i_395/CO[3]
                         net (fo=1, routed)           0.000     8.343    design_1_i/AlgM_0/U0/ARG3__0_i_395_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  design_1_i/AlgM_0/U0/ARG3__0_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/AlgM_0/U0/ARG3__0_i_260_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/AlgM_0/U0/ARG3__0_i_156_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/AlgM_0/U0/ARG3__0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/AlgM_0/U0/ARG3__0_i_77_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  design_1_i/AlgM_0/U0/ARG3__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.799    design_1_i/AlgM_0/U0/ARG3__0_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.070 r  design_1_i/AlgM_0/U0/ARG3__0_i_12/CO[0]
                         net (fo=37, routed)          0.963    10.033    design_1_i/AlgM_0/U0/ARG00_in[32]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.877 r  design_1_i/AlgM_0/U0/ARG3__0_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/AlgM_0/U0/ARG3__0_i_1360_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  design_1_i/AlgM_0/U0/ARG3__0_i_1211/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/AlgM_0/U0/ARG3__0_i_1211_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  design_1_i/AlgM_0/U0/ARG3__0_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.111    design_1_i/AlgM_0/U0/ARG3__0_i_1019_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  design_1_i/AlgM_0/U0/ARG3__0_i_821/CO[3]
                         net (fo=1, routed)           0.000    11.228    design_1_i/AlgM_0/U0/ARG3__0_i_821_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  design_1_i/AlgM_0/U0/ARG3__0_i_626/CO[3]
                         net (fo=1, routed)           0.000    11.345    design_1_i/AlgM_0/U0/ARG3__0_i_626_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.462 r  design_1_i/AlgM_0/U0/ARG3__0_i_449/CO[3]
                         net (fo=1, routed)           0.000    11.462    design_1_i/AlgM_0/U0/ARG3__0_i_449_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.579 r  design_1_i/AlgM_0/U0/ARG3__0_i_295/CO[3]
                         net (fo=1, routed)           0.000    11.579    design_1_i/AlgM_0/U0/ARG3__0_i_295_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  design_1_i/AlgM_0/U0/ARG3__0_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.696    design_1_i/AlgM_0/U0/ARG3__0_i_175_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.853 r  design_1_i/AlgM_0/U0/ARG3__0_i_91/CO[1]
                         net (fo=36, routed)          1.069    12.921    design_1_i/AlgM_0/U0/ARG00_in[31]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    13.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1365/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/AlgM_0/U0/ARG3__0_i_1365_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/AlgM_0/U0/ARG3__0_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/AlgM_0/U0/ARG3__0_i_1216_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/AlgM_0/U0/ARG3__0_i_1024/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/AlgM_0/U0/ARG3__0_i_1024_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/AlgM_0/U0/ARG3__0_i_826/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/AlgM_0/U0/ARG3__0_i_826_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/AlgM_0/U0/ARG3__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/AlgM_0/U0/ARG3__0_i_631_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_454/CO[3]
                         net (fo=1, routed)           0.000    14.279    design_1_i/AlgM_0/U0/ARG3__0_i_454_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.393 r  design_1_i/AlgM_0/U0/ARG3__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    14.393    design_1_i/AlgM_0/U0/ARG3__0_i_300_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.507 r  design_1_i/AlgM_0/U0/ARG3__0_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.507    design_1_i/AlgM_0/U0/ARG3__0_i_178_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_92/CO[1]
                         net (fo=36, routed)          0.807    15.471    design_1_i/AlgM_0/U0/ARG00_in[30]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    15.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1450/O
                         net (fo=1, routed)           0.000    15.800    design_1_i/AlgM_0/U0/ARG3__0_i_1450_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1370/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_1_i/AlgM_0/U0/ARG3__0_i_1370_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1221/CO[3]
                         net (fo=1, routed)           0.000    16.464    design_1_i/AlgM_0/U0/ARG3__0_i_1221_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1029/CO[3]
                         net (fo=1, routed)           0.000    16.578    design_1_i/AlgM_0/U0/ARG3__0_i_1029_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_831/CO[3]
                         net (fo=1, routed)           0.000    16.692    design_1_i/AlgM_0/U0/ARG3__0_i_831_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_636/CO[3]
                         net (fo=1, routed)           0.000    16.806    design_1_i/AlgM_0/U0/ARG3__0_i_636_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_459/CO[3]
                         net (fo=1, routed)           0.000    16.920    design_1_i/AlgM_0/U0/ARG3__0_i_459_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.034    design_1_i/AlgM_0/U0/ARG3__0_i_305_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    17.148    design_1_i/AlgM_0/U0/ARG3__0_i_181_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_93/CO[1]
                         net (fo=36, routed)          0.937    18.242    design_1_i/AlgM_0/U0/ARG00_in[29]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_1487/O
                         net (fo=1, routed)           0.000    18.571    design_1_i/AlgM_0/U0/ARG3__0_i_1487_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.121 r  design_1_i/AlgM_0/U0/ARG3__0_i_1422/CO[3]
                         net (fo=1, routed)           0.000    19.121    design_1_i/AlgM_0/U0/ARG3__0_i_1422_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.235 r  design_1_i/AlgM_0/U0/ARG3__0_i_1340/CO[3]
                         net (fo=1, routed)           0.000    19.235    design_1_i/AlgM_0/U0/ARG3__0_i_1340_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  design_1_i/AlgM_0/U0/ARG3__0_i_1191/CO[3]
                         net (fo=1, routed)           0.000    19.349    design_1_i/AlgM_0/U0/ARG3__0_i_1191_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.463 r  design_1_i/AlgM_0/U0/ARG3__0_i_999/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/AlgM_0/U0/ARG3__0_i_999_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  design_1_i/AlgM_0/U0/ARG3__0_i_801/CO[3]
                         net (fo=1, routed)           0.000    19.577    design_1_i/AlgM_0/U0/ARG3__0_i_801_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  design_1_i/AlgM_0/U0/ARG3__0_i_606/CO[3]
                         net (fo=1, routed)           0.000    19.691    design_1_i/AlgM_0/U0/ARG3__0_i_606_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_429/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/AlgM_0/U0/ARG3__0_i_429_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  design_1_i/AlgM_0/U0/ARG3__0_i_283/CO[3]
                         net (fo=1, routed)           0.000    19.919    design_1_i/AlgM_0/U0/ARG3__0_i_283_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.076 r  design_1_i/AlgM_0/U0/ARG3__0_i_171/CO[1]
                         net (fo=36, routed)          0.912    20.987    design_1_i/AlgM_0/U0/ARG00_in[28]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.316 r  design_1_i/AlgM_0/U0/ARG3__0_i_1490/O
                         net (fo=1, routed)           0.000    21.316    design_1_i/AlgM_0/U0/ARG3__0_i_1490_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.849 r  design_1_i/AlgM_0/U0/ARG3__0_i_1427/CO[3]
                         net (fo=1, routed)           0.000    21.849    design_1_i/AlgM_0/U0/ARG3__0_i_1427_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  design_1_i/AlgM_0/U0/ARG3__0_i_1345/CO[3]
                         net (fo=1, routed)           0.000    21.966    design_1_i/AlgM_0/U0/ARG3__0_i_1345_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  design_1_i/AlgM_0/U0/ARG3__0_i_1196/CO[3]
                         net (fo=1, routed)           0.000    22.083    design_1_i/AlgM_0/U0/ARG3__0_i_1196_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.200 r  design_1_i/AlgM_0/U0/ARG3__0_i_1004/CO[3]
                         net (fo=1, routed)           0.000    22.200    design_1_i/AlgM_0/U0/ARG3__0_i_1004_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.317 r  design_1_i/AlgM_0/U0/ARG3__0_i_806/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/AlgM_0/U0/ARG3__0_i_806_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/AlgM_0/U0/ARG3__0_i_611/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/AlgM_0/U0/ARG3__0_i_611_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/AlgM_0/U0/ARG3__0_i_434/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/AlgM_0/U0/ARG3__0_i_434_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_286/CO[3]
                         net (fo=1, routed)           0.000    22.668    design_1_i/AlgM_0/U0/ARG3__0_i_286_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_172/CO[1]
                         net (fo=36, routed)          1.044    23.869    design_1_i/AlgM_0/U0/ARG00_in[27]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.332    24.201 r  design_1_i/AlgM_0/U0/ARG3__0_i_1436/O
                         net (fo=1, routed)           0.000    24.201    design_1_i/AlgM_0/U0/ARG3__0_i_1436_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.733 r  design_1_i/AlgM_0/U0/ARG3__0_i_1350/CO[3]
                         net (fo=1, routed)           0.000    24.733    design_1_i/AlgM_0/U0/ARG3__0_i_1350_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.847 r  design_1_i/AlgM_0/U0/ARG3__0_i_1201/CO[3]
                         net (fo=1, routed)           0.000    24.847    design_1_i/AlgM_0/U0/ARG3__0_i_1201_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.961 r  design_1_i/AlgM_0/U0/ARG3__0_i_1009/CO[3]
                         net (fo=1, routed)           0.000    24.961    design_1_i/AlgM_0/U0/ARG3__0_i_1009_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.075 r  design_1_i/AlgM_0/U0/ARG3__0_i_811/CO[3]
                         net (fo=1, routed)           0.000    25.075    design_1_i/AlgM_0/U0/ARG3__0_i_811_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_616/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/AlgM_0/U0/ARG3__0_i_616_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_439/CO[3]
                         net (fo=1, routed)           0.000    25.303    design_1_i/AlgM_0/U0/ARG3__0_i_439_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.417    design_1_i/AlgM_0/U0/ARG3__0_i_289_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.574 r  design_1_i/AlgM_0/U0/ARG3__0_i_173/CO[1]
                         net (fo=36, routed)          1.046    26.621    design_1_i/AlgM_0/U0/ARG00_in[26]
    SLICE_X42Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.421 r  design_1_i/AlgM_0/U0/ARG3__0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    27.421    design_1_i/AlgM_0/U0/ARG3__0_i_1437_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.538 r  design_1_i/AlgM_0/U0/ARG3__0_i_1355/CO[3]
                         net (fo=1, routed)           0.000    27.538    design_1_i/AlgM_0/U0/ARG3__0_i_1355_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.655 r  design_1_i/AlgM_0/U0/ARG3__0_i_1206/CO[3]
                         net (fo=1, routed)           0.000    27.655    design_1_i/AlgM_0/U0/ARG3__0_i_1206_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.772 r  design_1_i/AlgM_0/U0/ARG3__0_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.772    design_1_i/AlgM_0/U0/ARG3__0_i_1014_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.889 r  design_1_i/AlgM_0/U0/ARG3__0_i_816/CO[3]
                         net (fo=1, routed)           0.000    27.889    design_1_i/AlgM_0/U0/ARG3__0_i_816_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.006 r  design_1_i/AlgM_0/U0/ARG3__0_i_621/CO[3]
                         net (fo=1, routed)           0.009    28.015    design_1_i/AlgM_0/U0/ARG3__0_i_621_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.132    design_1_i/AlgM_0/U0/ARG3__0_i_444_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_292/CO[3]
                         net (fo=1, routed)           0.000    28.249    design_1_i/AlgM_0/U0/ARG3__0_i_292_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_174/CO[1]
                         net (fo=36, routed)          0.890    29.296    design_1_i/AlgM_0/U0/ARG00_in[25]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.628 r  design_1_i/AlgM_0/U0/ARG3__0_i_1502/O
                         net (fo=1, routed)           0.000    29.628    design_1_i/AlgM_0/U0/ARG3__0_i_1502_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  design_1_i/AlgM_0/U0/ARG3__0_i_1466/CO[3]
                         net (fo=1, routed)           0.000    30.178    design_1_i/AlgM_0/U0/ARG3__0_i_1466_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  design_1_i/AlgM_0/U0/ARG3__0_i_1402/CO[3]
                         net (fo=1, routed)           0.000    30.292    design_1_i/AlgM_0/U0/ARG3__0_i_1402_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_1320/CO[3]
                         net (fo=1, routed)           0.000    30.406    design_1_i/AlgM_0/U0/ARG3__0_i_1320_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    30.520    design_1_i/AlgM_0/U0/ARG3__0_i_1171_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  design_1_i/AlgM_0/U0/ARG3__0_i_979/CO[3]
                         net (fo=1, routed)           0.000    30.634    design_1_i/AlgM_0/U0/ARG3__0_i_979_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  design_1_i/AlgM_0/U0/ARG3__0_i_781/CO[3]
                         net (fo=1, routed)           0.009    30.757    design_1_i/AlgM_0/U0/ARG3__0_i_781_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.871    design_1_i/AlgM_0/U0/ARG3__0_i_586_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.985 r  design_1_i/AlgM_0/U0/ARG3__0_i_417/CO[3]
                         net (fo=1, routed)           0.000    30.985    design_1_i/AlgM_0/U0/ARG3__0_i_417_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.142 r  design_1_i/AlgM_0/U0/ARG3__0_i_279/CO[1]
                         net (fo=36, routed)          0.930    32.071    design_1_i/AlgM_0/U0/ARG00_in[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.400 r  design_1_i/AlgM_0/U0/ARG3__0_i_1505/O
                         net (fo=1, routed)           0.000    32.400    design_1_i/AlgM_0/U0/ARG3__0_i_1505_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.933 r  design_1_i/AlgM_0/U0/ARG3__0_i_1471/CO[3]
                         net (fo=1, routed)           0.000    32.933    design_1_i/AlgM_0/U0/ARG3__0_i_1471_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1407/CO[3]
                         net (fo=1, routed)           0.009    33.059    design_1_i/AlgM_0/U0/ARG3__0_i_1407_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  design_1_i/AlgM_0/U0/ARG3__0_i_1325/CO[3]
                         net (fo=1, routed)           0.000    33.176    design_1_i/AlgM_0/U0/ARG3__0_i_1325_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.293 r  design_1_i/AlgM_0/U0/ARG3__0_i_1176/CO[3]
                         net (fo=1, routed)           0.000    33.293    design_1_i/AlgM_0/U0/ARG3__0_i_1176_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.410 r  design_1_i/AlgM_0/U0/ARG3__0_i_984/CO[3]
                         net (fo=1, routed)           0.000    33.410    design_1_i/AlgM_0/U0/ARG3__0_i_984_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  design_1_i/AlgM_0/U0/ARG3__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    33.527    design_1_i/AlgM_0/U0/ARG3__0_i_786_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  design_1_i/AlgM_0/U0/ARG3__0_i_591/CO[3]
                         net (fo=1, routed)           0.000    33.644    design_1_i/AlgM_0/U0/ARG3__0_i_591_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.761 r  design_1_i/AlgM_0/U0/ARG3__0_i_420/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/AlgM_0/U0/ARG3__0_i_420_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.918 r  design_1_i/AlgM_0/U0/ARG3__0_i_280/CO[1]
                         net (fo=36, routed)          1.040    34.958    design_1_i/AlgM_0/U0/ARG00_in[23]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.332    35.290 r  design_1_i/AlgM_0/U0/ARG3__0_i_1480/O
                         net (fo=1, routed)           0.000    35.290    design_1_i/AlgM_0/U0/ARG3__0_i_1480_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.822 r  design_1_i/AlgM_0/U0/ARG3__0_i_1412/CO[3]
                         net (fo=1, routed)           0.000    35.822    design_1_i/AlgM_0/U0/ARG3__0_i_1412_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  design_1_i/AlgM_0/U0/ARG3__0_i_1330/CO[3]
                         net (fo=1, routed)           0.000    35.936    design_1_i/AlgM_0/U0/ARG3__0_i_1330_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    36.050    design_1_i/AlgM_0/U0/ARG3__0_i_1181_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_989/CO[3]
                         net (fo=1, routed)           0.000    36.164    design_1_i/AlgM_0/U0/ARG3__0_i_989_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_791/CO[3]
                         net (fo=1, routed)           0.000    36.278    design_1_i/AlgM_0/U0/ARG3__0_i_791_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    36.392    design_1_i/AlgM_0/U0/ARG3__0_i_596_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_423/CO[3]
                         net (fo=1, routed)           0.000    36.506    design_1_i/AlgM_0/U0/ARG3__0_i_423_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.663 r  design_1_i/AlgM_0/U0/ARG3__0_i_281/CO[1]
                         net (fo=36, routed)          0.807    37.471    design_1_i/AlgM_0/U0/ARG00_in[22]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.329    37.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1499/O
                         net (fo=1, routed)           0.000    37.800    design_1_i/AlgM_0/U0/ARG3__0_i_1499_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1458/CO[3]
                         net (fo=1, routed)           0.000    38.350    design_1_i/AlgM_0/U0/ARG3__0_i_1458_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    38.464    design_1_i/AlgM_0/U0/ARG3__0_i_1417_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1335/CO[3]
                         net (fo=1, routed)           0.000    38.578    design_1_i/AlgM_0/U0/ARG3__0_i_1335_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_1186/CO[3]
                         net (fo=1, routed)           0.000    38.692    design_1_i/AlgM_0/U0/ARG3__0_i_1186_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_994/CO[3]
                         net (fo=1, routed)           0.000    38.806    design_1_i/AlgM_0/U0/ARG3__0_i_994_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_796/CO[3]
                         net (fo=1, routed)           0.000    38.920    design_1_i/AlgM_0/U0/ARG3__0_i_796_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_601/CO[3]
                         net (fo=1, routed)           0.000    39.034    design_1_i/AlgM_0/U0/ARG3__0_i_601_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_426/CO[3]
                         net (fo=1, routed)           0.000    39.148    design_1_i/AlgM_0/U0/ARG3__0_i_426_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_282/CO[1]
                         net (fo=36, routed)          0.817    40.122    design_1_i/AlgM_0/U0/ARG00_in[21]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1465/O
                         net (fo=1, routed)           0.000    40.451    design_1_i/AlgM_0/U0/ARG3__0_i_1465_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1393/CO[3]
                         net (fo=1, routed)           0.000    40.984    design_1_i/AlgM_0/U0/ARG3__0_i_1393_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    41.101    design_1_i/AlgM_0/U0/ARG3__0_i_1388_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_1383/CO[3]
                         net (fo=1, routed)           0.000    41.218    design_1_i/AlgM_0/U0/ARG3__0_i_1383_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_1311/CO[3]
                         net (fo=1, routed)           0.000    41.335    design_1_i/AlgM_0/U0/ARG3__0_i_1311_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_1157/CO[3]
                         net (fo=1, routed)           0.000    41.452    design_1_i/AlgM_0/U0/ARG3__0_i_1157_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_960/CO[3]
                         net (fo=1, routed)           0.000    41.569    design_1_i/AlgM_0/U0/ARG3__0_i_960_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_761/CO[3]
                         net (fo=1, routed)           0.000    41.686    design_1_i/AlgM_0/U0/ARG3__0_i_761_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_574/CO[3]
                         net (fo=1, routed)           0.000    41.803    design_1_i/AlgM_0/U0/ARG3__0_i_574_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_413/CO[1]
                         net (fo=36, routed)          0.773    42.733    design_1_i/AlgM_0/U0/ARG00_in[20]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.332    43.065 r  design_1_i/AlgM_0/U0/ARG3__0_i_1453/O
                         net (fo=1, routed)           0.000    43.065    design_1_i/AlgM_0/U0/ARG3__0_i_1453_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.615 r  design_1_i/AlgM_0/U0/ARG3__0_i_1375/CO[3]
                         net (fo=1, routed)           0.000    43.615    design_1_i/AlgM_0/U0/ARG3__0_i_1375_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  design_1_i/AlgM_0/U0/ARG3__0_i_1273/CO[3]
                         net (fo=1, routed)           0.000    43.729    design_1_i/AlgM_0/U0/ARG3__0_i_1273_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  design_1_i/AlgM_0/U0/ARG3__0_i_1268/CO[3]
                         net (fo=1, routed)           0.000    43.843    design_1_i/AlgM_0/U0/ARG3__0_i_1268_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.957 r  design_1_i/AlgM_0/U0/ARG3__0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    43.957    design_1_i/AlgM_0/U0/ARG3__0_i_1263_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.071 r  design_1_i/AlgM_0/U0/ARG3__0_i_1162/CO[3]
                         net (fo=1, routed)           0.000    44.071    design_1_i/AlgM_0/U0/ARG3__0_i_1162_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.185 r  design_1_i/AlgM_0/U0/ARG3__0_i_965/CO[3]
                         net (fo=1, routed)           0.000    44.185    design_1_i/AlgM_0/U0/ARG3__0_i_965_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.299 r  design_1_i/AlgM_0/U0/ARG3__0_i_766/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/AlgM_0/U0/ARG3__0_i_766_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.413 r  design_1_i/AlgM_0/U0/ARG3__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    44.413    design_1_i/AlgM_0/U0/ARG3__0_i_577_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_414/CO[1]
                         net (fo=36, routed)          1.043    45.613    design_1_i/AlgM_0/U0/ARG00_in[19]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.329    45.942 r  design_1_i/AlgM_0/U0/ARG3__0_i_1382/O
                         net (fo=1, routed)           0.000    45.942    design_1_i/AlgM_0/U0/ARG3__0_i_1382_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.475 r  design_1_i/AlgM_0/U0/ARG3__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    46.475    design_1_i/AlgM_0/U0/ARG3__0_i_1255_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.592 r  design_1_i/AlgM_0/U0/ARG3__0_i_1250/CO[3]
                         net (fo=1, routed)           0.000    46.592    design_1_i/AlgM_0/U0/ARG3__0_i_1250_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1095/CO[3]
                         net (fo=1, routed)           0.000    46.709    design_1_i/AlgM_0/U0/ARG3__0_i_1095_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.826 r  design_1_i/AlgM_0/U0/ARG3__0_i_1090/CO[3]
                         net (fo=1, routed)           0.000    46.826    design_1_i/AlgM_0/U0/ARG3__0_i_1090_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    46.943    design_1_i/AlgM_0/U0/ARG3__0_i_1085_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.060 r  design_1_i/AlgM_0/U0/ARG3__0_i_970/CO[3]
                         net (fo=1, routed)           0.000    47.060    design_1_i/AlgM_0/U0/ARG3__0_i_970_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.177 r  design_1_i/AlgM_0/U0/ARG3__0_i_771/CO[3]
                         net (fo=1, routed)           0.000    47.177    design_1_i/AlgM_0/U0/ARG3__0_i_771_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_580/CO[3]
                         net (fo=1, routed)           0.000    47.294    design_1_i/AlgM_0/U0/ARG3__0_i_580_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_415/CO[1]
                         net (fo=36, routed)          0.788    48.240    design_1_i/AlgM_0/U0/ARG00_in[18]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.332    48.572 r  design_1_i/AlgM_0/U0/ARG3__0_i_1262/O
                         net (fo=1, routed)           0.000    48.572    design_1_i/AlgM_0/U0/ARG3__0_i_1262_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.122 r  design_1_i/AlgM_0/U0/ARG3__0_i_1080/CO[3]
                         net (fo=1, routed)           0.000    49.122    design_1_i/AlgM_0/U0/ARG3__0_i_1080_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.236 r  design_1_i/AlgM_0/U0/ARG3__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    49.236    design_1_i/AlgM_0/U0/ARG3__0_i_1075_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1070/CO[3]
                         net (fo=1, routed)           0.000    49.350    design_1_i/AlgM_0/U0/ARG3__0_i_1070_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_896/CO[3]
                         net (fo=1, routed)           0.000    49.464    design_1_i/AlgM_0/U0/ARG3__0_i_896_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_891/CO[3]
                         net (fo=1, routed)           0.000    49.578    design_1_i/AlgM_0/U0/ARG3__0_i_891_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_886/CO[3]
                         net (fo=1, routed)           0.000    49.692    design_1_i/AlgM_0/U0/ARG3__0_i_886_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_776/CO[3]
                         net (fo=1, routed)           0.000    49.806    design_1_i/AlgM_0/U0/ARG3__0_i_776_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_583/CO[3]
                         net (fo=1, routed)           0.000    49.920    design_1_i/AlgM_0/U0/ARG3__0_i_583_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.077 r  design_1_i/AlgM_0/U0/ARG3__0_i_416/CO[1]
                         net (fo=36, routed)          1.046    51.122    design_1_i/AlgM_0/U0/ARG00_in[17]
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1249/O
                         net (fo=1, routed)           0.000    51.451    design_1_i/AlgM_0/U0/ARG3__0_i_1249_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1065/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/AlgM_0/U0/ARG3__0_i_1065_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_877/CO[3]
                         net (fo=1, routed)           0.000    52.101    design_1_i/AlgM_0/U0/ARG3__0_i_877_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_872/CO[3]
                         net (fo=1, routed)           0.000    52.218    design_1_i/AlgM_0/U0/ARG3__0_i_872_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_867/CO[3]
                         net (fo=1, routed)           0.000    52.335    design_1_i/AlgM_0/U0/ARG3__0_i_867_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_695/CO[3]
                         net (fo=1, routed)           0.000    52.452    design_1_i/AlgM_0/U0/ARG3__0_i_695_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_690/CO[3]
                         net (fo=1, routed)           0.000    52.569    design_1_i/AlgM_0/U0/ARG3__0_i_690_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_685/CO[3]
                         net (fo=1, routed)           0.000    52.686    design_1_i/AlgM_0/U0/ARG3__0_i_685_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    52.803    design_1_i/AlgM_0/U0/ARG3__0_i_682_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_573/CO[1]
                         net (fo=36, routed)          0.864    53.824    design_1_i/AlgM_0/U0/ARG00_in[16]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.332    54.156 r  design_1_i/AlgM_0/U0/ARG3__0_i_1246/O
                         net (fo=1, routed)           0.000    54.156    design_1_i/AlgM_0/U0/ARG3__0_i_1246_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.689 r  design_1_i/AlgM_0/U0/ARG3__0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    54.689    design_1_i/AlgM_0/U0/ARG3__0_i_1060_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.806    design_1_i/AlgM_0/U0/ARG3__0_i_862_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.923 r  design_1_i/AlgM_0/U0/ARG3__0_i_677/CO[3]
                         net (fo=1, routed)           0.000    54.923    design_1_i/AlgM_0/U0/ARG3__0_i_677_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.040 r  design_1_i/AlgM_0/U0/ARG3__0_i_672/CO[3]
                         net (fo=1, routed)           0.000    55.040    design_1_i/AlgM_0/U0/ARG3__0_i_672_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.157 r  design_1_i/AlgM_0/U0/ARG3__0_i_667/CO[3]
                         net (fo=1, routed)           0.000    55.157    design_1_i/AlgM_0/U0/ARG3__0_i_667_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.274 r  design_1_i/AlgM_0/U0/ARG3__0_i_509/CO[3]
                         net (fo=1, routed)           0.000    55.274    design_1_i/AlgM_0/U0/ARG3__0_i_509_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.391 r  design_1_i/AlgM_0/U0/ARG3__0_i_504/CO[3]
                         net (fo=1, routed)           0.001    55.392    design_1_i/AlgM_0/U0/ARG3__0_i_504_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.509 r  design_1_i/AlgM_0/U0/ARG3__0_i_501/CO[3]
                         net (fo=1, routed)           0.000    55.509    design_1_i/AlgM_0/U0/ARG3__0_i_501_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.666 r  design_1_i/AlgM_0/U0/ARG3__0_i_500/CO[1]
                         net (fo=36, routed)          1.049    56.715    design_1_i/AlgM_0/U0/ARG00_in[15]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    57.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_1243/O
                         net (fo=1, routed)           0.000    57.047    design_1_i/AlgM_0/U0/ARG3__0_i_1243_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.597 r  design_1_i/AlgM_0/U0/ARG3__0_i_1055/CO[3]
                         net (fo=1, routed)           0.000    57.597    design_1_i/AlgM_0/U0/ARG3__0_i_1055_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_857/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/AlgM_0/U0/ARG3__0_i_857_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_662/CO[3]
                         net (fo=1, routed)           0.000    57.825    design_1_i/AlgM_0/U0/ARG3__0_i_662_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.939 r  design_1_i/AlgM_0/U0/ARG3__0_i_495/CO[3]
                         net (fo=1, routed)           0.000    57.939    design_1_i/AlgM_0/U0/ARG3__0_i_495_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.053 r  design_1_i/AlgM_0/U0/ARG3__0_i_490/CO[3]
                         net (fo=1, routed)           0.000    58.053    design_1_i/AlgM_0/U0/ARG3__0_i_490_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.167 r  design_1_i/AlgM_0/U0/ARG3__0_i_485/CO[3]
                         net (fo=1, routed)           0.000    58.167    design_1_i/AlgM_0/U0/ARG3__0_i_485_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_345/CO[3]
                         net (fo=1, routed)           0.001    58.282    design_1_i/AlgM_0/U0/ARG3__0_i_345_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_342/CO[3]
                         net (fo=1, routed)           0.000    58.396    design_1_i/AlgM_0/U0/ARG3__0_i_342_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.553 r  design_1_i/AlgM_0/U0/ARG3__0_i_341/CO[1]
                         net (fo=36, routed)          1.062    59.615    design_1_i/AlgM_0/U0/ARG00_in[14]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    59.944 r  design_1_i/AlgM_0/U0/ARG3__0_i_1240/O
                         net (fo=1, routed)           0.000    59.944    design_1_i/AlgM_0/U0/ARG3__0_i_1240_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_1050/CO[3]
                         net (fo=1, routed)           0.000    60.477    design_1_i/AlgM_0/U0/ARG3__0_i_1050_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.594 r  design_1_i/AlgM_0/U0/ARG3__0_i_852/CO[3]
                         net (fo=1, routed)           0.000    60.594    design_1_i/AlgM_0/U0/ARG3__0_i_852_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_657/CO[3]
                         net (fo=1, routed)           0.000    60.711    design_1_i/AlgM_0/U0/ARG3__0_i_657_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.828 r  design_1_i/AlgM_0/U0/ARG3__0_i_480/CO[3]
                         net (fo=1, routed)           0.000    60.828    design_1_i/AlgM_0/U0/ARG3__0_i_480_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.945 r  design_1_i/AlgM_0/U0/ARG3__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    60.945    design_1_i/AlgM_0/U0/ARG3__0_i_336_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.062 r  design_1_i/AlgM_0/U0/ARG3__0_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.062    design_1_i/AlgM_0/U0/ARG3__0_i_331_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.179 r  design_1_i/AlgM_0/U0/ARG3__0_i_326/CO[3]
                         net (fo=1, routed)           0.000    61.179    design_1_i/AlgM_0/U0/ARG3__0_i_326_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.296 r  design_1_i/AlgM_0/U0/ARG3__0_i_212/CO[3]
                         net (fo=1, routed)           0.000    61.296    design_1_i/AlgM_0/U0/ARG3__0_i_212_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.453 r  design_1_i/AlgM_0/U0/ARG3__0_i_211/CO[1]
                         net (fo=36, routed)          0.948    62.401    design_1_i/AlgM_0/U0/ARG00_in[13]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    63.189    design_1_i/AlgM_0/U0/ARG3__0_i_1045_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_847/CO[3]
                         net (fo=1, routed)           0.000    63.303    design_1_i/AlgM_0/U0/ARG3__0_i_847_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_652/CO[3]
                         net (fo=1, routed)           0.000    63.417    design_1_i/AlgM_0/U0/ARG3__0_i_652_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.531 r  design_1_i/AlgM_0/U0/ARG3__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    63.531    design_1_i/AlgM_0/U0/ARG3__0_i_475_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.645 r  design_1_i/AlgM_0/U0/ARG3__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/AlgM_0/U0/ARG3__0_i_321_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.759 r  design_1_i/AlgM_0/U0/ARG3__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    63.759    design_1_i/AlgM_0/U0/ARG3__0_i_203_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  design_1_i/AlgM_0/U0/ARG3__0_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.873    design_1_i/AlgM_0/U0/ARG3__0_i_198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  design_1_i/AlgM_0/U0/ARG3__0_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.987    design_1_i/AlgM_0/U0/ARG3__0_i_195_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.144 r  design_1_i/AlgM_0/U0/ARG3__0_i_110/CO[1]
                         net (fo=36, routed)          0.883    65.028    design_1_i/AlgM_0/U0/ARG00_in[12]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    65.357 r  design_1_i/AlgM_0/U0/ARG3__0_i_1234/O
                         net (fo=1, routed)           0.000    65.357    design_1_i/AlgM_0/U0/ARG3__0_i_1234_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.907 r  design_1_i/AlgM_0/U0/ARG3__0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    65.907    design_1_i/AlgM_0/U0/ARG3__0_i_1040_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.021 r  design_1_i/AlgM_0/U0/ARG3__0_i_842/CO[3]
                         net (fo=1, routed)           0.000    66.021    design_1_i/AlgM_0/U0/ARG3__0_i_842_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.135 r  design_1_i/AlgM_0/U0/ARG3__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    66.135    design_1_i/AlgM_0/U0/ARG3__0_i_647_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    66.249    design_1_i/AlgM_0/U0/ARG3__0_i_470_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.363 r  design_1_i/AlgM_0/U0/ARG3__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    66.363    design_1_i/AlgM_0/U0/ARG3__0_i_316_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_190/CO[3]
                         net (fo=1, routed)           0.001    66.477    design_1_i/AlgM_0/U0/ARG3__0_i_190_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.591 r  design_1_i/AlgM_0/U0/ARG3__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    66.591    design_1_i/AlgM_0/U0/ARG3__0_i_104_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.705 r  design_1_i/AlgM_0/U0/ARG3__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    66.705    design_1_i/AlgM_0/U0/ARG3__0_i_101_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.862 r  design_1_i/AlgM_0/U0/ARG3__0_i_100/CO[1]
                         net (fo=36, routed)          0.927    67.789    design_1_i/AlgM_0/U0/ARG00_in[11]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    68.118 r  design_1_i/AlgM_0/U0/ARG3__0_i_1231/O
                         net (fo=1, routed)           0.000    68.118    design_1_i/AlgM_0/U0/ARG3__0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/AlgM_0/U0/ARG3__0_i_1035_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  design_1_i/AlgM_0/U0/ARG3__0_i_837/CO[3]
                         net (fo=1, routed)           0.000    68.782    design_1_i/AlgM_0/U0/ARG3__0_i_837_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_642/CO[3]
                         net (fo=1, routed)           0.000    68.896    design_1_i/AlgM_0/U0/ARG3__0_i_642_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  design_1_i/AlgM_0/U0/ARG3__0_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.010    design_1_i/AlgM_0/U0/ARG3__0_i_465_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  design_1_i/AlgM_0/U0/ARG3__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    69.124    design_1_i/AlgM_0/U0/ARG3__0_i_311_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.238 r  design_1_i/AlgM_0/U0/ARG3__0_i_185/CO[3]
                         net (fo=1, routed)           0.000    69.238    design_1_i/AlgM_0/U0/ARG3__0_i_185_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.352 r  design_1_i/AlgM_0/U0/ARG3__0_i_95/CO[3]
                         net (fo=1, routed)           0.001    69.352    design_1_i/AlgM_0/U0/ARG3__0_i_95_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.466 r  design_1_i/AlgM_0/U0/ARG3__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.466    design_1_i/AlgM_0/U0/ARG3__0_i_35_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.623 r  design_1_i/AlgM_0/U0/ARG3__0_i_34/CO[1]
                         net (fo=36, routed)          0.577    70.201    design_1_i/AlgM_0/U0/ARG00_in[10]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.329    70.530 r  design_1_i/AlgM_0/U0/ARG3__0_i_1228/O
                         net (fo=1, routed)           0.000    70.530    design_1_i/AlgM_0/U0/ARG3__0_i_1228_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.080 r  design_1_i/AlgM_0/U0/ARG3__0_i_1034/CO[3]
                         net (fo=1, routed)           0.000    71.080    design_1_i/AlgM_0/U0/ARG3__0_i_1034_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.194 r  design_1_i/AlgM_0/U0/ARG3__0_i_836/CO[3]
                         net (fo=1, routed)           0.000    71.194    design_1_i/AlgM_0/U0/ARG3__0_i_836_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.308 r  design_1_i/AlgM_0/U0/ARG3__0_i_641/CO[3]
                         net (fo=1, routed)           0.000    71.308    design_1_i/AlgM_0/U0/ARG3__0_i_641_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.422 r  design_1_i/AlgM_0/U0/ARG3__0_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.422    design_1_i/AlgM_0/U0/ARG3__0_i_464_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.536 r  design_1_i/AlgM_0/U0/ARG3__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    71.536    design_1_i/AlgM_0/U0/ARG3__0_i_310_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.650 r  design_1_i/AlgM_0/U0/ARG3__0_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.650    design_1_i/AlgM_0/U0/ARG3__0_i_184_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.764 r  design_1_i/AlgM_0/U0/ARG3__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.764    design_1_i/AlgM_0/U0/ARG3__0_i_94_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.878 r  design_1_i/AlgM_0/U0/ARG3__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.878    design_1_i/AlgM_0/U0/ARG3__0_i_33_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.035 r  design_1_i/AlgM_0/U0/ARG3__0_i_14/CO[1]
                         net (fo=37, routed)          0.977    73.011    design_1_i/AlgM_0/U0/ARG00_in[9]
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.811 r  design_1_i/AlgM_0/U0/ARG3__0_i_1100/CO[3]
                         net (fo=1, routed)           0.000    73.811    design_1_i/AlgM_0/U0/ARG3__0_i_1100_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.928 r  design_1_i/AlgM_0/U0/ARG3__0_i_901/CO[3]
                         net (fo=1, routed)           0.000    73.928    design_1_i/AlgM_0/U0/ARG3__0_i_901_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.045 r  design_1_i/AlgM_0/U0/ARG3__0_i_700/CO[3]
                         net (fo=1, routed)           0.000    74.045    design_1_i/AlgM_0/U0/ARG3__0_i_700_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  design_1_i/AlgM_0/U0/ARG3__0_i_514/CO[3]
                         net (fo=1, routed)           0.000    74.162    design_1_i/AlgM_0/U0/ARG3__0_i_514_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_350/CO[3]
                         net (fo=1, routed)           0.000    74.279    design_1_i/AlgM_0/U0/ARG3__0_i_350_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_215/CO[3]
                         net (fo=1, routed)           0.000    74.396    design_1_i/AlgM_0/U0/ARG3__0_i_215_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.513    design_1_i/AlgM_0/U0/ARG3__0_i_111_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  design_1_i/AlgM_0/U0/ARG3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.630    design_1_i/AlgM_0/U0/ARG3__0_i_42_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.787 r  design_1_i/AlgM_0/U0/ARG3__0_i_16/CO[1]
                         net (fo=37, routed)          1.035    75.822    design_1_i/AlgM_0/U0/ARG00_in[8]
    SLICE_X41Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.610 r  design_1_i/AlgM_0/U0/ARG3__0_i_1105/CO[3]
                         net (fo=1, routed)           0.000    76.610    design_1_i/AlgM_0/U0/ARG3__0_i_1105_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.724 r  design_1_i/AlgM_0/U0/ARG3__0_i_906/CO[3]
                         net (fo=1, routed)           0.000    76.724    design_1_i/AlgM_0/U0/ARG3__0_i_906_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.838 r  design_1_i/AlgM_0/U0/ARG3__0_i_705/CO[3]
                         net (fo=1, routed)           0.000    76.838    design_1_i/AlgM_0/U0/ARG3__0_i_705_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.952 r  design_1_i/AlgM_0/U0/ARG3__0_i_519/CO[3]
                         net (fo=1, routed)           0.000    76.952    design_1_i/AlgM_0/U0/ARG3__0_i_519_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.066 r  design_1_i/AlgM_0/U0/ARG3__0_i_355/CO[3]
                         net (fo=1, routed)           0.000    77.066    design_1_i/AlgM_0/U0/ARG3__0_i_355_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.180 r  design_1_i/AlgM_0/U0/ARG3__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    77.180    design_1_i/AlgM_0/U0/ARG3__0_i_220_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.294    design_1_i/AlgM_0/U0/ARG3__0_i_116_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.408 r  design_1_i/AlgM_0/U0/ARG3__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.408    design_1_i/AlgM_0/U0/ARG3__0_i_49_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.565 r  design_1_i/AlgM_0/U0/ARG3__0_i_18/CO[1]
                         net (fo=37, routed)          0.891    78.457    design_1_i/AlgM_0/U0/ARG00_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    78.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_1286/O
                         net (fo=1, routed)           0.000    78.786    design_1_i/AlgM_0/U0/ARG3__0_i_1286_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.319 r  design_1_i/AlgM_0/U0/ARG3__0_i_1110/CO[3]
                         net (fo=1, routed)           0.000    79.319    design_1_i/AlgM_0/U0/ARG3__0_i_1110_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_911/CO[3]
                         net (fo=1, routed)           0.000    79.436    design_1_i/AlgM_0/U0/ARG3__0_i_911_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.552 r  design_1_i/AlgM_0/U0/ARG3__0_i_710/CO[3]
                         net (fo=1, routed)           0.000    79.552    design_1_i/AlgM_0/U0/ARG3__0_i_710_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.669 r  design_1_i/AlgM_0/U0/ARG3__0_i_524/CO[3]
                         net (fo=1, routed)           0.000    79.669    design_1_i/AlgM_0/U0/ARG3__0_i_524_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_360/CO[3]
                         net (fo=1, routed)           0.000    79.786    design_1_i/AlgM_0/U0/ARG3__0_i_360_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.903 r  design_1_i/AlgM_0/U0/ARG3__0_i_225/CO[3]
                         net (fo=1, routed)           0.000    79.903    design_1_i/AlgM_0/U0/ARG3__0_i_225_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.020 r  design_1_i/AlgM_0/U0/ARG3__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.020    design_1_i/AlgM_0/U0/ARG3__0_i_121_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.137 r  design_1_i/AlgM_0/U0/ARG3__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.137    design_1_i/AlgM_0/U0/ARG3__0_i_52_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_19/CO[1]
                         net (fo=37, routed)          0.874    81.168    design_1_i/AlgM_0/U0/ARG00_in[6]
    SLICE_X38Y56         LUT3 (Prop_lut3_I0_O)        0.332    81.500 r  design_1_i/AlgM_0/U0/ARG3__0_i_1289/O
                         net (fo=1, routed)           0.000    81.500    design_1_i/AlgM_0/U0/ARG3__0_i_1289_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1115/CO[3]
                         net (fo=1, routed)           0.000    82.050    design_1_i/AlgM_0/U0/ARG3__0_i_1115_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_916/CO[3]
                         net (fo=1, routed)           0.000    82.164    design_1_i/AlgM_0/U0/ARG3__0_i_916_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_715/CO[3]
                         net (fo=1, routed)           0.000    82.278    design_1_i/AlgM_0/U0/ARG3__0_i_715_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    82.392    design_1_i/AlgM_0/U0/ARG3__0_i_529_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_365/CO[3]
                         net (fo=1, routed)           0.000    82.506    design_1_i/AlgM_0/U0/ARG3__0_i_365_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  design_1_i/AlgM_0/U0/ARG3__0_i_230/CO[3]
                         net (fo=1, routed)           0.000    82.620    design_1_i/AlgM_0/U0/ARG3__0_i_230_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  design_1_i/AlgM_0/U0/ARG3__0_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.734    design_1_i/AlgM_0/U0/ARG3__0_i_126_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  design_1_i/AlgM_0/U0/ARG3__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.848    design_1_i/AlgM_0/U0/ARG3__0_i_55_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  design_1_i/AlgM_0/U0/ARG3__0_i_20/CO[1]
                         net (fo=37, routed)          0.798    83.803    design_1_i/AlgM_0/U0/ARG00_in[5]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.329    84.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_1292/O
                         net (fo=1, routed)           0.000    84.132    design_1_i/AlgM_0/U0/ARG3__0_i_1292_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.682 r  design_1_i/AlgM_0/U0/ARG3__0_i_1120/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/AlgM_0/U0/ARG3__0_i_1120_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/AlgM_0/U0/ARG3__0_i_921/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/AlgM_0/U0/ARG3__0_i_921_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/AlgM_0/U0/ARG3__0_i_720/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/AlgM_0/U0/ARG3__0_i_720_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/AlgM_0/U0/ARG3__0_i_534/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/AlgM_0/U0/ARG3__0_i_534_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/AlgM_0/U0/ARG3__0_i_370/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/AlgM_0/U0/ARG3__0_i_370_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/AlgM_0/U0/ARG3__0_i_235/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/AlgM_0/U0/ARG3__0_i_235_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.366 r  design_1_i/AlgM_0/U0/ARG3__0_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.366    design_1_i/AlgM_0/U0/ARG3__0_i_131_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.480 r  design_1_i/AlgM_0/U0/ARG3__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.480    design_1_i/AlgM_0/U0/ARG3__0_i_58_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_21/CO[1]
                         net (fo=37, routed)          0.604    86.241    design_1_i/AlgM_0/U0/ARG00_in[4]
    SLICE_X40Y67         LUT3 (Prop_lut3_I0_O)        0.329    86.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_1295/O
                         net (fo=1, routed)           0.000    86.570    design_1_i/AlgM_0/U0/ARG3__0_i_1295_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.103 r  design_1_i/AlgM_0/U0/ARG3__0_i_1125/CO[3]
                         net (fo=1, routed)           0.000    87.103    design_1_i/AlgM_0/U0/ARG3__0_i_1125_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  design_1_i/AlgM_0/U0/ARG3__0_i_926/CO[3]
                         net (fo=1, routed)           0.000    87.220    design_1_i/AlgM_0/U0/ARG3__0_i_926_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  design_1_i/AlgM_0/U0/ARG3__0_i_725/CO[3]
                         net (fo=1, routed)           0.000    87.337    design_1_i/AlgM_0/U0/ARG3__0_i_725_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  design_1_i/AlgM_0/U0/ARG3__0_i_539/CO[3]
                         net (fo=1, routed)           0.000    87.454    design_1_i/AlgM_0/U0/ARG3__0_i_539_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.571    design_1_i/AlgM_0/U0/ARG3__0_i_375_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.688 r  design_1_i/AlgM_0/U0/ARG3__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    87.688    design_1_i/AlgM_0/U0/ARG3__0_i_240_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.805    design_1_i/AlgM_0/U0/ARG3__0_i_136_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.922 r  design_1_i/AlgM_0/U0/ARG3__0_i_66/CO[3]
                         net (fo=1, routed)           0.009    87.931    design_1_i/AlgM_0/U0/ARG3__0_i_66_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.088 r  design_1_i/AlgM_0/U0/ARG3__0_i_23/CO[1]
                         net (fo=37, routed)          1.218    89.306    design_1_i/AlgM_0/U0/ARG00_in[3]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.094 r  design_1_i/AlgM_0/U0/ARG3__0_i_1130/CO[3]
                         net (fo=1, routed)           0.000    90.094    design_1_i/AlgM_0/U0/ARG3__0_i_1130_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  design_1_i/AlgM_0/U0/ARG3__0_i_931/CO[3]
                         net (fo=1, routed)           0.000    90.208    design_1_i/AlgM_0/U0/ARG3__0_i_931_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  design_1_i/AlgM_0/U0/ARG3__0_i_730/CO[3]
                         net (fo=1, routed)           0.000    90.322    design_1_i/AlgM_0/U0/ARG3__0_i_730_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    90.436    design_1_i/AlgM_0/U0/ARG3__0_i_544_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  design_1_i/AlgM_0/U0/ARG3__0_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.550    design_1_i/AlgM_0/U0/ARG3__0_i_380_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    90.664    design_1_i/AlgM_0/U0/ARG3__0_i_245_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  design_1_i/AlgM_0/U0/ARG3__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.778    design_1_i/AlgM_0/U0/ARG3__0_i_141_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  design_1_i/AlgM_0/U0/ARG3__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.892    design_1_i/AlgM_0/U0/ARG3__0_i_69_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  design_1_i/AlgM_0/U0/ARG3__0_i_24/CO[1]
                         net (fo=37, routed)          1.141    92.190    design_1_i/AlgM_0/U0/ARG00_in[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.329    92.519 r  design_1_i/AlgM_0/U0/ARG3__0_i_1301/O
                         net (fo=1, routed)           0.000    92.519    design_1_i/AlgM_0/U0/ARG3__0_i_1301_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.052 r  design_1_i/AlgM_0/U0/ARG3__0_i_1135/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__0_i_1135_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.169 r  design_1_i/AlgM_0/U0/ARG3__0_i_936/CO[3]
                         net (fo=1, routed)           0.000    93.169    design_1_i/AlgM_0/U0/ARG3__0_i_936_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.286 r  design_1_i/AlgM_0/U0/ARG3__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/AlgM_0/U0/ARG3__0_i_735_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.403 r  design_1_i/AlgM_0/U0/ARG3__0_i_549/CO[3]
                         net (fo=1, routed)           0.000    93.403    design_1_i/AlgM_0/U0/ARG3__0_i_549_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_385/CO[3]
                         net (fo=1, routed)           0.000    93.520    design_1_i/AlgM_0/U0/ARG3__0_i_385_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_250/CO[3]
                         net (fo=1, routed)           0.000    93.637    design_1_i/AlgM_0/U0/ARG3__0_i_250_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  design_1_i/AlgM_0/U0/ARG3__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.754    design_1_i/AlgM_0/U0/ARG3__0_i_146_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.871    design_1_i/AlgM_0/U0/ARG3__0_i_72_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  design_1_i/AlgM_0/U0/ARG3__0_i_25/CO[1]
                         net (fo=37, routed)          1.051    95.079    design_1_i/AlgM_0/U0/ARG00_in[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.332    95.411 r  design_1_i/AlgM_0/U0/ARG3__0_i_1305/O
                         net (fo=1, routed)           0.000    95.411    design_1_i/AlgM_0/U0/ARG3__0_i_1305_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1140/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/AlgM_0/U0/ARG3__0_i_1140_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  design_1_i/AlgM_0/U0/ARG3__0_i_941/CO[3]
                         net (fo=1, routed)           0.000    96.057    design_1_i/AlgM_0/U0/ARG3__0_i_941_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  design_1_i/AlgM_0/U0/ARG3__0_i_740/CO[3]
                         net (fo=1, routed)           0.000    96.171    design_1_i/AlgM_0/U0/ARG3__0_i_740_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  design_1_i/AlgM_0/U0/ARG3__0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.285    design_1_i/AlgM_0/U0/ARG3__0_i_554_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  design_1_i/AlgM_0/U0/ARG3__0_i_390/CO[3]
                         net (fo=1, routed)           0.000    96.399    design_1_i/AlgM_0/U0/ARG3__0_i_390_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    96.513    design_1_i/AlgM_0/U0/ARG3__0_i_255_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.627 r  design_1_i/AlgM_0/U0/ARG3__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.627    design_1_i/AlgM_0/U0/ARG3__0_i_151_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.741 r  design_1_i/AlgM_0/U0/ARG3__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.741    design_1_i/AlgM_0/U0/ARG3__0_i_75_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.012 f  design_1_i/AlgM_0/U0/ARG3__0_i_26/CO[0]
                         net (fo=3, routed)           0.510    97.522    design_1_i/AlgM_0/U0/ARG00_in[0]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.373    97.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_61/O
                         net (fo=1, routed)           0.323    98.218    design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.813 r  design_1_i/AlgM_0/U0/ARG3__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.813    design_1_i/AlgM_0/U0/ARG3__0_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.930 r  design_1_i/AlgM_0/U0/ARG3__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.930    design_1_i/AlgM_0/U0/ARG3__0_i_17_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.047    design_1_i/AlgM_0/U0/ARG3__0_i_15_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    99.164    design_1_i/AlgM_0/U0/ARG3__0_i_274_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_166/CO[3]
                         net (fo=1, routed)           0.000    99.281    design_1_i/AlgM_0/U0/ARG3__0_i_166_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.398 r  design_1_i/AlgM_0/U0/ARG3__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    99.398    design_1_i/AlgM_0/U0/ARG3__0_i_86_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.515 r  design_1_i/AlgM_0/U0/ARG3__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.515    design_1_i/AlgM_0/U0/ARG3__0_i_28_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.830 r  design_1_i/AlgM_0/U0/ARG3__0_i_13/O[3]
                         net (fo=1, routed)           0.287   100.117    design_1_i/AlgM_0/U0/ARG3__0_i_13_n_4
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.307   100.424 r  design_1_i/AlgM_0/U0/ARG3__0_i_1/O
                         net (fo=16, routed)          1.035   101.459    design_1_i/AlgM_0/U0/ARG3__0_i_1_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   105.115 r  design_1_i/AlgM_0/U0/ARG3__0/P[32]
                         net (fo=28, routed)          0.907   106.022    design_1_i/AlgM_0/U0/ARG3__0_n_73
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[0])
                                                      2.098   108.120 r  design_1_i/AlgM_0/U0/ARG2/P[0]
                         net (fo=19, routed)          1.335   109.455    design_1_i/AlgM_0/U0/ARG2_n_105
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.111 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   110.111    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.225 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000   110.225    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.339 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000   110.339    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.453 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000   110.453    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.009   110.576    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.690 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000   110.690    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.804 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.804    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.918 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   110.918    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.032 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000   111.032    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.303 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23/CO[0]
                         net (fo=43, routed)          1.122   112.424    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23_n_3
    SLICE_X40Y82         LUT3 (Prop_lut3_I0_O)        0.373   112.797 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_26/O
                         net (fo=1, routed)           1.214   114.011    design_1_i/AlgM_0/U0/newPos_x[11]_i_26_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.124   114.135 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_14/O
                         net (fo=1, routed)           0.000   114.135    design_1_i/AlgM_0/U0/newPos_x[11]_i_14_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.536 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.536    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.775 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8/O[2]
                         net (fo=18, routed)          0.805   115.580    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8_n_5
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.302   115.882 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_174/O
                         net (fo=1, routed)           0.764   116.646    design_1_i/AlgM_0/U0/newPos_x[21]_i_174_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   117.044 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.378 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120/O[1]
                         net (fo=3, routed)           0.741   118.119    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120_n_6
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.303   118.422 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_88/O
                         net (fo=1, routed)           0.323   118.745    design_1_i/AlgM_0/U0/newPos_x[21]_i_88_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.271 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000   119.271    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.385 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42/CO[3]
                         net (fo=1, routed)           0.000   119.385    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.624 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27/O[2]
                         net (fo=3, routed)           0.849   120.473    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27_n_5
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.302   120.775 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_40/O
                         net (fo=1, routed)           0.000   120.775    design_1_i/AlgM_0/U0/newPos_x[21]_i_40_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.308 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000   121.308    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.562 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19/CO[0]
                         net (fo=27, routed)          0.528   122.090    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19_n_3
    SLICE_X53Y84         LUT5 (Prop_lut5_I3_O)        0.367   122.457 r  design_1_i/AlgM_0/U0/newPos_x[7]_i_18/O
                         net (fo=1, routed)           0.685   123.141    design_1_i/AlgM_0/U0/newPos_x[7]_i_18_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   123.721 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.721    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.034 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.597   124.631    design_1_i/AlgM_0/U0/ARG1__2[8]
    SLICE_X42Y82         LUT6 (Prop_lut6_I4_O)        0.306   124.937 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_6/O
                         net (fo=1, routed)           0.000   124.937    design_1_i/AlgM_0/U0/newPos_x[11]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.450 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.450    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.567    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   125.890 r  design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.816   126.706    design_1_i/AlgM_0/U0/ARG__2[17]
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.332   127.038 r  design_1_i/AlgM_0/U0/newPos_x[17]_i_1/O
                         net (fo=1, routed)           0.000   127.038    design_1_i/AlgM_0/U0/newPos_x[17]_i_1_n_0
    SLICE_X40Y84         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.795    81.835    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X40Y84         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[17]/C
                         clock pessimism              0.490    82.326    
                         clock uncertainty           -0.112    82.214    
    SLICE_X40Y84         FDRE (Setup_fdre_C_D)        0.118    82.332    design_1_i/AlgM_0/U0/newPos_x_reg[17]
  -------------------------------------------------------------------
                         required time                         82.332    
                         arrival time                        -127.038    
  -------------------------------------------------------------------
                         slack                                -44.706    

Slack (VIOLATED) :        -44.700ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_x_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        127.625ns  (logic 82.943ns (64.990%)  route 44.682ns (35.010%))
  Logic Levels:           366  (CARRY4=328 DSP48E1=3 LUT1=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 81.751 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.101    -0.718    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y9           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.291 r  design_1_i/AlgM_0/U0/ARG3/P[32]
                         net (fo=12, routed)          0.796     4.087    design_1_i/AlgM_0/U0/ARG3_n_73
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.185 r  design_1_i/AlgM_0/U0/ARG1/P[32]
                         net (fo=2, routed)           1.290     7.475    design_1_i/AlgM_0/U0/ARG1_n_73
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.001 r  design_1_i/AlgM_0/U0/ARG3__0_i_946/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_1_i/AlgM_0/U0/ARG3__0_i_946_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_1_i/AlgM_0/U0/ARG3__0_i_745/CO[3]
                         net (fo=1, routed)           0.000     8.115    design_1_i/AlgM_0/U0/ARG3__0_i_745_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  design_1_i/AlgM_0/U0/ARG3__0_i_559/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/AlgM_0/U0/ARG3__0_i_559_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  design_1_i/AlgM_0/U0/ARG3__0_i_395/CO[3]
                         net (fo=1, routed)           0.000     8.343    design_1_i/AlgM_0/U0/ARG3__0_i_395_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  design_1_i/AlgM_0/U0/ARG3__0_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/AlgM_0/U0/ARG3__0_i_260_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/AlgM_0/U0/ARG3__0_i_156_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/AlgM_0/U0/ARG3__0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/AlgM_0/U0/ARG3__0_i_77_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  design_1_i/AlgM_0/U0/ARG3__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.799    design_1_i/AlgM_0/U0/ARG3__0_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.070 r  design_1_i/AlgM_0/U0/ARG3__0_i_12/CO[0]
                         net (fo=37, routed)          0.963    10.033    design_1_i/AlgM_0/U0/ARG00_in[32]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.877 r  design_1_i/AlgM_0/U0/ARG3__0_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/AlgM_0/U0/ARG3__0_i_1360_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  design_1_i/AlgM_0/U0/ARG3__0_i_1211/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/AlgM_0/U0/ARG3__0_i_1211_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  design_1_i/AlgM_0/U0/ARG3__0_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.111    design_1_i/AlgM_0/U0/ARG3__0_i_1019_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  design_1_i/AlgM_0/U0/ARG3__0_i_821/CO[3]
                         net (fo=1, routed)           0.000    11.228    design_1_i/AlgM_0/U0/ARG3__0_i_821_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  design_1_i/AlgM_0/U0/ARG3__0_i_626/CO[3]
                         net (fo=1, routed)           0.000    11.345    design_1_i/AlgM_0/U0/ARG3__0_i_626_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.462 r  design_1_i/AlgM_0/U0/ARG3__0_i_449/CO[3]
                         net (fo=1, routed)           0.000    11.462    design_1_i/AlgM_0/U0/ARG3__0_i_449_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.579 r  design_1_i/AlgM_0/U0/ARG3__0_i_295/CO[3]
                         net (fo=1, routed)           0.000    11.579    design_1_i/AlgM_0/U0/ARG3__0_i_295_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  design_1_i/AlgM_0/U0/ARG3__0_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.696    design_1_i/AlgM_0/U0/ARG3__0_i_175_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.853 r  design_1_i/AlgM_0/U0/ARG3__0_i_91/CO[1]
                         net (fo=36, routed)          1.069    12.921    design_1_i/AlgM_0/U0/ARG00_in[31]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    13.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1365/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/AlgM_0/U0/ARG3__0_i_1365_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/AlgM_0/U0/ARG3__0_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/AlgM_0/U0/ARG3__0_i_1216_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/AlgM_0/U0/ARG3__0_i_1024/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/AlgM_0/U0/ARG3__0_i_1024_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/AlgM_0/U0/ARG3__0_i_826/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/AlgM_0/U0/ARG3__0_i_826_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/AlgM_0/U0/ARG3__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/AlgM_0/U0/ARG3__0_i_631_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_454/CO[3]
                         net (fo=1, routed)           0.000    14.279    design_1_i/AlgM_0/U0/ARG3__0_i_454_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.393 r  design_1_i/AlgM_0/U0/ARG3__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    14.393    design_1_i/AlgM_0/U0/ARG3__0_i_300_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.507 r  design_1_i/AlgM_0/U0/ARG3__0_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.507    design_1_i/AlgM_0/U0/ARG3__0_i_178_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_92/CO[1]
                         net (fo=36, routed)          0.807    15.471    design_1_i/AlgM_0/U0/ARG00_in[30]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    15.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1450/O
                         net (fo=1, routed)           0.000    15.800    design_1_i/AlgM_0/U0/ARG3__0_i_1450_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1370/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_1_i/AlgM_0/U0/ARG3__0_i_1370_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1221/CO[3]
                         net (fo=1, routed)           0.000    16.464    design_1_i/AlgM_0/U0/ARG3__0_i_1221_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1029/CO[3]
                         net (fo=1, routed)           0.000    16.578    design_1_i/AlgM_0/U0/ARG3__0_i_1029_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_831/CO[3]
                         net (fo=1, routed)           0.000    16.692    design_1_i/AlgM_0/U0/ARG3__0_i_831_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_636/CO[3]
                         net (fo=1, routed)           0.000    16.806    design_1_i/AlgM_0/U0/ARG3__0_i_636_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_459/CO[3]
                         net (fo=1, routed)           0.000    16.920    design_1_i/AlgM_0/U0/ARG3__0_i_459_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.034    design_1_i/AlgM_0/U0/ARG3__0_i_305_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    17.148    design_1_i/AlgM_0/U0/ARG3__0_i_181_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_93/CO[1]
                         net (fo=36, routed)          0.937    18.242    design_1_i/AlgM_0/U0/ARG00_in[29]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_1487/O
                         net (fo=1, routed)           0.000    18.571    design_1_i/AlgM_0/U0/ARG3__0_i_1487_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.121 r  design_1_i/AlgM_0/U0/ARG3__0_i_1422/CO[3]
                         net (fo=1, routed)           0.000    19.121    design_1_i/AlgM_0/U0/ARG3__0_i_1422_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.235 r  design_1_i/AlgM_0/U0/ARG3__0_i_1340/CO[3]
                         net (fo=1, routed)           0.000    19.235    design_1_i/AlgM_0/U0/ARG3__0_i_1340_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  design_1_i/AlgM_0/U0/ARG3__0_i_1191/CO[3]
                         net (fo=1, routed)           0.000    19.349    design_1_i/AlgM_0/U0/ARG3__0_i_1191_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.463 r  design_1_i/AlgM_0/U0/ARG3__0_i_999/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/AlgM_0/U0/ARG3__0_i_999_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  design_1_i/AlgM_0/U0/ARG3__0_i_801/CO[3]
                         net (fo=1, routed)           0.000    19.577    design_1_i/AlgM_0/U0/ARG3__0_i_801_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  design_1_i/AlgM_0/U0/ARG3__0_i_606/CO[3]
                         net (fo=1, routed)           0.000    19.691    design_1_i/AlgM_0/U0/ARG3__0_i_606_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_429/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/AlgM_0/U0/ARG3__0_i_429_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  design_1_i/AlgM_0/U0/ARG3__0_i_283/CO[3]
                         net (fo=1, routed)           0.000    19.919    design_1_i/AlgM_0/U0/ARG3__0_i_283_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.076 r  design_1_i/AlgM_0/U0/ARG3__0_i_171/CO[1]
                         net (fo=36, routed)          0.912    20.987    design_1_i/AlgM_0/U0/ARG00_in[28]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.316 r  design_1_i/AlgM_0/U0/ARG3__0_i_1490/O
                         net (fo=1, routed)           0.000    21.316    design_1_i/AlgM_0/U0/ARG3__0_i_1490_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.849 r  design_1_i/AlgM_0/U0/ARG3__0_i_1427/CO[3]
                         net (fo=1, routed)           0.000    21.849    design_1_i/AlgM_0/U0/ARG3__0_i_1427_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  design_1_i/AlgM_0/U0/ARG3__0_i_1345/CO[3]
                         net (fo=1, routed)           0.000    21.966    design_1_i/AlgM_0/U0/ARG3__0_i_1345_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  design_1_i/AlgM_0/U0/ARG3__0_i_1196/CO[3]
                         net (fo=1, routed)           0.000    22.083    design_1_i/AlgM_0/U0/ARG3__0_i_1196_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.200 r  design_1_i/AlgM_0/U0/ARG3__0_i_1004/CO[3]
                         net (fo=1, routed)           0.000    22.200    design_1_i/AlgM_0/U0/ARG3__0_i_1004_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.317 r  design_1_i/AlgM_0/U0/ARG3__0_i_806/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/AlgM_0/U0/ARG3__0_i_806_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/AlgM_0/U0/ARG3__0_i_611/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/AlgM_0/U0/ARG3__0_i_611_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/AlgM_0/U0/ARG3__0_i_434/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/AlgM_0/U0/ARG3__0_i_434_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_286/CO[3]
                         net (fo=1, routed)           0.000    22.668    design_1_i/AlgM_0/U0/ARG3__0_i_286_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_172/CO[1]
                         net (fo=36, routed)          1.044    23.869    design_1_i/AlgM_0/U0/ARG00_in[27]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.332    24.201 r  design_1_i/AlgM_0/U0/ARG3__0_i_1436/O
                         net (fo=1, routed)           0.000    24.201    design_1_i/AlgM_0/U0/ARG3__0_i_1436_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.733 r  design_1_i/AlgM_0/U0/ARG3__0_i_1350/CO[3]
                         net (fo=1, routed)           0.000    24.733    design_1_i/AlgM_0/U0/ARG3__0_i_1350_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.847 r  design_1_i/AlgM_0/U0/ARG3__0_i_1201/CO[3]
                         net (fo=1, routed)           0.000    24.847    design_1_i/AlgM_0/U0/ARG3__0_i_1201_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.961 r  design_1_i/AlgM_0/U0/ARG3__0_i_1009/CO[3]
                         net (fo=1, routed)           0.000    24.961    design_1_i/AlgM_0/U0/ARG3__0_i_1009_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.075 r  design_1_i/AlgM_0/U0/ARG3__0_i_811/CO[3]
                         net (fo=1, routed)           0.000    25.075    design_1_i/AlgM_0/U0/ARG3__0_i_811_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_616/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/AlgM_0/U0/ARG3__0_i_616_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_439/CO[3]
                         net (fo=1, routed)           0.000    25.303    design_1_i/AlgM_0/U0/ARG3__0_i_439_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.417    design_1_i/AlgM_0/U0/ARG3__0_i_289_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.574 r  design_1_i/AlgM_0/U0/ARG3__0_i_173/CO[1]
                         net (fo=36, routed)          1.046    26.621    design_1_i/AlgM_0/U0/ARG00_in[26]
    SLICE_X42Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.421 r  design_1_i/AlgM_0/U0/ARG3__0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    27.421    design_1_i/AlgM_0/U0/ARG3__0_i_1437_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.538 r  design_1_i/AlgM_0/U0/ARG3__0_i_1355/CO[3]
                         net (fo=1, routed)           0.000    27.538    design_1_i/AlgM_0/U0/ARG3__0_i_1355_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.655 r  design_1_i/AlgM_0/U0/ARG3__0_i_1206/CO[3]
                         net (fo=1, routed)           0.000    27.655    design_1_i/AlgM_0/U0/ARG3__0_i_1206_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.772 r  design_1_i/AlgM_0/U0/ARG3__0_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.772    design_1_i/AlgM_0/U0/ARG3__0_i_1014_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.889 r  design_1_i/AlgM_0/U0/ARG3__0_i_816/CO[3]
                         net (fo=1, routed)           0.000    27.889    design_1_i/AlgM_0/U0/ARG3__0_i_816_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.006 r  design_1_i/AlgM_0/U0/ARG3__0_i_621/CO[3]
                         net (fo=1, routed)           0.009    28.015    design_1_i/AlgM_0/U0/ARG3__0_i_621_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.132    design_1_i/AlgM_0/U0/ARG3__0_i_444_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_292/CO[3]
                         net (fo=1, routed)           0.000    28.249    design_1_i/AlgM_0/U0/ARG3__0_i_292_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_174/CO[1]
                         net (fo=36, routed)          0.890    29.296    design_1_i/AlgM_0/U0/ARG00_in[25]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.628 r  design_1_i/AlgM_0/U0/ARG3__0_i_1502/O
                         net (fo=1, routed)           0.000    29.628    design_1_i/AlgM_0/U0/ARG3__0_i_1502_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  design_1_i/AlgM_0/U0/ARG3__0_i_1466/CO[3]
                         net (fo=1, routed)           0.000    30.178    design_1_i/AlgM_0/U0/ARG3__0_i_1466_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  design_1_i/AlgM_0/U0/ARG3__0_i_1402/CO[3]
                         net (fo=1, routed)           0.000    30.292    design_1_i/AlgM_0/U0/ARG3__0_i_1402_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_1320/CO[3]
                         net (fo=1, routed)           0.000    30.406    design_1_i/AlgM_0/U0/ARG3__0_i_1320_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    30.520    design_1_i/AlgM_0/U0/ARG3__0_i_1171_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  design_1_i/AlgM_0/U0/ARG3__0_i_979/CO[3]
                         net (fo=1, routed)           0.000    30.634    design_1_i/AlgM_0/U0/ARG3__0_i_979_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  design_1_i/AlgM_0/U0/ARG3__0_i_781/CO[3]
                         net (fo=1, routed)           0.009    30.757    design_1_i/AlgM_0/U0/ARG3__0_i_781_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.871    design_1_i/AlgM_0/U0/ARG3__0_i_586_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.985 r  design_1_i/AlgM_0/U0/ARG3__0_i_417/CO[3]
                         net (fo=1, routed)           0.000    30.985    design_1_i/AlgM_0/U0/ARG3__0_i_417_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.142 r  design_1_i/AlgM_0/U0/ARG3__0_i_279/CO[1]
                         net (fo=36, routed)          0.930    32.071    design_1_i/AlgM_0/U0/ARG00_in[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.400 r  design_1_i/AlgM_0/U0/ARG3__0_i_1505/O
                         net (fo=1, routed)           0.000    32.400    design_1_i/AlgM_0/U0/ARG3__0_i_1505_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.933 r  design_1_i/AlgM_0/U0/ARG3__0_i_1471/CO[3]
                         net (fo=1, routed)           0.000    32.933    design_1_i/AlgM_0/U0/ARG3__0_i_1471_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1407/CO[3]
                         net (fo=1, routed)           0.009    33.059    design_1_i/AlgM_0/U0/ARG3__0_i_1407_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  design_1_i/AlgM_0/U0/ARG3__0_i_1325/CO[3]
                         net (fo=1, routed)           0.000    33.176    design_1_i/AlgM_0/U0/ARG3__0_i_1325_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.293 r  design_1_i/AlgM_0/U0/ARG3__0_i_1176/CO[3]
                         net (fo=1, routed)           0.000    33.293    design_1_i/AlgM_0/U0/ARG3__0_i_1176_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.410 r  design_1_i/AlgM_0/U0/ARG3__0_i_984/CO[3]
                         net (fo=1, routed)           0.000    33.410    design_1_i/AlgM_0/U0/ARG3__0_i_984_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  design_1_i/AlgM_0/U0/ARG3__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    33.527    design_1_i/AlgM_0/U0/ARG3__0_i_786_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  design_1_i/AlgM_0/U0/ARG3__0_i_591/CO[3]
                         net (fo=1, routed)           0.000    33.644    design_1_i/AlgM_0/U0/ARG3__0_i_591_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.761 r  design_1_i/AlgM_0/U0/ARG3__0_i_420/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/AlgM_0/U0/ARG3__0_i_420_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.918 r  design_1_i/AlgM_0/U0/ARG3__0_i_280/CO[1]
                         net (fo=36, routed)          1.040    34.958    design_1_i/AlgM_0/U0/ARG00_in[23]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.332    35.290 r  design_1_i/AlgM_0/U0/ARG3__0_i_1480/O
                         net (fo=1, routed)           0.000    35.290    design_1_i/AlgM_0/U0/ARG3__0_i_1480_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.822 r  design_1_i/AlgM_0/U0/ARG3__0_i_1412/CO[3]
                         net (fo=1, routed)           0.000    35.822    design_1_i/AlgM_0/U0/ARG3__0_i_1412_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  design_1_i/AlgM_0/U0/ARG3__0_i_1330/CO[3]
                         net (fo=1, routed)           0.000    35.936    design_1_i/AlgM_0/U0/ARG3__0_i_1330_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    36.050    design_1_i/AlgM_0/U0/ARG3__0_i_1181_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_989/CO[3]
                         net (fo=1, routed)           0.000    36.164    design_1_i/AlgM_0/U0/ARG3__0_i_989_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_791/CO[3]
                         net (fo=1, routed)           0.000    36.278    design_1_i/AlgM_0/U0/ARG3__0_i_791_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    36.392    design_1_i/AlgM_0/U0/ARG3__0_i_596_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_423/CO[3]
                         net (fo=1, routed)           0.000    36.506    design_1_i/AlgM_0/U0/ARG3__0_i_423_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.663 r  design_1_i/AlgM_0/U0/ARG3__0_i_281/CO[1]
                         net (fo=36, routed)          0.807    37.471    design_1_i/AlgM_0/U0/ARG00_in[22]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.329    37.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1499/O
                         net (fo=1, routed)           0.000    37.800    design_1_i/AlgM_0/U0/ARG3__0_i_1499_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1458/CO[3]
                         net (fo=1, routed)           0.000    38.350    design_1_i/AlgM_0/U0/ARG3__0_i_1458_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    38.464    design_1_i/AlgM_0/U0/ARG3__0_i_1417_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1335/CO[3]
                         net (fo=1, routed)           0.000    38.578    design_1_i/AlgM_0/U0/ARG3__0_i_1335_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_1186/CO[3]
                         net (fo=1, routed)           0.000    38.692    design_1_i/AlgM_0/U0/ARG3__0_i_1186_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_994/CO[3]
                         net (fo=1, routed)           0.000    38.806    design_1_i/AlgM_0/U0/ARG3__0_i_994_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_796/CO[3]
                         net (fo=1, routed)           0.000    38.920    design_1_i/AlgM_0/U0/ARG3__0_i_796_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_601/CO[3]
                         net (fo=1, routed)           0.000    39.034    design_1_i/AlgM_0/U0/ARG3__0_i_601_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_426/CO[3]
                         net (fo=1, routed)           0.000    39.148    design_1_i/AlgM_0/U0/ARG3__0_i_426_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_282/CO[1]
                         net (fo=36, routed)          0.817    40.122    design_1_i/AlgM_0/U0/ARG00_in[21]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1465/O
                         net (fo=1, routed)           0.000    40.451    design_1_i/AlgM_0/U0/ARG3__0_i_1465_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1393/CO[3]
                         net (fo=1, routed)           0.000    40.984    design_1_i/AlgM_0/U0/ARG3__0_i_1393_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    41.101    design_1_i/AlgM_0/U0/ARG3__0_i_1388_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_1383/CO[3]
                         net (fo=1, routed)           0.000    41.218    design_1_i/AlgM_0/U0/ARG3__0_i_1383_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_1311/CO[3]
                         net (fo=1, routed)           0.000    41.335    design_1_i/AlgM_0/U0/ARG3__0_i_1311_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_1157/CO[3]
                         net (fo=1, routed)           0.000    41.452    design_1_i/AlgM_0/U0/ARG3__0_i_1157_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_960/CO[3]
                         net (fo=1, routed)           0.000    41.569    design_1_i/AlgM_0/U0/ARG3__0_i_960_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_761/CO[3]
                         net (fo=1, routed)           0.000    41.686    design_1_i/AlgM_0/U0/ARG3__0_i_761_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_574/CO[3]
                         net (fo=1, routed)           0.000    41.803    design_1_i/AlgM_0/U0/ARG3__0_i_574_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_413/CO[1]
                         net (fo=36, routed)          0.773    42.733    design_1_i/AlgM_0/U0/ARG00_in[20]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.332    43.065 r  design_1_i/AlgM_0/U0/ARG3__0_i_1453/O
                         net (fo=1, routed)           0.000    43.065    design_1_i/AlgM_0/U0/ARG3__0_i_1453_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.615 r  design_1_i/AlgM_0/U0/ARG3__0_i_1375/CO[3]
                         net (fo=1, routed)           0.000    43.615    design_1_i/AlgM_0/U0/ARG3__0_i_1375_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  design_1_i/AlgM_0/U0/ARG3__0_i_1273/CO[3]
                         net (fo=1, routed)           0.000    43.729    design_1_i/AlgM_0/U0/ARG3__0_i_1273_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  design_1_i/AlgM_0/U0/ARG3__0_i_1268/CO[3]
                         net (fo=1, routed)           0.000    43.843    design_1_i/AlgM_0/U0/ARG3__0_i_1268_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.957 r  design_1_i/AlgM_0/U0/ARG3__0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    43.957    design_1_i/AlgM_0/U0/ARG3__0_i_1263_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.071 r  design_1_i/AlgM_0/U0/ARG3__0_i_1162/CO[3]
                         net (fo=1, routed)           0.000    44.071    design_1_i/AlgM_0/U0/ARG3__0_i_1162_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.185 r  design_1_i/AlgM_0/U0/ARG3__0_i_965/CO[3]
                         net (fo=1, routed)           0.000    44.185    design_1_i/AlgM_0/U0/ARG3__0_i_965_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.299 r  design_1_i/AlgM_0/U0/ARG3__0_i_766/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/AlgM_0/U0/ARG3__0_i_766_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.413 r  design_1_i/AlgM_0/U0/ARG3__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    44.413    design_1_i/AlgM_0/U0/ARG3__0_i_577_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_414/CO[1]
                         net (fo=36, routed)          1.043    45.613    design_1_i/AlgM_0/U0/ARG00_in[19]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.329    45.942 r  design_1_i/AlgM_0/U0/ARG3__0_i_1382/O
                         net (fo=1, routed)           0.000    45.942    design_1_i/AlgM_0/U0/ARG3__0_i_1382_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.475 r  design_1_i/AlgM_0/U0/ARG3__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    46.475    design_1_i/AlgM_0/U0/ARG3__0_i_1255_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.592 r  design_1_i/AlgM_0/U0/ARG3__0_i_1250/CO[3]
                         net (fo=1, routed)           0.000    46.592    design_1_i/AlgM_0/U0/ARG3__0_i_1250_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1095/CO[3]
                         net (fo=1, routed)           0.000    46.709    design_1_i/AlgM_0/U0/ARG3__0_i_1095_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.826 r  design_1_i/AlgM_0/U0/ARG3__0_i_1090/CO[3]
                         net (fo=1, routed)           0.000    46.826    design_1_i/AlgM_0/U0/ARG3__0_i_1090_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    46.943    design_1_i/AlgM_0/U0/ARG3__0_i_1085_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.060 r  design_1_i/AlgM_0/U0/ARG3__0_i_970/CO[3]
                         net (fo=1, routed)           0.000    47.060    design_1_i/AlgM_0/U0/ARG3__0_i_970_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.177 r  design_1_i/AlgM_0/U0/ARG3__0_i_771/CO[3]
                         net (fo=1, routed)           0.000    47.177    design_1_i/AlgM_0/U0/ARG3__0_i_771_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_580/CO[3]
                         net (fo=1, routed)           0.000    47.294    design_1_i/AlgM_0/U0/ARG3__0_i_580_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_415/CO[1]
                         net (fo=36, routed)          0.788    48.240    design_1_i/AlgM_0/U0/ARG00_in[18]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.332    48.572 r  design_1_i/AlgM_0/U0/ARG3__0_i_1262/O
                         net (fo=1, routed)           0.000    48.572    design_1_i/AlgM_0/U0/ARG3__0_i_1262_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.122 r  design_1_i/AlgM_0/U0/ARG3__0_i_1080/CO[3]
                         net (fo=1, routed)           0.000    49.122    design_1_i/AlgM_0/U0/ARG3__0_i_1080_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.236 r  design_1_i/AlgM_0/U0/ARG3__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    49.236    design_1_i/AlgM_0/U0/ARG3__0_i_1075_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1070/CO[3]
                         net (fo=1, routed)           0.000    49.350    design_1_i/AlgM_0/U0/ARG3__0_i_1070_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_896/CO[3]
                         net (fo=1, routed)           0.000    49.464    design_1_i/AlgM_0/U0/ARG3__0_i_896_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_891/CO[3]
                         net (fo=1, routed)           0.000    49.578    design_1_i/AlgM_0/U0/ARG3__0_i_891_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_886/CO[3]
                         net (fo=1, routed)           0.000    49.692    design_1_i/AlgM_0/U0/ARG3__0_i_886_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_776/CO[3]
                         net (fo=1, routed)           0.000    49.806    design_1_i/AlgM_0/U0/ARG3__0_i_776_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_583/CO[3]
                         net (fo=1, routed)           0.000    49.920    design_1_i/AlgM_0/U0/ARG3__0_i_583_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.077 r  design_1_i/AlgM_0/U0/ARG3__0_i_416/CO[1]
                         net (fo=36, routed)          1.046    51.122    design_1_i/AlgM_0/U0/ARG00_in[17]
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1249/O
                         net (fo=1, routed)           0.000    51.451    design_1_i/AlgM_0/U0/ARG3__0_i_1249_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1065/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/AlgM_0/U0/ARG3__0_i_1065_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_877/CO[3]
                         net (fo=1, routed)           0.000    52.101    design_1_i/AlgM_0/U0/ARG3__0_i_877_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_872/CO[3]
                         net (fo=1, routed)           0.000    52.218    design_1_i/AlgM_0/U0/ARG3__0_i_872_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_867/CO[3]
                         net (fo=1, routed)           0.000    52.335    design_1_i/AlgM_0/U0/ARG3__0_i_867_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_695/CO[3]
                         net (fo=1, routed)           0.000    52.452    design_1_i/AlgM_0/U0/ARG3__0_i_695_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_690/CO[3]
                         net (fo=1, routed)           0.000    52.569    design_1_i/AlgM_0/U0/ARG3__0_i_690_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_685/CO[3]
                         net (fo=1, routed)           0.000    52.686    design_1_i/AlgM_0/U0/ARG3__0_i_685_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    52.803    design_1_i/AlgM_0/U0/ARG3__0_i_682_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_573/CO[1]
                         net (fo=36, routed)          0.864    53.824    design_1_i/AlgM_0/U0/ARG00_in[16]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.332    54.156 r  design_1_i/AlgM_0/U0/ARG3__0_i_1246/O
                         net (fo=1, routed)           0.000    54.156    design_1_i/AlgM_0/U0/ARG3__0_i_1246_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.689 r  design_1_i/AlgM_0/U0/ARG3__0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    54.689    design_1_i/AlgM_0/U0/ARG3__0_i_1060_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.806    design_1_i/AlgM_0/U0/ARG3__0_i_862_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.923 r  design_1_i/AlgM_0/U0/ARG3__0_i_677/CO[3]
                         net (fo=1, routed)           0.000    54.923    design_1_i/AlgM_0/U0/ARG3__0_i_677_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.040 r  design_1_i/AlgM_0/U0/ARG3__0_i_672/CO[3]
                         net (fo=1, routed)           0.000    55.040    design_1_i/AlgM_0/U0/ARG3__0_i_672_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.157 r  design_1_i/AlgM_0/U0/ARG3__0_i_667/CO[3]
                         net (fo=1, routed)           0.000    55.157    design_1_i/AlgM_0/U0/ARG3__0_i_667_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.274 r  design_1_i/AlgM_0/U0/ARG3__0_i_509/CO[3]
                         net (fo=1, routed)           0.000    55.274    design_1_i/AlgM_0/U0/ARG3__0_i_509_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.391 r  design_1_i/AlgM_0/U0/ARG3__0_i_504/CO[3]
                         net (fo=1, routed)           0.001    55.392    design_1_i/AlgM_0/U0/ARG3__0_i_504_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.509 r  design_1_i/AlgM_0/U0/ARG3__0_i_501/CO[3]
                         net (fo=1, routed)           0.000    55.509    design_1_i/AlgM_0/U0/ARG3__0_i_501_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.666 r  design_1_i/AlgM_0/U0/ARG3__0_i_500/CO[1]
                         net (fo=36, routed)          1.049    56.715    design_1_i/AlgM_0/U0/ARG00_in[15]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    57.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_1243/O
                         net (fo=1, routed)           0.000    57.047    design_1_i/AlgM_0/U0/ARG3__0_i_1243_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.597 r  design_1_i/AlgM_0/U0/ARG3__0_i_1055/CO[3]
                         net (fo=1, routed)           0.000    57.597    design_1_i/AlgM_0/U0/ARG3__0_i_1055_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_857/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/AlgM_0/U0/ARG3__0_i_857_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_662/CO[3]
                         net (fo=1, routed)           0.000    57.825    design_1_i/AlgM_0/U0/ARG3__0_i_662_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.939 r  design_1_i/AlgM_0/U0/ARG3__0_i_495/CO[3]
                         net (fo=1, routed)           0.000    57.939    design_1_i/AlgM_0/U0/ARG3__0_i_495_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.053 r  design_1_i/AlgM_0/U0/ARG3__0_i_490/CO[3]
                         net (fo=1, routed)           0.000    58.053    design_1_i/AlgM_0/U0/ARG3__0_i_490_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.167 r  design_1_i/AlgM_0/U0/ARG3__0_i_485/CO[3]
                         net (fo=1, routed)           0.000    58.167    design_1_i/AlgM_0/U0/ARG3__0_i_485_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_345/CO[3]
                         net (fo=1, routed)           0.001    58.282    design_1_i/AlgM_0/U0/ARG3__0_i_345_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_342/CO[3]
                         net (fo=1, routed)           0.000    58.396    design_1_i/AlgM_0/U0/ARG3__0_i_342_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.553 r  design_1_i/AlgM_0/U0/ARG3__0_i_341/CO[1]
                         net (fo=36, routed)          1.062    59.615    design_1_i/AlgM_0/U0/ARG00_in[14]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    59.944 r  design_1_i/AlgM_0/U0/ARG3__0_i_1240/O
                         net (fo=1, routed)           0.000    59.944    design_1_i/AlgM_0/U0/ARG3__0_i_1240_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_1050/CO[3]
                         net (fo=1, routed)           0.000    60.477    design_1_i/AlgM_0/U0/ARG3__0_i_1050_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.594 r  design_1_i/AlgM_0/U0/ARG3__0_i_852/CO[3]
                         net (fo=1, routed)           0.000    60.594    design_1_i/AlgM_0/U0/ARG3__0_i_852_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_657/CO[3]
                         net (fo=1, routed)           0.000    60.711    design_1_i/AlgM_0/U0/ARG3__0_i_657_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.828 r  design_1_i/AlgM_0/U0/ARG3__0_i_480/CO[3]
                         net (fo=1, routed)           0.000    60.828    design_1_i/AlgM_0/U0/ARG3__0_i_480_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.945 r  design_1_i/AlgM_0/U0/ARG3__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    60.945    design_1_i/AlgM_0/U0/ARG3__0_i_336_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.062 r  design_1_i/AlgM_0/U0/ARG3__0_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.062    design_1_i/AlgM_0/U0/ARG3__0_i_331_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.179 r  design_1_i/AlgM_0/U0/ARG3__0_i_326/CO[3]
                         net (fo=1, routed)           0.000    61.179    design_1_i/AlgM_0/U0/ARG3__0_i_326_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.296 r  design_1_i/AlgM_0/U0/ARG3__0_i_212/CO[3]
                         net (fo=1, routed)           0.000    61.296    design_1_i/AlgM_0/U0/ARG3__0_i_212_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.453 r  design_1_i/AlgM_0/U0/ARG3__0_i_211/CO[1]
                         net (fo=36, routed)          0.948    62.401    design_1_i/AlgM_0/U0/ARG00_in[13]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    63.189    design_1_i/AlgM_0/U0/ARG3__0_i_1045_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_847/CO[3]
                         net (fo=1, routed)           0.000    63.303    design_1_i/AlgM_0/U0/ARG3__0_i_847_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_652/CO[3]
                         net (fo=1, routed)           0.000    63.417    design_1_i/AlgM_0/U0/ARG3__0_i_652_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.531 r  design_1_i/AlgM_0/U0/ARG3__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    63.531    design_1_i/AlgM_0/U0/ARG3__0_i_475_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.645 r  design_1_i/AlgM_0/U0/ARG3__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/AlgM_0/U0/ARG3__0_i_321_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.759 r  design_1_i/AlgM_0/U0/ARG3__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    63.759    design_1_i/AlgM_0/U0/ARG3__0_i_203_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  design_1_i/AlgM_0/U0/ARG3__0_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.873    design_1_i/AlgM_0/U0/ARG3__0_i_198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  design_1_i/AlgM_0/U0/ARG3__0_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.987    design_1_i/AlgM_0/U0/ARG3__0_i_195_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.144 r  design_1_i/AlgM_0/U0/ARG3__0_i_110/CO[1]
                         net (fo=36, routed)          0.883    65.028    design_1_i/AlgM_0/U0/ARG00_in[12]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    65.357 r  design_1_i/AlgM_0/U0/ARG3__0_i_1234/O
                         net (fo=1, routed)           0.000    65.357    design_1_i/AlgM_0/U0/ARG3__0_i_1234_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.907 r  design_1_i/AlgM_0/U0/ARG3__0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    65.907    design_1_i/AlgM_0/U0/ARG3__0_i_1040_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.021 r  design_1_i/AlgM_0/U0/ARG3__0_i_842/CO[3]
                         net (fo=1, routed)           0.000    66.021    design_1_i/AlgM_0/U0/ARG3__0_i_842_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.135 r  design_1_i/AlgM_0/U0/ARG3__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    66.135    design_1_i/AlgM_0/U0/ARG3__0_i_647_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    66.249    design_1_i/AlgM_0/U0/ARG3__0_i_470_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.363 r  design_1_i/AlgM_0/U0/ARG3__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    66.363    design_1_i/AlgM_0/U0/ARG3__0_i_316_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_190/CO[3]
                         net (fo=1, routed)           0.001    66.477    design_1_i/AlgM_0/U0/ARG3__0_i_190_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.591 r  design_1_i/AlgM_0/U0/ARG3__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    66.591    design_1_i/AlgM_0/U0/ARG3__0_i_104_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.705 r  design_1_i/AlgM_0/U0/ARG3__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    66.705    design_1_i/AlgM_0/U0/ARG3__0_i_101_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.862 r  design_1_i/AlgM_0/U0/ARG3__0_i_100/CO[1]
                         net (fo=36, routed)          0.927    67.789    design_1_i/AlgM_0/U0/ARG00_in[11]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    68.118 r  design_1_i/AlgM_0/U0/ARG3__0_i_1231/O
                         net (fo=1, routed)           0.000    68.118    design_1_i/AlgM_0/U0/ARG3__0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/AlgM_0/U0/ARG3__0_i_1035_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  design_1_i/AlgM_0/U0/ARG3__0_i_837/CO[3]
                         net (fo=1, routed)           0.000    68.782    design_1_i/AlgM_0/U0/ARG3__0_i_837_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_642/CO[3]
                         net (fo=1, routed)           0.000    68.896    design_1_i/AlgM_0/U0/ARG3__0_i_642_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  design_1_i/AlgM_0/U0/ARG3__0_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.010    design_1_i/AlgM_0/U0/ARG3__0_i_465_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  design_1_i/AlgM_0/U0/ARG3__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    69.124    design_1_i/AlgM_0/U0/ARG3__0_i_311_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.238 r  design_1_i/AlgM_0/U0/ARG3__0_i_185/CO[3]
                         net (fo=1, routed)           0.000    69.238    design_1_i/AlgM_0/U0/ARG3__0_i_185_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.352 r  design_1_i/AlgM_0/U0/ARG3__0_i_95/CO[3]
                         net (fo=1, routed)           0.001    69.352    design_1_i/AlgM_0/U0/ARG3__0_i_95_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.466 r  design_1_i/AlgM_0/U0/ARG3__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.466    design_1_i/AlgM_0/U0/ARG3__0_i_35_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.623 r  design_1_i/AlgM_0/U0/ARG3__0_i_34/CO[1]
                         net (fo=36, routed)          0.577    70.201    design_1_i/AlgM_0/U0/ARG00_in[10]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.329    70.530 r  design_1_i/AlgM_0/U0/ARG3__0_i_1228/O
                         net (fo=1, routed)           0.000    70.530    design_1_i/AlgM_0/U0/ARG3__0_i_1228_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.080 r  design_1_i/AlgM_0/U0/ARG3__0_i_1034/CO[3]
                         net (fo=1, routed)           0.000    71.080    design_1_i/AlgM_0/U0/ARG3__0_i_1034_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.194 r  design_1_i/AlgM_0/U0/ARG3__0_i_836/CO[3]
                         net (fo=1, routed)           0.000    71.194    design_1_i/AlgM_0/U0/ARG3__0_i_836_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.308 r  design_1_i/AlgM_0/U0/ARG3__0_i_641/CO[3]
                         net (fo=1, routed)           0.000    71.308    design_1_i/AlgM_0/U0/ARG3__0_i_641_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.422 r  design_1_i/AlgM_0/U0/ARG3__0_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.422    design_1_i/AlgM_0/U0/ARG3__0_i_464_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.536 r  design_1_i/AlgM_0/U0/ARG3__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    71.536    design_1_i/AlgM_0/U0/ARG3__0_i_310_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.650 r  design_1_i/AlgM_0/U0/ARG3__0_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.650    design_1_i/AlgM_0/U0/ARG3__0_i_184_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.764 r  design_1_i/AlgM_0/U0/ARG3__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.764    design_1_i/AlgM_0/U0/ARG3__0_i_94_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.878 r  design_1_i/AlgM_0/U0/ARG3__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.878    design_1_i/AlgM_0/U0/ARG3__0_i_33_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.035 r  design_1_i/AlgM_0/U0/ARG3__0_i_14/CO[1]
                         net (fo=37, routed)          0.977    73.011    design_1_i/AlgM_0/U0/ARG00_in[9]
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.811 r  design_1_i/AlgM_0/U0/ARG3__0_i_1100/CO[3]
                         net (fo=1, routed)           0.000    73.811    design_1_i/AlgM_0/U0/ARG3__0_i_1100_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.928 r  design_1_i/AlgM_0/U0/ARG3__0_i_901/CO[3]
                         net (fo=1, routed)           0.000    73.928    design_1_i/AlgM_0/U0/ARG3__0_i_901_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.045 r  design_1_i/AlgM_0/U0/ARG3__0_i_700/CO[3]
                         net (fo=1, routed)           0.000    74.045    design_1_i/AlgM_0/U0/ARG3__0_i_700_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  design_1_i/AlgM_0/U0/ARG3__0_i_514/CO[3]
                         net (fo=1, routed)           0.000    74.162    design_1_i/AlgM_0/U0/ARG3__0_i_514_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_350/CO[3]
                         net (fo=1, routed)           0.000    74.279    design_1_i/AlgM_0/U0/ARG3__0_i_350_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_215/CO[3]
                         net (fo=1, routed)           0.000    74.396    design_1_i/AlgM_0/U0/ARG3__0_i_215_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.513    design_1_i/AlgM_0/U0/ARG3__0_i_111_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  design_1_i/AlgM_0/U0/ARG3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.630    design_1_i/AlgM_0/U0/ARG3__0_i_42_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.787 r  design_1_i/AlgM_0/U0/ARG3__0_i_16/CO[1]
                         net (fo=37, routed)          1.035    75.822    design_1_i/AlgM_0/U0/ARG00_in[8]
    SLICE_X41Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.610 r  design_1_i/AlgM_0/U0/ARG3__0_i_1105/CO[3]
                         net (fo=1, routed)           0.000    76.610    design_1_i/AlgM_0/U0/ARG3__0_i_1105_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.724 r  design_1_i/AlgM_0/U0/ARG3__0_i_906/CO[3]
                         net (fo=1, routed)           0.000    76.724    design_1_i/AlgM_0/U0/ARG3__0_i_906_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.838 r  design_1_i/AlgM_0/U0/ARG3__0_i_705/CO[3]
                         net (fo=1, routed)           0.000    76.838    design_1_i/AlgM_0/U0/ARG3__0_i_705_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.952 r  design_1_i/AlgM_0/U0/ARG3__0_i_519/CO[3]
                         net (fo=1, routed)           0.000    76.952    design_1_i/AlgM_0/U0/ARG3__0_i_519_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.066 r  design_1_i/AlgM_0/U0/ARG3__0_i_355/CO[3]
                         net (fo=1, routed)           0.000    77.066    design_1_i/AlgM_0/U0/ARG3__0_i_355_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.180 r  design_1_i/AlgM_0/U0/ARG3__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    77.180    design_1_i/AlgM_0/U0/ARG3__0_i_220_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.294    design_1_i/AlgM_0/U0/ARG3__0_i_116_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.408 r  design_1_i/AlgM_0/U0/ARG3__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.408    design_1_i/AlgM_0/U0/ARG3__0_i_49_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.565 r  design_1_i/AlgM_0/U0/ARG3__0_i_18/CO[1]
                         net (fo=37, routed)          0.891    78.457    design_1_i/AlgM_0/U0/ARG00_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    78.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_1286/O
                         net (fo=1, routed)           0.000    78.786    design_1_i/AlgM_0/U0/ARG3__0_i_1286_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.319 r  design_1_i/AlgM_0/U0/ARG3__0_i_1110/CO[3]
                         net (fo=1, routed)           0.000    79.319    design_1_i/AlgM_0/U0/ARG3__0_i_1110_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_911/CO[3]
                         net (fo=1, routed)           0.000    79.436    design_1_i/AlgM_0/U0/ARG3__0_i_911_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.552 r  design_1_i/AlgM_0/U0/ARG3__0_i_710/CO[3]
                         net (fo=1, routed)           0.000    79.552    design_1_i/AlgM_0/U0/ARG3__0_i_710_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.669 r  design_1_i/AlgM_0/U0/ARG3__0_i_524/CO[3]
                         net (fo=1, routed)           0.000    79.669    design_1_i/AlgM_0/U0/ARG3__0_i_524_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_360/CO[3]
                         net (fo=1, routed)           0.000    79.786    design_1_i/AlgM_0/U0/ARG3__0_i_360_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.903 r  design_1_i/AlgM_0/U0/ARG3__0_i_225/CO[3]
                         net (fo=1, routed)           0.000    79.903    design_1_i/AlgM_0/U0/ARG3__0_i_225_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.020 r  design_1_i/AlgM_0/U0/ARG3__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.020    design_1_i/AlgM_0/U0/ARG3__0_i_121_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.137 r  design_1_i/AlgM_0/U0/ARG3__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.137    design_1_i/AlgM_0/U0/ARG3__0_i_52_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_19/CO[1]
                         net (fo=37, routed)          0.874    81.168    design_1_i/AlgM_0/U0/ARG00_in[6]
    SLICE_X38Y56         LUT3 (Prop_lut3_I0_O)        0.332    81.500 r  design_1_i/AlgM_0/U0/ARG3__0_i_1289/O
                         net (fo=1, routed)           0.000    81.500    design_1_i/AlgM_0/U0/ARG3__0_i_1289_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1115/CO[3]
                         net (fo=1, routed)           0.000    82.050    design_1_i/AlgM_0/U0/ARG3__0_i_1115_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_916/CO[3]
                         net (fo=1, routed)           0.000    82.164    design_1_i/AlgM_0/U0/ARG3__0_i_916_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_715/CO[3]
                         net (fo=1, routed)           0.000    82.278    design_1_i/AlgM_0/U0/ARG3__0_i_715_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    82.392    design_1_i/AlgM_0/U0/ARG3__0_i_529_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_365/CO[3]
                         net (fo=1, routed)           0.000    82.506    design_1_i/AlgM_0/U0/ARG3__0_i_365_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  design_1_i/AlgM_0/U0/ARG3__0_i_230/CO[3]
                         net (fo=1, routed)           0.000    82.620    design_1_i/AlgM_0/U0/ARG3__0_i_230_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  design_1_i/AlgM_0/U0/ARG3__0_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.734    design_1_i/AlgM_0/U0/ARG3__0_i_126_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  design_1_i/AlgM_0/U0/ARG3__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.848    design_1_i/AlgM_0/U0/ARG3__0_i_55_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  design_1_i/AlgM_0/U0/ARG3__0_i_20/CO[1]
                         net (fo=37, routed)          0.798    83.803    design_1_i/AlgM_0/U0/ARG00_in[5]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.329    84.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_1292/O
                         net (fo=1, routed)           0.000    84.132    design_1_i/AlgM_0/U0/ARG3__0_i_1292_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.682 r  design_1_i/AlgM_0/U0/ARG3__0_i_1120/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/AlgM_0/U0/ARG3__0_i_1120_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/AlgM_0/U0/ARG3__0_i_921/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/AlgM_0/U0/ARG3__0_i_921_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/AlgM_0/U0/ARG3__0_i_720/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/AlgM_0/U0/ARG3__0_i_720_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/AlgM_0/U0/ARG3__0_i_534/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/AlgM_0/U0/ARG3__0_i_534_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/AlgM_0/U0/ARG3__0_i_370/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/AlgM_0/U0/ARG3__0_i_370_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/AlgM_0/U0/ARG3__0_i_235/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/AlgM_0/U0/ARG3__0_i_235_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.366 r  design_1_i/AlgM_0/U0/ARG3__0_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.366    design_1_i/AlgM_0/U0/ARG3__0_i_131_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.480 r  design_1_i/AlgM_0/U0/ARG3__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.480    design_1_i/AlgM_0/U0/ARG3__0_i_58_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_21/CO[1]
                         net (fo=37, routed)          0.604    86.241    design_1_i/AlgM_0/U0/ARG00_in[4]
    SLICE_X40Y67         LUT3 (Prop_lut3_I0_O)        0.329    86.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_1295/O
                         net (fo=1, routed)           0.000    86.570    design_1_i/AlgM_0/U0/ARG3__0_i_1295_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.103 r  design_1_i/AlgM_0/U0/ARG3__0_i_1125/CO[3]
                         net (fo=1, routed)           0.000    87.103    design_1_i/AlgM_0/U0/ARG3__0_i_1125_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  design_1_i/AlgM_0/U0/ARG3__0_i_926/CO[3]
                         net (fo=1, routed)           0.000    87.220    design_1_i/AlgM_0/U0/ARG3__0_i_926_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  design_1_i/AlgM_0/U0/ARG3__0_i_725/CO[3]
                         net (fo=1, routed)           0.000    87.337    design_1_i/AlgM_0/U0/ARG3__0_i_725_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  design_1_i/AlgM_0/U0/ARG3__0_i_539/CO[3]
                         net (fo=1, routed)           0.000    87.454    design_1_i/AlgM_0/U0/ARG3__0_i_539_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.571    design_1_i/AlgM_0/U0/ARG3__0_i_375_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.688 r  design_1_i/AlgM_0/U0/ARG3__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    87.688    design_1_i/AlgM_0/U0/ARG3__0_i_240_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.805    design_1_i/AlgM_0/U0/ARG3__0_i_136_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.922 r  design_1_i/AlgM_0/U0/ARG3__0_i_66/CO[3]
                         net (fo=1, routed)           0.009    87.931    design_1_i/AlgM_0/U0/ARG3__0_i_66_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.088 r  design_1_i/AlgM_0/U0/ARG3__0_i_23/CO[1]
                         net (fo=37, routed)          1.218    89.306    design_1_i/AlgM_0/U0/ARG00_in[3]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.094 r  design_1_i/AlgM_0/U0/ARG3__0_i_1130/CO[3]
                         net (fo=1, routed)           0.000    90.094    design_1_i/AlgM_0/U0/ARG3__0_i_1130_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  design_1_i/AlgM_0/U0/ARG3__0_i_931/CO[3]
                         net (fo=1, routed)           0.000    90.208    design_1_i/AlgM_0/U0/ARG3__0_i_931_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  design_1_i/AlgM_0/U0/ARG3__0_i_730/CO[3]
                         net (fo=1, routed)           0.000    90.322    design_1_i/AlgM_0/U0/ARG3__0_i_730_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    90.436    design_1_i/AlgM_0/U0/ARG3__0_i_544_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  design_1_i/AlgM_0/U0/ARG3__0_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.550    design_1_i/AlgM_0/U0/ARG3__0_i_380_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    90.664    design_1_i/AlgM_0/U0/ARG3__0_i_245_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  design_1_i/AlgM_0/U0/ARG3__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.778    design_1_i/AlgM_0/U0/ARG3__0_i_141_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  design_1_i/AlgM_0/U0/ARG3__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.892    design_1_i/AlgM_0/U0/ARG3__0_i_69_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  design_1_i/AlgM_0/U0/ARG3__0_i_24/CO[1]
                         net (fo=37, routed)          1.141    92.190    design_1_i/AlgM_0/U0/ARG00_in[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.329    92.519 r  design_1_i/AlgM_0/U0/ARG3__0_i_1301/O
                         net (fo=1, routed)           0.000    92.519    design_1_i/AlgM_0/U0/ARG3__0_i_1301_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.052 r  design_1_i/AlgM_0/U0/ARG3__0_i_1135/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__0_i_1135_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.169 r  design_1_i/AlgM_0/U0/ARG3__0_i_936/CO[3]
                         net (fo=1, routed)           0.000    93.169    design_1_i/AlgM_0/U0/ARG3__0_i_936_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.286 r  design_1_i/AlgM_0/U0/ARG3__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/AlgM_0/U0/ARG3__0_i_735_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.403 r  design_1_i/AlgM_0/U0/ARG3__0_i_549/CO[3]
                         net (fo=1, routed)           0.000    93.403    design_1_i/AlgM_0/U0/ARG3__0_i_549_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_385/CO[3]
                         net (fo=1, routed)           0.000    93.520    design_1_i/AlgM_0/U0/ARG3__0_i_385_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_250/CO[3]
                         net (fo=1, routed)           0.000    93.637    design_1_i/AlgM_0/U0/ARG3__0_i_250_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  design_1_i/AlgM_0/U0/ARG3__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.754    design_1_i/AlgM_0/U0/ARG3__0_i_146_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.871    design_1_i/AlgM_0/U0/ARG3__0_i_72_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  design_1_i/AlgM_0/U0/ARG3__0_i_25/CO[1]
                         net (fo=37, routed)          1.051    95.079    design_1_i/AlgM_0/U0/ARG00_in[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.332    95.411 r  design_1_i/AlgM_0/U0/ARG3__0_i_1305/O
                         net (fo=1, routed)           0.000    95.411    design_1_i/AlgM_0/U0/ARG3__0_i_1305_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1140/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/AlgM_0/U0/ARG3__0_i_1140_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  design_1_i/AlgM_0/U0/ARG3__0_i_941/CO[3]
                         net (fo=1, routed)           0.000    96.057    design_1_i/AlgM_0/U0/ARG3__0_i_941_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  design_1_i/AlgM_0/U0/ARG3__0_i_740/CO[3]
                         net (fo=1, routed)           0.000    96.171    design_1_i/AlgM_0/U0/ARG3__0_i_740_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  design_1_i/AlgM_0/U0/ARG3__0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.285    design_1_i/AlgM_0/U0/ARG3__0_i_554_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  design_1_i/AlgM_0/U0/ARG3__0_i_390/CO[3]
                         net (fo=1, routed)           0.000    96.399    design_1_i/AlgM_0/U0/ARG3__0_i_390_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    96.513    design_1_i/AlgM_0/U0/ARG3__0_i_255_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.627 r  design_1_i/AlgM_0/U0/ARG3__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.627    design_1_i/AlgM_0/U0/ARG3__0_i_151_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.741 r  design_1_i/AlgM_0/U0/ARG3__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.741    design_1_i/AlgM_0/U0/ARG3__0_i_75_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.012 f  design_1_i/AlgM_0/U0/ARG3__0_i_26/CO[0]
                         net (fo=3, routed)           0.510    97.522    design_1_i/AlgM_0/U0/ARG00_in[0]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.373    97.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_61/O
                         net (fo=1, routed)           0.323    98.218    design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.813 r  design_1_i/AlgM_0/U0/ARG3__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.813    design_1_i/AlgM_0/U0/ARG3__0_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.930 r  design_1_i/AlgM_0/U0/ARG3__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.930    design_1_i/AlgM_0/U0/ARG3__0_i_17_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.047    design_1_i/AlgM_0/U0/ARG3__0_i_15_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    99.164    design_1_i/AlgM_0/U0/ARG3__0_i_274_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_166/CO[3]
                         net (fo=1, routed)           0.000    99.281    design_1_i/AlgM_0/U0/ARG3__0_i_166_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.398 r  design_1_i/AlgM_0/U0/ARG3__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    99.398    design_1_i/AlgM_0/U0/ARG3__0_i_86_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.515 r  design_1_i/AlgM_0/U0/ARG3__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.515    design_1_i/AlgM_0/U0/ARG3__0_i_28_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.830 r  design_1_i/AlgM_0/U0/ARG3__0_i_13/O[3]
                         net (fo=1, routed)           0.287   100.117    design_1_i/AlgM_0/U0/ARG3__0_i_13_n_4
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.307   100.424 r  design_1_i/AlgM_0/U0/ARG3__0_i_1/O
                         net (fo=16, routed)          1.035   101.459    design_1_i/AlgM_0/U0/ARG3__0_i_1_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   105.115 r  design_1_i/AlgM_0/U0/ARG3__0/P[32]
                         net (fo=28, routed)          0.907   106.022    design_1_i/AlgM_0/U0/ARG3__0_n_73
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[0])
                                                      2.098   108.120 r  design_1_i/AlgM_0/U0/ARG2/P[0]
                         net (fo=19, routed)          1.335   109.455    design_1_i/AlgM_0/U0/ARG2_n_105
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.111 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   110.111    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.225 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000   110.225    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.339 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000   110.339    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.453 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000   110.453    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.009   110.576    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.690 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000   110.690    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.804 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.804    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.918 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   110.918    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.032 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000   111.032    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.303 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23/CO[0]
                         net (fo=43, routed)          1.122   112.424    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23_n_3
    SLICE_X40Y82         LUT3 (Prop_lut3_I0_O)        0.373   112.797 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_26/O
                         net (fo=1, routed)           1.214   114.011    design_1_i/AlgM_0/U0/newPos_x[11]_i_26_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.124   114.135 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_14/O
                         net (fo=1, routed)           0.000   114.135    design_1_i/AlgM_0/U0/newPos_x[11]_i_14_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.536 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.536    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.775 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8/O[2]
                         net (fo=18, routed)          0.805   115.580    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8_n_5
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.302   115.882 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_174/O
                         net (fo=1, routed)           0.764   116.646    design_1_i/AlgM_0/U0/newPos_x[21]_i_174_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   117.044 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.378 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120/O[1]
                         net (fo=3, routed)           0.741   118.119    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120_n_6
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.303   118.422 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_88/O
                         net (fo=1, routed)           0.323   118.745    design_1_i/AlgM_0/U0/newPos_x[21]_i_88_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.271 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000   119.271    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.385 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42/CO[3]
                         net (fo=1, routed)           0.000   119.385    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.624 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27/O[2]
                         net (fo=3, routed)           0.849   120.473    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27_n_5
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.302   120.775 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_40/O
                         net (fo=1, routed)           0.000   120.775    design_1_i/AlgM_0/U0/newPos_x[21]_i_40_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.308 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000   121.308    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.562 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19/CO[0]
                         net (fo=27, routed)          0.528   122.090    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19_n_3
    SLICE_X53Y84         LUT5 (Prop_lut5_I3_O)        0.367   122.457 r  design_1_i/AlgM_0/U0/newPos_x[7]_i_18/O
                         net (fo=1, routed)           0.685   123.141    design_1_i/AlgM_0/U0/newPos_x[7]_i_18_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   123.721 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.721    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.835 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.835    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.949 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.949    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_9_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.262 r  design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_9/O[3]
                         net (fo=1, routed)           0.609   124.871    design_1_i/AlgM_0/U0/ARG1__2[16]
    SLICE_X42Y84         LUT6 (Prop_lut6_I4_O)        0.306   125.177 r  design_1_i/AlgM_0/U0/newPos_x[19]_i_6/O
                         net (fo=1, routed)           0.000   125.177    design_1_i/AlgM_0/U0/newPos_x[19]_i_6_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.690 r  design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.690    design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   125.909 r  design_1_i/AlgM_0/U0/newPos_x_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.703   126.612    design_1_i/AlgM_0/U0/ARG__2[20]
    SLICE_X42Y87         LUT2 (Prop_lut2_I1_O)        0.295   126.907 r  design_1_i/AlgM_0/U0/newPos_x[20]_i_1/O
                         net (fo=1, routed)           0.000   126.907    design_1_i/AlgM_0/U0/newPos_x[20]_i_1_n_0
    SLICE_X42Y87         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.711    81.751    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X42Y87         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[20]/C
                         clock pessimism              0.490    82.242    
                         clock uncertainty           -0.112    82.130    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.077    82.207    design_1_i/AlgM_0/U0/newPos_x_reg[20]
  -------------------------------------------------------------------
                         required time                         82.207    
                         arrival time                        -126.907    
  -------------------------------------------------------------------
                         slack                                -44.700    

Slack (VIOLATED) :        -44.652ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        127.701ns  (logic 82.856ns (64.883%)  route 44.845ns (35.117%))
  Logic Levels:           364  (CARRY4=326 DSP48E1=3 LUT1=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 81.834 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.101    -0.718    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y9           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.291 r  design_1_i/AlgM_0/U0/ARG3/P[32]
                         net (fo=12, routed)          0.796     4.087    design_1_i/AlgM_0/U0/ARG3_n_73
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.185 r  design_1_i/AlgM_0/U0/ARG1/P[32]
                         net (fo=2, routed)           1.290     7.475    design_1_i/AlgM_0/U0/ARG1_n_73
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.001 r  design_1_i/AlgM_0/U0/ARG3__0_i_946/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_1_i/AlgM_0/U0/ARG3__0_i_946_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_1_i/AlgM_0/U0/ARG3__0_i_745/CO[3]
                         net (fo=1, routed)           0.000     8.115    design_1_i/AlgM_0/U0/ARG3__0_i_745_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  design_1_i/AlgM_0/U0/ARG3__0_i_559/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/AlgM_0/U0/ARG3__0_i_559_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  design_1_i/AlgM_0/U0/ARG3__0_i_395/CO[3]
                         net (fo=1, routed)           0.000     8.343    design_1_i/AlgM_0/U0/ARG3__0_i_395_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  design_1_i/AlgM_0/U0/ARG3__0_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/AlgM_0/U0/ARG3__0_i_260_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/AlgM_0/U0/ARG3__0_i_156_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/AlgM_0/U0/ARG3__0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/AlgM_0/U0/ARG3__0_i_77_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  design_1_i/AlgM_0/U0/ARG3__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.799    design_1_i/AlgM_0/U0/ARG3__0_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.070 r  design_1_i/AlgM_0/U0/ARG3__0_i_12/CO[0]
                         net (fo=37, routed)          0.963    10.033    design_1_i/AlgM_0/U0/ARG00_in[32]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.877 r  design_1_i/AlgM_0/U0/ARG3__0_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/AlgM_0/U0/ARG3__0_i_1360_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  design_1_i/AlgM_0/U0/ARG3__0_i_1211/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/AlgM_0/U0/ARG3__0_i_1211_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  design_1_i/AlgM_0/U0/ARG3__0_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.111    design_1_i/AlgM_0/U0/ARG3__0_i_1019_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  design_1_i/AlgM_0/U0/ARG3__0_i_821/CO[3]
                         net (fo=1, routed)           0.000    11.228    design_1_i/AlgM_0/U0/ARG3__0_i_821_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  design_1_i/AlgM_0/U0/ARG3__0_i_626/CO[3]
                         net (fo=1, routed)           0.000    11.345    design_1_i/AlgM_0/U0/ARG3__0_i_626_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.462 r  design_1_i/AlgM_0/U0/ARG3__0_i_449/CO[3]
                         net (fo=1, routed)           0.000    11.462    design_1_i/AlgM_0/U0/ARG3__0_i_449_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.579 r  design_1_i/AlgM_0/U0/ARG3__0_i_295/CO[3]
                         net (fo=1, routed)           0.000    11.579    design_1_i/AlgM_0/U0/ARG3__0_i_295_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  design_1_i/AlgM_0/U0/ARG3__0_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.696    design_1_i/AlgM_0/U0/ARG3__0_i_175_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.853 r  design_1_i/AlgM_0/U0/ARG3__0_i_91/CO[1]
                         net (fo=36, routed)          1.069    12.921    design_1_i/AlgM_0/U0/ARG00_in[31]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    13.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1365/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/AlgM_0/U0/ARG3__0_i_1365_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/AlgM_0/U0/ARG3__0_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/AlgM_0/U0/ARG3__0_i_1216_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/AlgM_0/U0/ARG3__0_i_1024/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/AlgM_0/U0/ARG3__0_i_1024_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/AlgM_0/U0/ARG3__0_i_826/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/AlgM_0/U0/ARG3__0_i_826_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/AlgM_0/U0/ARG3__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/AlgM_0/U0/ARG3__0_i_631_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_454/CO[3]
                         net (fo=1, routed)           0.000    14.279    design_1_i/AlgM_0/U0/ARG3__0_i_454_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.393 r  design_1_i/AlgM_0/U0/ARG3__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    14.393    design_1_i/AlgM_0/U0/ARG3__0_i_300_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.507 r  design_1_i/AlgM_0/U0/ARG3__0_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.507    design_1_i/AlgM_0/U0/ARG3__0_i_178_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_92/CO[1]
                         net (fo=36, routed)          0.807    15.471    design_1_i/AlgM_0/U0/ARG00_in[30]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    15.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1450/O
                         net (fo=1, routed)           0.000    15.800    design_1_i/AlgM_0/U0/ARG3__0_i_1450_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1370/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_1_i/AlgM_0/U0/ARG3__0_i_1370_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1221/CO[3]
                         net (fo=1, routed)           0.000    16.464    design_1_i/AlgM_0/U0/ARG3__0_i_1221_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1029/CO[3]
                         net (fo=1, routed)           0.000    16.578    design_1_i/AlgM_0/U0/ARG3__0_i_1029_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_831/CO[3]
                         net (fo=1, routed)           0.000    16.692    design_1_i/AlgM_0/U0/ARG3__0_i_831_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_636/CO[3]
                         net (fo=1, routed)           0.000    16.806    design_1_i/AlgM_0/U0/ARG3__0_i_636_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_459/CO[3]
                         net (fo=1, routed)           0.000    16.920    design_1_i/AlgM_0/U0/ARG3__0_i_459_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.034    design_1_i/AlgM_0/U0/ARG3__0_i_305_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    17.148    design_1_i/AlgM_0/U0/ARG3__0_i_181_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_93/CO[1]
                         net (fo=36, routed)          0.937    18.242    design_1_i/AlgM_0/U0/ARG00_in[29]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_1487/O
                         net (fo=1, routed)           0.000    18.571    design_1_i/AlgM_0/U0/ARG3__0_i_1487_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.121 r  design_1_i/AlgM_0/U0/ARG3__0_i_1422/CO[3]
                         net (fo=1, routed)           0.000    19.121    design_1_i/AlgM_0/U0/ARG3__0_i_1422_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.235 r  design_1_i/AlgM_0/U0/ARG3__0_i_1340/CO[3]
                         net (fo=1, routed)           0.000    19.235    design_1_i/AlgM_0/U0/ARG3__0_i_1340_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  design_1_i/AlgM_0/U0/ARG3__0_i_1191/CO[3]
                         net (fo=1, routed)           0.000    19.349    design_1_i/AlgM_0/U0/ARG3__0_i_1191_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.463 r  design_1_i/AlgM_0/U0/ARG3__0_i_999/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/AlgM_0/U0/ARG3__0_i_999_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  design_1_i/AlgM_0/U0/ARG3__0_i_801/CO[3]
                         net (fo=1, routed)           0.000    19.577    design_1_i/AlgM_0/U0/ARG3__0_i_801_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  design_1_i/AlgM_0/U0/ARG3__0_i_606/CO[3]
                         net (fo=1, routed)           0.000    19.691    design_1_i/AlgM_0/U0/ARG3__0_i_606_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_429/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/AlgM_0/U0/ARG3__0_i_429_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  design_1_i/AlgM_0/U0/ARG3__0_i_283/CO[3]
                         net (fo=1, routed)           0.000    19.919    design_1_i/AlgM_0/U0/ARG3__0_i_283_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.076 r  design_1_i/AlgM_0/U0/ARG3__0_i_171/CO[1]
                         net (fo=36, routed)          0.912    20.987    design_1_i/AlgM_0/U0/ARG00_in[28]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.316 r  design_1_i/AlgM_0/U0/ARG3__0_i_1490/O
                         net (fo=1, routed)           0.000    21.316    design_1_i/AlgM_0/U0/ARG3__0_i_1490_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.849 r  design_1_i/AlgM_0/U0/ARG3__0_i_1427/CO[3]
                         net (fo=1, routed)           0.000    21.849    design_1_i/AlgM_0/U0/ARG3__0_i_1427_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  design_1_i/AlgM_0/U0/ARG3__0_i_1345/CO[3]
                         net (fo=1, routed)           0.000    21.966    design_1_i/AlgM_0/U0/ARG3__0_i_1345_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  design_1_i/AlgM_0/U0/ARG3__0_i_1196/CO[3]
                         net (fo=1, routed)           0.000    22.083    design_1_i/AlgM_0/U0/ARG3__0_i_1196_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.200 r  design_1_i/AlgM_0/U0/ARG3__0_i_1004/CO[3]
                         net (fo=1, routed)           0.000    22.200    design_1_i/AlgM_0/U0/ARG3__0_i_1004_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.317 r  design_1_i/AlgM_0/U0/ARG3__0_i_806/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/AlgM_0/U0/ARG3__0_i_806_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/AlgM_0/U0/ARG3__0_i_611/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/AlgM_0/U0/ARG3__0_i_611_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/AlgM_0/U0/ARG3__0_i_434/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/AlgM_0/U0/ARG3__0_i_434_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_286/CO[3]
                         net (fo=1, routed)           0.000    22.668    design_1_i/AlgM_0/U0/ARG3__0_i_286_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_172/CO[1]
                         net (fo=36, routed)          1.044    23.869    design_1_i/AlgM_0/U0/ARG00_in[27]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.332    24.201 r  design_1_i/AlgM_0/U0/ARG3__0_i_1436/O
                         net (fo=1, routed)           0.000    24.201    design_1_i/AlgM_0/U0/ARG3__0_i_1436_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.733 r  design_1_i/AlgM_0/U0/ARG3__0_i_1350/CO[3]
                         net (fo=1, routed)           0.000    24.733    design_1_i/AlgM_0/U0/ARG3__0_i_1350_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.847 r  design_1_i/AlgM_0/U0/ARG3__0_i_1201/CO[3]
                         net (fo=1, routed)           0.000    24.847    design_1_i/AlgM_0/U0/ARG3__0_i_1201_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.961 r  design_1_i/AlgM_0/U0/ARG3__0_i_1009/CO[3]
                         net (fo=1, routed)           0.000    24.961    design_1_i/AlgM_0/U0/ARG3__0_i_1009_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.075 r  design_1_i/AlgM_0/U0/ARG3__0_i_811/CO[3]
                         net (fo=1, routed)           0.000    25.075    design_1_i/AlgM_0/U0/ARG3__0_i_811_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_616/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/AlgM_0/U0/ARG3__0_i_616_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_439/CO[3]
                         net (fo=1, routed)           0.000    25.303    design_1_i/AlgM_0/U0/ARG3__0_i_439_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.417    design_1_i/AlgM_0/U0/ARG3__0_i_289_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.574 r  design_1_i/AlgM_0/U0/ARG3__0_i_173/CO[1]
                         net (fo=36, routed)          1.046    26.621    design_1_i/AlgM_0/U0/ARG00_in[26]
    SLICE_X42Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.421 r  design_1_i/AlgM_0/U0/ARG3__0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    27.421    design_1_i/AlgM_0/U0/ARG3__0_i_1437_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.538 r  design_1_i/AlgM_0/U0/ARG3__0_i_1355/CO[3]
                         net (fo=1, routed)           0.000    27.538    design_1_i/AlgM_0/U0/ARG3__0_i_1355_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.655 r  design_1_i/AlgM_0/U0/ARG3__0_i_1206/CO[3]
                         net (fo=1, routed)           0.000    27.655    design_1_i/AlgM_0/U0/ARG3__0_i_1206_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.772 r  design_1_i/AlgM_0/U0/ARG3__0_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.772    design_1_i/AlgM_0/U0/ARG3__0_i_1014_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.889 r  design_1_i/AlgM_0/U0/ARG3__0_i_816/CO[3]
                         net (fo=1, routed)           0.000    27.889    design_1_i/AlgM_0/U0/ARG3__0_i_816_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.006 r  design_1_i/AlgM_0/U0/ARG3__0_i_621/CO[3]
                         net (fo=1, routed)           0.009    28.015    design_1_i/AlgM_0/U0/ARG3__0_i_621_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.132    design_1_i/AlgM_0/U0/ARG3__0_i_444_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_292/CO[3]
                         net (fo=1, routed)           0.000    28.249    design_1_i/AlgM_0/U0/ARG3__0_i_292_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_174/CO[1]
                         net (fo=36, routed)          0.890    29.296    design_1_i/AlgM_0/U0/ARG00_in[25]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.628 r  design_1_i/AlgM_0/U0/ARG3__0_i_1502/O
                         net (fo=1, routed)           0.000    29.628    design_1_i/AlgM_0/U0/ARG3__0_i_1502_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  design_1_i/AlgM_0/U0/ARG3__0_i_1466/CO[3]
                         net (fo=1, routed)           0.000    30.178    design_1_i/AlgM_0/U0/ARG3__0_i_1466_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  design_1_i/AlgM_0/U0/ARG3__0_i_1402/CO[3]
                         net (fo=1, routed)           0.000    30.292    design_1_i/AlgM_0/U0/ARG3__0_i_1402_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_1320/CO[3]
                         net (fo=1, routed)           0.000    30.406    design_1_i/AlgM_0/U0/ARG3__0_i_1320_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    30.520    design_1_i/AlgM_0/U0/ARG3__0_i_1171_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  design_1_i/AlgM_0/U0/ARG3__0_i_979/CO[3]
                         net (fo=1, routed)           0.000    30.634    design_1_i/AlgM_0/U0/ARG3__0_i_979_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  design_1_i/AlgM_0/U0/ARG3__0_i_781/CO[3]
                         net (fo=1, routed)           0.009    30.757    design_1_i/AlgM_0/U0/ARG3__0_i_781_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.871    design_1_i/AlgM_0/U0/ARG3__0_i_586_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.985 r  design_1_i/AlgM_0/U0/ARG3__0_i_417/CO[3]
                         net (fo=1, routed)           0.000    30.985    design_1_i/AlgM_0/U0/ARG3__0_i_417_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.142 r  design_1_i/AlgM_0/U0/ARG3__0_i_279/CO[1]
                         net (fo=36, routed)          0.930    32.071    design_1_i/AlgM_0/U0/ARG00_in[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.400 r  design_1_i/AlgM_0/U0/ARG3__0_i_1505/O
                         net (fo=1, routed)           0.000    32.400    design_1_i/AlgM_0/U0/ARG3__0_i_1505_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.933 r  design_1_i/AlgM_0/U0/ARG3__0_i_1471/CO[3]
                         net (fo=1, routed)           0.000    32.933    design_1_i/AlgM_0/U0/ARG3__0_i_1471_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1407/CO[3]
                         net (fo=1, routed)           0.009    33.059    design_1_i/AlgM_0/U0/ARG3__0_i_1407_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  design_1_i/AlgM_0/U0/ARG3__0_i_1325/CO[3]
                         net (fo=1, routed)           0.000    33.176    design_1_i/AlgM_0/U0/ARG3__0_i_1325_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.293 r  design_1_i/AlgM_0/U0/ARG3__0_i_1176/CO[3]
                         net (fo=1, routed)           0.000    33.293    design_1_i/AlgM_0/U0/ARG3__0_i_1176_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.410 r  design_1_i/AlgM_0/U0/ARG3__0_i_984/CO[3]
                         net (fo=1, routed)           0.000    33.410    design_1_i/AlgM_0/U0/ARG3__0_i_984_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  design_1_i/AlgM_0/U0/ARG3__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    33.527    design_1_i/AlgM_0/U0/ARG3__0_i_786_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  design_1_i/AlgM_0/U0/ARG3__0_i_591/CO[3]
                         net (fo=1, routed)           0.000    33.644    design_1_i/AlgM_0/U0/ARG3__0_i_591_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.761 r  design_1_i/AlgM_0/U0/ARG3__0_i_420/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/AlgM_0/U0/ARG3__0_i_420_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.918 r  design_1_i/AlgM_0/U0/ARG3__0_i_280/CO[1]
                         net (fo=36, routed)          1.040    34.958    design_1_i/AlgM_0/U0/ARG00_in[23]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.332    35.290 r  design_1_i/AlgM_0/U0/ARG3__0_i_1480/O
                         net (fo=1, routed)           0.000    35.290    design_1_i/AlgM_0/U0/ARG3__0_i_1480_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.822 r  design_1_i/AlgM_0/U0/ARG3__0_i_1412/CO[3]
                         net (fo=1, routed)           0.000    35.822    design_1_i/AlgM_0/U0/ARG3__0_i_1412_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  design_1_i/AlgM_0/U0/ARG3__0_i_1330/CO[3]
                         net (fo=1, routed)           0.000    35.936    design_1_i/AlgM_0/U0/ARG3__0_i_1330_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    36.050    design_1_i/AlgM_0/U0/ARG3__0_i_1181_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_989/CO[3]
                         net (fo=1, routed)           0.000    36.164    design_1_i/AlgM_0/U0/ARG3__0_i_989_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_791/CO[3]
                         net (fo=1, routed)           0.000    36.278    design_1_i/AlgM_0/U0/ARG3__0_i_791_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    36.392    design_1_i/AlgM_0/U0/ARG3__0_i_596_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_423/CO[3]
                         net (fo=1, routed)           0.000    36.506    design_1_i/AlgM_0/U0/ARG3__0_i_423_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.663 r  design_1_i/AlgM_0/U0/ARG3__0_i_281/CO[1]
                         net (fo=36, routed)          0.807    37.471    design_1_i/AlgM_0/U0/ARG00_in[22]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.329    37.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1499/O
                         net (fo=1, routed)           0.000    37.800    design_1_i/AlgM_0/U0/ARG3__0_i_1499_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1458/CO[3]
                         net (fo=1, routed)           0.000    38.350    design_1_i/AlgM_0/U0/ARG3__0_i_1458_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    38.464    design_1_i/AlgM_0/U0/ARG3__0_i_1417_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1335/CO[3]
                         net (fo=1, routed)           0.000    38.578    design_1_i/AlgM_0/U0/ARG3__0_i_1335_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_1186/CO[3]
                         net (fo=1, routed)           0.000    38.692    design_1_i/AlgM_0/U0/ARG3__0_i_1186_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_994/CO[3]
                         net (fo=1, routed)           0.000    38.806    design_1_i/AlgM_0/U0/ARG3__0_i_994_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_796/CO[3]
                         net (fo=1, routed)           0.000    38.920    design_1_i/AlgM_0/U0/ARG3__0_i_796_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_601/CO[3]
                         net (fo=1, routed)           0.000    39.034    design_1_i/AlgM_0/U0/ARG3__0_i_601_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_426/CO[3]
                         net (fo=1, routed)           0.000    39.148    design_1_i/AlgM_0/U0/ARG3__0_i_426_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_282/CO[1]
                         net (fo=36, routed)          0.817    40.122    design_1_i/AlgM_0/U0/ARG00_in[21]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1465/O
                         net (fo=1, routed)           0.000    40.451    design_1_i/AlgM_0/U0/ARG3__0_i_1465_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1393/CO[3]
                         net (fo=1, routed)           0.000    40.984    design_1_i/AlgM_0/U0/ARG3__0_i_1393_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    41.101    design_1_i/AlgM_0/U0/ARG3__0_i_1388_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_1383/CO[3]
                         net (fo=1, routed)           0.000    41.218    design_1_i/AlgM_0/U0/ARG3__0_i_1383_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_1311/CO[3]
                         net (fo=1, routed)           0.000    41.335    design_1_i/AlgM_0/U0/ARG3__0_i_1311_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_1157/CO[3]
                         net (fo=1, routed)           0.000    41.452    design_1_i/AlgM_0/U0/ARG3__0_i_1157_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_960/CO[3]
                         net (fo=1, routed)           0.000    41.569    design_1_i/AlgM_0/U0/ARG3__0_i_960_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_761/CO[3]
                         net (fo=1, routed)           0.000    41.686    design_1_i/AlgM_0/U0/ARG3__0_i_761_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_574/CO[3]
                         net (fo=1, routed)           0.000    41.803    design_1_i/AlgM_0/U0/ARG3__0_i_574_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_413/CO[1]
                         net (fo=36, routed)          0.773    42.733    design_1_i/AlgM_0/U0/ARG00_in[20]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.332    43.065 r  design_1_i/AlgM_0/U0/ARG3__0_i_1453/O
                         net (fo=1, routed)           0.000    43.065    design_1_i/AlgM_0/U0/ARG3__0_i_1453_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.615 r  design_1_i/AlgM_0/U0/ARG3__0_i_1375/CO[3]
                         net (fo=1, routed)           0.000    43.615    design_1_i/AlgM_0/U0/ARG3__0_i_1375_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  design_1_i/AlgM_0/U0/ARG3__0_i_1273/CO[3]
                         net (fo=1, routed)           0.000    43.729    design_1_i/AlgM_0/U0/ARG3__0_i_1273_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  design_1_i/AlgM_0/U0/ARG3__0_i_1268/CO[3]
                         net (fo=1, routed)           0.000    43.843    design_1_i/AlgM_0/U0/ARG3__0_i_1268_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.957 r  design_1_i/AlgM_0/U0/ARG3__0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    43.957    design_1_i/AlgM_0/U0/ARG3__0_i_1263_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.071 r  design_1_i/AlgM_0/U0/ARG3__0_i_1162/CO[3]
                         net (fo=1, routed)           0.000    44.071    design_1_i/AlgM_0/U0/ARG3__0_i_1162_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.185 r  design_1_i/AlgM_0/U0/ARG3__0_i_965/CO[3]
                         net (fo=1, routed)           0.000    44.185    design_1_i/AlgM_0/U0/ARG3__0_i_965_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.299 r  design_1_i/AlgM_0/U0/ARG3__0_i_766/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/AlgM_0/U0/ARG3__0_i_766_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.413 r  design_1_i/AlgM_0/U0/ARG3__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    44.413    design_1_i/AlgM_0/U0/ARG3__0_i_577_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_414/CO[1]
                         net (fo=36, routed)          1.043    45.613    design_1_i/AlgM_0/U0/ARG00_in[19]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.329    45.942 r  design_1_i/AlgM_0/U0/ARG3__0_i_1382/O
                         net (fo=1, routed)           0.000    45.942    design_1_i/AlgM_0/U0/ARG3__0_i_1382_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.475 r  design_1_i/AlgM_0/U0/ARG3__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    46.475    design_1_i/AlgM_0/U0/ARG3__0_i_1255_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.592 r  design_1_i/AlgM_0/U0/ARG3__0_i_1250/CO[3]
                         net (fo=1, routed)           0.000    46.592    design_1_i/AlgM_0/U0/ARG3__0_i_1250_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1095/CO[3]
                         net (fo=1, routed)           0.000    46.709    design_1_i/AlgM_0/U0/ARG3__0_i_1095_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.826 r  design_1_i/AlgM_0/U0/ARG3__0_i_1090/CO[3]
                         net (fo=1, routed)           0.000    46.826    design_1_i/AlgM_0/U0/ARG3__0_i_1090_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    46.943    design_1_i/AlgM_0/U0/ARG3__0_i_1085_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.060 r  design_1_i/AlgM_0/U0/ARG3__0_i_970/CO[3]
                         net (fo=1, routed)           0.000    47.060    design_1_i/AlgM_0/U0/ARG3__0_i_970_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.177 r  design_1_i/AlgM_0/U0/ARG3__0_i_771/CO[3]
                         net (fo=1, routed)           0.000    47.177    design_1_i/AlgM_0/U0/ARG3__0_i_771_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_580/CO[3]
                         net (fo=1, routed)           0.000    47.294    design_1_i/AlgM_0/U0/ARG3__0_i_580_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_415/CO[1]
                         net (fo=36, routed)          0.788    48.240    design_1_i/AlgM_0/U0/ARG00_in[18]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.332    48.572 r  design_1_i/AlgM_0/U0/ARG3__0_i_1262/O
                         net (fo=1, routed)           0.000    48.572    design_1_i/AlgM_0/U0/ARG3__0_i_1262_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.122 r  design_1_i/AlgM_0/U0/ARG3__0_i_1080/CO[3]
                         net (fo=1, routed)           0.000    49.122    design_1_i/AlgM_0/U0/ARG3__0_i_1080_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.236 r  design_1_i/AlgM_0/U0/ARG3__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    49.236    design_1_i/AlgM_0/U0/ARG3__0_i_1075_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1070/CO[3]
                         net (fo=1, routed)           0.000    49.350    design_1_i/AlgM_0/U0/ARG3__0_i_1070_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_896/CO[3]
                         net (fo=1, routed)           0.000    49.464    design_1_i/AlgM_0/U0/ARG3__0_i_896_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_891/CO[3]
                         net (fo=1, routed)           0.000    49.578    design_1_i/AlgM_0/U0/ARG3__0_i_891_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_886/CO[3]
                         net (fo=1, routed)           0.000    49.692    design_1_i/AlgM_0/U0/ARG3__0_i_886_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_776/CO[3]
                         net (fo=1, routed)           0.000    49.806    design_1_i/AlgM_0/U0/ARG3__0_i_776_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_583/CO[3]
                         net (fo=1, routed)           0.000    49.920    design_1_i/AlgM_0/U0/ARG3__0_i_583_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.077 r  design_1_i/AlgM_0/U0/ARG3__0_i_416/CO[1]
                         net (fo=36, routed)          1.046    51.122    design_1_i/AlgM_0/U0/ARG00_in[17]
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1249/O
                         net (fo=1, routed)           0.000    51.451    design_1_i/AlgM_0/U0/ARG3__0_i_1249_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1065/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/AlgM_0/U0/ARG3__0_i_1065_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_877/CO[3]
                         net (fo=1, routed)           0.000    52.101    design_1_i/AlgM_0/U0/ARG3__0_i_877_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_872/CO[3]
                         net (fo=1, routed)           0.000    52.218    design_1_i/AlgM_0/U0/ARG3__0_i_872_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_867/CO[3]
                         net (fo=1, routed)           0.000    52.335    design_1_i/AlgM_0/U0/ARG3__0_i_867_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_695/CO[3]
                         net (fo=1, routed)           0.000    52.452    design_1_i/AlgM_0/U0/ARG3__0_i_695_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_690/CO[3]
                         net (fo=1, routed)           0.000    52.569    design_1_i/AlgM_0/U0/ARG3__0_i_690_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_685/CO[3]
                         net (fo=1, routed)           0.000    52.686    design_1_i/AlgM_0/U0/ARG3__0_i_685_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    52.803    design_1_i/AlgM_0/U0/ARG3__0_i_682_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_573/CO[1]
                         net (fo=36, routed)          0.864    53.824    design_1_i/AlgM_0/U0/ARG00_in[16]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.332    54.156 r  design_1_i/AlgM_0/U0/ARG3__0_i_1246/O
                         net (fo=1, routed)           0.000    54.156    design_1_i/AlgM_0/U0/ARG3__0_i_1246_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.689 r  design_1_i/AlgM_0/U0/ARG3__0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    54.689    design_1_i/AlgM_0/U0/ARG3__0_i_1060_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.806    design_1_i/AlgM_0/U0/ARG3__0_i_862_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.923 r  design_1_i/AlgM_0/U0/ARG3__0_i_677/CO[3]
                         net (fo=1, routed)           0.000    54.923    design_1_i/AlgM_0/U0/ARG3__0_i_677_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.040 r  design_1_i/AlgM_0/U0/ARG3__0_i_672/CO[3]
                         net (fo=1, routed)           0.000    55.040    design_1_i/AlgM_0/U0/ARG3__0_i_672_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.157 r  design_1_i/AlgM_0/U0/ARG3__0_i_667/CO[3]
                         net (fo=1, routed)           0.000    55.157    design_1_i/AlgM_0/U0/ARG3__0_i_667_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.274 r  design_1_i/AlgM_0/U0/ARG3__0_i_509/CO[3]
                         net (fo=1, routed)           0.000    55.274    design_1_i/AlgM_0/U0/ARG3__0_i_509_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.391 r  design_1_i/AlgM_0/U0/ARG3__0_i_504/CO[3]
                         net (fo=1, routed)           0.001    55.392    design_1_i/AlgM_0/U0/ARG3__0_i_504_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.509 r  design_1_i/AlgM_0/U0/ARG3__0_i_501/CO[3]
                         net (fo=1, routed)           0.000    55.509    design_1_i/AlgM_0/U0/ARG3__0_i_501_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.666 r  design_1_i/AlgM_0/U0/ARG3__0_i_500/CO[1]
                         net (fo=36, routed)          1.049    56.715    design_1_i/AlgM_0/U0/ARG00_in[15]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    57.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_1243/O
                         net (fo=1, routed)           0.000    57.047    design_1_i/AlgM_0/U0/ARG3__0_i_1243_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.597 r  design_1_i/AlgM_0/U0/ARG3__0_i_1055/CO[3]
                         net (fo=1, routed)           0.000    57.597    design_1_i/AlgM_0/U0/ARG3__0_i_1055_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_857/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/AlgM_0/U0/ARG3__0_i_857_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_662/CO[3]
                         net (fo=1, routed)           0.000    57.825    design_1_i/AlgM_0/U0/ARG3__0_i_662_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.939 r  design_1_i/AlgM_0/U0/ARG3__0_i_495/CO[3]
                         net (fo=1, routed)           0.000    57.939    design_1_i/AlgM_0/U0/ARG3__0_i_495_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.053 r  design_1_i/AlgM_0/U0/ARG3__0_i_490/CO[3]
                         net (fo=1, routed)           0.000    58.053    design_1_i/AlgM_0/U0/ARG3__0_i_490_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.167 r  design_1_i/AlgM_0/U0/ARG3__0_i_485/CO[3]
                         net (fo=1, routed)           0.000    58.167    design_1_i/AlgM_0/U0/ARG3__0_i_485_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_345/CO[3]
                         net (fo=1, routed)           0.001    58.282    design_1_i/AlgM_0/U0/ARG3__0_i_345_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_342/CO[3]
                         net (fo=1, routed)           0.000    58.396    design_1_i/AlgM_0/U0/ARG3__0_i_342_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.553 r  design_1_i/AlgM_0/U0/ARG3__0_i_341/CO[1]
                         net (fo=36, routed)          1.062    59.615    design_1_i/AlgM_0/U0/ARG00_in[14]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    59.944 r  design_1_i/AlgM_0/U0/ARG3__0_i_1240/O
                         net (fo=1, routed)           0.000    59.944    design_1_i/AlgM_0/U0/ARG3__0_i_1240_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_1050/CO[3]
                         net (fo=1, routed)           0.000    60.477    design_1_i/AlgM_0/U0/ARG3__0_i_1050_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.594 r  design_1_i/AlgM_0/U0/ARG3__0_i_852/CO[3]
                         net (fo=1, routed)           0.000    60.594    design_1_i/AlgM_0/U0/ARG3__0_i_852_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_657/CO[3]
                         net (fo=1, routed)           0.000    60.711    design_1_i/AlgM_0/U0/ARG3__0_i_657_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.828 r  design_1_i/AlgM_0/U0/ARG3__0_i_480/CO[3]
                         net (fo=1, routed)           0.000    60.828    design_1_i/AlgM_0/U0/ARG3__0_i_480_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.945 r  design_1_i/AlgM_0/U0/ARG3__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    60.945    design_1_i/AlgM_0/U0/ARG3__0_i_336_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.062 r  design_1_i/AlgM_0/U0/ARG3__0_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.062    design_1_i/AlgM_0/U0/ARG3__0_i_331_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.179 r  design_1_i/AlgM_0/U0/ARG3__0_i_326/CO[3]
                         net (fo=1, routed)           0.000    61.179    design_1_i/AlgM_0/U0/ARG3__0_i_326_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.296 r  design_1_i/AlgM_0/U0/ARG3__0_i_212/CO[3]
                         net (fo=1, routed)           0.000    61.296    design_1_i/AlgM_0/U0/ARG3__0_i_212_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.453 r  design_1_i/AlgM_0/U0/ARG3__0_i_211/CO[1]
                         net (fo=36, routed)          0.948    62.401    design_1_i/AlgM_0/U0/ARG00_in[13]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    63.189    design_1_i/AlgM_0/U0/ARG3__0_i_1045_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_847/CO[3]
                         net (fo=1, routed)           0.000    63.303    design_1_i/AlgM_0/U0/ARG3__0_i_847_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_652/CO[3]
                         net (fo=1, routed)           0.000    63.417    design_1_i/AlgM_0/U0/ARG3__0_i_652_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.531 r  design_1_i/AlgM_0/U0/ARG3__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    63.531    design_1_i/AlgM_0/U0/ARG3__0_i_475_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.645 r  design_1_i/AlgM_0/U0/ARG3__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/AlgM_0/U0/ARG3__0_i_321_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.759 r  design_1_i/AlgM_0/U0/ARG3__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    63.759    design_1_i/AlgM_0/U0/ARG3__0_i_203_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  design_1_i/AlgM_0/U0/ARG3__0_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.873    design_1_i/AlgM_0/U0/ARG3__0_i_198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  design_1_i/AlgM_0/U0/ARG3__0_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.987    design_1_i/AlgM_0/U0/ARG3__0_i_195_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.144 r  design_1_i/AlgM_0/U0/ARG3__0_i_110/CO[1]
                         net (fo=36, routed)          0.883    65.028    design_1_i/AlgM_0/U0/ARG00_in[12]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    65.357 r  design_1_i/AlgM_0/U0/ARG3__0_i_1234/O
                         net (fo=1, routed)           0.000    65.357    design_1_i/AlgM_0/U0/ARG3__0_i_1234_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.907 r  design_1_i/AlgM_0/U0/ARG3__0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    65.907    design_1_i/AlgM_0/U0/ARG3__0_i_1040_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.021 r  design_1_i/AlgM_0/U0/ARG3__0_i_842/CO[3]
                         net (fo=1, routed)           0.000    66.021    design_1_i/AlgM_0/U0/ARG3__0_i_842_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.135 r  design_1_i/AlgM_0/U0/ARG3__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    66.135    design_1_i/AlgM_0/U0/ARG3__0_i_647_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    66.249    design_1_i/AlgM_0/U0/ARG3__0_i_470_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.363 r  design_1_i/AlgM_0/U0/ARG3__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    66.363    design_1_i/AlgM_0/U0/ARG3__0_i_316_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_190/CO[3]
                         net (fo=1, routed)           0.001    66.477    design_1_i/AlgM_0/U0/ARG3__0_i_190_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.591 r  design_1_i/AlgM_0/U0/ARG3__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    66.591    design_1_i/AlgM_0/U0/ARG3__0_i_104_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.705 r  design_1_i/AlgM_0/U0/ARG3__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    66.705    design_1_i/AlgM_0/U0/ARG3__0_i_101_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.862 r  design_1_i/AlgM_0/U0/ARG3__0_i_100/CO[1]
                         net (fo=36, routed)          0.927    67.789    design_1_i/AlgM_0/U0/ARG00_in[11]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    68.118 r  design_1_i/AlgM_0/U0/ARG3__0_i_1231/O
                         net (fo=1, routed)           0.000    68.118    design_1_i/AlgM_0/U0/ARG3__0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/AlgM_0/U0/ARG3__0_i_1035_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  design_1_i/AlgM_0/U0/ARG3__0_i_837/CO[3]
                         net (fo=1, routed)           0.000    68.782    design_1_i/AlgM_0/U0/ARG3__0_i_837_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_642/CO[3]
                         net (fo=1, routed)           0.000    68.896    design_1_i/AlgM_0/U0/ARG3__0_i_642_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  design_1_i/AlgM_0/U0/ARG3__0_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.010    design_1_i/AlgM_0/U0/ARG3__0_i_465_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  design_1_i/AlgM_0/U0/ARG3__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    69.124    design_1_i/AlgM_0/U0/ARG3__0_i_311_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.238 r  design_1_i/AlgM_0/U0/ARG3__0_i_185/CO[3]
                         net (fo=1, routed)           0.000    69.238    design_1_i/AlgM_0/U0/ARG3__0_i_185_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.352 r  design_1_i/AlgM_0/U0/ARG3__0_i_95/CO[3]
                         net (fo=1, routed)           0.001    69.352    design_1_i/AlgM_0/U0/ARG3__0_i_95_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.466 r  design_1_i/AlgM_0/U0/ARG3__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.466    design_1_i/AlgM_0/U0/ARG3__0_i_35_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.623 r  design_1_i/AlgM_0/U0/ARG3__0_i_34/CO[1]
                         net (fo=36, routed)          0.577    70.201    design_1_i/AlgM_0/U0/ARG00_in[10]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.329    70.530 r  design_1_i/AlgM_0/U0/ARG3__0_i_1228/O
                         net (fo=1, routed)           0.000    70.530    design_1_i/AlgM_0/U0/ARG3__0_i_1228_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.080 r  design_1_i/AlgM_0/U0/ARG3__0_i_1034/CO[3]
                         net (fo=1, routed)           0.000    71.080    design_1_i/AlgM_0/U0/ARG3__0_i_1034_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.194 r  design_1_i/AlgM_0/U0/ARG3__0_i_836/CO[3]
                         net (fo=1, routed)           0.000    71.194    design_1_i/AlgM_0/U0/ARG3__0_i_836_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.308 r  design_1_i/AlgM_0/U0/ARG3__0_i_641/CO[3]
                         net (fo=1, routed)           0.000    71.308    design_1_i/AlgM_0/U0/ARG3__0_i_641_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.422 r  design_1_i/AlgM_0/U0/ARG3__0_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.422    design_1_i/AlgM_0/U0/ARG3__0_i_464_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.536 r  design_1_i/AlgM_0/U0/ARG3__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    71.536    design_1_i/AlgM_0/U0/ARG3__0_i_310_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.650 r  design_1_i/AlgM_0/U0/ARG3__0_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.650    design_1_i/AlgM_0/U0/ARG3__0_i_184_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.764 r  design_1_i/AlgM_0/U0/ARG3__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.764    design_1_i/AlgM_0/U0/ARG3__0_i_94_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.878 r  design_1_i/AlgM_0/U0/ARG3__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.878    design_1_i/AlgM_0/U0/ARG3__0_i_33_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.035 r  design_1_i/AlgM_0/U0/ARG3__0_i_14/CO[1]
                         net (fo=37, routed)          0.977    73.011    design_1_i/AlgM_0/U0/ARG00_in[9]
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.811 r  design_1_i/AlgM_0/U0/ARG3__0_i_1100/CO[3]
                         net (fo=1, routed)           0.000    73.811    design_1_i/AlgM_0/U0/ARG3__0_i_1100_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.928 r  design_1_i/AlgM_0/U0/ARG3__0_i_901/CO[3]
                         net (fo=1, routed)           0.000    73.928    design_1_i/AlgM_0/U0/ARG3__0_i_901_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.045 r  design_1_i/AlgM_0/U0/ARG3__0_i_700/CO[3]
                         net (fo=1, routed)           0.000    74.045    design_1_i/AlgM_0/U0/ARG3__0_i_700_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  design_1_i/AlgM_0/U0/ARG3__0_i_514/CO[3]
                         net (fo=1, routed)           0.000    74.162    design_1_i/AlgM_0/U0/ARG3__0_i_514_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_350/CO[3]
                         net (fo=1, routed)           0.000    74.279    design_1_i/AlgM_0/U0/ARG3__0_i_350_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_215/CO[3]
                         net (fo=1, routed)           0.000    74.396    design_1_i/AlgM_0/U0/ARG3__0_i_215_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.513    design_1_i/AlgM_0/U0/ARG3__0_i_111_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  design_1_i/AlgM_0/U0/ARG3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.630    design_1_i/AlgM_0/U0/ARG3__0_i_42_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.787 r  design_1_i/AlgM_0/U0/ARG3__0_i_16/CO[1]
                         net (fo=37, routed)          1.035    75.822    design_1_i/AlgM_0/U0/ARG00_in[8]
    SLICE_X41Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.610 r  design_1_i/AlgM_0/U0/ARG3__0_i_1105/CO[3]
                         net (fo=1, routed)           0.000    76.610    design_1_i/AlgM_0/U0/ARG3__0_i_1105_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.724 r  design_1_i/AlgM_0/U0/ARG3__0_i_906/CO[3]
                         net (fo=1, routed)           0.000    76.724    design_1_i/AlgM_0/U0/ARG3__0_i_906_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.838 r  design_1_i/AlgM_0/U0/ARG3__0_i_705/CO[3]
                         net (fo=1, routed)           0.000    76.838    design_1_i/AlgM_0/U0/ARG3__0_i_705_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.952 r  design_1_i/AlgM_0/U0/ARG3__0_i_519/CO[3]
                         net (fo=1, routed)           0.000    76.952    design_1_i/AlgM_0/U0/ARG3__0_i_519_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.066 r  design_1_i/AlgM_0/U0/ARG3__0_i_355/CO[3]
                         net (fo=1, routed)           0.000    77.066    design_1_i/AlgM_0/U0/ARG3__0_i_355_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.180 r  design_1_i/AlgM_0/U0/ARG3__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    77.180    design_1_i/AlgM_0/U0/ARG3__0_i_220_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.294    design_1_i/AlgM_0/U0/ARG3__0_i_116_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.408 r  design_1_i/AlgM_0/U0/ARG3__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.408    design_1_i/AlgM_0/U0/ARG3__0_i_49_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.565 r  design_1_i/AlgM_0/U0/ARG3__0_i_18/CO[1]
                         net (fo=37, routed)          0.891    78.457    design_1_i/AlgM_0/U0/ARG00_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    78.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_1286/O
                         net (fo=1, routed)           0.000    78.786    design_1_i/AlgM_0/U0/ARG3__0_i_1286_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.319 r  design_1_i/AlgM_0/U0/ARG3__0_i_1110/CO[3]
                         net (fo=1, routed)           0.000    79.319    design_1_i/AlgM_0/U0/ARG3__0_i_1110_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_911/CO[3]
                         net (fo=1, routed)           0.000    79.436    design_1_i/AlgM_0/U0/ARG3__0_i_911_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.552 r  design_1_i/AlgM_0/U0/ARG3__0_i_710/CO[3]
                         net (fo=1, routed)           0.000    79.552    design_1_i/AlgM_0/U0/ARG3__0_i_710_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.669 r  design_1_i/AlgM_0/U0/ARG3__0_i_524/CO[3]
                         net (fo=1, routed)           0.000    79.669    design_1_i/AlgM_0/U0/ARG3__0_i_524_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_360/CO[3]
                         net (fo=1, routed)           0.000    79.786    design_1_i/AlgM_0/U0/ARG3__0_i_360_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.903 r  design_1_i/AlgM_0/U0/ARG3__0_i_225/CO[3]
                         net (fo=1, routed)           0.000    79.903    design_1_i/AlgM_0/U0/ARG3__0_i_225_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.020 r  design_1_i/AlgM_0/U0/ARG3__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.020    design_1_i/AlgM_0/U0/ARG3__0_i_121_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.137 r  design_1_i/AlgM_0/U0/ARG3__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.137    design_1_i/AlgM_0/U0/ARG3__0_i_52_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_19/CO[1]
                         net (fo=37, routed)          0.874    81.168    design_1_i/AlgM_0/U0/ARG00_in[6]
    SLICE_X38Y56         LUT3 (Prop_lut3_I0_O)        0.332    81.500 r  design_1_i/AlgM_0/U0/ARG3__0_i_1289/O
                         net (fo=1, routed)           0.000    81.500    design_1_i/AlgM_0/U0/ARG3__0_i_1289_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1115/CO[3]
                         net (fo=1, routed)           0.000    82.050    design_1_i/AlgM_0/U0/ARG3__0_i_1115_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_916/CO[3]
                         net (fo=1, routed)           0.000    82.164    design_1_i/AlgM_0/U0/ARG3__0_i_916_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_715/CO[3]
                         net (fo=1, routed)           0.000    82.278    design_1_i/AlgM_0/U0/ARG3__0_i_715_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    82.392    design_1_i/AlgM_0/U0/ARG3__0_i_529_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_365/CO[3]
                         net (fo=1, routed)           0.000    82.506    design_1_i/AlgM_0/U0/ARG3__0_i_365_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  design_1_i/AlgM_0/U0/ARG3__0_i_230/CO[3]
                         net (fo=1, routed)           0.000    82.620    design_1_i/AlgM_0/U0/ARG3__0_i_230_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  design_1_i/AlgM_0/U0/ARG3__0_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.734    design_1_i/AlgM_0/U0/ARG3__0_i_126_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  design_1_i/AlgM_0/U0/ARG3__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.848    design_1_i/AlgM_0/U0/ARG3__0_i_55_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  design_1_i/AlgM_0/U0/ARG3__0_i_20/CO[1]
                         net (fo=37, routed)          0.798    83.803    design_1_i/AlgM_0/U0/ARG00_in[5]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.329    84.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_1292/O
                         net (fo=1, routed)           0.000    84.132    design_1_i/AlgM_0/U0/ARG3__0_i_1292_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.682 r  design_1_i/AlgM_0/U0/ARG3__0_i_1120/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/AlgM_0/U0/ARG3__0_i_1120_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/AlgM_0/U0/ARG3__0_i_921/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/AlgM_0/U0/ARG3__0_i_921_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/AlgM_0/U0/ARG3__0_i_720/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/AlgM_0/U0/ARG3__0_i_720_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/AlgM_0/U0/ARG3__0_i_534/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/AlgM_0/U0/ARG3__0_i_534_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/AlgM_0/U0/ARG3__0_i_370/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/AlgM_0/U0/ARG3__0_i_370_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/AlgM_0/U0/ARG3__0_i_235/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/AlgM_0/U0/ARG3__0_i_235_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.366 r  design_1_i/AlgM_0/U0/ARG3__0_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.366    design_1_i/AlgM_0/U0/ARG3__0_i_131_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.480 r  design_1_i/AlgM_0/U0/ARG3__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.480    design_1_i/AlgM_0/U0/ARG3__0_i_58_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_21/CO[1]
                         net (fo=37, routed)          0.604    86.241    design_1_i/AlgM_0/U0/ARG00_in[4]
    SLICE_X40Y67         LUT3 (Prop_lut3_I0_O)        0.329    86.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_1295/O
                         net (fo=1, routed)           0.000    86.570    design_1_i/AlgM_0/U0/ARG3__0_i_1295_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.103 r  design_1_i/AlgM_0/U0/ARG3__0_i_1125/CO[3]
                         net (fo=1, routed)           0.000    87.103    design_1_i/AlgM_0/U0/ARG3__0_i_1125_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  design_1_i/AlgM_0/U0/ARG3__0_i_926/CO[3]
                         net (fo=1, routed)           0.000    87.220    design_1_i/AlgM_0/U0/ARG3__0_i_926_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  design_1_i/AlgM_0/U0/ARG3__0_i_725/CO[3]
                         net (fo=1, routed)           0.000    87.337    design_1_i/AlgM_0/U0/ARG3__0_i_725_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  design_1_i/AlgM_0/U0/ARG3__0_i_539/CO[3]
                         net (fo=1, routed)           0.000    87.454    design_1_i/AlgM_0/U0/ARG3__0_i_539_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.571    design_1_i/AlgM_0/U0/ARG3__0_i_375_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.688 r  design_1_i/AlgM_0/U0/ARG3__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    87.688    design_1_i/AlgM_0/U0/ARG3__0_i_240_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.805    design_1_i/AlgM_0/U0/ARG3__0_i_136_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.922 r  design_1_i/AlgM_0/U0/ARG3__0_i_66/CO[3]
                         net (fo=1, routed)           0.009    87.931    design_1_i/AlgM_0/U0/ARG3__0_i_66_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.088 r  design_1_i/AlgM_0/U0/ARG3__0_i_23/CO[1]
                         net (fo=37, routed)          1.218    89.306    design_1_i/AlgM_0/U0/ARG00_in[3]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.094 r  design_1_i/AlgM_0/U0/ARG3__0_i_1130/CO[3]
                         net (fo=1, routed)           0.000    90.094    design_1_i/AlgM_0/U0/ARG3__0_i_1130_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  design_1_i/AlgM_0/U0/ARG3__0_i_931/CO[3]
                         net (fo=1, routed)           0.000    90.208    design_1_i/AlgM_0/U0/ARG3__0_i_931_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  design_1_i/AlgM_0/U0/ARG3__0_i_730/CO[3]
                         net (fo=1, routed)           0.000    90.322    design_1_i/AlgM_0/U0/ARG3__0_i_730_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    90.436    design_1_i/AlgM_0/U0/ARG3__0_i_544_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  design_1_i/AlgM_0/U0/ARG3__0_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.550    design_1_i/AlgM_0/U0/ARG3__0_i_380_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    90.664    design_1_i/AlgM_0/U0/ARG3__0_i_245_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  design_1_i/AlgM_0/U0/ARG3__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.778    design_1_i/AlgM_0/U0/ARG3__0_i_141_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  design_1_i/AlgM_0/U0/ARG3__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.892    design_1_i/AlgM_0/U0/ARG3__0_i_69_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  design_1_i/AlgM_0/U0/ARG3__0_i_24/CO[1]
                         net (fo=37, routed)          1.141    92.190    design_1_i/AlgM_0/U0/ARG00_in[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.329    92.519 r  design_1_i/AlgM_0/U0/ARG3__0_i_1301/O
                         net (fo=1, routed)           0.000    92.519    design_1_i/AlgM_0/U0/ARG3__0_i_1301_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.052 r  design_1_i/AlgM_0/U0/ARG3__0_i_1135/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__0_i_1135_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.169 r  design_1_i/AlgM_0/U0/ARG3__0_i_936/CO[3]
                         net (fo=1, routed)           0.000    93.169    design_1_i/AlgM_0/U0/ARG3__0_i_936_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.286 r  design_1_i/AlgM_0/U0/ARG3__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/AlgM_0/U0/ARG3__0_i_735_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.403 r  design_1_i/AlgM_0/U0/ARG3__0_i_549/CO[3]
                         net (fo=1, routed)           0.000    93.403    design_1_i/AlgM_0/U0/ARG3__0_i_549_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_385/CO[3]
                         net (fo=1, routed)           0.000    93.520    design_1_i/AlgM_0/U0/ARG3__0_i_385_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_250/CO[3]
                         net (fo=1, routed)           0.000    93.637    design_1_i/AlgM_0/U0/ARG3__0_i_250_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  design_1_i/AlgM_0/U0/ARG3__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.754    design_1_i/AlgM_0/U0/ARG3__0_i_146_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.871    design_1_i/AlgM_0/U0/ARG3__0_i_72_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  design_1_i/AlgM_0/U0/ARG3__0_i_25/CO[1]
                         net (fo=37, routed)          1.051    95.079    design_1_i/AlgM_0/U0/ARG00_in[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.332    95.411 r  design_1_i/AlgM_0/U0/ARG3__0_i_1305/O
                         net (fo=1, routed)           0.000    95.411    design_1_i/AlgM_0/U0/ARG3__0_i_1305_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1140/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/AlgM_0/U0/ARG3__0_i_1140_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  design_1_i/AlgM_0/U0/ARG3__0_i_941/CO[3]
                         net (fo=1, routed)           0.000    96.057    design_1_i/AlgM_0/U0/ARG3__0_i_941_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  design_1_i/AlgM_0/U0/ARG3__0_i_740/CO[3]
                         net (fo=1, routed)           0.000    96.171    design_1_i/AlgM_0/U0/ARG3__0_i_740_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  design_1_i/AlgM_0/U0/ARG3__0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.285    design_1_i/AlgM_0/U0/ARG3__0_i_554_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  design_1_i/AlgM_0/U0/ARG3__0_i_390/CO[3]
                         net (fo=1, routed)           0.000    96.399    design_1_i/AlgM_0/U0/ARG3__0_i_390_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    96.513    design_1_i/AlgM_0/U0/ARG3__0_i_255_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.627 r  design_1_i/AlgM_0/U0/ARG3__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.627    design_1_i/AlgM_0/U0/ARG3__0_i_151_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.741 r  design_1_i/AlgM_0/U0/ARG3__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.741    design_1_i/AlgM_0/U0/ARG3__0_i_75_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.012 f  design_1_i/AlgM_0/U0/ARG3__0_i_26/CO[0]
                         net (fo=3, routed)           0.510    97.522    design_1_i/AlgM_0/U0/ARG00_in[0]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.373    97.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_61/O
                         net (fo=1, routed)           0.323    98.218    design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.813 r  design_1_i/AlgM_0/U0/ARG3__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.813    design_1_i/AlgM_0/U0/ARG3__0_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.930 r  design_1_i/AlgM_0/U0/ARG3__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.930    design_1_i/AlgM_0/U0/ARG3__0_i_17_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.047    design_1_i/AlgM_0/U0/ARG3__0_i_15_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    99.164    design_1_i/AlgM_0/U0/ARG3__0_i_274_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_166/CO[3]
                         net (fo=1, routed)           0.000    99.281    design_1_i/AlgM_0/U0/ARG3__0_i_166_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.398 r  design_1_i/AlgM_0/U0/ARG3__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    99.398    design_1_i/AlgM_0/U0/ARG3__0_i_86_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.515 r  design_1_i/AlgM_0/U0/ARG3__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.515    design_1_i/AlgM_0/U0/ARG3__0_i_28_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.830 r  design_1_i/AlgM_0/U0/ARG3__0_i_13/O[3]
                         net (fo=1, routed)           0.287   100.117    design_1_i/AlgM_0/U0/ARG3__0_i_13_n_4
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.307   100.424 r  design_1_i/AlgM_0/U0/ARG3__0_i_1/O
                         net (fo=16, routed)          1.035   101.459    design_1_i/AlgM_0/U0/ARG3__0_i_1_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   105.115 r  design_1_i/AlgM_0/U0/ARG3__0/P[32]
                         net (fo=28, routed)          0.907   106.022    design_1_i/AlgM_0/U0/ARG3__0_n_73
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[0])
                                                      2.098   108.120 r  design_1_i/AlgM_0/U0/ARG2/P[0]
                         net (fo=19, routed)          1.335   109.455    design_1_i/AlgM_0/U0/ARG2_n_105
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.111 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   110.111    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.225 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000   110.225    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.339 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000   110.339    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.453 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000   110.453    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.009   110.576    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.690 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000   110.690    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.804 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.804    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.918 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   110.918    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.032 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000   111.032    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.303 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23/CO[0]
                         net (fo=43, routed)          1.122   112.424    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23_n_3
    SLICE_X40Y82         LUT3 (Prop_lut3_I0_O)        0.373   112.797 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_26/O
                         net (fo=1, routed)           1.214   114.011    design_1_i/AlgM_0/U0/newPos_x[11]_i_26_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.124   114.135 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_14/O
                         net (fo=1, routed)           0.000   114.135    design_1_i/AlgM_0/U0/newPos_x[11]_i_14_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.536 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.536    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.775 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8/O[2]
                         net (fo=18, routed)          0.805   115.580    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8_n_5
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.302   115.882 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_174/O
                         net (fo=1, routed)           0.764   116.646    design_1_i/AlgM_0/U0/newPos_x[21]_i_174_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   117.044 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.378 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120/O[1]
                         net (fo=3, routed)           0.741   118.119    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120_n_6
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.303   118.422 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_88/O
                         net (fo=1, routed)           0.323   118.745    design_1_i/AlgM_0/U0/newPos_x[21]_i_88_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.271 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000   119.271    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.385 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42/CO[3]
                         net (fo=1, routed)           0.000   119.385    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.624 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27/O[2]
                         net (fo=3, routed)           0.849   120.473    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27_n_5
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.302   120.775 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_40/O
                         net (fo=1, routed)           0.000   120.775    design_1_i/AlgM_0/U0/newPos_x[21]_i_40_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.308 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000   121.308    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.562 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19/CO[0]
                         net (fo=27, routed)          0.528   122.090    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19_n_3
    SLICE_X53Y84         LUT5 (Prop_lut5_I3_O)        0.367   122.457 r  design_1_i/AlgM_0/U0/newPos_x[7]_i_18/O
                         net (fo=1, routed)           0.685   123.141    design_1_i/AlgM_0/U0/newPos_x[7]_i_18_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   123.721 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.721    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.034 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.597   124.631    design_1_i/AlgM_0/U0/ARG1__2[8]
    SLICE_X42Y82         LUT6 (Prop_lut6_I4_O)        0.306   124.937 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_6/O
                         net (fo=1, routed)           0.000   124.937    design_1_i/AlgM_0/U0/newPos_x[11]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.450 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.450    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   125.773 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.878   126.651    design_1_i/AlgM_0/U0/ARG__2[13]
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.332   126.983 r  design_1_i/AlgM_0/U0/newPos_x[13]_i_1/O
                         net (fo=1, routed)           0.000   126.983    design_1_i/AlgM_0/U0/newPos_x[13]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.794    81.834    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X40Y83         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[13]/C
                         clock pessimism              0.490    82.325    
                         clock uncertainty           -0.112    82.213    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)        0.118    82.331    design_1_i/AlgM_0/U0/newPos_x_reg[13]
  -------------------------------------------------------------------
                         required time                         82.331    
                         arrival time                        -126.983    
  -------------------------------------------------------------------
                         slack                                -44.652    

Slack (VIOLATED) :        -44.646ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        127.517ns  (logic 82.823ns (64.950%)  route 44.694ns (35.050%))
  Logic Levels:           364  (CARRY4=326 DSP48E1=3 LUT1=1 LUT3=29 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 81.745 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.101    -0.718    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y9           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.291 r  design_1_i/AlgM_0/U0/ARG3/P[32]
                         net (fo=12, routed)          0.796     4.087    design_1_i/AlgM_0/U0/ARG3_n_73
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.185 r  design_1_i/AlgM_0/U0/ARG1/P[32]
                         net (fo=2, routed)           1.290     7.475    design_1_i/AlgM_0/U0/ARG1_n_73
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.001 r  design_1_i/AlgM_0/U0/ARG3__0_i_946/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_1_i/AlgM_0/U0/ARG3__0_i_946_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_1_i/AlgM_0/U0/ARG3__0_i_745/CO[3]
                         net (fo=1, routed)           0.000     8.115    design_1_i/AlgM_0/U0/ARG3__0_i_745_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  design_1_i/AlgM_0/U0/ARG3__0_i_559/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/AlgM_0/U0/ARG3__0_i_559_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  design_1_i/AlgM_0/U0/ARG3__0_i_395/CO[3]
                         net (fo=1, routed)           0.000     8.343    design_1_i/AlgM_0/U0/ARG3__0_i_395_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  design_1_i/AlgM_0/U0/ARG3__0_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/AlgM_0/U0/ARG3__0_i_260_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/AlgM_0/U0/ARG3__0_i_156_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/AlgM_0/U0/ARG3__0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/AlgM_0/U0/ARG3__0_i_77_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  design_1_i/AlgM_0/U0/ARG3__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.799    design_1_i/AlgM_0/U0/ARG3__0_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.070 r  design_1_i/AlgM_0/U0/ARG3__0_i_12/CO[0]
                         net (fo=37, routed)          0.963    10.033    design_1_i/AlgM_0/U0/ARG00_in[32]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.877 r  design_1_i/AlgM_0/U0/ARG3__0_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/AlgM_0/U0/ARG3__0_i_1360_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  design_1_i/AlgM_0/U0/ARG3__0_i_1211/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/AlgM_0/U0/ARG3__0_i_1211_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  design_1_i/AlgM_0/U0/ARG3__0_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.111    design_1_i/AlgM_0/U0/ARG3__0_i_1019_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  design_1_i/AlgM_0/U0/ARG3__0_i_821/CO[3]
                         net (fo=1, routed)           0.000    11.228    design_1_i/AlgM_0/U0/ARG3__0_i_821_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  design_1_i/AlgM_0/U0/ARG3__0_i_626/CO[3]
                         net (fo=1, routed)           0.000    11.345    design_1_i/AlgM_0/U0/ARG3__0_i_626_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.462 r  design_1_i/AlgM_0/U0/ARG3__0_i_449/CO[3]
                         net (fo=1, routed)           0.000    11.462    design_1_i/AlgM_0/U0/ARG3__0_i_449_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.579 r  design_1_i/AlgM_0/U0/ARG3__0_i_295/CO[3]
                         net (fo=1, routed)           0.000    11.579    design_1_i/AlgM_0/U0/ARG3__0_i_295_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  design_1_i/AlgM_0/U0/ARG3__0_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.696    design_1_i/AlgM_0/U0/ARG3__0_i_175_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.853 r  design_1_i/AlgM_0/U0/ARG3__0_i_91/CO[1]
                         net (fo=36, routed)          1.069    12.921    design_1_i/AlgM_0/U0/ARG00_in[31]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    13.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1365/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/AlgM_0/U0/ARG3__0_i_1365_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/AlgM_0/U0/ARG3__0_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/AlgM_0/U0/ARG3__0_i_1216_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/AlgM_0/U0/ARG3__0_i_1024/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/AlgM_0/U0/ARG3__0_i_1024_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/AlgM_0/U0/ARG3__0_i_826/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/AlgM_0/U0/ARG3__0_i_826_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/AlgM_0/U0/ARG3__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/AlgM_0/U0/ARG3__0_i_631_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_454/CO[3]
                         net (fo=1, routed)           0.000    14.279    design_1_i/AlgM_0/U0/ARG3__0_i_454_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.393 r  design_1_i/AlgM_0/U0/ARG3__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    14.393    design_1_i/AlgM_0/U0/ARG3__0_i_300_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.507 r  design_1_i/AlgM_0/U0/ARG3__0_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.507    design_1_i/AlgM_0/U0/ARG3__0_i_178_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_92/CO[1]
                         net (fo=36, routed)          0.807    15.471    design_1_i/AlgM_0/U0/ARG00_in[30]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    15.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1450/O
                         net (fo=1, routed)           0.000    15.800    design_1_i/AlgM_0/U0/ARG3__0_i_1450_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1370/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_1_i/AlgM_0/U0/ARG3__0_i_1370_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1221/CO[3]
                         net (fo=1, routed)           0.000    16.464    design_1_i/AlgM_0/U0/ARG3__0_i_1221_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1029/CO[3]
                         net (fo=1, routed)           0.000    16.578    design_1_i/AlgM_0/U0/ARG3__0_i_1029_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_831/CO[3]
                         net (fo=1, routed)           0.000    16.692    design_1_i/AlgM_0/U0/ARG3__0_i_831_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_636/CO[3]
                         net (fo=1, routed)           0.000    16.806    design_1_i/AlgM_0/U0/ARG3__0_i_636_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_459/CO[3]
                         net (fo=1, routed)           0.000    16.920    design_1_i/AlgM_0/U0/ARG3__0_i_459_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.034    design_1_i/AlgM_0/U0/ARG3__0_i_305_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    17.148    design_1_i/AlgM_0/U0/ARG3__0_i_181_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_93/CO[1]
                         net (fo=36, routed)          0.937    18.242    design_1_i/AlgM_0/U0/ARG00_in[29]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_1487/O
                         net (fo=1, routed)           0.000    18.571    design_1_i/AlgM_0/U0/ARG3__0_i_1487_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.121 r  design_1_i/AlgM_0/U0/ARG3__0_i_1422/CO[3]
                         net (fo=1, routed)           0.000    19.121    design_1_i/AlgM_0/U0/ARG3__0_i_1422_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.235 r  design_1_i/AlgM_0/U0/ARG3__0_i_1340/CO[3]
                         net (fo=1, routed)           0.000    19.235    design_1_i/AlgM_0/U0/ARG3__0_i_1340_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  design_1_i/AlgM_0/U0/ARG3__0_i_1191/CO[3]
                         net (fo=1, routed)           0.000    19.349    design_1_i/AlgM_0/U0/ARG3__0_i_1191_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.463 r  design_1_i/AlgM_0/U0/ARG3__0_i_999/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/AlgM_0/U0/ARG3__0_i_999_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  design_1_i/AlgM_0/U0/ARG3__0_i_801/CO[3]
                         net (fo=1, routed)           0.000    19.577    design_1_i/AlgM_0/U0/ARG3__0_i_801_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  design_1_i/AlgM_0/U0/ARG3__0_i_606/CO[3]
                         net (fo=1, routed)           0.000    19.691    design_1_i/AlgM_0/U0/ARG3__0_i_606_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_429/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/AlgM_0/U0/ARG3__0_i_429_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  design_1_i/AlgM_0/U0/ARG3__0_i_283/CO[3]
                         net (fo=1, routed)           0.000    19.919    design_1_i/AlgM_0/U0/ARG3__0_i_283_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.076 r  design_1_i/AlgM_0/U0/ARG3__0_i_171/CO[1]
                         net (fo=36, routed)          0.912    20.987    design_1_i/AlgM_0/U0/ARG00_in[28]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.316 r  design_1_i/AlgM_0/U0/ARG3__0_i_1490/O
                         net (fo=1, routed)           0.000    21.316    design_1_i/AlgM_0/U0/ARG3__0_i_1490_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.849 r  design_1_i/AlgM_0/U0/ARG3__0_i_1427/CO[3]
                         net (fo=1, routed)           0.000    21.849    design_1_i/AlgM_0/U0/ARG3__0_i_1427_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  design_1_i/AlgM_0/U0/ARG3__0_i_1345/CO[3]
                         net (fo=1, routed)           0.000    21.966    design_1_i/AlgM_0/U0/ARG3__0_i_1345_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  design_1_i/AlgM_0/U0/ARG3__0_i_1196/CO[3]
                         net (fo=1, routed)           0.000    22.083    design_1_i/AlgM_0/U0/ARG3__0_i_1196_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.200 r  design_1_i/AlgM_0/U0/ARG3__0_i_1004/CO[3]
                         net (fo=1, routed)           0.000    22.200    design_1_i/AlgM_0/U0/ARG3__0_i_1004_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.317 r  design_1_i/AlgM_0/U0/ARG3__0_i_806/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/AlgM_0/U0/ARG3__0_i_806_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/AlgM_0/U0/ARG3__0_i_611/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/AlgM_0/U0/ARG3__0_i_611_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/AlgM_0/U0/ARG3__0_i_434/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/AlgM_0/U0/ARG3__0_i_434_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_286/CO[3]
                         net (fo=1, routed)           0.000    22.668    design_1_i/AlgM_0/U0/ARG3__0_i_286_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_172/CO[1]
                         net (fo=36, routed)          1.044    23.869    design_1_i/AlgM_0/U0/ARG00_in[27]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.332    24.201 r  design_1_i/AlgM_0/U0/ARG3__0_i_1436/O
                         net (fo=1, routed)           0.000    24.201    design_1_i/AlgM_0/U0/ARG3__0_i_1436_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.733 r  design_1_i/AlgM_0/U0/ARG3__0_i_1350/CO[3]
                         net (fo=1, routed)           0.000    24.733    design_1_i/AlgM_0/U0/ARG3__0_i_1350_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.847 r  design_1_i/AlgM_0/U0/ARG3__0_i_1201/CO[3]
                         net (fo=1, routed)           0.000    24.847    design_1_i/AlgM_0/U0/ARG3__0_i_1201_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.961 r  design_1_i/AlgM_0/U0/ARG3__0_i_1009/CO[3]
                         net (fo=1, routed)           0.000    24.961    design_1_i/AlgM_0/U0/ARG3__0_i_1009_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.075 r  design_1_i/AlgM_0/U0/ARG3__0_i_811/CO[3]
                         net (fo=1, routed)           0.000    25.075    design_1_i/AlgM_0/U0/ARG3__0_i_811_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_616/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/AlgM_0/U0/ARG3__0_i_616_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_439/CO[3]
                         net (fo=1, routed)           0.000    25.303    design_1_i/AlgM_0/U0/ARG3__0_i_439_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.417    design_1_i/AlgM_0/U0/ARG3__0_i_289_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.574 r  design_1_i/AlgM_0/U0/ARG3__0_i_173/CO[1]
                         net (fo=36, routed)          1.046    26.621    design_1_i/AlgM_0/U0/ARG00_in[26]
    SLICE_X42Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.421 r  design_1_i/AlgM_0/U0/ARG3__0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    27.421    design_1_i/AlgM_0/U0/ARG3__0_i_1437_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.538 r  design_1_i/AlgM_0/U0/ARG3__0_i_1355/CO[3]
                         net (fo=1, routed)           0.000    27.538    design_1_i/AlgM_0/U0/ARG3__0_i_1355_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.655 r  design_1_i/AlgM_0/U0/ARG3__0_i_1206/CO[3]
                         net (fo=1, routed)           0.000    27.655    design_1_i/AlgM_0/U0/ARG3__0_i_1206_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.772 r  design_1_i/AlgM_0/U0/ARG3__0_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.772    design_1_i/AlgM_0/U0/ARG3__0_i_1014_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.889 r  design_1_i/AlgM_0/U0/ARG3__0_i_816/CO[3]
                         net (fo=1, routed)           0.000    27.889    design_1_i/AlgM_0/U0/ARG3__0_i_816_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.006 r  design_1_i/AlgM_0/U0/ARG3__0_i_621/CO[3]
                         net (fo=1, routed)           0.009    28.015    design_1_i/AlgM_0/U0/ARG3__0_i_621_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.132    design_1_i/AlgM_0/U0/ARG3__0_i_444_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_292/CO[3]
                         net (fo=1, routed)           0.000    28.249    design_1_i/AlgM_0/U0/ARG3__0_i_292_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_174/CO[1]
                         net (fo=36, routed)          0.890    29.296    design_1_i/AlgM_0/U0/ARG00_in[25]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.628 r  design_1_i/AlgM_0/U0/ARG3__0_i_1502/O
                         net (fo=1, routed)           0.000    29.628    design_1_i/AlgM_0/U0/ARG3__0_i_1502_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  design_1_i/AlgM_0/U0/ARG3__0_i_1466/CO[3]
                         net (fo=1, routed)           0.000    30.178    design_1_i/AlgM_0/U0/ARG3__0_i_1466_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  design_1_i/AlgM_0/U0/ARG3__0_i_1402/CO[3]
                         net (fo=1, routed)           0.000    30.292    design_1_i/AlgM_0/U0/ARG3__0_i_1402_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_1320/CO[3]
                         net (fo=1, routed)           0.000    30.406    design_1_i/AlgM_0/U0/ARG3__0_i_1320_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    30.520    design_1_i/AlgM_0/U0/ARG3__0_i_1171_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  design_1_i/AlgM_0/U0/ARG3__0_i_979/CO[3]
                         net (fo=1, routed)           0.000    30.634    design_1_i/AlgM_0/U0/ARG3__0_i_979_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  design_1_i/AlgM_0/U0/ARG3__0_i_781/CO[3]
                         net (fo=1, routed)           0.009    30.757    design_1_i/AlgM_0/U0/ARG3__0_i_781_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.871    design_1_i/AlgM_0/U0/ARG3__0_i_586_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.985 r  design_1_i/AlgM_0/U0/ARG3__0_i_417/CO[3]
                         net (fo=1, routed)           0.000    30.985    design_1_i/AlgM_0/U0/ARG3__0_i_417_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.142 r  design_1_i/AlgM_0/U0/ARG3__0_i_279/CO[1]
                         net (fo=36, routed)          0.930    32.071    design_1_i/AlgM_0/U0/ARG00_in[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.400 r  design_1_i/AlgM_0/U0/ARG3__0_i_1505/O
                         net (fo=1, routed)           0.000    32.400    design_1_i/AlgM_0/U0/ARG3__0_i_1505_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.933 r  design_1_i/AlgM_0/U0/ARG3__0_i_1471/CO[3]
                         net (fo=1, routed)           0.000    32.933    design_1_i/AlgM_0/U0/ARG3__0_i_1471_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1407/CO[3]
                         net (fo=1, routed)           0.009    33.059    design_1_i/AlgM_0/U0/ARG3__0_i_1407_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  design_1_i/AlgM_0/U0/ARG3__0_i_1325/CO[3]
                         net (fo=1, routed)           0.000    33.176    design_1_i/AlgM_0/U0/ARG3__0_i_1325_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.293 r  design_1_i/AlgM_0/U0/ARG3__0_i_1176/CO[3]
                         net (fo=1, routed)           0.000    33.293    design_1_i/AlgM_0/U0/ARG3__0_i_1176_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.410 r  design_1_i/AlgM_0/U0/ARG3__0_i_984/CO[3]
                         net (fo=1, routed)           0.000    33.410    design_1_i/AlgM_0/U0/ARG3__0_i_984_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  design_1_i/AlgM_0/U0/ARG3__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    33.527    design_1_i/AlgM_0/U0/ARG3__0_i_786_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  design_1_i/AlgM_0/U0/ARG3__0_i_591/CO[3]
                         net (fo=1, routed)           0.000    33.644    design_1_i/AlgM_0/U0/ARG3__0_i_591_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.761 r  design_1_i/AlgM_0/U0/ARG3__0_i_420/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/AlgM_0/U0/ARG3__0_i_420_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.918 r  design_1_i/AlgM_0/U0/ARG3__0_i_280/CO[1]
                         net (fo=36, routed)          1.040    34.958    design_1_i/AlgM_0/U0/ARG00_in[23]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.332    35.290 r  design_1_i/AlgM_0/U0/ARG3__0_i_1480/O
                         net (fo=1, routed)           0.000    35.290    design_1_i/AlgM_0/U0/ARG3__0_i_1480_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.822 r  design_1_i/AlgM_0/U0/ARG3__0_i_1412/CO[3]
                         net (fo=1, routed)           0.000    35.822    design_1_i/AlgM_0/U0/ARG3__0_i_1412_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  design_1_i/AlgM_0/U0/ARG3__0_i_1330/CO[3]
                         net (fo=1, routed)           0.000    35.936    design_1_i/AlgM_0/U0/ARG3__0_i_1330_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    36.050    design_1_i/AlgM_0/U0/ARG3__0_i_1181_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_989/CO[3]
                         net (fo=1, routed)           0.000    36.164    design_1_i/AlgM_0/U0/ARG3__0_i_989_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_791/CO[3]
                         net (fo=1, routed)           0.000    36.278    design_1_i/AlgM_0/U0/ARG3__0_i_791_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    36.392    design_1_i/AlgM_0/U0/ARG3__0_i_596_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_423/CO[3]
                         net (fo=1, routed)           0.000    36.506    design_1_i/AlgM_0/U0/ARG3__0_i_423_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.663 r  design_1_i/AlgM_0/U0/ARG3__0_i_281/CO[1]
                         net (fo=36, routed)          0.807    37.471    design_1_i/AlgM_0/U0/ARG00_in[22]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.329    37.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1499/O
                         net (fo=1, routed)           0.000    37.800    design_1_i/AlgM_0/U0/ARG3__0_i_1499_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1458/CO[3]
                         net (fo=1, routed)           0.000    38.350    design_1_i/AlgM_0/U0/ARG3__0_i_1458_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    38.464    design_1_i/AlgM_0/U0/ARG3__0_i_1417_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1335/CO[3]
                         net (fo=1, routed)           0.000    38.578    design_1_i/AlgM_0/U0/ARG3__0_i_1335_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_1186/CO[3]
                         net (fo=1, routed)           0.000    38.692    design_1_i/AlgM_0/U0/ARG3__0_i_1186_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_994/CO[3]
                         net (fo=1, routed)           0.000    38.806    design_1_i/AlgM_0/U0/ARG3__0_i_994_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_796/CO[3]
                         net (fo=1, routed)           0.000    38.920    design_1_i/AlgM_0/U0/ARG3__0_i_796_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_601/CO[3]
                         net (fo=1, routed)           0.000    39.034    design_1_i/AlgM_0/U0/ARG3__0_i_601_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_426/CO[3]
                         net (fo=1, routed)           0.000    39.148    design_1_i/AlgM_0/U0/ARG3__0_i_426_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_282/CO[1]
                         net (fo=36, routed)          0.817    40.122    design_1_i/AlgM_0/U0/ARG00_in[21]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1465/O
                         net (fo=1, routed)           0.000    40.451    design_1_i/AlgM_0/U0/ARG3__0_i_1465_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1393/CO[3]
                         net (fo=1, routed)           0.000    40.984    design_1_i/AlgM_0/U0/ARG3__0_i_1393_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    41.101    design_1_i/AlgM_0/U0/ARG3__0_i_1388_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_1383/CO[3]
                         net (fo=1, routed)           0.000    41.218    design_1_i/AlgM_0/U0/ARG3__0_i_1383_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_1311/CO[3]
                         net (fo=1, routed)           0.000    41.335    design_1_i/AlgM_0/U0/ARG3__0_i_1311_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_1157/CO[3]
                         net (fo=1, routed)           0.000    41.452    design_1_i/AlgM_0/U0/ARG3__0_i_1157_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_960/CO[3]
                         net (fo=1, routed)           0.000    41.569    design_1_i/AlgM_0/U0/ARG3__0_i_960_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_761/CO[3]
                         net (fo=1, routed)           0.000    41.686    design_1_i/AlgM_0/U0/ARG3__0_i_761_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_574/CO[3]
                         net (fo=1, routed)           0.000    41.803    design_1_i/AlgM_0/U0/ARG3__0_i_574_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_413/CO[1]
                         net (fo=36, routed)          0.773    42.733    design_1_i/AlgM_0/U0/ARG00_in[20]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.332    43.065 r  design_1_i/AlgM_0/U0/ARG3__0_i_1453/O
                         net (fo=1, routed)           0.000    43.065    design_1_i/AlgM_0/U0/ARG3__0_i_1453_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.615 r  design_1_i/AlgM_0/U0/ARG3__0_i_1375/CO[3]
                         net (fo=1, routed)           0.000    43.615    design_1_i/AlgM_0/U0/ARG3__0_i_1375_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  design_1_i/AlgM_0/U0/ARG3__0_i_1273/CO[3]
                         net (fo=1, routed)           0.000    43.729    design_1_i/AlgM_0/U0/ARG3__0_i_1273_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  design_1_i/AlgM_0/U0/ARG3__0_i_1268/CO[3]
                         net (fo=1, routed)           0.000    43.843    design_1_i/AlgM_0/U0/ARG3__0_i_1268_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.957 r  design_1_i/AlgM_0/U0/ARG3__0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    43.957    design_1_i/AlgM_0/U0/ARG3__0_i_1263_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.071 r  design_1_i/AlgM_0/U0/ARG3__0_i_1162/CO[3]
                         net (fo=1, routed)           0.000    44.071    design_1_i/AlgM_0/U0/ARG3__0_i_1162_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.185 r  design_1_i/AlgM_0/U0/ARG3__0_i_965/CO[3]
                         net (fo=1, routed)           0.000    44.185    design_1_i/AlgM_0/U0/ARG3__0_i_965_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.299 r  design_1_i/AlgM_0/U0/ARG3__0_i_766/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/AlgM_0/U0/ARG3__0_i_766_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.413 r  design_1_i/AlgM_0/U0/ARG3__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    44.413    design_1_i/AlgM_0/U0/ARG3__0_i_577_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_414/CO[1]
                         net (fo=36, routed)          1.043    45.613    design_1_i/AlgM_0/U0/ARG00_in[19]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.329    45.942 r  design_1_i/AlgM_0/U0/ARG3__0_i_1382/O
                         net (fo=1, routed)           0.000    45.942    design_1_i/AlgM_0/U0/ARG3__0_i_1382_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.475 r  design_1_i/AlgM_0/U0/ARG3__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    46.475    design_1_i/AlgM_0/U0/ARG3__0_i_1255_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.592 r  design_1_i/AlgM_0/U0/ARG3__0_i_1250/CO[3]
                         net (fo=1, routed)           0.000    46.592    design_1_i/AlgM_0/U0/ARG3__0_i_1250_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1095/CO[3]
                         net (fo=1, routed)           0.000    46.709    design_1_i/AlgM_0/U0/ARG3__0_i_1095_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.826 r  design_1_i/AlgM_0/U0/ARG3__0_i_1090/CO[3]
                         net (fo=1, routed)           0.000    46.826    design_1_i/AlgM_0/U0/ARG3__0_i_1090_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    46.943    design_1_i/AlgM_0/U0/ARG3__0_i_1085_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.060 r  design_1_i/AlgM_0/U0/ARG3__0_i_970/CO[3]
                         net (fo=1, routed)           0.000    47.060    design_1_i/AlgM_0/U0/ARG3__0_i_970_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.177 r  design_1_i/AlgM_0/U0/ARG3__0_i_771/CO[3]
                         net (fo=1, routed)           0.000    47.177    design_1_i/AlgM_0/U0/ARG3__0_i_771_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_580/CO[3]
                         net (fo=1, routed)           0.000    47.294    design_1_i/AlgM_0/U0/ARG3__0_i_580_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_415/CO[1]
                         net (fo=36, routed)          0.788    48.240    design_1_i/AlgM_0/U0/ARG00_in[18]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.332    48.572 r  design_1_i/AlgM_0/U0/ARG3__0_i_1262/O
                         net (fo=1, routed)           0.000    48.572    design_1_i/AlgM_0/U0/ARG3__0_i_1262_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.122 r  design_1_i/AlgM_0/U0/ARG3__0_i_1080/CO[3]
                         net (fo=1, routed)           0.000    49.122    design_1_i/AlgM_0/U0/ARG3__0_i_1080_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.236 r  design_1_i/AlgM_0/U0/ARG3__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    49.236    design_1_i/AlgM_0/U0/ARG3__0_i_1075_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1070/CO[3]
                         net (fo=1, routed)           0.000    49.350    design_1_i/AlgM_0/U0/ARG3__0_i_1070_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_896/CO[3]
                         net (fo=1, routed)           0.000    49.464    design_1_i/AlgM_0/U0/ARG3__0_i_896_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_891/CO[3]
                         net (fo=1, routed)           0.000    49.578    design_1_i/AlgM_0/U0/ARG3__0_i_891_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_886/CO[3]
                         net (fo=1, routed)           0.000    49.692    design_1_i/AlgM_0/U0/ARG3__0_i_886_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_776/CO[3]
                         net (fo=1, routed)           0.000    49.806    design_1_i/AlgM_0/U0/ARG3__0_i_776_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_583/CO[3]
                         net (fo=1, routed)           0.000    49.920    design_1_i/AlgM_0/U0/ARG3__0_i_583_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.077 r  design_1_i/AlgM_0/U0/ARG3__0_i_416/CO[1]
                         net (fo=36, routed)          1.046    51.122    design_1_i/AlgM_0/U0/ARG00_in[17]
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1249/O
                         net (fo=1, routed)           0.000    51.451    design_1_i/AlgM_0/U0/ARG3__0_i_1249_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1065/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/AlgM_0/U0/ARG3__0_i_1065_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_877/CO[3]
                         net (fo=1, routed)           0.000    52.101    design_1_i/AlgM_0/U0/ARG3__0_i_877_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_872/CO[3]
                         net (fo=1, routed)           0.000    52.218    design_1_i/AlgM_0/U0/ARG3__0_i_872_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_867/CO[3]
                         net (fo=1, routed)           0.000    52.335    design_1_i/AlgM_0/U0/ARG3__0_i_867_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_695/CO[3]
                         net (fo=1, routed)           0.000    52.452    design_1_i/AlgM_0/U0/ARG3__0_i_695_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_690/CO[3]
                         net (fo=1, routed)           0.000    52.569    design_1_i/AlgM_0/U0/ARG3__0_i_690_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_685/CO[3]
                         net (fo=1, routed)           0.000    52.686    design_1_i/AlgM_0/U0/ARG3__0_i_685_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    52.803    design_1_i/AlgM_0/U0/ARG3__0_i_682_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_573/CO[1]
                         net (fo=36, routed)          0.864    53.824    design_1_i/AlgM_0/U0/ARG00_in[16]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.332    54.156 r  design_1_i/AlgM_0/U0/ARG3__0_i_1246/O
                         net (fo=1, routed)           0.000    54.156    design_1_i/AlgM_0/U0/ARG3__0_i_1246_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.689 r  design_1_i/AlgM_0/U0/ARG3__0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    54.689    design_1_i/AlgM_0/U0/ARG3__0_i_1060_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.806    design_1_i/AlgM_0/U0/ARG3__0_i_862_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.923 r  design_1_i/AlgM_0/U0/ARG3__0_i_677/CO[3]
                         net (fo=1, routed)           0.000    54.923    design_1_i/AlgM_0/U0/ARG3__0_i_677_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.040 r  design_1_i/AlgM_0/U0/ARG3__0_i_672/CO[3]
                         net (fo=1, routed)           0.000    55.040    design_1_i/AlgM_0/U0/ARG3__0_i_672_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.157 r  design_1_i/AlgM_0/U0/ARG3__0_i_667/CO[3]
                         net (fo=1, routed)           0.000    55.157    design_1_i/AlgM_0/U0/ARG3__0_i_667_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.274 r  design_1_i/AlgM_0/U0/ARG3__0_i_509/CO[3]
                         net (fo=1, routed)           0.000    55.274    design_1_i/AlgM_0/U0/ARG3__0_i_509_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.391 r  design_1_i/AlgM_0/U0/ARG3__0_i_504/CO[3]
                         net (fo=1, routed)           0.001    55.392    design_1_i/AlgM_0/U0/ARG3__0_i_504_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.509 r  design_1_i/AlgM_0/U0/ARG3__0_i_501/CO[3]
                         net (fo=1, routed)           0.000    55.509    design_1_i/AlgM_0/U0/ARG3__0_i_501_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.666 r  design_1_i/AlgM_0/U0/ARG3__0_i_500/CO[1]
                         net (fo=36, routed)          1.049    56.715    design_1_i/AlgM_0/U0/ARG00_in[15]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    57.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_1243/O
                         net (fo=1, routed)           0.000    57.047    design_1_i/AlgM_0/U0/ARG3__0_i_1243_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.597 r  design_1_i/AlgM_0/U0/ARG3__0_i_1055/CO[3]
                         net (fo=1, routed)           0.000    57.597    design_1_i/AlgM_0/U0/ARG3__0_i_1055_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_857/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/AlgM_0/U0/ARG3__0_i_857_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_662/CO[3]
                         net (fo=1, routed)           0.000    57.825    design_1_i/AlgM_0/U0/ARG3__0_i_662_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.939 r  design_1_i/AlgM_0/U0/ARG3__0_i_495/CO[3]
                         net (fo=1, routed)           0.000    57.939    design_1_i/AlgM_0/U0/ARG3__0_i_495_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.053 r  design_1_i/AlgM_0/U0/ARG3__0_i_490/CO[3]
                         net (fo=1, routed)           0.000    58.053    design_1_i/AlgM_0/U0/ARG3__0_i_490_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.167 r  design_1_i/AlgM_0/U0/ARG3__0_i_485/CO[3]
                         net (fo=1, routed)           0.000    58.167    design_1_i/AlgM_0/U0/ARG3__0_i_485_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_345/CO[3]
                         net (fo=1, routed)           0.001    58.282    design_1_i/AlgM_0/U0/ARG3__0_i_345_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_342/CO[3]
                         net (fo=1, routed)           0.000    58.396    design_1_i/AlgM_0/U0/ARG3__0_i_342_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.553 r  design_1_i/AlgM_0/U0/ARG3__0_i_341/CO[1]
                         net (fo=36, routed)          1.062    59.615    design_1_i/AlgM_0/U0/ARG00_in[14]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    59.944 r  design_1_i/AlgM_0/U0/ARG3__0_i_1240/O
                         net (fo=1, routed)           0.000    59.944    design_1_i/AlgM_0/U0/ARG3__0_i_1240_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_1050/CO[3]
                         net (fo=1, routed)           0.000    60.477    design_1_i/AlgM_0/U0/ARG3__0_i_1050_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.594 r  design_1_i/AlgM_0/U0/ARG3__0_i_852/CO[3]
                         net (fo=1, routed)           0.000    60.594    design_1_i/AlgM_0/U0/ARG3__0_i_852_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_657/CO[3]
                         net (fo=1, routed)           0.000    60.711    design_1_i/AlgM_0/U0/ARG3__0_i_657_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.828 r  design_1_i/AlgM_0/U0/ARG3__0_i_480/CO[3]
                         net (fo=1, routed)           0.000    60.828    design_1_i/AlgM_0/U0/ARG3__0_i_480_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.945 r  design_1_i/AlgM_0/U0/ARG3__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    60.945    design_1_i/AlgM_0/U0/ARG3__0_i_336_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.062 r  design_1_i/AlgM_0/U0/ARG3__0_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.062    design_1_i/AlgM_0/U0/ARG3__0_i_331_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.179 r  design_1_i/AlgM_0/U0/ARG3__0_i_326/CO[3]
                         net (fo=1, routed)           0.000    61.179    design_1_i/AlgM_0/U0/ARG3__0_i_326_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.296 r  design_1_i/AlgM_0/U0/ARG3__0_i_212/CO[3]
                         net (fo=1, routed)           0.000    61.296    design_1_i/AlgM_0/U0/ARG3__0_i_212_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.453 r  design_1_i/AlgM_0/U0/ARG3__0_i_211/CO[1]
                         net (fo=36, routed)          0.948    62.401    design_1_i/AlgM_0/U0/ARG00_in[13]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    63.189    design_1_i/AlgM_0/U0/ARG3__0_i_1045_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_847/CO[3]
                         net (fo=1, routed)           0.000    63.303    design_1_i/AlgM_0/U0/ARG3__0_i_847_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_652/CO[3]
                         net (fo=1, routed)           0.000    63.417    design_1_i/AlgM_0/U0/ARG3__0_i_652_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.531 r  design_1_i/AlgM_0/U0/ARG3__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    63.531    design_1_i/AlgM_0/U0/ARG3__0_i_475_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.645 r  design_1_i/AlgM_0/U0/ARG3__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/AlgM_0/U0/ARG3__0_i_321_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.759 r  design_1_i/AlgM_0/U0/ARG3__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    63.759    design_1_i/AlgM_0/U0/ARG3__0_i_203_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  design_1_i/AlgM_0/U0/ARG3__0_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.873    design_1_i/AlgM_0/U0/ARG3__0_i_198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  design_1_i/AlgM_0/U0/ARG3__0_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.987    design_1_i/AlgM_0/U0/ARG3__0_i_195_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.144 r  design_1_i/AlgM_0/U0/ARG3__0_i_110/CO[1]
                         net (fo=36, routed)          0.883    65.028    design_1_i/AlgM_0/U0/ARG00_in[12]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    65.357 r  design_1_i/AlgM_0/U0/ARG3__0_i_1234/O
                         net (fo=1, routed)           0.000    65.357    design_1_i/AlgM_0/U0/ARG3__0_i_1234_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.907 r  design_1_i/AlgM_0/U0/ARG3__0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    65.907    design_1_i/AlgM_0/U0/ARG3__0_i_1040_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.021 r  design_1_i/AlgM_0/U0/ARG3__0_i_842/CO[3]
                         net (fo=1, routed)           0.000    66.021    design_1_i/AlgM_0/U0/ARG3__0_i_842_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.135 r  design_1_i/AlgM_0/U0/ARG3__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    66.135    design_1_i/AlgM_0/U0/ARG3__0_i_647_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    66.249    design_1_i/AlgM_0/U0/ARG3__0_i_470_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.363 r  design_1_i/AlgM_0/U0/ARG3__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    66.363    design_1_i/AlgM_0/U0/ARG3__0_i_316_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_190/CO[3]
                         net (fo=1, routed)           0.001    66.477    design_1_i/AlgM_0/U0/ARG3__0_i_190_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.591 r  design_1_i/AlgM_0/U0/ARG3__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    66.591    design_1_i/AlgM_0/U0/ARG3__0_i_104_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.705 r  design_1_i/AlgM_0/U0/ARG3__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    66.705    design_1_i/AlgM_0/U0/ARG3__0_i_101_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.862 r  design_1_i/AlgM_0/U0/ARG3__0_i_100/CO[1]
                         net (fo=36, routed)          0.927    67.789    design_1_i/AlgM_0/U0/ARG00_in[11]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    68.118 r  design_1_i/AlgM_0/U0/ARG3__0_i_1231/O
                         net (fo=1, routed)           0.000    68.118    design_1_i/AlgM_0/U0/ARG3__0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/AlgM_0/U0/ARG3__0_i_1035_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  design_1_i/AlgM_0/U0/ARG3__0_i_837/CO[3]
                         net (fo=1, routed)           0.000    68.782    design_1_i/AlgM_0/U0/ARG3__0_i_837_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_642/CO[3]
                         net (fo=1, routed)           0.000    68.896    design_1_i/AlgM_0/U0/ARG3__0_i_642_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  design_1_i/AlgM_0/U0/ARG3__0_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.010    design_1_i/AlgM_0/U0/ARG3__0_i_465_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  design_1_i/AlgM_0/U0/ARG3__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    69.124    design_1_i/AlgM_0/U0/ARG3__0_i_311_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.238 r  design_1_i/AlgM_0/U0/ARG3__0_i_185/CO[3]
                         net (fo=1, routed)           0.000    69.238    design_1_i/AlgM_0/U0/ARG3__0_i_185_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.352 r  design_1_i/AlgM_0/U0/ARG3__0_i_95/CO[3]
                         net (fo=1, routed)           0.001    69.352    design_1_i/AlgM_0/U0/ARG3__0_i_95_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.466 r  design_1_i/AlgM_0/U0/ARG3__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.466    design_1_i/AlgM_0/U0/ARG3__0_i_35_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.623 r  design_1_i/AlgM_0/U0/ARG3__0_i_34/CO[1]
                         net (fo=36, routed)          0.577    70.201    design_1_i/AlgM_0/U0/ARG00_in[10]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.329    70.530 r  design_1_i/AlgM_0/U0/ARG3__0_i_1228/O
                         net (fo=1, routed)           0.000    70.530    design_1_i/AlgM_0/U0/ARG3__0_i_1228_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.080 r  design_1_i/AlgM_0/U0/ARG3__0_i_1034/CO[3]
                         net (fo=1, routed)           0.000    71.080    design_1_i/AlgM_0/U0/ARG3__0_i_1034_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.194 r  design_1_i/AlgM_0/U0/ARG3__0_i_836/CO[3]
                         net (fo=1, routed)           0.000    71.194    design_1_i/AlgM_0/U0/ARG3__0_i_836_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.308 r  design_1_i/AlgM_0/U0/ARG3__0_i_641/CO[3]
                         net (fo=1, routed)           0.000    71.308    design_1_i/AlgM_0/U0/ARG3__0_i_641_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.422 r  design_1_i/AlgM_0/U0/ARG3__0_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.422    design_1_i/AlgM_0/U0/ARG3__0_i_464_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.536 r  design_1_i/AlgM_0/U0/ARG3__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    71.536    design_1_i/AlgM_0/U0/ARG3__0_i_310_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.650 r  design_1_i/AlgM_0/U0/ARG3__0_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.650    design_1_i/AlgM_0/U0/ARG3__0_i_184_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.764 r  design_1_i/AlgM_0/U0/ARG3__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.764    design_1_i/AlgM_0/U0/ARG3__0_i_94_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.878 r  design_1_i/AlgM_0/U0/ARG3__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.878    design_1_i/AlgM_0/U0/ARG3__0_i_33_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.035 r  design_1_i/AlgM_0/U0/ARG3__0_i_14/CO[1]
                         net (fo=37, routed)          0.977    73.011    design_1_i/AlgM_0/U0/ARG00_in[9]
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.811 r  design_1_i/AlgM_0/U0/ARG3__0_i_1100/CO[3]
                         net (fo=1, routed)           0.000    73.811    design_1_i/AlgM_0/U0/ARG3__0_i_1100_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.928 r  design_1_i/AlgM_0/U0/ARG3__0_i_901/CO[3]
                         net (fo=1, routed)           0.000    73.928    design_1_i/AlgM_0/U0/ARG3__0_i_901_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.045 r  design_1_i/AlgM_0/U0/ARG3__0_i_700/CO[3]
                         net (fo=1, routed)           0.000    74.045    design_1_i/AlgM_0/U0/ARG3__0_i_700_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  design_1_i/AlgM_0/U0/ARG3__0_i_514/CO[3]
                         net (fo=1, routed)           0.000    74.162    design_1_i/AlgM_0/U0/ARG3__0_i_514_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_350/CO[3]
                         net (fo=1, routed)           0.000    74.279    design_1_i/AlgM_0/U0/ARG3__0_i_350_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_215/CO[3]
                         net (fo=1, routed)           0.000    74.396    design_1_i/AlgM_0/U0/ARG3__0_i_215_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.513    design_1_i/AlgM_0/U0/ARG3__0_i_111_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  design_1_i/AlgM_0/U0/ARG3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.630    design_1_i/AlgM_0/U0/ARG3__0_i_42_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.787 r  design_1_i/AlgM_0/U0/ARG3__0_i_16/CO[1]
                         net (fo=37, routed)          1.035    75.822    design_1_i/AlgM_0/U0/ARG00_in[8]
    SLICE_X41Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.610 r  design_1_i/AlgM_0/U0/ARG3__0_i_1105/CO[3]
                         net (fo=1, routed)           0.000    76.610    design_1_i/AlgM_0/U0/ARG3__0_i_1105_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.724 r  design_1_i/AlgM_0/U0/ARG3__0_i_906/CO[3]
                         net (fo=1, routed)           0.000    76.724    design_1_i/AlgM_0/U0/ARG3__0_i_906_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.838 r  design_1_i/AlgM_0/U0/ARG3__0_i_705/CO[3]
                         net (fo=1, routed)           0.000    76.838    design_1_i/AlgM_0/U0/ARG3__0_i_705_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.952 r  design_1_i/AlgM_0/U0/ARG3__0_i_519/CO[3]
                         net (fo=1, routed)           0.000    76.952    design_1_i/AlgM_0/U0/ARG3__0_i_519_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.066 r  design_1_i/AlgM_0/U0/ARG3__0_i_355/CO[3]
                         net (fo=1, routed)           0.000    77.066    design_1_i/AlgM_0/U0/ARG3__0_i_355_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.180 r  design_1_i/AlgM_0/U0/ARG3__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    77.180    design_1_i/AlgM_0/U0/ARG3__0_i_220_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.294    design_1_i/AlgM_0/U0/ARG3__0_i_116_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.408 r  design_1_i/AlgM_0/U0/ARG3__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.408    design_1_i/AlgM_0/U0/ARG3__0_i_49_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.565 r  design_1_i/AlgM_0/U0/ARG3__0_i_18/CO[1]
                         net (fo=37, routed)          0.891    78.457    design_1_i/AlgM_0/U0/ARG00_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    78.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_1286/O
                         net (fo=1, routed)           0.000    78.786    design_1_i/AlgM_0/U0/ARG3__0_i_1286_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.319 r  design_1_i/AlgM_0/U0/ARG3__0_i_1110/CO[3]
                         net (fo=1, routed)           0.000    79.319    design_1_i/AlgM_0/U0/ARG3__0_i_1110_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_911/CO[3]
                         net (fo=1, routed)           0.000    79.436    design_1_i/AlgM_0/U0/ARG3__0_i_911_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.552 r  design_1_i/AlgM_0/U0/ARG3__0_i_710/CO[3]
                         net (fo=1, routed)           0.000    79.552    design_1_i/AlgM_0/U0/ARG3__0_i_710_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.669 r  design_1_i/AlgM_0/U0/ARG3__0_i_524/CO[3]
                         net (fo=1, routed)           0.000    79.669    design_1_i/AlgM_0/U0/ARG3__0_i_524_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_360/CO[3]
                         net (fo=1, routed)           0.000    79.786    design_1_i/AlgM_0/U0/ARG3__0_i_360_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.903 r  design_1_i/AlgM_0/U0/ARG3__0_i_225/CO[3]
                         net (fo=1, routed)           0.000    79.903    design_1_i/AlgM_0/U0/ARG3__0_i_225_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.020 r  design_1_i/AlgM_0/U0/ARG3__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.020    design_1_i/AlgM_0/U0/ARG3__0_i_121_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.137 r  design_1_i/AlgM_0/U0/ARG3__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.137    design_1_i/AlgM_0/U0/ARG3__0_i_52_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_19/CO[1]
                         net (fo=37, routed)          0.874    81.168    design_1_i/AlgM_0/U0/ARG00_in[6]
    SLICE_X38Y56         LUT3 (Prop_lut3_I0_O)        0.332    81.500 r  design_1_i/AlgM_0/U0/ARG3__0_i_1289/O
                         net (fo=1, routed)           0.000    81.500    design_1_i/AlgM_0/U0/ARG3__0_i_1289_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1115/CO[3]
                         net (fo=1, routed)           0.000    82.050    design_1_i/AlgM_0/U0/ARG3__0_i_1115_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_916/CO[3]
                         net (fo=1, routed)           0.000    82.164    design_1_i/AlgM_0/U0/ARG3__0_i_916_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_715/CO[3]
                         net (fo=1, routed)           0.000    82.278    design_1_i/AlgM_0/U0/ARG3__0_i_715_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    82.392    design_1_i/AlgM_0/U0/ARG3__0_i_529_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_365/CO[3]
                         net (fo=1, routed)           0.000    82.506    design_1_i/AlgM_0/U0/ARG3__0_i_365_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  design_1_i/AlgM_0/U0/ARG3__0_i_230/CO[3]
                         net (fo=1, routed)           0.000    82.620    design_1_i/AlgM_0/U0/ARG3__0_i_230_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  design_1_i/AlgM_0/U0/ARG3__0_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.734    design_1_i/AlgM_0/U0/ARG3__0_i_126_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  design_1_i/AlgM_0/U0/ARG3__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.848    design_1_i/AlgM_0/U0/ARG3__0_i_55_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  design_1_i/AlgM_0/U0/ARG3__0_i_20/CO[1]
                         net (fo=37, routed)          0.798    83.803    design_1_i/AlgM_0/U0/ARG00_in[5]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.329    84.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_1292/O
                         net (fo=1, routed)           0.000    84.132    design_1_i/AlgM_0/U0/ARG3__0_i_1292_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.682 r  design_1_i/AlgM_0/U0/ARG3__0_i_1120/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/AlgM_0/U0/ARG3__0_i_1120_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/AlgM_0/U0/ARG3__0_i_921/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/AlgM_0/U0/ARG3__0_i_921_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/AlgM_0/U0/ARG3__0_i_720/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/AlgM_0/U0/ARG3__0_i_720_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/AlgM_0/U0/ARG3__0_i_534/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/AlgM_0/U0/ARG3__0_i_534_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/AlgM_0/U0/ARG3__0_i_370/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/AlgM_0/U0/ARG3__0_i_370_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/AlgM_0/U0/ARG3__0_i_235/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/AlgM_0/U0/ARG3__0_i_235_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.366 r  design_1_i/AlgM_0/U0/ARG3__0_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.366    design_1_i/AlgM_0/U0/ARG3__0_i_131_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.480 r  design_1_i/AlgM_0/U0/ARG3__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.480    design_1_i/AlgM_0/U0/ARG3__0_i_58_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_21/CO[1]
                         net (fo=37, routed)          0.604    86.241    design_1_i/AlgM_0/U0/ARG00_in[4]
    SLICE_X40Y67         LUT3 (Prop_lut3_I0_O)        0.329    86.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_1295/O
                         net (fo=1, routed)           0.000    86.570    design_1_i/AlgM_0/U0/ARG3__0_i_1295_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.103 r  design_1_i/AlgM_0/U0/ARG3__0_i_1125/CO[3]
                         net (fo=1, routed)           0.000    87.103    design_1_i/AlgM_0/U0/ARG3__0_i_1125_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  design_1_i/AlgM_0/U0/ARG3__0_i_926/CO[3]
                         net (fo=1, routed)           0.000    87.220    design_1_i/AlgM_0/U0/ARG3__0_i_926_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  design_1_i/AlgM_0/U0/ARG3__0_i_725/CO[3]
                         net (fo=1, routed)           0.000    87.337    design_1_i/AlgM_0/U0/ARG3__0_i_725_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  design_1_i/AlgM_0/U0/ARG3__0_i_539/CO[3]
                         net (fo=1, routed)           0.000    87.454    design_1_i/AlgM_0/U0/ARG3__0_i_539_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.571    design_1_i/AlgM_0/U0/ARG3__0_i_375_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.688 r  design_1_i/AlgM_0/U0/ARG3__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    87.688    design_1_i/AlgM_0/U0/ARG3__0_i_240_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.805    design_1_i/AlgM_0/U0/ARG3__0_i_136_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.922 r  design_1_i/AlgM_0/U0/ARG3__0_i_66/CO[3]
                         net (fo=1, routed)           0.009    87.931    design_1_i/AlgM_0/U0/ARG3__0_i_66_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.088 r  design_1_i/AlgM_0/U0/ARG3__0_i_23/CO[1]
                         net (fo=37, routed)          1.218    89.306    design_1_i/AlgM_0/U0/ARG00_in[3]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.094 r  design_1_i/AlgM_0/U0/ARG3__0_i_1130/CO[3]
                         net (fo=1, routed)           0.000    90.094    design_1_i/AlgM_0/U0/ARG3__0_i_1130_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  design_1_i/AlgM_0/U0/ARG3__0_i_931/CO[3]
                         net (fo=1, routed)           0.000    90.208    design_1_i/AlgM_0/U0/ARG3__0_i_931_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  design_1_i/AlgM_0/U0/ARG3__0_i_730/CO[3]
                         net (fo=1, routed)           0.000    90.322    design_1_i/AlgM_0/U0/ARG3__0_i_730_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    90.436    design_1_i/AlgM_0/U0/ARG3__0_i_544_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  design_1_i/AlgM_0/U0/ARG3__0_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.550    design_1_i/AlgM_0/U0/ARG3__0_i_380_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    90.664    design_1_i/AlgM_0/U0/ARG3__0_i_245_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  design_1_i/AlgM_0/U0/ARG3__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.778    design_1_i/AlgM_0/U0/ARG3__0_i_141_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  design_1_i/AlgM_0/U0/ARG3__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.892    design_1_i/AlgM_0/U0/ARG3__0_i_69_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  design_1_i/AlgM_0/U0/ARG3__0_i_24/CO[1]
                         net (fo=37, routed)          1.141    92.190    design_1_i/AlgM_0/U0/ARG00_in[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.329    92.519 r  design_1_i/AlgM_0/U0/ARG3__0_i_1301/O
                         net (fo=1, routed)           0.000    92.519    design_1_i/AlgM_0/U0/ARG3__0_i_1301_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.052 r  design_1_i/AlgM_0/U0/ARG3__0_i_1135/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__0_i_1135_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.169 r  design_1_i/AlgM_0/U0/ARG3__0_i_936/CO[3]
                         net (fo=1, routed)           0.000    93.169    design_1_i/AlgM_0/U0/ARG3__0_i_936_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.286 r  design_1_i/AlgM_0/U0/ARG3__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/AlgM_0/U0/ARG3__0_i_735_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.403 r  design_1_i/AlgM_0/U0/ARG3__0_i_549/CO[3]
                         net (fo=1, routed)           0.000    93.403    design_1_i/AlgM_0/U0/ARG3__0_i_549_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_385/CO[3]
                         net (fo=1, routed)           0.000    93.520    design_1_i/AlgM_0/U0/ARG3__0_i_385_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_250/CO[3]
                         net (fo=1, routed)           0.000    93.637    design_1_i/AlgM_0/U0/ARG3__0_i_250_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  design_1_i/AlgM_0/U0/ARG3__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.754    design_1_i/AlgM_0/U0/ARG3__0_i_146_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.871    design_1_i/AlgM_0/U0/ARG3__0_i_72_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  design_1_i/AlgM_0/U0/ARG3__0_i_25/CO[1]
                         net (fo=37, routed)          1.051    95.079    design_1_i/AlgM_0/U0/ARG00_in[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.332    95.411 r  design_1_i/AlgM_0/U0/ARG3__0_i_1305/O
                         net (fo=1, routed)           0.000    95.411    design_1_i/AlgM_0/U0/ARG3__0_i_1305_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1140/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/AlgM_0/U0/ARG3__0_i_1140_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  design_1_i/AlgM_0/U0/ARG3__0_i_941/CO[3]
                         net (fo=1, routed)           0.000    96.057    design_1_i/AlgM_0/U0/ARG3__0_i_941_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  design_1_i/AlgM_0/U0/ARG3__0_i_740/CO[3]
                         net (fo=1, routed)           0.000    96.171    design_1_i/AlgM_0/U0/ARG3__0_i_740_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  design_1_i/AlgM_0/U0/ARG3__0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.285    design_1_i/AlgM_0/U0/ARG3__0_i_554_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  design_1_i/AlgM_0/U0/ARG3__0_i_390/CO[3]
                         net (fo=1, routed)           0.000    96.399    design_1_i/AlgM_0/U0/ARG3__0_i_390_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    96.513    design_1_i/AlgM_0/U0/ARG3__0_i_255_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.627 r  design_1_i/AlgM_0/U0/ARG3__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.627    design_1_i/AlgM_0/U0/ARG3__0_i_151_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.741 r  design_1_i/AlgM_0/U0/ARG3__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.741    design_1_i/AlgM_0/U0/ARG3__0_i_75_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.012 f  design_1_i/AlgM_0/U0/ARG3__0_i_26/CO[0]
                         net (fo=3, routed)           0.510    97.522    design_1_i/AlgM_0/U0/ARG00_in[0]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.373    97.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_61/O
                         net (fo=1, routed)           0.323    98.218    design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.813 r  design_1_i/AlgM_0/U0/ARG3__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.813    design_1_i/AlgM_0/U0/ARG3__0_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.930 r  design_1_i/AlgM_0/U0/ARG3__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.930    design_1_i/AlgM_0/U0/ARG3__0_i_17_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.047    design_1_i/AlgM_0/U0/ARG3__0_i_15_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    99.164    design_1_i/AlgM_0/U0/ARG3__0_i_274_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_166/CO[3]
                         net (fo=1, routed)           0.000    99.281    design_1_i/AlgM_0/U0/ARG3__0_i_166_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.398 r  design_1_i/AlgM_0/U0/ARG3__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    99.398    design_1_i/AlgM_0/U0/ARG3__0_i_86_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.515 r  design_1_i/AlgM_0/U0/ARG3__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.515    design_1_i/AlgM_0/U0/ARG3__0_i_28_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.830 r  design_1_i/AlgM_0/U0/ARG3__0_i_13/O[3]
                         net (fo=1, routed)           0.287   100.117    design_1_i/AlgM_0/U0/ARG3__0_i_13_n_4
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.307   100.424 r  design_1_i/AlgM_0/U0/ARG3__0_i_1/O
                         net (fo=16, routed)          1.035   101.459    design_1_i/AlgM_0/U0/ARG3__0_i_1_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   105.115 r  design_1_i/AlgM_0/U0/ARG3__0/P[32]
                         net (fo=28, routed)          0.907   106.022    design_1_i/AlgM_0/U0/ARG3__0_n_73
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[0])
                                                      2.098   108.120 r  design_1_i/AlgM_0/U0/ARG2/P[0]
                         net (fo=19, routed)          1.335   109.455    design_1_i/AlgM_0/U0/ARG2_n_105
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.111 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   110.111    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.225 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000   110.225    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.339 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000   110.339    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.453 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000   110.453    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.009   110.576    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.690 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000   110.690    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.804 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.804    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.918 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   110.918    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.032 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000   111.032    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.303 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23/CO[0]
                         net (fo=43, routed)          1.122   112.424    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23_n_3
    SLICE_X40Y82         LUT3 (Prop_lut3_I0_O)        0.373   112.797 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_26/O
                         net (fo=1, routed)           1.214   114.011    design_1_i/AlgM_0/U0/newPos_x[11]_i_26_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.124   114.135 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_14/O
                         net (fo=1, routed)           0.000   114.135    design_1_i/AlgM_0/U0/newPos_x[11]_i_14_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.536 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.536    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.775 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8/O[2]
                         net (fo=18, routed)          0.805   115.580    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8_n_5
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.302   115.882 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_174/O
                         net (fo=1, routed)           0.764   116.646    design_1_i/AlgM_0/U0/newPos_x[21]_i_174_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   117.044 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.378 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120/O[1]
                         net (fo=3, routed)           0.741   118.119    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120_n_6
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.303   118.422 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_88/O
                         net (fo=1, routed)           0.323   118.745    design_1_i/AlgM_0/U0/newPos_x[21]_i_88_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.271 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000   119.271    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.385 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42/CO[3]
                         net (fo=1, routed)           0.000   119.385    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.624 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27/O[2]
                         net (fo=3, routed)           0.849   120.473    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27_n_5
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.302   120.775 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_40/O
                         net (fo=1, routed)           0.000   120.775    design_1_i/AlgM_0/U0/newPos_x[21]_i_40_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.308 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000   121.308    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.562 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19/CO[0]
                         net (fo=27, routed)          0.528   122.090    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19_n_3
    SLICE_X53Y84         LUT5 (Prop_lut5_I3_O)        0.367   122.457 r  design_1_i/AlgM_0/U0/newPos_x[7]_i_18/O
                         net (fo=1, routed)           0.685   123.141    design_1_i/AlgM_0/U0/newPos_x[7]_i_18_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   123.721 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.721    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.034 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.597   124.631    design_1_i/AlgM_0/U0/ARG1__2[8]
    SLICE_X42Y82         LUT6 (Prop_lut6_I4_O)        0.306   124.937 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_6/O
                         net (fo=1, routed)           0.000   124.937    design_1_i/AlgM_0/U0/newPos_x[11]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.450 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.450    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   125.765 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.727   126.492    design_1_i/AlgM_0/U0/ARG__2[15]
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.307   126.799 r  design_1_i/AlgM_0/U0/newPos_x[15]_i_1/O
                         net (fo=1, routed)           0.000   126.799    design_1_i/AlgM_0/U0/newPos_x[15]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.705    81.745    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X43Y81         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[15]/C
                         clock pessimism              0.490    82.236    
                         clock uncertainty           -0.112    82.124    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)        0.029    82.153    design_1_i/AlgM_0/U0/newPos_x_reg[15]
  -------------------------------------------------------------------
                         required time                         82.153    
                         arrival time                        -126.799    
  -------------------------------------------------------------------
                         slack                                -44.646    

Slack (VIOLATED) :        -44.609ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_z_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        127.352ns  (logic 82.833ns (65.043%)  route 44.519ns (34.957%))
  Logic Levels:           366  (CARRY4=324 DSP48E1=3 LUT1=1 LUT2=1 LUT3=31 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 81.592 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.114    -0.705    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.304 r  design_1_i/AlgM_0/U0/ARG3__3/P[32]
                         net (fo=12, routed)          0.794     4.098    design_1_i/AlgM_0/U0/ARG3__3_n_73
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.196 r  design_1_i/AlgM_0/U0/ARG1__1/P[32]
                         net (fo=2, routed)           0.970     7.166    design_1_i/AlgM_0/U0/ARG1__1_n_73
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  design_1_i/AlgM_0/U0/ARG3__4_i_1121/O
                         net (fo=1, routed)           0.000     7.290    design_1_i/AlgM_0/U0/ARG3__4_i_1121_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  design_1_i/AlgM_0/U0/ARG3__4_i_921/CO[3]
                         net (fo=1, routed)           0.000     7.822    design_1_i/AlgM_0/U0/ARG3__4_i_921_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  design_1_i/AlgM_0/U0/ARG3__4_i_725/CO[3]
                         net (fo=1, routed)           0.000     7.936    design_1_i/AlgM_0/U0/ARG3__4_i_725_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  design_1_i/AlgM_0/U0/ARG3__4_i_544/CO[3]
                         net (fo=1, routed)           0.000     8.050    design_1_i/AlgM_0/U0/ARG3__4_i_544_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  design_1_i/AlgM_0/U0/ARG3__4_i_385/CO[3]
                         net (fo=1, routed)           0.000     8.164    design_1_i/AlgM_0/U0/ARG3__4_i_385_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  design_1_i/AlgM_0/U0/ARG3__4_i_255/CO[3]
                         net (fo=1, routed)           0.009     8.287    design_1_i/AlgM_0/U0/ARG3__4_i_255_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  design_1_i/AlgM_0/U0/ARG3__4_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.401    design_1_i/AlgM_0/U0/ARG3__4_i_155_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  design_1_i/AlgM_0/U0/ARG3__4_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.515    design_1_i/AlgM_0/U0/ARG3__4_i_77_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  design_1_i/AlgM_0/U0/ARG3__4_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.629    design_1_i/AlgM_0/U0/ARG3__4_i_27_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.900 r  design_1_i/AlgM_0/U0/ARG3__4_i_12/CO[0]
                         net (fo=37, routed)          0.980     9.880    design_1_i/AlgM_0/U0/ARG3__4_i_12_n_3
    SLICE_X38Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.709 r  design_1_i/AlgM_0/U0/ARG3__4_i_1320/CO[3]
                         net (fo=1, routed)           0.000    10.709    design_1_i/AlgM_0/U0/ARG3__4_i_1320_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  design_1_i/AlgM_0/U0/ARG3__4_i_1176/CO[3]
                         net (fo=1, routed)           0.009    10.832    design_1_i/AlgM_0/U0/ARG3__4_i_1176_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.946 r  design_1_i/AlgM_0/U0/ARG3__4_i_989/CO[3]
                         net (fo=1, routed)           0.000    10.946    design_1_i/AlgM_0/U0/ARG3__4_i_989_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.060 r  design_1_i/AlgM_0/U0/ARG3__4_i_796/CO[3]
                         net (fo=1, routed)           0.000    11.060    design_1_i/AlgM_0/U0/ARG3__4_i_796_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.174 r  design_1_i/AlgM_0/U0/ARG3__4_i_606/CO[3]
                         net (fo=1, routed)           0.000    11.174    design_1_i/AlgM_0/U0/ARG3__4_i_606_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.288 r  design_1_i/AlgM_0/U0/ARG3__4_i_434/CO[3]
                         net (fo=1, routed)           0.000    11.288    design_1_i/AlgM_0/U0/ARG3__4_i_434_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  design_1_i/AlgM_0/U0/ARG3__4_i_285/CO[3]
                         net (fo=1, routed)           0.000    11.402    design_1_i/AlgM_0/U0/ARG3__4_i_285_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.516 r  design_1_i/AlgM_0/U0/ARG3__4_i_173/CO[3]
                         net (fo=1, routed)           0.000    11.516    design_1_i/AlgM_0/U0/ARG3__4_i_173_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.673 r  design_1_i/AlgM_0/U0/ARG3__4_i_91/CO[1]
                         net (fo=36, routed)          0.959    12.632    design_1_i/AlgM_0/U0/ARG3__4_i_91_n_2
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.329    12.961 r  design_1_i/AlgM_0/U0/ARG3__4_i_1407/O
                         net (fo=1, routed)           0.000    12.961    design_1_i/AlgM_0/U0/ARG3__4_i_1407_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.494 r  design_1_i/AlgM_0/U0/ARG3__4_i_1325/CO[3]
                         net (fo=1, routed)           0.009    13.503    design_1_i/AlgM_0/U0/ARG3__4_i_1325_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.620 r  design_1_i/AlgM_0/U0/ARG3__4_i_1181/CO[3]
                         net (fo=1, routed)           0.000    13.620    design_1_i/AlgM_0/U0/ARG3__4_i_1181_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.737 r  design_1_i/AlgM_0/U0/ARG3__4_i_994/CO[3]
                         net (fo=1, routed)           0.000    13.737    design_1_i/AlgM_0/U0/ARG3__4_i_994_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.854 r  design_1_i/AlgM_0/U0/ARG3__4_i_801/CO[3]
                         net (fo=1, routed)           0.000    13.854    design_1_i/AlgM_0/U0/ARG3__4_i_801_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.971 r  design_1_i/AlgM_0/U0/ARG3__4_i_611/CO[3]
                         net (fo=1, routed)           0.000    13.971    design_1_i/AlgM_0/U0/ARG3__4_i_611_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.088 r  design_1_i/AlgM_0/U0/ARG3__4_i_439/CO[3]
                         net (fo=1, routed)           0.000    14.088    design_1_i/AlgM_0/U0/ARG3__4_i_439_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.205 r  design_1_i/AlgM_0/U0/ARG3__4_i_290/CO[3]
                         net (fo=1, routed)           0.000    14.205    design_1_i/AlgM_0/U0/ARG3__4_i_290_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.322 r  design_1_i/AlgM_0/U0/ARG3__4_i_176/CO[3]
                         net (fo=1, routed)           0.000    14.322    design_1_i/AlgM_0/U0/ARG3__4_i_176_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.479 r  design_1_i/AlgM_0/U0/ARG3__4_i_92/CO[1]
                         net (fo=36, routed)          0.883    15.362    design_1_i/AlgM_0/U0/ARG3__4_i_92_n_2
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.332    15.694 r  design_1_i/AlgM_0/U0/ARG3__4_i_1410/O
                         net (fo=1, routed)           0.000    15.694    design_1_i/AlgM_0/U0/ARG3__4_i_1410_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.244 r  design_1_i/AlgM_0/U0/ARG3__4_i_1330/CO[3]
                         net (fo=1, routed)           0.009    16.253    design_1_i/AlgM_0/U0/ARG3__4_i_1330_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  design_1_i/AlgM_0/U0/ARG3__4_i_1186/CO[3]
                         net (fo=1, routed)           0.000    16.367    design_1_i/AlgM_0/U0/ARG3__4_i_1186_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  design_1_i/AlgM_0/U0/ARG3__4_i_999/CO[3]
                         net (fo=1, routed)           0.000    16.481    design_1_i/AlgM_0/U0/ARG3__4_i_999_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  design_1_i/AlgM_0/U0/ARG3__4_i_806/CO[3]
                         net (fo=1, routed)           0.000    16.595    design_1_i/AlgM_0/U0/ARG3__4_i_806_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  design_1_i/AlgM_0/U0/ARG3__4_i_616/CO[3]
                         net (fo=1, routed)           0.000    16.709    design_1_i/AlgM_0/U0/ARG3__4_i_616_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  design_1_i/AlgM_0/U0/ARG3__4_i_444/CO[3]
                         net (fo=1, routed)           0.000    16.823    design_1_i/AlgM_0/U0/ARG3__4_i_444_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  design_1_i/AlgM_0/U0/ARG3__4_i_295/CO[3]
                         net (fo=1, routed)           0.000    16.937    design_1_i/AlgM_0/U0/ARG3__4_i_295_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  design_1_i/AlgM_0/U0/ARG3__4_i_179/CO[3]
                         net (fo=1, routed)           0.000    17.051    design_1_i/AlgM_0/U0/ARG3__4_i_179_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.208 r  design_1_i/AlgM_0/U0/ARG3__4_i_93/CO[1]
                         net (fo=36, routed)          1.059    18.268    design_1_i/AlgM_0/U0/ARG3__4_i_93_n_2
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.597 r  design_1_i/AlgM_0/U0/ARG3__4_i_1447/O
                         net (fo=1, routed)           0.000    18.597    design_1_i/AlgM_0/U0/ARG3__4_i_1447_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.147 r  design_1_i/AlgM_0/U0/ARG3__4_i_1382/CO[3]
                         net (fo=1, routed)           0.000    19.147    design_1_i/AlgM_0/U0/ARG3__4_i_1382_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.261 r  design_1_i/AlgM_0/U0/ARG3__4_i_1300/CO[3]
                         net (fo=1, routed)           0.009    19.270    design_1_i/AlgM_0/U0/ARG3__4_i_1300_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  design_1_i/AlgM_0/U0/ARG3__4_i_1156/CO[3]
                         net (fo=1, routed)           0.000    19.384    design_1_i/AlgM_0/U0/ARG3__4_i_1156_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.498 r  design_1_i/AlgM_0/U0/ARG3__4_i_969/CO[3]
                         net (fo=1, routed)           0.000    19.498    design_1_i/AlgM_0/U0/ARG3__4_i_969_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.612 r  design_1_i/AlgM_0/U0/ARG3__4_i_776/CO[3]
                         net (fo=1, routed)           0.000    19.612    design_1_i/AlgM_0/U0/ARG3__4_i_776_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.726 r  design_1_i/AlgM_0/U0/ARG3__4_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.726    design_1_i/AlgM_0/U0/ARG3__4_i_586_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.840 r  design_1_i/AlgM_0/U0/ARG3__4_i_414/CO[3]
                         net (fo=1, routed)           0.000    19.840    design_1_i/AlgM_0/U0/ARG3__4_i_414_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.954 r  design_1_i/AlgM_0/U0/ARG3__4_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.954    design_1_i/AlgM_0/U0/ARG3__4_i_273_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.111 r  design_1_i/AlgM_0/U0/ARG3__4_i_169/CO[1]
                         net (fo=36, routed)          0.996    21.107    design_1_i/AlgM_0/U0/ARG3__4_i_169_n_2
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.436 r  design_1_i/AlgM_0/U0/ARG3__4_i_1450/O
                         net (fo=1, routed)           0.000    21.436    design_1_i/AlgM_0/U0/ARG3__4_i_1450_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.986 r  design_1_i/AlgM_0/U0/ARG3__4_i_1387/CO[3]
                         net (fo=1, routed)           0.000    21.986    design_1_i/AlgM_0/U0/ARG3__4_i_1387_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.100 r  design_1_i/AlgM_0/U0/ARG3__4_i_1305/CO[3]
                         net (fo=1, routed)           0.000    22.100    design_1_i/AlgM_0/U0/ARG3__4_i_1305_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.214 r  design_1_i/AlgM_0/U0/ARG3__4_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.214    design_1_i/AlgM_0/U0/ARG3__4_i_1161_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.328 r  design_1_i/AlgM_0/U0/ARG3__4_i_974/CO[3]
                         net (fo=1, routed)           0.009    22.337    design_1_i/AlgM_0/U0/ARG3__4_i_974_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.451 r  design_1_i/AlgM_0/U0/ARG3__4_i_781/CO[3]
                         net (fo=1, routed)           0.000    22.451    design_1_i/AlgM_0/U0/ARG3__4_i_781_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.565 r  design_1_i/AlgM_0/U0/ARG3__4_i_591/CO[3]
                         net (fo=1, routed)           0.000    22.565    design_1_i/AlgM_0/U0/ARG3__4_i_591_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.679 r  design_1_i/AlgM_0/U0/ARG3__4_i_419/CO[3]
                         net (fo=1, routed)           0.000    22.679    design_1_i/AlgM_0/U0/ARG3__4_i_419_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.793 r  design_1_i/AlgM_0/U0/ARG3__4_i_276/CO[3]
                         net (fo=1, routed)           0.000    22.793    design_1_i/AlgM_0/U0/ARG3__4_i_276_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.950 r  design_1_i/AlgM_0/U0/ARG3__4_i_170/CO[1]
                         net (fo=36, routed)          1.156    24.107    design_1_i/AlgM_0/U0/ARG3__4_i_170_n_2
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  design_1_i/AlgM_0/U0/ARG3__4_i_1453/O
                         net (fo=1, routed)           0.000    24.436    design_1_i/AlgM_0/U0/ARG3__4_i_1453_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.986 r  design_1_i/AlgM_0/U0/ARG3__4_i_1392/CO[3]
                         net (fo=1, routed)           0.000    24.986    design_1_i/AlgM_0/U0/ARG3__4_i_1392_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.100 r  design_1_i/AlgM_0/U0/ARG3__4_i_1310/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/AlgM_0/U0/ARG3__4_i_1310_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.214 r  design_1_i/AlgM_0/U0/ARG3__4_i_1166/CO[3]
                         net (fo=1, routed)           0.000    25.214    design_1_i/AlgM_0/U0/ARG3__4_i_1166_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.328 r  design_1_i/AlgM_0/U0/ARG3__4_i_979/CO[3]
                         net (fo=1, routed)           0.000    25.328    design_1_i/AlgM_0/U0/ARG3__4_i_979_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.442 r  design_1_i/AlgM_0/U0/ARG3__4_i_786/CO[3]
                         net (fo=1, routed)           0.000    25.442    design_1_i/AlgM_0/U0/ARG3__4_i_786_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.556 r  design_1_i/AlgM_0/U0/ARG3__4_i_596/CO[3]
                         net (fo=1, routed)           0.000    25.556    design_1_i/AlgM_0/U0/ARG3__4_i_596_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.670 r  design_1_i/AlgM_0/U0/ARG3__4_i_424/CO[3]
                         net (fo=1, routed)           0.009    25.679    design_1_i/AlgM_0/U0/ARG3__4_i_424_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.793 r  design_1_i/AlgM_0/U0/ARG3__4_i_279/CO[3]
                         net (fo=1, routed)           0.000    25.793    design_1_i/AlgM_0/U0/ARG3__4_i_279_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.950 r  design_1_i/AlgM_0/U0/ARG3__4_i_171/CO[1]
                         net (fo=36, routed)          0.971    26.920    design_1_i/AlgM_0/U0/ARG3__4_i_171_n_2
    SLICE_X32Y23         LUT3 (Prop_lut3_I0_O)        0.329    27.249 r  design_1_i/AlgM_0/U0/ARG3__4_i_1456/O
                         net (fo=1, routed)           0.000    27.249    design_1_i/AlgM_0/U0/ARG3__4_i_1456_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.799 r  design_1_i/AlgM_0/U0/ARG3__4_i_1397/CO[3]
                         net (fo=1, routed)           0.000    27.799    design_1_i/AlgM_0/U0/ARG3__4_i_1397_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  design_1_i/AlgM_0/U0/ARG3__4_i_1315/CO[3]
                         net (fo=1, routed)           0.009    27.922    design_1_i/AlgM_0/U0/ARG3__4_i_1315_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.036 r  design_1_i/AlgM_0/U0/ARG3__4_i_1171/CO[3]
                         net (fo=1, routed)           0.000    28.036    design_1_i/AlgM_0/U0/ARG3__4_i_1171_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.150 r  design_1_i/AlgM_0/U0/ARG3__4_i_984/CO[3]
                         net (fo=1, routed)           0.000    28.150    design_1_i/AlgM_0/U0/ARG3__4_i_984_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.264 r  design_1_i/AlgM_0/U0/ARG3__4_i_791/CO[3]
                         net (fo=1, routed)           0.000    28.264    design_1_i/AlgM_0/U0/ARG3__4_i_791_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.378 r  design_1_i/AlgM_0/U0/ARG3__4_i_601/CO[3]
                         net (fo=1, routed)           0.000    28.378    design_1_i/AlgM_0/U0/ARG3__4_i_601_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.492 r  design_1_i/AlgM_0/U0/ARG3__4_i_429/CO[3]
                         net (fo=1, routed)           0.000    28.492    design_1_i/AlgM_0/U0/ARG3__4_i_429_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.606 r  design_1_i/AlgM_0/U0/ARG3__4_i_282/CO[3]
                         net (fo=1, routed)           0.000    28.606    design_1_i/AlgM_0/U0/ARG3__4_i_282_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.763 r  design_1_i/AlgM_0/U0/ARG3__4_i_172/CO[1]
                         net (fo=36, routed)          0.939    29.703    design_1_i/AlgM_0/U0/ARG3__4_i_172_n_2
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.488 r  design_1_i/AlgM_0/U0/ARG3__4_i_1426/CO[3]
                         net (fo=1, routed)           0.000    30.488    design_1_i/AlgM_0/U0/ARG3__4_i_1426_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.602 r  design_1_i/AlgM_0/U0/ARG3__4_i_1362/CO[3]
                         net (fo=1, routed)           0.000    30.602    design_1_i/AlgM_0/U0/ARG3__4_i_1362_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.716 r  design_1_i/AlgM_0/U0/ARG3__4_i_1280/CO[3]
                         net (fo=1, routed)           0.000    30.716    design_1_i/AlgM_0/U0/ARG3__4_i_1280_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.830 r  design_1_i/AlgM_0/U0/ARG3__4_i_1136/CO[3]
                         net (fo=1, routed)           0.000    30.830    design_1_i/AlgM_0/U0/ARG3__4_i_1136_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.944 r  design_1_i/AlgM_0/U0/ARG3__4_i_949/CO[3]
                         net (fo=1, routed)           0.000    30.944    design_1_i/AlgM_0/U0/ARG3__4_i_949_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.058 r  design_1_i/AlgM_0/U0/ARG3__4_i_756/CO[3]
                         net (fo=1, routed)           0.000    31.058    design_1_i/AlgM_0/U0/ARG3__4_i_756_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  design_1_i/AlgM_0/U0/ARG3__4_i_566/CO[3]
                         net (fo=1, routed)           0.000    31.172    design_1_i/AlgM_0/U0/ARG3__4_i_566_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  design_1_i/AlgM_0/U0/ARG3__4_i_402/CO[3]
                         net (fo=1, routed)           0.000    31.286    design_1_i/AlgM_0/U0/ARG3__4_i_402_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.443 r  design_1_i/AlgM_0/U0/ARG3__4_i_269/CO[1]
                         net (fo=36, routed)          0.931    32.373    design_1_i/AlgM_0/U0/ARG3__4_i_269_n_2
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    32.702 r  design_1_i/AlgM_0/U0/ARG3__4_i_1465/O
                         net (fo=1, routed)           0.000    32.702    design_1_i/AlgM_0/U0/ARG3__4_i_1465_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.252 r  design_1_i/AlgM_0/U0/ARG3__4_i_1431/CO[3]
                         net (fo=1, routed)           0.000    33.252    design_1_i/AlgM_0/U0/ARG3__4_i_1431_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.366 r  design_1_i/AlgM_0/U0/ARG3__4_i_1367/CO[3]
                         net (fo=1, routed)           0.000    33.366    design_1_i/AlgM_0/U0/ARG3__4_i_1367_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.480 r  design_1_i/AlgM_0/U0/ARG3__4_i_1285/CO[3]
                         net (fo=1, routed)           0.000    33.480    design_1_i/AlgM_0/U0/ARG3__4_i_1285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.594 r  design_1_i/AlgM_0/U0/ARG3__4_i_1141/CO[3]
                         net (fo=1, routed)           0.000    33.594    design_1_i/AlgM_0/U0/ARG3__4_i_1141_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.708 r  design_1_i/AlgM_0/U0/ARG3__4_i_954/CO[3]
                         net (fo=1, routed)           0.000    33.708    design_1_i/AlgM_0/U0/ARG3__4_i_954_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.822 r  design_1_i/AlgM_0/U0/ARG3__4_i_761/CO[3]
                         net (fo=1, routed)           0.000    33.822    design_1_i/AlgM_0/U0/ARG3__4_i_761_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.936 r  design_1_i/AlgM_0/U0/ARG3__4_i_571/CO[3]
                         net (fo=1, routed)           0.000    33.936    design_1_i/AlgM_0/U0/ARG3__4_i_571_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.050 r  design_1_i/AlgM_0/U0/ARG3__4_i_405/CO[3]
                         net (fo=1, routed)           0.000    34.050    design_1_i/AlgM_0/U0/ARG3__4_i_405_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.207 r  design_1_i/AlgM_0/U0/ARG3__4_i_270/CO[1]
                         net (fo=36, routed)          0.690    34.897    design_1_i/AlgM_0/U0/ARG3__4_i_270_n_2
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.329    35.226 r  design_1_i/AlgM_0/U0/ARG3__4_i_1468/O
                         net (fo=1, routed)           0.000    35.226    design_1_i/AlgM_0/U0/ARG3__4_i_1468_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.776 r  design_1_i/AlgM_0/U0/ARG3__4_i_1436/CO[3]
                         net (fo=1, routed)           0.000    35.776    design_1_i/AlgM_0/U0/ARG3__4_i_1436_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.890 r  design_1_i/AlgM_0/U0/ARG3__4_i_1372/CO[3]
                         net (fo=1, routed)           0.000    35.890    design_1_i/AlgM_0/U0/ARG3__4_i_1372_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.004 r  design_1_i/AlgM_0/U0/ARG3__4_i_1290/CO[3]
                         net (fo=1, routed)           0.000    36.004    design_1_i/AlgM_0/U0/ARG3__4_i_1290_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.118 r  design_1_i/AlgM_0/U0/ARG3__4_i_1146/CO[3]
                         net (fo=1, routed)           0.000    36.118    design_1_i/AlgM_0/U0/ARG3__4_i_1146_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.232 r  design_1_i/AlgM_0/U0/ARG3__4_i_959/CO[3]
                         net (fo=1, routed)           0.000    36.232    design_1_i/AlgM_0/U0/ARG3__4_i_959_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.346 r  design_1_i/AlgM_0/U0/ARG3__4_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.346    design_1_i/AlgM_0/U0/ARG3__4_i_766_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.460 r  design_1_i/AlgM_0/U0/ARG3__4_i_576/CO[3]
                         net (fo=1, routed)           0.000    36.460    design_1_i/AlgM_0/U0/ARG3__4_i_576_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.574 r  design_1_i/AlgM_0/U0/ARG3__4_i_408/CO[3]
                         net (fo=1, routed)           0.000    36.574    design_1_i/AlgM_0/U0/ARG3__4_i_408_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.731 r  design_1_i/AlgM_0/U0/ARG3__4_i_271/CO[1]
                         net (fo=36, routed)          0.911    37.643    design_1_i/AlgM_0/U0/ARG3__4_i_271_n_2
    SLICE_X35Y35         LUT3 (Prop_lut3_I0_O)        0.329    37.972 r  design_1_i/AlgM_0/U0/ARG3__4_i_1459/O
                         net (fo=1, routed)           0.000    37.972    design_1_i/AlgM_0/U0/ARG3__4_i_1459_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.522 r  design_1_i/AlgM_0/U0/ARG3__4_i_1418/CO[3]
                         net (fo=1, routed)           0.000    38.522    design_1_i/AlgM_0/U0/ARG3__4_i_1418_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.636 r  design_1_i/AlgM_0/U0/ARG3__4_i_1377/CO[3]
                         net (fo=1, routed)           0.000    38.636    design_1_i/AlgM_0/U0/ARG3__4_i_1377_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.750 r  design_1_i/AlgM_0/U0/ARG3__4_i_1295/CO[3]
                         net (fo=1, routed)           0.000    38.750    design_1_i/AlgM_0/U0/ARG3__4_i_1295_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.864 r  design_1_i/AlgM_0/U0/ARG3__4_i_1151/CO[3]
                         net (fo=1, routed)           0.000    38.864    design_1_i/AlgM_0/U0/ARG3__4_i_1151_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  design_1_i/AlgM_0/U0/ARG3__4_i_964/CO[3]
                         net (fo=1, routed)           0.000    38.978    design_1_i/AlgM_0/U0/ARG3__4_i_964_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  design_1_i/AlgM_0/U0/ARG3__4_i_771/CO[3]
                         net (fo=1, routed)           0.000    39.092    design_1_i/AlgM_0/U0/ARG3__4_i_771_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  design_1_i/AlgM_0/U0/ARG3__4_i_581/CO[3]
                         net (fo=1, routed)           0.000    39.206    design_1_i/AlgM_0/U0/ARG3__4_i_581_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.320 r  design_1_i/AlgM_0/U0/ARG3__4_i_411/CO[3]
                         net (fo=1, routed)           0.000    39.320    design_1_i/AlgM_0/U0/ARG3__4_i_411_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.477 r  design_1_i/AlgM_0/U0/ARG3__4_i_272/CO[1]
                         net (fo=36, routed)          1.119    40.596    design_1_i/AlgM_0/U0/ARG3__4_i_272_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    41.381 r  design_1_i/AlgM_0/U0/ARG3__4_i_1353/CO[3]
                         net (fo=1, routed)           0.000    41.381    design_1_i/AlgM_0/U0/ARG3__4_i_1353_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.495 r  design_1_i/AlgM_0/U0/ARG3__4_i_1348/CO[3]
                         net (fo=1, routed)           0.000    41.495    design_1_i/AlgM_0/U0/ARG3__4_i_1348_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.609 r  design_1_i/AlgM_0/U0/ARG3__4_i_1343/CO[3]
                         net (fo=1, routed)           0.000    41.609    design_1_i/AlgM_0/U0/ARG3__4_i_1343_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.723 r  design_1_i/AlgM_0/U0/ARG3__4_i_1271/CO[3]
                         net (fo=1, routed)           0.000    41.723    design_1_i/AlgM_0/U0/ARG3__4_i_1271_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.837 r  design_1_i/AlgM_0/U0/ARG3__4_i_1122/CO[3]
                         net (fo=1, routed)           0.000    41.837    design_1_i/AlgM_0/U0/ARG3__4_i_1122_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.951 r  design_1_i/AlgM_0/U0/ARG3__4_i_930/CO[3]
                         net (fo=1, routed)           0.000    41.951    design_1_i/AlgM_0/U0/ARG3__4_i_930_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.065 r  design_1_i/AlgM_0/U0/ARG3__4_i_736/CO[3]
                         net (fo=1, routed)           0.000    42.065    design_1_i/AlgM_0/U0/ARG3__4_i_736_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.179 r  design_1_i/AlgM_0/U0/ARG3__4_i_554/CO[3]
                         net (fo=1, routed)           0.000    42.179    design_1_i/AlgM_0/U0/ARG3__4_i_554_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.336 r  design_1_i/AlgM_0/U0/ARG3__4_i_398/CO[1]
                         net (fo=36, routed)          0.765    43.100    design_1_i/AlgM_0/U0/ARG3__4_i_398_n_2
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.329    43.429 r  design_1_i/AlgM_0/U0/ARG3__4_i_1413/O
                         net (fo=1, routed)           0.000    43.429    design_1_i/AlgM_0/U0/ARG3__4_i_1413_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.962 r  design_1_i/AlgM_0/U0/ARG3__4_i_1335/CO[3]
                         net (fo=1, routed)           0.000    43.962    design_1_i/AlgM_0/U0/ARG3__4_i_1335_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.079 r  design_1_i/AlgM_0/U0/ARG3__4_i_1238/CO[3]
                         net (fo=1, routed)           0.000    44.079    design_1_i/AlgM_0/U0/ARG3__4_i_1238_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.196 r  design_1_i/AlgM_0/U0/ARG3__4_i_1233/CO[3]
                         net (fo=1, routed)           0.000    44.196    design_1_i/AlgM_0/U0/ARG3__4_i_1233_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.313 r  design_1_i/AlgM_0/U0/ARG3__4_i_1228/CO[3]
                         net (fo=1, routed)           0.000    44.313    design_1_i/AlgM_0/U0/ARG3__4_i_1228_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.430 r  design_1_i/AlgM_0/U0/ARG3__4_i_1127/CO[3]
                         net (fo=1, routed)           0.000    44.430    design_1_i/AlgM_0/U0/ARG3__4_i_1127_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.547 r  design_1_i/AlgM_0/U0/ARG3__4_i_935/CO[3]
                         net (fo=1, routed)           0.000    44.547    design_1_i/AlgM_0/U0/ARG3__4_i_935_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.664 r  design_1_i/AlgM_0/U0/ARG3__4_i_741/CO[3]
                         net (fo=1, routed)           0.000    44.664    design_1_i/AlgM_0/U0/ARG3__4_i_741_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.781 r  design_1_i/AlgM_0/U0/ARG3__4_i_557/CO[3]
                         net (fo=1, routed)           0.000    44.781    design_1_i/AlgM_0/U0/ARG3__4_i_557_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.938 r  design_1_i/AlgM_0/U0/ARG3__4_i_399/CO[1]
                         net (fo=36, routed)          0.812    45.750    design_1_i/AlgM_0/U0/ARG3__4_i_399_n_2
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.332    46.082 r  design_1_i/AlgM_0/U0/ARG3__4_i_1342/O
                         net (fo=1, routed)           0.000    46.082    design_1_i/AlgM_0/U0/ARG3__4_i_1342_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.632 r  design_1_i/AlgM_0/U0/ARG3__4_i_1220/CO[3]
                         net (fo=1, routed)           0.000    46.632    design_1_i/AlgM_0/U0/ARG3__4_i_1220_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.746 r  design_1_i/AlgM_0/U0/ARG3__4_i_1215/CO[3]
                         net (fo=1, routed)           0.000    46.746    design_1_i/AlgM_0/U0/ARG3__4_i_1215_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.860 r  design_1_i/AlgM_0/U0/ARG3__4_i_1065/CO[3]
                         net (fo=1, routed)           0.000    46.860    design_1_i/AlgM_0/U0/ARG3__4_i_1065_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.974 r  design_1_i/AlgM_0/U0/ARG3__4_i_1060/CO[3]
                         net (fo=1, routed)           0.000    46.974    design_1_i/AlgM_0/U0/ARG3__4_i_1060_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.088 r  design_1_i/AlgM_0/U0/ARG3__4_i_1055/CO[3]
                         net (fo=1, routed)           0.000    47.088    design_1_i/AlgM_0/U0/ARG3__4_i_1055_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.202 r  design_1_i/AlgM_0/U0/ARG3__4_i_940/CO[3]
                         net (fo=1, routed)           0.000    47.202    design_1_i/AlgM_0/U0/ARG3__4_i_940_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.316 r  design_1_i/AlgM_0/U0/ARG3__4_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.316    design_1_i/AlgM_0/U0/ARG3__4_i_746_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.430 r  design_1_i/AlgM_0/U0/ARG3__4_i_560/CO[3]
                         net (fo=1, routed)           0.000    47.430    design_1_i/AlgM_0/U0/ARG3__4_i_560_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.587 r  design_1_i/AlgM_0/U0/ARG3__4_i_400/CO[1]
                         net (fo=36, routed)          0.982    48.569    design_1_i/AlgM_0/U0/ARG3__4_i_400_n_2
    SLICE_X33Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.354 r  design_1_i/AlgM_0/U0/ARG3__4_i_1050/CO[3]
                         net (fo=1, routed)           0.000    49.354    design_1_i/AlgM_0/U0/ARG3__4_i_1050_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.468 r  design_1_i/AlgM_0/U0/ARG3__4_i_1045/CO[3]
                         net (fo=1, routed)           0.000    49.468    design_1_i/AlgM_0/U0/ARG3__4_i_1045_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.582 r  design_1_i/AlgM_0/U0/ARG3__4_i_1040/CO[3]
                         net (fo=1, routed)           0.000    49.582    design_1_i/AlgM_0/U0/ARG3__4_i_1040_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.696 r  design_1_i/AlgM_0/U0/ARG3__4_i_871/CO[3]
                         net (fo=1, routed)           0.000    49.696    design_1_i/AlgM_0/U0/ARG3__4_i_871_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.810 r  design_1_i/AlgM_0/U0/ARG3__4_i_866/CO[3]
                         net (fo=1, routed)           0.000    49.810    design_1_i/AlgM_0/U0/ARG3__4_i_866_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.924 r  design_1_i/AlgM_0/U0/ARG3__4_i_861/CO[3]
                         net (fo=1, routed)           0.000    49.924    design_1_i/AlgM_0/U0/ARG3__4_i_861_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.038 r  design_1_i/AlgM_0/U0/ARG3__4_i_751/CO[3]
                         net (fo=1, routed)           0.000    50.038    design_1_i/AlgM_0/U0/ARG3__4_i_751_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.152 r  design_1_i/AlgM_0/U0/ARG3__4_i_563/CO[3]
                         net (fo=1, routed)           0.000    50.152    design_1_i/AlgM_0/U0/ARG3__4_i_563_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.309 r  design_1_i/AlgM_0/U0/ARG3__4_i_401/CO[1]
                         net (fo=36, routed)          0.947    51.256    design_1_i/AlgM_0/U0/ARG3__4_i_401_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.041 r  design_1_i/AlgM_0/U0/ARG3__4_i_1035/CO[3]
                         net (fo=1, routed)           0.000    52.041    design_1_i/AlgM_0/U0/ARG3__4_i_1035_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.155 r  design_1_i/AlgM_0/U0/ARG3__4_i_852/CO[3]
                         net (fo=1, routed)           0.000    52.155    design_1_i/AlgM_0/U0/ARG3__4_i_852_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.269 r  design_1_i/AlgM_0/U0/ARG3__4_i_847/CO[3]
                         net (fo=1, routed)           0.000    52.269    design_1_i/AlgM_0/U0/ARG3__4_i_847_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.383 r  design_1_i/AlgM_0/U0/ARG3__4_i_842/CO[3]
                         net (fo=1, routed)           0.000    52.383    design_1_i/AlgM_0/U0/ARG3__4_i_842_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.497 r  design_1_i/AlgM_0/U0/ARG3__4_i_675/CO[3]
                         net (fo=1, routed)           0.000    52.497    design_1_i/AlgM_0/U0/ARG3__4_i_675_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.611 r  design_1_i/AlgM_0/U0/ARG3__4_i_670/CO[3]
                         net (fo=1, routed)           0.001    52.612    design_1_i/AlgM_0/U0/ARG3__4_i_670_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.726 r  design_1_i/AlgM_0/U0/ARG3__4_i_665/CO[3]
                         net (fo=1, routed)           0.000    52.726    design_1_i/AlgM_0/U0/ARG3__4_i_665_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.840 r  design_1_i/AlgM_0/U0/ARG3__4_i_662/CO[3]
                         net (fo=1, routed)           0.000    52.840    design_1_i/AlgM_0/U0/ARG3__4_i_662_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.997 r  design_1_i/AlgM_0/U0/ARG3__4_i_553/CO[1]
                         net (fo=36, routed)          0.689    53.686    design_1_i/AlgM_0/U0/ARG3__4_i_553_n_2
    SLICE_X33Y51         LUT3 (Prop_lut3_I0_O)        0.329    54.015 r  design_1_i/AlgM_0/U0/ARG3__4_i_1211/O
                         net (fo=1, routed)           0.000    54.015    design_1_i/AlgM_0/U0/ARG3__4_i_1211_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.565 r  design_1_i/AlgM_0/U0/ARG3__4_i_1030/CO[3]
                         net (fo=1, routed)           0.000    54.565    design_1_i/AlgM_0/U0/ARG3__4_i_1030_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.679 r  design_1_i/AlgM_0/U0/ARG3__4_i_837/CO[3]
                         net (fo=1, routed)           0.000    54.679    design_1_i/AlgM_0/U0/ARG3__4_i_837_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.793 r  design_1_i/AlgM_0/U0/ARG3__4_i_657/CO[3]
                         net (fo=1, routed)           0.000    54.793    design_1_i/AlgM_0/U0/ARG3__4_i_657_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.907 r  design_1_i/AlgM_0/U0/ARG3__4_i_652/CO[3]
                         net (fo=1, routed)           0.000    54.907    design_1_i/AlgM_0/U0/ARG3__4_i_652_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.021 r  design_1_i/AlgM_0/U0/ARG3__4_i_647/CO[3]
                         net (fo=1, routed)           0.000    55.021    design_1_i/AlgM_0/U0/ARG3__4_i_647_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.135 r  design_1_i/AlgM_0/U0/ARG3__4_i_494/CO[3]
                         net (fo=1, routed)           0.000    55.135    design_1_i/AlgM_0/U0/ARG3__4_i_494_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.249 r  design_1_i/AlgM_0/U0/ARG3__4_i_489/CO[3]
                         net (fo=1, routed)           0.000    55.249    design_1_i/AlgM_0/U0/ARG3__4_i_489_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.363 r  design_1_i/AlgM_0/U0/ARG3__4_i_486/CO[3]
                         net (fo=1, routed)           0.000    55.363    design_1_i/AlgM_0/U0/ARG3__4_i_486_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.520 r  design_1_i/AlgM_0/U0/ARG3__4_i_485/CO[1]
                         net (fo=36, routed)          0.778    56.298    design_1_i/AlgM_0/U0/ARG3__4_i_485_n_2
    SLICE_X27Y52         LUT3 (Prop_lut3_I0_O)        0.329    56.627 r  design_1_i/AlgM_0/U0/ARG3__4_i_1208/O
                         net (fo=1, routed)           0.000    56.627    design_1_i/AlgM_0/U0/ARG3__4_i_1208_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.177 r  design_1_i/AlgM_0/U0/ARG3__4_i_1025/CO[3]
                         net (fo=1, routed)           0.000    57.177    design_1_i/AlgM_0/U0/ARG3__4_i_1025_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  design_1_i/AlgM_0/U0/ARG3__4_i_832/CO[3]
                         net (fo=1, routed)           0.000    57.291    design_1_i/AlgM_0/U0/ARG3__4_i_832_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  design_1_i/AlgM_0/U0/ARG3__4_i_642/CO[3]
                         net (fo=1, routed)           0.000    57.405    design_1_i/AlgM_0/U0/ARG3__4_i_642_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  design_1_i/AlgM_0/U0/ARG3__4_i_480/CO[3]
                         net (fo=1, routed)           0.000    57.519    design_1_i/AlgM_0/U0/ARG3__4_i_480_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  design_1_i/AlgM_0/U0/ARG3__4_i_475/CO[3]
                         net (fo=1, routed)           0.000    57.633    design_1_i/AlgM_0/U0/ARG3__4_i_475_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  design_1_i/AlgM_0/U0/ARG3__4_i_470/CO[3]
                         net (fo=1, routed)           0.000    57.747    design_1_i/AlgM_0/U0/ARG3__4_i_470_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.861 r  design_1_i/AlgM_0/U0/ARG3__4_i_335/CO[3]
                         net (fo=1, routed)           0.000    57.861    design_1_i/AlgM_0/U0/ARG3__4_i_335_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.975 r  design_1_i/AlgM_0/U0/ARG3__4_i_332/CO[3]
                         net (fo=1, routed)           0.000    57.975    design_1_i/AlgM_0/U0/ARG3__4_i_332_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.132 r  design_1_i/AlgM_0/U0/ARG3__4_i_331/CO[1]
                         net (fo=36, routed)          0.775    58.907    design_1_i/AlgM_0/U0/ARG3__4_i_331_n_2
    SLICE_X28Y55         LUT3 (Prop_lut3_I0_O)        0.329    59.236 r  design_1_i/AlgM_0/U0/ARG3__4_i_1205/O
                         net (fo=1, routed)           0.000    59.236    design_1_i/AlgM_0/U0/ARG3__4_i_1205_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.786 r  design_1_i/AlgM_0/U0/ARG3__4_i_1020/CO[3]
                         net (fo=1, routed)           0.000    59.786    design_1_i/AlgM_0/U0/ARG3__4_i_1020_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.900 r  design_1_i/AlgM_0/U0/ARG3__4_i_827/CO[3]
                         net (fo=1, routed)           0.000    59.900    design_1_i/AlgM_0/U0/ARG3__4_i_827_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.014 r  design_1_i/AlgM_0/U0/ARG3__4_i_637/CO[3]
                         net (fo=1, routed)           0.000    60.014    design_1_i/AlgM_0/U0/ARG3__4_i_637_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.128 r  design_1_i/AlgM_0/U0/ARG3__4_i_465/CO[3]
                         net (fo=1, routed)           0.000    60.128    design_1_i/AlgM_0/U0/ARG3__4_i_465_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.242 r  design_1_i/AlgM_0/U0/ARG3__4_i_326/CO[3]
                         net (fo=1, routed)           0.000    60.242    design_1_i/AlgM_0/U0/ARG3__4_i_326_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.356 r  design_1_i/AlgM_0/U0/ARG3__4_i_321/CO[3]
                         net (fo=1, routed)           0.000    60.356    design_1_i/AlgM_0/U0/ARG3__4_i_321_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.470 r  design_1_i/AlgM_0/U0/ARG3__4_i_316/CO[3]
                         net (fo=1, routed)           0.000    60.470    design_1_i/AlgM_0/U0/ARG3__4_i_316_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.584 r  design_1_i/AlgM_0/U0/ARG3__4_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.584    design_1_i/AlgM_0/U0/ARG3__4_i_207_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.741 r  design_1_i/AlgM_0/U0/ARG3__4_i_206/CO[1]
                         net (fo=36, routed)          0.792    61.533    design_1_i/AlgM_0/U0/ARG3__4_i_206_n_2
    SLICE_X29Y57         LUT3 (Prop_lut3_I0_O)        0.329    61.862 r  design_1_i/AlgM_0/U0/ARG3__4_i_1202/O
                         net (fo=1, routed)           0.000    61.862    design_1_i/AlgM_0/U0/ARG3__4_i_1202_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.412 r  design_1_i/AlgM_0/U0/ARG3__4_i_1015/CO[3]
                         net (fo=1, routed)           0.000    62.412    design_1_i/AlgM_0/U0/ARG3__4_i_1015_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.526 r  design_1_i/AlgM_0/U0/ARG3__4_i_822/CO[3]
                         net (fo=1, routed)           0.000    62.526    design_1_i/AlgM_0/U0/ARG3__4_i_822_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.640 r  design_1_i/AlgM_0/U0/ARG3__4_i_632/CO[3]
                         net (fo=1, routed)           0.000    62.640    design_1_i/AlgM_0/U0/ARG3__4_i_632_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.754 r  design_1_i/AlgM_0/U0/ARG3__4_i_460/CO[3]
                         net (fo=1, routed)           0.000    62.754    design_1_i/AlgM_0/U0/ARG3__4_i_460_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.868 r  design_1_i/AlgM_0/U0/ARG3__4_i_311/CO[3]
                         net (fo=1, routed)           0.000    62.868    design_1_i/AlgM_0/U0/ARG3__4_i_311_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.982 r  design_1_i/AlgM_0/U0/ARG3__4_i_201/CO[3]
                         net (fo=1, routed)           0.000    62.982    design_1_i/AlgM_0/U0/ARG3__4_i_201_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.096 r  design_1_i/AlgM_0/U0/ARG3__4_i_196/CO[3]
                         net (fo=1, routed)           0.000    63.096    design_1_i/AlgM_0/U0/ARG3__4_i_196_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.210 r  design_1_i/AlgM_0/U0/ARG3__4_i_193/CO[3]
                         net (fo=1, routed)           0.000    63.210    design_1_i/AlgM_0/U0/ARG3__4_i_193_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.367 r  design_1_i/AlgM_0/U0/ARG3__4_i_109/CO[1]
                         net (fo=36, routed)          0.699    64.065    design_1_i/AlgM_0/U0/ARG3__4_i_109_n_2
    SLICE_X30Y63         LUT3 (Prop_lut3_I0_O)        0.329    64.394 r  design_1_i/AlgM_0/U0/ARG3__4_i_1199/O
                         net (fo=1, routed)           0.000    64.394    design_1_i/AlgM_0/U0/ARG3__4_i_1199_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.944 r  design_1_i/AlgM_0/U0/ARG3__4_i_1010/CO[3]
                         net (fo=1, routed)           0.000    64.944    design_1_i/AlgM_0/U0/ARG3__4_i_1010_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.058 r  design_1_i/AlgM_0/U0/ARG3__4_i_817/CO[3]
                         net (fo=1, routed)           0.000    65.058    design_1_i/AlgM_0/U0/ARG3__4_i_817_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.172 r  design_1_i/AlgM_0/U0/ARG3__4_i_627/CO[3]
                         net (fo=1, routed)           0.000    65.172    design_1_i/AlgM_0/U0/ARG3__4_i_627_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.286 r  design_1_i/AlgM_0/U0/ARG3__4_i_455/CO[3]
                         net (fo=1, routed)           0.000    65.286    design_1_i/AlgM_0/U0/ARG3__4_i_455_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.400 r  design_1_i/AlgM_0/U0/ARG3__4_i_306/CO[3]
                         net (fo=1, routed)           0.000    65.400    design_1_i/AlgM_0/U0/ARG3__4_i_306_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.514 r  design_1_i/AlgM_0/U0/ARG3__4_i_188/CO[3]
                         net (fo=1, routed)           0.000    65.514    design_1_i/AlgM_0/U0/ARG3__4_i_188_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.628 r  design_1_i/AlgM_0/U0/ARG3__4_i_104/CO[3]
                         net (fo=1, routed)           0.000    65.628    design_1_i/AlgM_0/U0/ARG3__4_i_104_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.742 r  design_1_i/AlgM_0/U0/ARG3__4_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.742    design_1_i/AlgM_0/U0/ARG3__4_i_101_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.899 r  design_1_i/AlgM_0/U0/ARG3__4_i_100/CO[1]
                         net (fo=36, routed)          1.024    66.923    design_1_i/AlgM_0/U0/ARG3__4_i_100_n_2
    SLICE_X36Y63         LUT3 (Prop_lut3_I0_O)        0.329    67.252 r  design_1_i/AlgM_0/U0/ARG3__4_i_1196/O
                         net (fo=1, routed)           0.000    67.252    design_1_i/AlgM_0/U0/ARG3__4_i_1196_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.785 r  design_1_i/AlgM_0/U0/ARG3__4_i_1005/CO[3]
                         net (fo=1, routed)           0.000    67.785    design_1_i/AlgM_0/U0/ARG3__4_i_1005_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.902 r  design_1_i/AlgM_0/U0/ARG3__4_i_812/CO[3]
                         net (fo=1, routed)           0.000    67.902    design_1_i/AlgM_0/U0/ARG3__4_i_812_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.019 r  design_1_i/AlgM_0/U0/ARG3__4_i_622/CO[3]
                         net (fo=1, routed)           0.000    68.019    design_1_i/AlgM_0/U0/ARG3__4_i_622_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.136 r  design_1_i/AlgM_0/U0/ARG3__4_i_450/CO[3]
                         net (fo=1, routed)           0.000    68.136    design_1_i/AlgM_0/U0/ARG3__4_i_450_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.253 r  design_1_i/AlgM_0/U0/ARG3__4_i_301/CO[3]
                         net (fo=1, routed)           0.000    68.253    design_1_i/AlgM_0/U0/ARG3__4_i_301_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.370 r  design_1_i/AlgM_0/U0/ARG3__4_i_183/CO[3]
                         net (fo=1, routed)           0.000    68.370    design_1_i/AlgM_0/U0/ARG3__4_i_183_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.487 r  design_1_i/AlgM_0/U0/ARG3__4_i_95/CO[3]
                         net (fo=1, routed)           0.000    68.487    design_1_i/AlgM_0/U0/ARG3__4_i_95_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  design_1_i/AlgM_0/U0/ARG3__4_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.604    design_1_i/AlgM_0/U0/ARG3__4_i_35_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.761 r  design_1_i/AlgM_0/U0/ARG3__4_i_34/CO[1]
                         net (fo=36, routed)          0.916    69.677    design_1_i/AlgM_0/U0/ARG3__4_i_34_n_2
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.332    70.009 r  design_1_i/AlgM_0/U0/ARG3__4_i_1193/O
                         net (fo=1, routed)           0.000    70.009    design_1_i/AlgM_0/U0/ARG3__4_i_1193_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.559 r  design_1_i/AlgM_0/U0/ARG3__4_i_1004/CO[3]
                         net (fo=1, routed)           0.000    70.559    design_1_i/AlgM_0/U0/ARG3__4_i_1004_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.673 r  design_1_i/AlgM_0/U0/ARG3__4_i_811/CO[3]
                         net (fo=1, routed)           0.000    70.673    design_1_i/AlgM_0/U0/ARG3__4_i_811_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.787 r  design_1_i/AlgM_0/U0/ARG3__4_i_621/CO[3]
                         net (fo=1, routed)           0.000    70.787    design_1_i/AlgM_0/U0/ARG3__4_i_621_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.901 r  design_1_i/AlgM_0/U0/ARG3__4_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.901    design_1_i/AlgM_0/U0/ARG3__4_i_449_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.015 r  design_1_i/AlgM_0/U0/ARG3__4_i_300/CO[3]
                         net (fo=1, routed)           0.000    71.015    design_1_i/AlgM_0/U0/ARG3__4_i_300_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.129 r  design_1_i/AlgM_0/U0/ARG3__4_i_182/CO[3]
                         net (fo=1, routed)           0.000    71.129    design_1_i/AlgM_0/U0/ARG3__4_i_182_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.243 r  design_1_i/AlgM_0/U0/ARG3__4_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.243    design_1_i/AlgM_0/U0/ARG3__4_i_94_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.357 r  design_1_i/AlgM_0/U0/ARG3__4_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.357    design_1_i/AlgM_0/U0/ARG3__4_i_33_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.514 r  design_1_i/AlgM_0/U0/ARG3__4_i_14/CO[1]
                         net (fo=37, routed)          1.045    72.558    design_1_i/AlgM_0/U0/ARG3__4_i_14_n_2
    SLICE_X34Y65         LUT3 (Prop_lut3_I0_O)        0.329    72.887 r  design_1_i/AlgM_0/U0/ARG3__4_i_1074/O
                         net (fo=1, routed)           0.000    72.887    design_1_i/AlgM_0/U0/ARG3__4_i_1074_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    73.419 r  design_1_i/AlgM_0/U0/ARG3__4_i_876/CO[3]
                         net (fo=1, routed)           0.000    73.419    design_1_i/AlgM_0/U0/ARG3__4_i_876_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.533 r  design_1_i/AlgM_0/U0/ARG3__4_i_680/CO[3]
                         net (fo=1, routed)           0.000    73.533    design_1_i/AlgM_0/U0/ARG3__4_i_680_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.647 r  design_1_i/AlgM_0/U0/ARG3__4_i_499/CO[3]
                         net (fo=1, routed)           0.000    73.647    design_1_i/AlgM_0/U0/ARG3__4_i_499_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.761 r  design_1_i/AlgM_0/U0/ARG3__4_i_340/CO[3]
                         net (fo=1, routed)           0.000    73.761    design_1_i/AlgM_0/U0/ARG3__4_i_340_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.875 r  design_1_i/AlgM_0/U0/ARG3__4_i_210/CO[3]
                         net (fo=1, routed)           0.000    73.875    design_1_i/AlgM_0/U0/ARG3__4_i_210_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.989 r  design_1_i/AlgM_0/U0/ARG3__4_i_110/CO[3]
                         net (fo=1, routed)           0.000    73.989    design_1_i/AlgM_0/U0/ARG3__4_i_110_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.103 r  design_1_i/AlgM_0/U0/ARG3__4_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.103    design_1_i/AlgM_0/U0/ARG3__4_i_42_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.260 r  design_1_i/AlgM_0/U0/ARG3__4_i_16/CO[1]
                         net (fo=37, routed)          1.099    75.359    design_1_i/AlgM_0/U0/ARG3__4_i_16_n_2
    SLICE_X32Y64         LUT3 (Prop_lut3_I0_O)        0.329    75.688 r  design_1_i/AlgM_0/U0/ARG3__4_i_1248/O
                         net (fo=1, routed)           0.000    75.688    design_1_i/AlgM_0/U0/ARG3__4_i_1248_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.238 r  design_1_i/AlgM_0/U0/ARG3__4_i_1075/CO[3]
                         net (fo=1, routed)           0.000    76.238    design_1_i/AlgM_0/U0/ARG3__4_i_1075_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.352 r  design_1_i/AlgM_0/U0/ARG3__4_i_881/CO[3]
                         net (fo=1, routed)           0.000    76.352    design_1_i/AlgM_0/U0/ARG3__4_i_881_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.466 r  design_1_i/AlgM_0/U0/ARG3__4_i_685/CO[3]
                         net (fo=1, routed)           0.000    76.466    design_1_i/AlgM_0/U0/ARG3__4_i_685_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.580 r  design_1_i/AlgM_0/U0/ARG3__4_i_504/CO[3]
                         net (fo=1, routed)           0.000    76.580    design_1_i/AlgM_0/U0/ARG3__4_i_504_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.694 r  design_1_i/AlgM_0/U0/ARG3__4_i_345/CO[3]
                         net (fo=1, routed)           0.000    76.694    design_1_i/AlgM_0/U0/ARG3__4_i_345_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.808 r  design_1_i/AlgM_0/U0/ARG3__4_i_215/CO[3]
                         net (fo=1, routed)           0.000    76.808    design_1_i/AlgM_0/U0/ARG3__4_i_215_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.922 r  design_1_i/AlgM_0/U0/ARG3__4_i_115/CO[3]
                         net (fo=1, routed)           0.000    76.922    design_1_i/AlgM_0/U0/ARG3__4_i_115_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.036 r  design_1_i/AlgM_0/U0/ARG3__4_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.036    design_1_i/AlgM_0/U0/ARG3__4_i_49_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.193 r  design_1_i/AlgM_0/U0/ARG3__4_i_18/CO[1]
                         net (fo=37, routed)          0.747    77.940    design_1_i/AlgM_0/U0/ARG3__4_i_18_n_2
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.329    78.269 r  design_1_i/AlgM_0/U0/ARG3__4_i_1251/O
                         net (fo=1, routed)           0.000    78.269    design_1_i/AlgM_0/U0/ARG3__4_i_1251_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.819 r  design_1_i/AlgM_0/U0/ARG3__4_i_1080/CO[3]
                         net (fo=1, routed)           0.000    78.819    design_1_i/AlgM_0/U0/ARG3__4_i_1080_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  design_1_i/AlgM_0/U0/ARG3__4_i_886/CO[3]
                         net (fo=1, routed)           0.000    78.933    design_1_i/AlgM_0/U0/ARG3__4_i_886_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  design_1_i/AlgM_0/U0/ARG3__4_i_690/CO[3]
                         net (fo=1, routed)           0.000    79.047    design_1_i/AlgM_0/U0/ARG3__4_i_690_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  design_1_i/AlgM_0/U0/ARG3__4_i_509/CO[3]
                         net (fo=1, routed)           0.000    79.161    design_1_i/AlgM_0/U0/ARG3__4_i_509_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  design_1_i/AlgM_0/U0/ARG3__4_i_350/CO[3]
                         net (fo=1, routed)           0.000    79.275    design_1_i/AlgM_0/U0/ARG3__4_i_350_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.389 r  design_1_i/AlgM_0/U0/ARG3__4_i_220/CO[3]
                         net (fo=1, routed)           0.009    79.398    design_1_i/AlgM_0/U0/ARG3__4_i_220_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.512 r  design_1_i/AlgM_0/U0/ARG3__4_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.512    design_1_i/AlgM_0/U0/ARG3__4_i_120_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.626 r  design_1_i/AlgM_0/U0/ARG3__4_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.626    design_1_i/AlgM_0/U0/ARG3__4_i_52_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.783 r  design_1_i/AlgM_0/U0/ARG3__4_i_19/CO[1]
                         net (fo=37, routed)          0.890    80.673    design_1_i/AlgM_0/U0/ARG3__4_i_19_n_2
    SLICE_X32Y74         LUT3 (Prop_lut3_I0_O)        0.329    81.002 r  design_1_i/AlgM_0/U0/ARG3__4_i_1254/O
                         net (fo=1, routed)           0.000    81.002    design_1_i/AlgM_0/U0/ARG3__4_i_1254_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.552 r  design_1_i/AlgM_0/U0/ARG3__4_i_1085/CO[3]
                         net (fo=1, routed)           0.009    81.561    design_1_i/AlgM_0/U0/ARG3__4_i_1085_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.675 r  design_1_i/AlgM_0/U0/ARG3__4_i_891/CO[3]
                         net (fo=1, routed)           0.000    81.675    design_1_i/AlgM_0/U0/ARG3__4_i_891_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.789 r  design_1_i/AlgM_0/U0/ARG3__4_i_695/CO[3]
                         net (fo=1, routed)           0.000    81.789    design_1_i/AlgM_0/U0/ARG3__4_i_695_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.903 r  design_1_i/AlgM_0/U0/ARG3__4_i_514/CO[3]
                         net (fo=1, routed)           0.000    81.903    design_1_i/AlgM_0/U0/ARG3__4_i_514_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.017 r  design_1_i/AlgM_0/U0/ARG3__4_i_355/CO[3]
                         net (fo=1, routed)           0.000    82.017    design_1_i/AlgM_0/U0/ARG3__4_i_355_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.131 r  design_1_i/AlgM_0/U0/ARG3__4_i_225/CO[3]
                         net (fo=1, routed)           0.000    82.131    design_1_i/AlgM_0/U0/ARG3__4_i_225_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.245 r  design_1_i/AlgM_0/U0/ARG3__4_i_125/CO[3]
                         net (fo=1, routed)           0.000    82.245    design_1_i/AlgM_0/U0/ARG3__4_i_125_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.359 r  design_1_i/AlgM_0/U0/ARG3__4_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.359    design_1_i/AlgM_0/U0/ARG3__4_i_55_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.516 r  design_1_i/AlgM_0/U0/ARG3__4_i_20/CO[1]
                         net (fo=37, routed)          0.741    83.257    design_1_i/AlgM_0/U0/ARG3__4_i_20_n_2
    SLICE_X31Y79         LUT3 (Prop_lut3_I0_O)        0.329    83.586 r  design_1_i/AlgM_0/U0/ARG3__4_i_1257/O
                         net (fo=1, routed)           0.000    83.586    design_1_i/AlgM_0/U0/ARG3__4_i_1257_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.136 r  design_1_i/AlgM_0/U0/ARG3__4_i_1090/CO[3]
                         net (fo=1, routed)           0.000    84.136    design_1_i/AlgM_0/U0/ARG3__4_i_1090_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.250 r  design_1_i/AlgM_0/U0/ARG3__4_i_896/CO[3]
                         net (fo=1, routed)           0.000    84.250    design_1_i/AlgM_0/U0/ARG3__4_i_896_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.364 r  design_1_i/AlgM_0/U0/ARG3__4_i_700/CO[3]
                         net (fo=1, routed)           0.000    84.364    design_1_i/AlgM_0/U0/ARG3__4_i_700_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.478 r  design_1_i/AlgM_0/U0/ARG3__4_i_519/CO[3]
                         net (fo=1, routed)           0.000    84.478    design_1_i/AlgM_0/U0/ARG3__4_i_519_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.592 r  design_1_i/AlgM_0/U0/ARG3__4_i_360/CO[3]
                         net (fo=1, routed)           0.000    84.592    design_1_i/AlgM_0/U0/ARG3__4_i_360_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.706 r  design_1_i/AlgM_0/U0/ARG3__4_i_230/CO[3]
                         net (fo=1, routed)           0.000    84.706    design_1_i/AlgM_0/U0/ARG3__4_i_230_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.820 r  design_1_i/AlgM_0/U0/ARG3__4_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.820    design_1_i/AlgM_0/U0/ARG3__4_i_130_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.934 r  design_1_i/AlgM_0/U0/ARG3__4_i_58/CO[3]
                         net (fo=1, routed)           0.000    84.934    design_1_i/AlgM_0/U0/ARG3__4_i_58_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.091 r  design_1_i/AlgM_0/U0/ARG3__4_i_21/CO[1]
                         net (fo=37, routed)          0.916    86.007    design_1_i/AlgM_0/U0/ARG3__4_i_21_n_2
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.329    86.336 r  design_1_i/AlgM_0/U0/ARG3__4_i_1260/O
                         net (fo=1, routed)           0.000    86.336    design_1_i/AlgM_0/U0/ARG3__4_i_1260_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.886 r  design_1_i/AlgM_0/U0/ARG3__4_i_1095/CO[3]
                         net (fo=1, routed)           0.000    86.886    design_1_i/AlgM_0/U0/ARG3__4_i_1095_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  design_1_i/AlgM_0/U0/ARG3__4_i_901/CO[3]
                         net (fo=1, routed)           0.000    87.000    design_1_i/AlgM_0/U0/ARG3__4_i_901_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.114 r  design_1_i/AlgM_0/U0/ARG3__4_i_705/CO[3]
                         net (fo=1, routed)           0.000    87.114    design_1_i/AlgM_0/U0/ARG3__4_i_705_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.228 r  design_1_i/AlgM_0/U0/ARG3__4_i_524/CO[3]
                         net (fo=1, routed)           0.000    87.228    design_1_i/AlgM_0/U0/ARG3__4_i_524_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.342 r  design_1_i/AlgM_0/U0/ARG3__4_i_365/CO[3]
                         net (fo=1, routed)           0.000    87.342    design_1_i/AlgM_0/U0/ARG3__4_i_365_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.456 r  design_1_i/AlgM_0/U0/ARG3__4_i_235/CO[3]
                         net (fo=1, routed)           0.000    87.456    design_1_i/AlgM_0/U0/ARG3__4_i_235_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.570 r  design_1_i/AlgM_0/U0/ARG3__4_i_135/CO[3]
                         net (fo=1, routed)           0.000    87.570    design_1_i/AlgM_0/U0/ARG3__4_i_135_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.684 r  design_1_i/AlgM_0/U0/ARG3__4_i_66/CO[3]
                         net (fo=1, routed)           0.000    87.684    design_1_i/AlgM_0/U0/ARG3__4_i_66_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.841 r  design_1_i/AlgM_0/U0/ARG3__4_i_23/CO[1]
                         net (fo=37, routed)          0.939    88.780    design_1_i/AlgM_0/U0/ARG3__4_i_23_n_2
    SLICE_X34Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.565 r  design_1_i/AlgM_0/U0/ARG3__4_i_1100/CO[3]
                         net (fo=1, routed)           0.000    89.565    design_1_i/AlgM_0/U0/ARG3__4_i_1100_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.679 r  design_1_i/AlgM_0/U0/ARG3__4_i_906/CO[3]
                         net (fo=1, routed)           0.000    89.679    design_1_i/AlgM_0/U0/ARG3__4_i_906_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.793 r  design_1_i/AlgM_0/U0/ARG3__4_i_710/CO[3]
                         net (fo=1, routed)           0.000    89.793    design_1_i/AlgM_0/U0/ARG3__4_i_710_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.907 r  design_1_i/AlgM_0/U0/ARG3__4_i_529/CO[3]
                         net (fo=1, routed)           0.000    89.907    design_1_i/AlgM_0/U0/ARG3__4_i_529_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.021 r  design_1_i/AlgM_0/U0/ARG3__4_i_370/CO[3]
                         net (fo=1, routed)           0.000    90.021    design_1_i/AlgM_0/U0/ARG3__4_i_370_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.135 r  design_1_i/AlgM_0/U0/ARG3__4_i_240/CO[3]
                         net (fo=1, routed)           0.000    90.135    design_1_i/AlgM_0/U0/ARG3__4_i_240_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.249 r  design_1_i/AlgM_0/U0/ARG3__4_i_140/CO[3]
                         net (fo=1, routed)           0.000    90.249    design_1_i/AlgM_0/U0/ARG3__4_i_140_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.363 r  design_1_i/AlgM_0/U0/ARG3__4_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.363    design_1_i/AlgM_0/U0/ARG3__4_i_69_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.520 r  design_1_i/AlgM_0/U0/ARG3__4_i_24/CO[1]
                         net (fo=37, routed)          0.854    91.375    design_1_i/AlgM_0/U0/ARG3__4_i_24_n_2
    SLICE_X35Y80         LUT3 (Prop_lut3_I0_O)        0.329    91.704 r  design_1_i/AlgM_0/U0/ARG3__4_i_1266/O
                         net (fo=1, routed)           0.000    91.704    design_1_i/AlgM_0/U0/ARG3__4_i_1266_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.254 r  design_1_i/AlgM_0/U0/ARG3__4_i_1105/CO[3]
                         net (fo=1, routed)           0.000    92.254    design_1_i/AlgM_0/U0/ARG3__4_i_1105_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.368 r  design_1_i/AlgM_0/U0/ARG3__4_i_911/CO[3]
                         net (fo=1, routed)           0.000    92.368    design_1_i/AlgM_0/U0/ARG3__4_i_911_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.482 r  design_1_i/AlgM_0/U0/ARG3__4_i_715/CO[3]
                         net (fo=1, routed)           0.000    92.482    design_1_i/AlgM_0/U0/ARG3__4_i_715_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.596 r  design_1_i/AlgM_0/U0/ARG3__4_i_534/CO[3]
                         net (fo=1, routed)           0.000    92.596    design_1_i/AlgM_0/U0/ARG3__4_i_534_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.710 r  design_1_i/AlgM_0/U0/ARG3__4_i_375/CO[3]
                         net (fo=1, routed)           0.000    92.710    design_1_i/AlgM_0/U0/ARG3__4_i_375_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.824 r  design_1_i/AlgM_0/U0/ARG3__4_i_245/CO[3]
                         net (fo=1, routed)           0.000    92.824    design_1_i/AlgM_0/U0/ARG3__4_i_245_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.938 r  design_1_i/AlgM_0/U0/ARG3__4_i_145/CO[3]
                         net (fo=1, routed)           0.000    92.938    design_1_i/AlgM_0/U0/ARG3__4_i_145_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.052 r  design_1_i/AlgM_0/U0/ARG3__4_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__4_i_72_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.209 r  design_1_i/AlgM_0/U0/ARG3__4_i_25/CO[1]
                         net (fo=37, routed)          0.920    94.128    design_1_i/AlgM_0/U0/ARG3__4_i_25_n_2
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.329    94.457 r  design_1_i/AlgM_0/U0/ARG3__4_i_1269/O
                         net (fo=1, routed)           0.000    94.457    design_1_i/AlgM_0/U0/ARG3__4_i_1269_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.990 r  design_1_i/AlgM_0/U0/ARG3__4_i_1110/CO[3]
                         net (fo=1, routed)           0.000    94.990    design_1_i/AlgM_0/U0/ARG3__4_i_1110_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.107 r  design_1_i/AlgM_0/U0/ARG3__4_i_916/CO[3]
                         net (fo=1, routed)           0.000    95.107    design_1_i/AlgM_0/U0/ARG3__4_i_916_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.224 r  design_1_i/AlgM_0/U0/ARG3__4_i_720/CO[3]
                         net (fo=1, routed)           0.000    95.224    design_1_i/AlgM_0/U0/ARG3__4_i_720_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.341 r  design_1_i/AlgM_0/U0/ARG3__4_i_539/CO[3]
                         net (fo=1, routed)           0.000    95.341    design_1_i/AlgM_0/U0/ARG3__4_i_539_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.458 r  design_1_i/AlgM_0/U0/ARG3__4_i_380/CO[3]
                         net (fo=1, routed)           0.000    95.458    design_1_i/AlgM_0/U0/ARG3__4_i_380_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.575 r  design_1_i/AlgM_0/U0/ARG3__4_i_250/CO[3]
                         net (fo=1, routed)           0.000    95.575    design_1_i/AlgM_0/U0/ARG3__4_i_250_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.692 r  design_1_i/AlgM_0/U0/ARG3__4_i_150/CO[3]
                         net (fo=1, routed)           0.000    95.692    design_1_i/AlgM_0/U0/ARG3__4_i_150_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.809 r  design_1_i/AlgM_0/U0/ARG3__4_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.809    design_1_i/AlgM_0/U0/ARG3__4_i_75_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    96.063 f  design_1_i/AlgM_0/U0/ARG3__4_i_26/CO[0]
                         net (fo=3, routed)           0.486    96.549    design_1_i/AlgM_0/U0/ARG3__4_i_26_n_3
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.367    96.916 r  design_1_i/AlgM_0/U0/ARG3__4_i_61/O
                         net (fo=1, routed)           0.189    97.106    design_1_i/AlgM_0/U0/ARG3__4_i_61_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    97.686 r  design_1_i/AlgM_0/U0/ARG3__4_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.686    design_1_i/AlgM_0/U0/ARG3__4_i_22_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.800 r  design_1_i/AlgM_0/U0/ARG3__4_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.800    design_1_i/AlgM_0/U0/ARG3__4_i_17_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.914 r  design_1_i/AlgM_0/U0/ARG3__4_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.914    design_1_i/AlgM_0/U0/ARG3__4_i_15_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.028 r  design_1_i/AlgM_0/U0/ARG3__4_i_264/CO[3]
                         net (fo=1, routed)           0.000    98.028    design_1_i/AlgM_0/U0/ARG3__4_i_264_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.142 r  design_1_i/AlgM_0/U0/ARG3__4_i_164/CO[3]
                         net (fo=1, routed)           0.000    98.142    design_1_i/AlgM_0/U0/ARG3__4_i_164_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.256 r  design_1_i/AlgM_0/U0/ARG3__4_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.256    design_1_i/AlgM_0/U0/ARG3__4_i_86_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.370 r  design_1_i/AlgM_0/U0/ARG3__4_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.370    design_1_i/AlgM_0/U0/ARG3__4_i_28_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    98.683 r  design_1_i/AlgM_0/U0/ARG3__4_i_13/O[3]
                         net (fo=1, routed)           0.309    98.992    design_1_i/AlgM_0/U0/ARG3__4_i_13_n_4
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.306    99.298 r  design_1_i/AlgM_0/U0/ARG3__4_i_1/O
                         net (fo=16, routed)          1.048   100.346    design_1_i/AlgM_0/U0/B[10]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   104.002 r  design_1_i/AlgM_0/U0/ARG3__4/P[32]
                         net (fo=28, routed)          0.968   104.970    design_1_i/AlgM_0/U0/ARG3__4_n_73
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[7])
                                                      2.098   107.068 f  design_1_i/AlgM_0/U0/ARG2__1/P[7]
                         net (fo=26, routed)          1.354   108.422    design_1_i/AlgM_0/U0/ARG2__1_n_98
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.124   108.546 r  design_1_i/AlgM_0/U0/newPos_z[3]_i_161/O
                         net (fo=1, routed)           0.861   109.407    design_1_i/AlgM_0/U0/newPos_z[3]_i_161_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   109.933 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000   109.933    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_127_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.047 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000   110.047    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_95_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   110.360 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_50/O[3]
                         net (fo=3, routed)           0.567   110.927    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_50_n_4
    SLICE_X53Y95         LUT3 (Prop_lut3_I2_O)        0.306   111.233 r  design_1_i/AlgM_0/U0/newPos_z[3]_i_80/O
                         net (fo=3, routed)           0.519   111.753    design_1_i/AlgM_0/U0/newPos_z[3]_i_80_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124   111.877 r  design_1_i/AlgM_0/U0/newPos_z[3]_i_36/O
                         net (fo=2, routed)           0.967   112.844    design_1_i/AlgM_0/U0/newPos_z[3]_i_36_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I0_O)        0.124   112.968 r  design_1_i/AlgM_0/U0/newPos_z[3]_i_40/O
                         net (fo=1, routed)           0.000   112.968    design_1_i/AlgM_0/U0/newPos_z[3]_i_40_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.369 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   113.369    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_19_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.483 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000   113.483    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_10_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.597 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.597    design_1_i/AlgM_0/U0/newPos_z_reg[3]_i_8_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.711 r  design_1_i/AlgM_0/U0/newPos_z_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000   113.711    design_1_i/AlgM_0/U0/newPos_z_reg[7]_i_8_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   113.950 f  design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_8/O[2]
                         net (fo=18, routed)          0.855   114.805    design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_8_n_5
    SLICE_X49Y102        LUT3 (Prop_lut3_I0_O)        0.302   115.107 r  design_1_i/AlgM_0/U0/newPos_z[21]_i_174/O
                         net (fo=1, routed)           0.950   116.057    design_1_i/AlgM_0/U0/newPos_z[21]_i_174_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   116.583 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_145/CO[3]
                         net (fo=1, routed)           0.000   116.583    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_145_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.697 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_118/CO[3]
                         net (fo=1, routed)           0.000   116.697    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_118_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.031 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_91/O[1]
                         net (fo=3, routed)           0.791   117.821    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_91_n_6
    SLICE_X56Y104        LUT3 (Prop_lut3_I0_O)        0.303   118.124 r  design_1_i/AlgM_0/U0/newPos_z[21]_i_63/O
                         net (fo=1, routed)           0.629   118.753    design_1_i/AlgM_0/U0/newPos_z[21]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.279 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000   119.279    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_40_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.613 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_25/O[1]
                         net (fo=3, routed)           0.808   120.421    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_25_n_6
    SLICE_X52Y103        LUT4 (Prop_lut4_I1_O)        0.303   120.724 r  design_1_i/AlgM_0/U0/newPos_z[21]_i_38/O
                         net (fo=1, routed)           0.000   120.724    design_1_i/AlgM_0/U0/newPos_z[21]_i_38_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.257 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000   121.257    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_22_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.511 r  design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_17/CO[0]
                         net (fo=27, routed)          0.993   122.504    design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_17_n_3
    SLICE_X46Y102        LUT5 (Prop_lut5_I3_O)        0.367   122.871 r  design_1_i/AlgM_0/U0/newPos_z[7]_i_22/O
                         net (fo=1, routed)           0.000   122.871    design_1_i/AlgM_0/U0/newPos_z[7]_i_22_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   123.384 r  design_1_i/AlgM_0/U0/newPos_z_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.384    design_1_i/AlgM_0/U0/newPos_z_reg[7]_i_9_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   123.699 r  design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.487   124.186    design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_9_n_4
    SLICE_X47Y103        LUT6 (Prop_lut6_I4_O)        0.307   124.493 r  design_1_i/AlgM_0/U0/newPos_z[11]_i_6/O
                         net (fo=1, routed)           0.000   124.493    design_1_i/AlgM_0/U0/newPos_z[11]_i_6_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.025 r  design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.025    design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_2_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.139 r  design_1_i/AlgM_0/U0/newPos_z_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.139    design_1_i/AlgM_0/U0/newPos_z_reg[15]_i_2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   125.361 r  design_1_i/AlgM_0/U0/newPos_z_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.958   126.319    design_1_i/AlgM_0/U0/newPos_z_reg[19]_i_2_n_7
    SLICE_X45Y104        LUT4 (Prop_lut4_I2_O)        0.327   126.646 r  design_1_i/AlgM_0/U0/newPos_z[16]_i_1/O
                         net (fo=1, routed)           0.000   126.646    design_1_i/AlgM_0/U0/newPos_z[16]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.551    81.592    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X45Y104        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[16]/C
                         clock pessimism              0.482    82.074    
                         clock uncertainty           -0.112    81.962    
    SLICE_X45Y104        FDRE (Setup_fdre_C_D)        0.075    82.037    design_1_i/AlgM_0/U0/newPos_z_reg[16]
  -------------------------------------------------------------------
                         required time                         82.037    
                         arrival time                        -126.646    
  -------------------------------------------------------------------
                         slack                                -44.609    

Slack (VIOLATED) :        -44.574ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_x_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        127.491ns  (logic 82.826ns (64.966%)  route 44.665ns (35.034%))
  Logic Levels:           365  (CARRY4=327 DSP48E1=3 LUT1=1 LUT3=29 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 81.745 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.101    -0.718    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y9           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.291 r  design_1_i/AlgM_0/U0/ARG3/P[32]
                         net (fo=12, routed)          0.796     4.087    design_1_i/AlgM_0/U0/ARG3_n_73
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.185 r  design_1_i/AlgM_0/U0/ARG1/P[32]
                         net (fo=2, routed)           1.290     7.475    design_1_i/AlgM_0/U0/ARG1_n_73
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.001 r  design_1_i/AlgM_0/U0/ARG3__0_i_946/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_1_i/AlgM_0/U0/ARG3__0_i_946_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_1_i/AlgM_0/U0/ARG3__0_i_745/CO[3]
                         net (fo=1, routed)           0.000     8.115    design_1_i/AlgM_0/U0/ARG3__0_i_745_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  design_1_i/AlgM_0/U0/ARG3__0_i_559/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/AlgM_0/U0/ARG3__0_i_559_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  design_1_i/AlgM_0/U0/ARG3__0_i_395/CO[3]
                         net (fo=1, routed)           0.000     8.343    design_1_i/AlgM_0/U0/ARG3__0_i_395_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  design_1_i/AlgM_0/U0/ARG3__0_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/AlgM_0/U0/ARG3__0_i_260_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/AlgM_0/U0/ARG3__0_i_156_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/AlgM_0/U0/ARG3__0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/AlgM_0/U0/ARG3__0_i_77_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  design_1_i/AlgM_0/U0/ARG3__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.799    design_1_i/AlgM_0/U0/ARG3__0_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.070 r  design_1_i/AlgM_0/U0/ARG3__0_i_12/CO[0]
                         net (fo=37, routed)          0.963    10.033    design_1_i/AlgM_0/U0/ARG00_in[32]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.877 r  design_1_i/AlgM_0/U0/ARG3__0_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/AlgM_0/U0/ARG3__0_i_1360_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  design_1_i/AlgM_0/U0/ARG3__0_i_1211/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/AlgM_0/U0/ARG3__0_i_1211_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  design_1_i/AlgM_0/U0/ARG3__0_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.111    design_1_i/AlgM_0/U0/ARG3__0_i_1019_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  design_1_i/AlgM_0/U0/ARG3__0_i_821/CO[3]
                         net (fo=1, routed)           0.000    11.228    design_1_i/AlgM_0/U0/ARG3__0_i_821_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  design_1_i/AlgM_0/U0/ARG3__0_i_626/CO[3]
                         net (fo=1, routed)           0.000    11.345    design_1_i/AlgM_0/U0/ARG3__0_i_626_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.462 r  design_1_i/AlgM_0/U0/ARG3__0_i_449/CO[3]
                         net (fo=1, routed)           0.000    11.462    design_1_i/AlgM_0/U0/ARG3__0_i_449_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.579 r  design_1_i/AlgM_0/U0/ARG3__0_i_295/CO[3]
                         net (fo=1, routed)           0.000    11.579    design_1_i/AlgM_0/U0/ARG3__0_i_295_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  design_1_i/AlgM_0/U0/ARG3__0_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.696    design_1_i/AlgM_0/U0/ARG3__0_i_175_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.853 r  design_1_i/AlgM_0/U0/ARG3__0_i_91/CO[1]
                         net (fo=36, routed)          1.069    12.921    design_1_i/AlgM_0/U0/ARG00_in[31]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    13.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1365/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/AlgM_0/U0/ARG3__0_i_1365_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/AlgM_0/U0/ARG3__0_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/AlgM_0/U0/ARG3__0_i_1216_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/AlgM_0/U0/ARG3__0_i_1024/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/AlgM_0/U0/ARG3__0_i_1024_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/AlgM_0/U0/ARG3__0_i_826/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/AlgM_0/U0/ARG3__0_i_826_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/AlgM_0/U0/ARG3__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/AlgM_0/U0/ARG3__0_i_631_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_454/CO[3]
                         net (fo=1, routed)           0.000    14.279    design_1_i/AlgM_0/U0/ARG3__0_i_454_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.393 r  design_1_i/AlgM_0/U0/ARG3__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    14.393    design_1_i/AlgM_0/U0/ARG3__0_i_300_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.507 r  design_1_i/AlgM_0/U0/ARG3__0_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.507    design_1_i/AlgM_0/U0/ARG3__0_i_178_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_92/CO[1]
                         net (fo=36, routed)          0.807    15.471    design_1_i/AlgM_0/U0/ARG00_in[30]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    15.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1450/O
                         net (fo=1, routed)           0.000    15.800    design_1_i/AlgM_0/U0/ARG3__0_i_1450_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1370/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_1_i/AlgM_0/U0/ARG3__0_i_1370_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1221/CO[3]
                         net (fo=1, routed)           0.000    16.464    design_1_i/AlgM_0/U0/ARG3__0_i_1221_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1029/CO[3]
                         net (fo=1, routed)           0.000    16.578    design_1_i/AlgM_0/U0/ARG3__0_i_1029_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_831/CO[3]
                         net (fo=1, routed)           0.000    16.692    design_1_i/AlgM_0/U0/ARG3__0_i_831_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_636/CO[3]
                         net (fo=1, routed)           0.000    16.806    design_1_i/AlgM_0/U0/ARG3__0_i_636_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_459/CO[3]
                         net (fo=1, routed)           0.000    16.920    design_1_i/AlgM_0/U0/ARG3__0_i_459_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.034    design_1_i/AlgM_0/U0/ARG3__0_i_305_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    17.148    design_1_i/AlgM_0/U0/ARG3__0_i_181_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_93/CO[1]
                         net (fo=36, routed)          0.937    18.242    design_1_i/AlgM_0/U0/ARG00_in[29]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_1487/O
                         net (fo=1, routed)           0.000    18.571    design_1_i/AlgM_0/U0/ARG3__0_i_1487_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.121 r  design_1_i/AlgM_0/U0/ARG3__0_i_1422/CO[3]
                         net (fo=1, routed)           0.000    19.121    design_1_i/AlgM_0/U0/ARG3__0_i_1422_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.235 r  design_1_i/AlgM_0/U0/ARG3__0_i_1340/CO[3]
                         net (fo=1, routed)           0.000    19.235    design_1_i/AlgM_0/U0/ARG3__0_i_1340_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  design_1_i/AlgM_0/U0/ARG3__0_i_1191/CO[3]
                         net (fo=1, routed)           0.000    19.349    design_1_i/AlgM_0/U0/ARG3__0_i_1191_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.463 r  design_1_i/AlgM_0/U0/ARG3__0_i_999/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/AlgM_0/U0/ARG3__0_i_999_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  design_1_i/AlgM_0/U0/ARG3__0_i_801/CO[3]
                         net (fo=1, routed)           0.000    19.577    design_1_i/AlgM_0/U0/ARG3__0_i_801_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  design_1_i/AlgM_0/U0/ARG3__0_i_606/CO[3]
                         net (fo=1, routed)           0.000    19.691    design_1_i/AlgM_0/U0/ARG3__0_i_606_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_429/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/AlgM_0/U0/ARG3__0_i_429_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  design_1_i/AlgM_0/U0/ARG3__0_i_283/CO[3]
                         net (fo=1, routed)           0.000    19.919    design_1_i/AlgM_0/U0/ARG3__0_i_283_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.076 r  design_1_i/AlgM_0/U0/ARG3__0_i_171/CO[1]
                         net (fo=36, routed)          0.912    20.987    design_1_i/AlgM_0/U0/ARG00_in[28]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.316 r  design_1_i/AlgM_0/U0/ARG3__0_i_1490/O
                         net (fo=1, routed)           0.000    21.316    design_1_i/AlgM_0/U0/ARG3__0_i_1490_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.849 r  design_1_i/AlgM_0/U0/ARG3__0_i_1427/CO[3]
                         net (fo=1, routed)           0.000    21.849    design_1_i/AlgM_0/U0/ARG3__0_i_1427_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  design_1_i/AlgM_0/U0/ARG3__0_i_1345/CO[3]
                         net (fo=1, routed)           0.000    21.966    design_1_i/AlgM_0/U0/ARG3__0_i_1345_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  design_1_i/AlgM_0/U0/ARG3__0_i_1196/CO[3]
                         net (fo=1, routed)           0.000    22.083    design_1_i/AlgM_0/U0/ARG3__0_i_1196_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.200 r  design_1_i/AlgM_0/U0/ARG3__0_i_1004/CO[3]
                         net (fo=1, routed)           0.000    22.200    design_1_i/AlgM_0/U0/ARG3__0_i_1004_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.317 r  design_1_i/AlgM_0/U0/ARG3__0_i_806/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/AlgM_0/U0/ARG3__0_i_806_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/AlgM_0/U0/ARG3__0_i_611/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/AlgM_0/U0/ARG3__0_i_611_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/AlgM_0/U0/ARG3__0_i_434/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/AlgM_0/U0/ARG3__0_i_434_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_286/CO[3]
                         net (fo=1, routed)           0.000    22.668    design_1_i/AlgM_0/U0/ARG3__0_i_286_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_172/CO[1]
                         net (fo=36, routed)          1.044    23.869    design_1_i/AlgM_0/U0/ARG00_in[27]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.332    24.201 r  design_1_i/AlgM_0/U0/ARG3__0_i_1436/O
                         net (fo=1, routed)           0.000    24.201    design_1_i/AlgM_0/U0/ARG3__0_i_1436_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.733 r  design_1_i/AlgM_0/U0/ARG3__0_i_1350/CO[3]
                         net (fo=1, routed)           0.000    24.733    design_1_i/AlgM_0/U0/ARG3__0_i_1350_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.847 r  design_1_i/AlgM_0/U0/ARG3__0_i_1201/CO[3]
                         net (fo=1, routed)           0.000    24.847    design_1_i/AlgM_0/U0/ARG3__0_i_1201_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.961 r  design_1_i/AlgM_0/U0/ARG3__0_i_1009/CO[3]
                         net (fo=1, routed)           0.000    24.961    design_1_i/AlgM_0/U0/ARG3__0_i_1009_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.075 r  design_1_i/AlgM_0/U0/ARG3__0_i_811/CO[3]
                         net (fo=1, routed)           0.000    25.075    design_1_i/AlgM_0/U0/ARG3__0_i_811_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_616/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/AlgM_0/U0/ARG3__0_i_616_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_439/CO[3]
                         net (fo=1, routed)           0.000    25.303    design_1_i/AlgM_0/U0/ARG3__0_i_439_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.417    design_1_i/AlgM_0/U0/ARG3__0_i_289_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.574 r  design_1_i/AlgM_0/U0/ARG3__0_i_173/CO[1]
                         net (fo=36, routed)          1.046    26.621    design_1_i/AlgM_0/U0/ARG00_in[26]
    SLICE_X42Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.421 r  design_1_i/AlgM_0/U0/ARG3__0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    27.421    design_1_i/AlgM_0/U0/ARG3__0_i_1437_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.538 r  design_1_i/AlgM_0/U0/ARG3__0_i_1355/CO[3]
                         net (fo=1, routed)           0.000    27.538    design_1_i/AlgM_0/U0/ARG3__0_i_1355_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.655 r  design_1_i/AlgM_0/U0/ARG3__0_i_1206/CO[3]
                         net (fo=1, routed)           0.000    27.655    design_1_i/AlgM_0/U0/ARG3__0_i_1206_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.772 r  design_1_i/AlgM_0/U0/ARG3__0_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.772    design_1_i/AlgM_0/U0/ARG3__0_i_1014_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.889 r  design_1_i/AlgM_0/U0/ARG3__0_i_816/CO[3]
                         net (fo=1, routed)           0.000    27.889    design_1_i/AlgM_0/U0/ARG3__0_i_816_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.006 r  design_1_i/AlgM_0/U0/ARG3__0_i_621/CO[3]
                         net (fo=1, routed)           0.009    28.015    design_1_i/AlgM_0/U0/ARG3__0_i_621_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.132    design_1_i/AlgM_0/U0/ARG3__0_i_444_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_292/CO[3]
                         net (fo=1, routed)           0.000    28.249    design_1_i/AlgM_0/U0/ARG3__0_i_292_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_174/CO[1]
                         net (fo=36, routed)          0.890    29.296    design_1_i/AlgM_0/U0/ARG00_in[25]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.628 r  design_1_i/AlgM_0/U0/ARG3__0_i_1502/O
                         net (fo=1, routed)           0.000    29.628    design_1_i/AlgM_0/U0/ARG3__0_i_1502_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  design_1_i/AlgM_0/U0/ARG3__0_i_1466/CO[3]
                         net (fo=1, routed)           0.000    30.178    design_1_i/AlgM_0/U0/ARG3__0_i_1466_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  design_1_i/AlgM_0/U0/ARG3__0_i_1402/CO[3]
                         net (fo=1, routed)           0.000    30.292    design_1_i/AlgM_0/U0/ARG3__0_i_1402_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_1320/CO[3]
                         net (fo=1, routed)           0.000    30.406    design_1_i/AlgM_0/U0/ARG3__0_i_1320_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    30.520    design_1_i/AlgM_0/U0/ARG3__0_i_1171_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  design_1_i/AlgM_0/U0/ARG3__0_i_979/CO[3]
                         net (fo=1, routed)           0.000    30.634    design_1_i/AlgM_0/U0/ARG3__0_i_979_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  design_1_i/AlgM_0/U0/ARG3__0_i_781/CO[3]
                         net (fo=1, routed)           0.009    30.757    design_1_i/AlgM_0/U0/ARG3__0_i_781_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.871    design_1_i/AlgM_0/U0/ARG3__0_i_586_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.985 r  design_1_i/AlgM_0/U0/ARG3__0_i_417/CO[3]
                         net (fo=1, routed)           0.000    30.985    design_1_i/AlgM_0/U0/ARG3__0_i_417_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.142 r  design_1_i/AlgM_0/U0/ARG3__0_i_279/CO[1]
                         net (fo=36, routed)          0.930    32.071    design_1_i/AlgM_0/U0/ARG00_in[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.400 r  design_1_i/AlgM_0/U0/ARG3__0_i_1505/O
                         net (fo=1, routed)           0.000    32.400    design_1_i/AlgM_0/U0/ARG3__0_i_1505_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.933 r  design_1_i/AlgM_0/U0/ARG3__0_i_1471/CO[3]
                         net (fo=1, routed)           0.000    32.933    design_1_i/AlgM_0/U0/ARG3__0_i_1471_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1407/CO[3]
                         net (fo=1, routed)           0.009    33.059    design_1_i/AlgM_0/U0/ARG3__0_i_1407_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  design_1_i/AlgM_0/U0/ARG3__0_i_1325/CO[3]
                         net (fo=1, routed)           0.000    33.176    design_1_i/AlgM_0/U0/ARG3__0_i_1325_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.293 r  design_1_i/AlgM_0/U0/ARG3__0_i_1176/CO[3]
                         net (fo=1, routed)           0.000    33.293    design_1_i/AlgM_0/U0/ARG3__0_i_1176_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.410 r  design_1_i/AlgM_0/U0/ARG3__0_i_984/CO[3]
                         net (fo=1, routed)           0.000    33.410    design_1_i/AlgM_0/U0/ARG3__0_i_984_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  design_1_i/AlgM_0/U0/ARG3__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    33.527    design_1_i/AlgM_0/U0/ARG3__0_i_786_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  design_1_i/AlgM_0/U0/ARG3__0_i_591/CO[3]
                         net (fo=1, routed)           0.000    33.644    design_1_i/AlgM_0/U0/ARG3__0_i_591_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.761 r  design_1_i/AlgM_0/U0/ARG3__0_i_420/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/AlgM_0/U0/ARG3__0_i_420_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.918 r  design_1_i/AlgM_0/U0/ARG3__0_i_280/CO[1]
                         net (fo=36, routed)          1.040    34.958    design_1_i/AlgM_0/U0/ARG00_in[23]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.332    35.290 r  design_1_i/AlgM_0/U0/ARG3__0_i_1480/O
                         net (fo=1, routed)           0.000    35.290    design_1_i/AlgM_0/U0/ARG3__0_i_1480_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.822 r  design_1_i/AlgM_0/U0/ARG3__0_i_1412/CO[3]
                         net (fo=1, routed)           0.000    35.822    design_1_i/AlgM_0/U0/ARG3__0_i_1412_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  design_1_i/AlgM_0/U0/ARG3__0_i_1330/CO[3]
                         net (fo=1, routed)           0.000    35.936    design_1_i/AlgM_0/U0/ARG3__0_i_1330_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    36.050    design_1_i/AlgM_0/U0/ARG3__0_i_1181_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_989/CO[3]
                         net (fo=1, routed)           0.000    36.164    design_1_i/AlgM_0/U0/ARG3__0_i_989_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_791/CO[3]
                         net (fo=1, routed)           0.000    36.278    design_1_i/AlgM_0/U0/ARG3__0_i_791_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    36.392    design_1_i/AlgM_0/U0/ARG3__0_i_596_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_423/CO[3]
                         net (fo=1, routed)           0.000    36.506    design_1_i/AlgM_0/U0/ARG3__0_i_423_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.663 r  design_1_i/AlgM_0/U0/ARG3__0_i_281/CO[1]
                         net (fo=36, routed)          0.807    37.471    design_1_i/AlgM_0/U0/ARG00_in[22]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.329    37.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1499/O
                         net (fo=1, routed)           0.000    37.800    design_1_i/AlgM_0/U0/ARG3__0_i_1499_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1458/CO[3]
                         net (fo=1, routed)           0.000    38.350    design_1_i/AlgM_0/U0/ARG3__0_i_1458_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    38.464    design_1_i/AlgM_0/U0/ARG3__0_i_1417_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1335/CO[3]
                         net (fo=1, routed)           0.000    38.578    design_1_i/AlgM_0/U0/ARG3__0_i_1335_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_1186/CO[3]
                         net (fo=1, routed)           0.000    38.692    design_1_i/AlgM_0/U0/ARG3__0_i_1186_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_994/CO[3]
                         net (fo=1, routed)           0.000    38.806    design_1_i/AlgM_0/U0/ARG3__0_i_994_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_796/CO[3]
                         net (fo=1, routed)           0.000    38.920    design_1_i/AlgM_0/U0/ARG3__0_i_796_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_601/CO[3]
                         net (fo=1, routed)           0.000    39.034    design_1_i/AlgM_0/U0/ARG3__0_i_601_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_426/CO[3]
                         net (fo=1, routed)           0.000    39.148    design_1_i/AlgM_0/U0/ARG3__0_i_426_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_282/CO[1]
                         net (fo=36, routed)          0.817    40.122    design_1_i/AlgM_0/U0/ARG00_in[21]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1465/O
                         net (fo=1, routed)           0.000    40.451    design_1_i/AlgM_0/U0/ARG3__0_i_1465_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1393/CO[3]
                         net (fo=1, routed)           0.000    40.984    design_1_i/AlgM_0/U0/ARG3__0_i_1393_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    41.101    design_1_i/AlgM_0/U0/ARG3__0_i_1388_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_1383/CO[3]
                         net (fo=1, routed)           0.000    41.218    design_1_i/AlgM_0/U0/ARG3__0_i_1383_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_1311/CO[3]
                         net (fo=1, routed)           0.000    41.335    design_1_i/AlgM_0/U0/ARG3__0_i_1311_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_1157/CO[3]
                         net (fo=1, routed)           0.000    41.452    design_1_i/AlgM_0/U0/ARG3__0_i_1157_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_960/CO[3]
                         net (fo=1, routed)           0.000    41.569    design_1_i/AlgM_0/U0/ARG3__0_i_960_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_761/CO[3]
                         net (fo=1, routed)           0.000    41.686    design_1_i/AlgM_0/U0/ARG3__0_i_761_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_574/CO[3]
                         net (fo=1, routed)           0.000    41.803    design_1_i/AlgM_0/U0/ARG3__0_i_574_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_413/CO[1]
                         net (fo=36, routed)          0.773    42.733    design_1_i/AlgM_0/U0/ARG00_in[20]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.332    43.065 r  design_1_i/AlgM_0/U0/ARG3__0_i_1453/O
                         net (fo=1, routed)           0.000    43.065    design_1_i/AlgM_0/U0/ARG3__0_i_1453_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.615 r  design_1_i/AlgM_0/U0/ARG3__0_i_1375/CO[3]
                         net (fo=1, routed)           0.000    43.615    design_1_i/AlgM_0/U0/ARG3__0_i_1375_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  design_1_i/AlgM_0/U0/ARG3__0_i_1273/CO[3]
                         net (fo=1, routed)           0.000    43.729    design_1_i/AlgM_0/U0/ARG3__0_i_1273_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  design_1_i/AlgM_0/U0/ARG3__0_i_1268/CO[3]
                         net (fo=1, routed)           0.000    43.843    design_1_i/AlgM_0/U0/ARG3__0_i_1268_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.957 r  design_1_i/AlgM_0/U0/ARG3__0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    43.957    design_1_i/AlgM_0/U0/ARG3__0_i_1263_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.071 r  design_1_i/AlgM_0/U0/ARG3__0_i_1162/CO[3]
                         net (fo=1, routed)           0.000    44.071    design_1_i/AlgM_0/U0/ARG3__0_i_1162_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.185 r  design_1_i/AlgM_0/U0/ARG3__0_i_965/CO[3]
                         net (fo=1, routed)           0.000    44.185    design_1_i/AlgM_0/U0/ARG3__0_i_965_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.299 r  design_1_i/AlgM_0/U0/ARG3__0_i_766/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/AlgM_0/U0/ARG3__0_i_766_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.413 r  design_1_i/AlgM_0/U0/ARG3__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    44.413    design_1_i/AlgM_0/U0/ARG3__0_i_577_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_414/CO[1]
                         net (fo=36, routed)          1.043    45.613    design_1_i/AlgM_0/U0/ARG00_in[19]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.329    45.942 r  design_1_i/AlgM_0/U0/ARG3__0_i_1382/O
                         net (fo=1, routed)           0.000    45.942    design_1_i/AlgM_0/U0/ARG3__0_i_1382_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.475 r  design_1_i/AlgM_0/U0/ARG3__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    46.475    design_1_i/AlgM_0/U0/ARG3__0_i_1255_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.592 r  design_1_i/AlgM_0/U0/ARG3__0_i_1250/CO[3]
                         net (fo=1, routed)           0.000    46.592    design_1_i/AlgM_0/U0/ARG3__0_i_1250_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1095/CO[3]
                         net (fo=1, routed)           0.000    46.709    design_1_i/AlgM_0/U0/ARG3__0_i_1095_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.826 r  design_1_i/AlgM_0/U0/ARG3__0_i_1090/CO[3]
                         net (fo=1, routed)           0.000    46.826    design_1_i/AlgM_0/U0/ARG3__0_i_1090_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    46.943    design_1_i/AlgM_0/U0/ARG3__0_i_1085_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.060 r  design_1_i/AlgM_0/U0/ARG3__0_i_970/CO[3]
                         net (fo=1, routed)           0.000    47.060    design_1_i/AlgM_0/U0/ARG3__0_i_970_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.177 r  design_1_i/AlgM_0/U0/ARG3__0_i_771/CO[3]
                         net (fo=1, routed)           0.000    47.177    design_1_i/AlgM_0/U0/ARG3__0_i_771_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_580/CO[3]
                         net (fo=1, routed)           0.000    47.294    design_1_i/AlgM_0/U0/ARG3__0_i_580_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_415/CO[1]
                         net (fo=36, routed)          0.788    48.240    design_1_i/AlgM_0/U0/ARG00_in[18]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.332    48.572 r  design_1_i/AlgM_0/U0/ARG3__0_i_1262/O
                         net (fo=1, routed)           0.000    48.572    design_1_i/AlgM_0/U0/ARG3__0_i_1262_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.122 r  design_1_i/AlgM_0/U0/ARG3__0_i_1080/CO[3]
                         net (fo=1, routed)           0.000    49.122    design_1_i/AlgM_0/U0/ARG3__0_i_1080_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.236 r  design_1_i/AlgM_0/U0/ARG3__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    49.236    design_1_i/AlgM_0/U0/ARG3__0_i_1075_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1070/CO[3]
                         net (fo=1, routed)           0.000    49.350    design_1_i/AlgM_0/U0/ARG3__0_i_1070_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_896/CO[3]
                         net (fo=1, routed)           0.000    49.464    design_1_i/AlgM_0/U0/ARG3__0_i_896_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_891/CO[3]
                         net (fo=1, routed)           0.000    49.578    design_1_i/AlgM_0/U0/ARG3__0_i_891_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_886/CO[3]
                         net (fo=1, routed)           0.000    49.692    design_1_i/AlgM_0/U0/ARG3__0_i_886_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_776/CO[3]
                         net (fo=1, routed)           0.000    49.806    design_1_i/AlgM_0/U0/ARG3__0_i_776_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_583/CO[3]
                         net (fo=1, routed)           0.000    49.920    design_1_i/AlgM_0/U0/ARG3__0_i_583_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.077 r  design_1_i/AlgM_0/U0/ARG3__0_i_416/CO[1]
                         net (fo=36, routed)          1.046    51.122    design_1_i/AlgM_0/U0/ARG00_in[17]
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1249/O
                         net (fo=1, routed)           0.000    51.451    design_1_i/AlgM_0/U0/ARG3__0_i_1249_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1065/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/AlgM_0/U0/ARG3__0_i_1065_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_877/CO[3]
                         net (fo=1, routed)           0.000    52.101    design_1_i/AlgM_0/U0/ARG3__0_i_877_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_872/CO[3]
                         net (fo=1, routed)           0.000    52.218    design_1_i/AlgM_0/U0/ARG3__0_i_872_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_867/CO[3]
                         net (fo=1, routed)           0.000    52.335    design_1_i/AlgM_0/U0/ARG3__0_i_867_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_695/CO[3]
                         net (fo=1, routed)           0.000    52.452    design_1_i/AlgM_0/U0/ARG3__0_i_695_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_690/CO[3]
                         net (fo=1, routed)           0.000    52.569    design_1_i/AlgM_0/U0/ARG3__0_i_690_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_685/CO[3]
                         net (fo=1, routed)           0.000    52.686    design_1_i/AlgM_0/U0/ARG3__0_i_685_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    52.803    design_1_i/AlgM_0/U0/ARG3__0_i_682_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_573/CO[1]
                         net (fo=36, routed)          0.864    53.824    design_1_i/AlgM_0/U0/ARG00_in[16]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.332    54.156 r  design_1_i/AlgM_0/U0/ARG3__0_i_1246/O
                         net (fo=1, routed)           0.000    54.156    design_1_i/AlgM_0/U0/ARG3__0_i_1246_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.689 r  design_1_i/AlgM_0/U0/ARG3__0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    54.689    design_1_i/AlgM_0/U0/ARG3__0_i_1060_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.806    design_1_i/AlgM_0/U0/ARG3__0_i_862_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.923 r  design_1_i/AlgM_0/U0/ARG3__0_i_677/CO[3]
                         net (fo=1, routed)           0.000    54.923    design_1_i/AlgM_0/U0/ARG3__0_i_677_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.040 r  design_1_i/AlgM_0/U0/ARG3__0_i_672/CO[3]
                         net (fo=1, routed)           0.000    55.040    design_1_i/AlgM_0/U0/ARG3__0_i_672_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.157 r  design_1_i/AlgM_0/U0/ARG3__0_i_667/CO[3]
                         net (fo=1, routed)           0.000    55.157    design_1_i/AlgM_0/U0/ARG3__0_i_667_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.274 r  design_1_i/AlgM_0/U0/ARG3__0_i_509/CO[3]
                         net (fo=1, routed)           0.000    55.274    design_1_i/AlgM_0/U0/ARG3__0_i_509_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.391 r  design_1_i/AlgM_0/U0/ARG3__0_i_504/CO[3]
                         net (fo=1, routed)           0.001    55.392    design_1_i/AlgM_0/U0/ARG3__0_i_504_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.509 r  design_1_i/AlgM_0/U0/ARG3__0_i_501/CO[3]
                         net (fo=1, routed)           0.000    55.509    design_1_i/AlgM_0/U0/ARG3__0_i_501_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.666 r  design_1_i/AlgM_0/U0/ARG3__0_i_500/CO[1]
                         net (fo=36, routed)          1.049    56.715    design_1_i/AlgM_0/U0/ARG00_in[15]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    57.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_1243/O
                         net (fo=1, routed)           0.000    57.047    design_1_i/AlgM_0/U0/ARG3__0_i_1243_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.597 r  design_1_i/AlgM_0/U0/ARG3__0_i_1055/CO[3]
                         net (fo=1, routed)           0.000    57.597    design_1_i/AlgM_0/U0/ARG3__0_i_1055_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_857/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/AlgM_0/U0/ARG3__0_i_857_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_662/CO[3]
                         net (fo=1, routed)           0.000    57.825    design_1_i/AlgM_0/U0/ARG3__0_i_662_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.939 r  design_1_i/AlgM_0/U0/ARG3__0_i_495/CO[3]
                         net (fo=1, routed)           0.000    57.939    design_1_i/AlgM_0/U0/ARG3__0_i_495_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.053 r  design_1_i/AlgM_0/U0/ARG3__0_i_490/CO[3]
                         net (fo=1, routed)           0.000    58.053    design_1_i/AlgM_0/U0/ARG3__0_i_490_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.167 r  design_1_i/AlgM_0/U0/ARG3__0_i_485/CO[3]
                         net (fo=1, routed)           0.000    58.167    design_1_i/AlgM_0/U0/ARG3__0_i_485_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_345/CO[3]
                         net (fo=1, routed)           0.001    58.282    design_1_i/AlgM_0/U0/ARG3__0_i_345_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_342/CO[3]
                         net (fo=1, routed)           0.000    58.396    design_1_i/AlgM_0/U0/ARG3__0_i_342_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.553 r  design_1_i/AlgM_0/U0/ARG3__0_i_341/CO[1]
                         net (fo=36, routed)          1.062    59.615    design_1_i/AlgM_0/U0/ARG00_in[14]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    59.944 r  design_1_i/AlgM_0/U0/ARG3__0_i_1240/O
                         net (fo=1, routed)           0.000    59.944    design_1_i/AlgM_0/U0/ARG3__0_i_1240_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_1050/CO[3]
                         net (fo=1, routed)           0.000    60.477    design_1_i/AlgM_0/U0/ARG3__0_i_1050_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.594 r  design_1_i/AlgM_0/U0/ARG3__0_i_852/CO[3]
                         net (fo=1, routed)           0.000    60.594    design_1_i/AlgM_0/U0/ARG3__0_i_852_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_657/CO[3]
                         net (fo=1, routed)           0.000    60.711    design_1_i/AlgM_0/U0/ARG3__0_i_657_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.828 r  design_1_i/AlgM_0/U0/ARG3__0_i_480/CO[3]
                         net (fo=1, routed)           0.000    60.828    design_1_i/AlgM_0/U0/ARG3__0_i_480_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.945 r  design_1_i/AlgM_0/U0/ARG3__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    60.945    design_1_i/AlgM_0/U0/ARG3__0_i_336_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.062 r  design_1_i/AlgM_0/U0/ARG3__0_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.062    design_1_i/AlgM_0/U0/ARG3__0_i_331_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.179 r  design_1_i/AlgM_0/U0/ARG3__0_i_326/CO[3]
                         net (fo=1, routed)           0.000    61.179    design_1_i/AlgM_0/U0/ARG3__0_i_326_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.296 r  design_1_i/AlgM_0/U0/ARG3__0_i_212/CO[3]
                         net (fo=1, routed)           0.000    61.296    design_1_i/AlgM_0/U0/ARG3__0_i_212_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.453 r  design_1_i/AlgM_0/U0/ARG3__0_i_211/CO[1]
                         net (fo=36, routed)          0.948    62.401    design_1_i/AlgM_0/U0/ARG00_in[13]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    63.189    design_1_i/AlgM_0/U0/ARG3__0_i_1045_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_847/CO[3]
                         net (fo=1, routed)           0.000    63.303    design_1_i/AlgM_0/U0/ARG3__0_i_847_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_652/CO[3]
                         net (fo=1, routed)           0.000    63.417    design_1_i/AlgM_0/U0/ARG3__0_i_652_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.531 r  design_1_i/AlgM_0/U0/ARG3__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    63.531    design_1_i/AlgM_0/U0/ARG3__0_i_475_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.645 r  design_1_i/AlgM_0/U0/ARG3__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/AlgM_0/U0/ARG3__0_i_321_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.759 r  design_1_i/AlgM_0/U0/ARG3__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    63.759    design_1_i/AlgM_0/U0/ARG3__0_i_203_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  design_1_i/AlgM_0/U0/ARG3__0_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.873    design_1_i/AlgM_0/U0/ARG3__0_i_198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  design_1_i/AlgM_0/U0/ARG3__0_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.987    design_1_i/AlgM_0/U0/ARG3__0_i_195_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.144 r  design_1_i/AlgM_0/U0/ARG3__0_i_110/CO[1]
                         net (fo=36, routed)          0.883    65.028    design_1_i/AlgM_0/U0/ARG00_in[12]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    65.357 r  design_1_i/AlgM_0/U0/ARG3__0_i_1234/O
                         net (fo=1, routed)           0.000    65.357    design_1_i/AlgM_0/U0/ARG3__0_i_1234_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.907 r  design_1_i/AlgM_0/U0/ARG3__0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    65.907    design_1_i/AlgM_0/U0/ARG3__0_i_1040_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.021 r  design_1_i/AlgM_0/U0/ARG3__0_i_842/CO[3]
                         net (fo=1, routed)           0.000    66.021    design_1_i/AlgM_0/U0/ARG3__0_i_842_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.135 r  design_1_i/AlgM_0/U0/ARG3__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    66.135    design_1_i/AlgM_0/U0/ARG3__0_i_647_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    66.249    design_1_i/AlgM_0/U0/ARG3__0_i_470_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.363 r  design_1_i/AlgM_0/U0/ARG3__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    66.363    design_1_i/AlgM_0/U0/ARG3__0_i_316_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_190/CO[3]
                         net (fo=1, routed)           0.001    66.477    design_1_i/AlgM_0/U0/ARG3__0_i_190_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.591 r  design_1_i/AlgM_0/U0/ARG3__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    66.591    design_1_i/AlgM_0/U0/ARG3__0_i_104_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.705 r  design_1_i/AlgM_0/U0/ARG3__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    66.705    design_1_i/AlgM_0/U0/ARG3__0_i_101_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.862 r  design_1_i/AlgM_0/U0/ARG3__0_i_100/CO[1]
                         net (fo=36, routed)          0.927    67.789    design_1_i/AlgM_0/U0/ARG00_in[11]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    68.118 r  design_1_i/AlgM_0/U0/ARG3__0_i_1231/O
                         net (fo=1, routed)           0.000    68.118    design_1_i/AlgM_0/U0/ARG3__0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/AlgM_0/U0/ARG3__0_i_1035_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  design_1_i/AlgM_0/U0/ARG3__0_i_837/CO[3]
                         net (fo=1, routed)           0.000    68.782    design_1_i/AlgM_0/U0/ARG3__0_i_837_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_642/CO[3]
                         net (fo=1, routed)           0.000    68.896    design_1_i/AlgM_0/U0/ARG3__0_i_642_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  design_1_i/AlgM_0/U0/ARG3__0_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.010    design_1_i/AlgM_0/U0/ARG3__0_i_465_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  design_1_i/AlgM_0/U0/ARG3__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    69.124    design_1_i/AlgM_0/U0/ARG3__0_i_311_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.238 r  design_1_i/AlgM_0/U0/ARG3__0_i_185/CO[3]
                         net (fo=1, routed)           0.000    69.238    design_1_i/AlgM_0/U0/ARG3__0_i_185_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.352 r  design_1_i/AlgM_0/U0/ARG3__0_i_95/CO[3]
                         net (fo=1, routed)           0.001    69.352    design_1_i/AlgM_0/U0/ARG3__0_i_95_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.466 r  design_1_i/AlgM_0/U0/ARG3__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.466    design_1_i/AlgM_0/U0/ARG3__0_i_35_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.623 r  design_1_i/AlgM_0/U0/ARG3__0_i_34/CO[1]
                         net (fo=36, routed)          0.577    70.201    design_1_i/AlgM_0/U0/ARG00_in[10]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.329    70.530 r  design_1_i/AlgM_0/U0/ARG3__0_i_1228/O
                         net (fo=1, routed)           0.000    70.530    design_1_i/AlgM_0/U0/ARG3__0_i_1228_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.080 r  design_1_i/AlgM_0/U0/ARG3__0_i_1034/CO[3]
                         net (fo=1, routed)           0.000    71.080    design_1_i/AlgM_0/U0/ARG3__0_i_1034_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.194 r  design_1_i/AlgM_0/U0/ARG3__0_i_836/CO[3]
                         net (fo=1, routed)           0.000    71.194    design_1_i/AlgM_0/U0/ARG3__0_i_836_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.308 r  design_1_i/AlgM_0/U0/ARG3__0_i_641/CO[3]
                         net (fo=1, routed)           0.000    71.308    design_1_i/AlgM_0/U0/ARG3__0_i_641_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.422 r  design_1_i/AlgM_0/U0/ARG3__0_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.422    design_1_i/AlgM_0/U0/ARG3__0_i_464_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.536 r  design_1_i/AlgM_0/U0/ARG3__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    71.536    design_1_i/AlgM_0/U0/ARG3__0_i_310_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.650 r  design_1_i/AlgM_0/U0/ARG3__0_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.650    design_1_i/AlgM_0/U0/ARG3__0_i_184_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.764 r  design_1_i/AlgM_0/U0/ARG3__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.764    design_1_i/AlgM_0/U0/ARG3__0_i_94_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.878 r  design_1_i/AlgM_0/U0/ARG3__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.878    design_1_i/AlgM_0/U0/ARG3__0_i_33_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.035 r  design_1_i/AlgM_0/U0/ARG3__0_i_14/CO[1]
                         net (fo=37, routed)          0.977    73.011    design_1_i/AlgM_0/U0/ARG00_in[9]
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.811 r  design_1_i/AlgM_0/U0/ARG3__0_i_1100/CO[3]
                         net (fo=1, routed)           0.000    73.811    design_1_i/AlgM_0/U0/ARG3__0_i_1100_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.928 r  design_1_i/AlgM_0/U0/ARG3__0_i_901/CO[3]
                         net (fo=1, routed)           0.000    73.928    design_1_i/AlgM_0/U0/ARG3__0_i_901_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.045 r  design_1_i/AlgM_0/U0/ARG3__0_i_700/CO[3]
                         net (fo=1, routed)           0.000    74.045    design_1_i/AlgM_0/U0/ARG3__0_i_700_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  design_1_i/AlgM_0/U0/ARG3__0_i_514/CO[3]
                         net (fo=1, routed)           0.000    74.162    design_1_i/AlgM_0/U0/ARG3__0_i_514_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_350/CO[3]
                         net (fo=1, routed)           0.000    74.279    design_1_i/AlgM_0/U0/ARG3__0_i_350_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_215/CO[3]
                         net (fo=1, routed)           0.000    74.396    design_1_i/AlgM_0/U0/ARG3__0_i_215_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.513    design_1_i/AlgM_0/U0/ARG3__0_i_111_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  design_1_i/AlgM_0/U0/ARG3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.630    design_1_i/AlgM_0/U0/ARG3__0_i_42_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.787 r  design_1_i/AlgM_0/U0/ARG3__0_i_16/CO[1]
                         net (fo=37, routed)          1.035    75.822    design_1_i/AlgM_0/U0/ARG00_in[8]
    SLICE_X41Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.610 r  design_1_i/AlgM_0/U0/ARG3__0_i_1105/CO[3]
                         net (fo=1, routed)           0.000    76.610    design_1_i/AlgM_0/U0/ARG3__0_i_1105_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.724 r  design_1_i/AlgM_0/U0/ARG3__0_i_906/CO[3]
                         net (fo=1, routed)           0.000    76.724    design_1_i/AlgM_0/U0/ARG3__0_i_906_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.838 r  design_1_i/AlgM_0/U0/ARG3__0_i_705/CO[3]
                         net (fo=1, routed)           0.000    76.838    design_1_i/AlgM_0/U0/ARG3__0_i_705_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.952 r  design_1_i/AlgM_0/U0/ARG3__0_i_519/CO[3]
                         net (fo=1, routed)           0.000    76.952    design_1_i/AlgM_0/U0/ARG3__0_i_519_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.066 r  design_1_i/AlgM_0/U0/ARG3__0_i_355/CO[3]
                         net (fo=1, routed)           0.000    77.066    design_1_i/AlgM_0/U0/ARG3__0_i_355_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.180 r  design_1_i/AlgM_0/U0/ARG3__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    77.180    design_1_i/AlgM_0/U0/ARG3__0_i_220_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.294    design_1_i/AlgM_0/U0/ARG3__0_i_116_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.408 r  design_1_i/AlgM_0/U0/ARG3__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.408    design_1_i/AlgM_0/U0/ARG3__0_i_49_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.565 r  design_1_i/AlgM_0/U0/ARG3__0_i_18/CO[1]
                         net (fo=37, routed)          0.891    78.457    design_1_i/AlgM_0/U0/ARG00_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    78.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_1286/O
                         net (fo=1, routed)           0.000    78.786    design_1_i/AlgM_0/U0/ARG3__0_i_1286_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.319 r  design_1_i/AlgM_0/U0/ARG3__0_i_1110/CO[3]
                         net (fo=1, routed)           0.000    79.319    design_1_i/AlgM_0/U0/ARG3__0_i_1110_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_911/CO[3]
                         net (fo=1, routed)           0.000    79.436    design_1_i/AlgM_0/U0/ARG3__0_i_911_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.552 r  design_1_i/AlgM_0/U0/ARG3__0_i_710/CO[3]
                         net (fo=1, routed)           0.000    79.552    design_1_i/AlgM_0/U0/ARG3__0_i_710_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.669 r  design_1_i/AlgM_0/U0/ARG3__0_i_524/CO[3]
                         net (fo=1, routed)           0.000    79.669    design_1_i/AlgM_0/U0/ARG3__0_i_524_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_360/CO[3]
                         net (fo=1, routed)           0.000    79.786    design_1_i/AlgM_0/U0/ARG3__0_i_360_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.903 r  design_1_i/AlgM_0/U0/ARG3__0_i_225/CO[3]
                         net (fo=1, routed)           0.000    79.903    design_1_i/AlgM_0/U0/ARG3__0_i_225_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.020 r  design_1_i/AlgM_0/U0/ARG3__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.020    design_1_i/AlgM_0/U0/ARG3__0_i_121_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.137 r  design_1_i/AlgM_0/U0/ARG3__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.137    design_1_i/AlgM_0/U0/ARG3__0_i_52_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_19/CO[1]
                         net (fo=37, routed)          0.874    81.168    design_1_i/AlgM_0/U0/ARG00_in[6]
    SLICE_X38Y56         LUT3 (Prop_lut3_I0_O)        0.332    81.500 r  design_1_i/AlgM_0/U0/ARG3__0_i_1289/O
                         net (fo=1, routed)           0.000    81.500    design_1_i/AlgM_0/U0/ARG3__0_i_1289_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1115/CO[3]
                         net (fo=1, routed)           0.000    82.050    design_1_i/AlgM_0/U0/ARG3__0_i_1115_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_916/CO[3]
                         net (fo=1, routed)           0.000    82.164    design_1_i/AlgM_0/U0/ARG3__0_i_916_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_715/CO[3]
                         net (fo=1, routed)           0.000    82.278    design_1_i/AlgM_0/U0/ARG3__0_i_715_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    82.392    design_1_i/AlgM_0/U0/ARG3__0_i_529_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_365/CO[3]
                         net (fo=1, routed)           0.000    82.506    design_1_i/AlgM_0/U0/ARG3__0_i_365_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  design_1_i/AlgM_0/U0/ARG3__0_i_230/CO[3]
                         net (fo=1, routed)           0.000    82.620    design_1_i/AlgM_0/U0/ARG3__0_i_230_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  design_1_i/AlgM_0/U0/ARG3__0_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.734    design_1_i/AlgM_0/U0/ARG3__0_i_126_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  design_1_i/AlgM_0/U0/ARG3__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.848    design_1_i/AlgM_0/U0/ARG3__0_i_55_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  design_1_i/AlgM_0/U0/ARG3__0_i_20/CO[1]
                         net (fo=37, routed)          0.798    83.803    design_1_i/AlgM_0/U0/ARG00_in[5]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.329    84.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_1292/O
                         net (fo=1, routed)           0.000    84.132    design_1_i/AlgM_0/U0/ARG3__0_i_1292_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.682 r  design_1_i/AlgM_0/U0/ARG3__0_i_1120/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/AlgM_0/U0/ARG3__0_i_1120_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/AlgM_0/U0/ARG3__0_i_921/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/AlgM_0/U0/ARG3__0_i_921_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/AlgM_0/U0/ARG3__0_i_720/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/AlgM_0/U0/ARG3__0_i_720_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/AlgM_0/U0/ARG3__0_i_534/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/AlgM_0/U0/ARG3__0_i_534_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/AlgM_0/U0/ARG3__0_i_370/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/AlgM_0/U0/ARG3__0_i_370_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/AlgM_0/U0/ARG3__0_i_235/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/AlgM_0/U0/ARG3__0_i_235_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.366 r  design_1_i/AlgM_0/U0/ARG3__0_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.366    design_1_i/AlgM_0/U0/ARG3__0_i_131_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.480 r  design_1_i/AlgM_0/U0/ARG3__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.480    design_1_i/AlgM_0/U0/ARG3__0_i_58_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_21/CO[1]
                         net (fo=37, routed)          0.604    86.241    design_1_i/AlgM_0/U0/ARG00_in[4]
    SLICE_X40Y67         LUT3 (Prop_lut3_I0_O)        0.329    86.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_1295/O
                         net (fo=1, routed)           0.000    86.570    design_1_i/AlgM_0/U0/ARG3__0_i_1295_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.103 r  design_1_i/AlgM_0/U0/ARG3__0_i_1125/CO[3]
                         net (fo=1, routed)           0.000    87.103    design_1_i/AlgM_0/U0/ARG3__0_i_1125_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  design_1_i/AlgM_0/U0/ARG3__0_i_926/CO[3]
                         net (fo=1, routed)           0.000    87.220    design_1_i/AlgM_0/U0/ARG3__0_i_926_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  design_1_i/AlgM_0/U0/ARG3__0_i_725/CO[3]
                         net (fo=1, routed)           0.000    87.337    design_1_i/AlgM_0/U0/ARG3__0_i_725_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  design_1_i/AlgM_0/U0/ARG3__0_i_539/CO[3]
                         net (fo=1, routed)           0.000    87.454    design_1_i/AlgM_0/U0/ARG3__0_i_539_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.571    design_1_i/AlgM_0/U0/ARG3__0_i_375_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.688 r  design_1_i/AlgM_0/U0/ARG3__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    87.688    design_1_i/AlgM_0/U0/ARG3__0_i_240_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.805    design_1_i/AlgM_0/U0/ARG3__0_i_136_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.922 r  design_1_i/AlgM_0/U0/ARG3__0_i_66/CO[3]
                         net (fo=1, routed)           0.009    87.931    design_1_i/AlgM_0/U0/ARG3__0_i_66_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.088 r  design_1_i/AlgM_0/U0/ARG3__0_i_23/CO[1]
                         net (fo=37, routed)          1.218    89.306    design_1_i/AlgM_0/U0/ARG00_in[3]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.094 r  design_1_i/AlgM_0/U0/ARG3__0_i_1130/CO[3]
                         net (fo=1, routed)           0.000    90.094    design_1_i/AlgM_0/U0/ARG3__0_i_1130_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  design_1_i/AlgM_0/U0/ARG3__0_i_931/CO[3]
                         net (fo=1, routed)           0.000    90.208    design_1_i/AlgM_0/U0/ARG3__0_i_931_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  design_1_i/AlgM_0/U0/ARG3__0_i_730/CO[3]
                         net (fo=1, routed)           0.000    90.322    design_1_i/AlgM_0/U0/ARG3__0_i_730_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    90.436    design_1_i/AlgM_0/U0/ARG3__0_i_544_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  design_1_i/AlgM_0/U0/ARG3__0_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.550    design_1_i/AlgM_0/U0/ARG3__0_i_380_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    90.664    design_1_i/AlgM_0/U0/ARG3__0_i_245_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  design_1_i/AlgM_0/U0/ARG3__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.778    design_1_i/AlgM_0/U0/ARG3__0_i_141_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  design_1_i/AlgM_0/U0/ARG3__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.892    design_1_i/AlgM_0/U0/ARG3__0_i_69_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  design_1_i/AlgM_0/U0/ARG3__0_i_24/CO[1]
                         net (fo=37, routed)          1.141    92.190    design_1_i/AlgM_0/U0/ARG00_in[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.329    92.519 r  design_1_i/AlgM_0/U0/ARG3__0_i_1301/O
                         net (fo=1, routed)           0.000    92.519    design_1_i/AlgM_0/U0/ARG3__0_i_1301_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.052 r  design_1_i/AlgM_0/U0/ARG3__0_i_1135/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__0_i_1135_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.169 r  design_1_i/AlgM_0/U0/ARG3__0_i_936/CO[3]
                         net (fo=1, routed)           0.000    93.169    design_1_i/AlgM_0/U0/ARG3__0_i_936_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.286 r  design_1_i/AlgM_0/U0/ARG3__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/AlgM_0/U0/ARG3__0_i_735_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.403 r  design_1_i/AlgM_0/U0/ARG3__0_i_549/CO[3]
                         net (fo=1, routed)           0.000    93.403    design_1_i/AlgM_0/U0/ARG3__0_i_549_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_385/CO[3]
                         net (fo=1, routed)           0.000    93.520    design_1_i/AlgM_0/U0/ARG3__0_i_385_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_250/CO[3]
                         net (fo=1, routed)           0.000    93.637    design_1_i/AlgM_0/U0/ARG3__0_i_250_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  design_1_i/AlgM_0/U0/ARG3__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.754    design_1_i/AlgM_0/U0/ARG3__0_i_146_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.871    design_1_i/AlgM_0/U0/ARG3__0_i_72_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  design_1_i/AlgM_0/U0/ARG3__0_i_25/CO[1]
                         net (fo=37, routed)          1.051    95.079    design_1_i/AlgM_0/U0/ARG00_in[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.332    95.411 r  design_1_i/AlgM_0/U0/ARG3__0_i_1305/O
                         net (fo=1, routed)           0.000    95.411    design_1_i/AlgM_0/U0/ARG3__0_i_1305_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1140/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/AlgM_0/U0/ARG3__0_i_1140_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  design_1_i/AlgM_0/U0/ARG3__0_i_941/CO[3]
                         net (fo=1, routed)           0.000    96.057    design_1_i/AlgM_0/U0/ARG3__0_i_941_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  design_1_i/AlgM_0/U0/ARG3__0_i_740/CO[3]
                         net (fo=1, routed)           0.000    96.171    design_1_i/AlgM_0/U0/ARG3__0_i_740_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  design_1_i/AlgM_0/U0/ARG3__0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.285    design_1_i/AlgM_0/U0/ARG3__0_i_554_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  design_1_i/AlgM_0/U0/ARG3__0_i_390/CO[3]
                         net (fo=1, routed)           0.000    96.399    design_1_i/AlgM_0/U0/ARG3__0_i_390_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    96.513    design_1_i/AlgM_0/U0/ARG3__0_i_255_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.627 r  design_1_i/AlgM_0/U0/ARG3__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.627    design_1_i/AlgM_0/U0/ARG3__0_i_151_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.741 r  design_1_i/AlgM_0/U0/ARG3__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.741    design_1_i/AlgM_0/U0/ARG3__0_i_75_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.012 f  design_1_i/AlgM_0/U0/ARG3__0_i_26/CO[0]
                         net (fo=3, routed)           0.510    97.522    design_1_i/AlgM_0/U0/ARG00_in[0]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.373    97.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_61/O
                         net (fo=1, routed)           0.323    98.218    design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.813 r  design_1_i/AlgM_0/U0/ARG3__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.813    design_1_i/AlgM_0/U0/ARG3__0_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.930 r  design_1_i/AlgM_0/U0/ARG3__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.930    design_1_i/AlgM_0/U0/ARG3__0_i_17_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.047    design_1_i/AlgM_0/U0/ARG3__0_i_15_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    99.164    design_1_i/AlgM_0/U0/ARG3__0_i_274_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_166/CO[3]
                         net (fo=1, routed)           0.000    99.281    design_1_i/AlgM_0/U0/ARG3__0_i_166_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.398 r  design_1_i/AlgM_0/U0/ARG3__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    99.398    design_1_i/AlgM_0/U0/ARG3__0_i_86_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.515 r  design_1_i/AlgM_0/U0/ARG3__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.515    design_1_i/AlgM_0/U0/ARG3__0_i_28_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.830 r  design_1_i/AlgM_0/U0/ARG3__0_i_13/O[3]
                         net (fo=1, routed)           0.287   100.117    design_1_i/AlgM_0/U0/ARG3__0_i_13_n_4
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.307   100.424 r  design_1_i/AlgM_0/U0/ARG3__0_i_1/O
                         net (fo=16, routed)          1.035   101.459    design_1_i/AlgM_0/U0/ARG3__0_i_1_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   105.115 r  design_1_i/AlgM_0/U0/ARG3__0/P[32]
                         net (fo=28, routed)          0.907   106.022    design_1_i/AlgM_0/U0/ARG3__0_n_73
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[0])
                                                      2.098   108.120 r  design_1_i/AlgM_0/U0/ARG2/P[0]
                         net (fo=19, routed)          1.335   109.455    design_1_i/AlgM_0/U0/ARG2_n_105
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.111 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   110.111    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.225 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000   110.225    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.339 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000   110.339    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.453 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000   110.453    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.009   110.576    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.690 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000   110.690    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.804 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.804    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.918 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   110.918    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.032 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000   111.032    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.303 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23/CO[0]
                         net (fo=43, routed)          1.122   112.424    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23_n_3
    SLICE_X40Y82         LUT3 (Prop_lut3_I0_O)        0.373   112.797 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_26/O
                         net (fo=1, routed)           1.214   114.011    design_1_i/AlgM_0/U0/newPos_x[11]_i_26_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.124   114.135 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_14/O
                         net (fo=1, routed)           0.000   114.135    design_1_i/AlgM_0/U0/newPos_x[11]_i_14_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.536 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.536    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.775 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8/O[2]
                         net (fo=18, routed)          0.805   115.580    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8_n_5
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.302   115.882 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_174/O
                         net (fo=1, routed)           0.764   116.646    design_1_i/AlgM_0/U0/newPos_x[21]_i_174_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   117.044 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.378 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120/O[1]
                         net (fo=3, routed)           0.741   118.119    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120_n_6
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.303   118.422 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_88/O
                         net (fo=1, routed)           0.323   118.745    design_1_i/AlgM_0/U0/newPos_x[21]_i_88_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.271 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000   119.271    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.385 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42/CO[3]
                         net (fo=1, routed)           0.000   119.385    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.624 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27/O[2]
                         net (fo=3, routed)           0.849   120.473    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27_n_5
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.302   120.775 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_40/O
                         net (fo=1, routed)           0.000   120.775    design_1_i/AlgM_0/U0/newPos_x[21]_i_40_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.308 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000   121.308    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.562 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19/CO[0]
                         net (fo=27, routed)          0.528   122.090    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19_n_3
    SLICE_X53Y84         LUT5 (Prop_lut5_I3_O)        0.367   122.457 r  design_1_i/AlgM_0/U0/newPos_x[7]_i_18/O
                         net (fo=1, routed)           0.685   123.141    design_1_i/AlgM_0/U0/newPos_x[7]_i_18_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   123.721 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.721    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.034 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.597   124.631    design_1_i/AlgM_0/U0/ARG1__2[8]
    SLICE_X42Y82         LUT6 (Prop_lut6_I4_O)        0.306   124.937 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_6/O
                         net (fo=1, routed)           0.000   124.937    design_1_i/AlgM_0/U0/newPos_x[11]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.450 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.450    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.567    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   125.786 r  design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.698   126.483    design_1_i/AlgM_0/U0/ARG__2[16]
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.289   126.772 r  design_1_i/AlgM_0/U0/newPos_x[16]_i_1/O
                         net (fo=1, routed)           0.000   126.772    design_1_i/AlgM_0/U0/newPos_x[16]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.705    81.745    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X43Y81         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[16]/C
                         clock pessimism              0.490    82.236    
                         clock uncertainty           -0.112    82.124    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)        0.075    82.199    design_1_i/AlgM_0/U0/newPos_x_reg[16]
  -------------------------------------------------------------------
                         required time                         82.199    
                         arrival time                        -126.772    
  -------------------------------------------------------------------
                         slack                                -44.574    

Slack (VIOLATED) :        -44.569ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_x_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        127.620ns  (logic 82.966ns (65.010%)  route 44.654ns (34.990%))
  Logic Levels:           365  (CARRY4=327 DSP48E1=3 LUT1=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 81.835 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.101    -0.718    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y9           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.291 r  design_1_i/AlgM_0/U0/ARG3/P[32]
                         net (fo=12, routed)          0.796     4.087    design_1_i/AlgM_0/U0/ARG3_n_73
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.185 r  design_1_i/AlgM_0/U0/ARG1/P[32]
                         net (fo=2, routed)           1.290     7.475    design_1_i/AlgM_0/U0/ARG1_n_73
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.001 r  design_1_i/AlgM_0/U0/ARG3__0_i_946/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_1_i/AlgM_0/U0/ARG3__0_i_946_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_1_i/AlgM_0/U0/ARG3__0_i_745/CO[3]
                         net (fo=1, routed)           0.000     8.115    design_1_i/AlgM_0/U0/ARG3__0_i_745_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  design_1_i/AlgM_0/U0/ARG3__0_i_559/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/AlgM_0/U0/ARG3__0_i_559_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  design_1_i/AlgM_0/U0/ARG3__0_i_395/CO[3]
                         net (fo=1, routed)           0.000     8.343    design_1_i/AlgM_0/U0/ARG3__0_i_395_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  design_1_i/AlgM_0/U0/ARG3__0_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/AlgM_0/U0/ARG3__0_i_260_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/AlgM_0/U0/ARG3__0_i_156_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/AlgM_0/U0/ARG3__0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/AlgM_0/U0/ARG3__0_i_77_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  design_1_i/AlgM_0/U0/ARG3__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.799    design_1_i/AlgM_0/U0/ARG3__0_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.070 r  design_1_i/AlgM_0/U0/ARG3__0_i_12/CO[0]
                         net (fo=37, routed)          0.963    10.033    design_1_i/AlgM_0/U0/ARG00_in[32]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.877 r  design_1_i/AlgM_0/U0/ARG3__0_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/AlgM_0/U0/ARG3__0_i_1360_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  design_1_i/AlgM_0/U0/ARG3__0_i_1211/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/AlgM_0/U0/ARG3__0_i_1211_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  design_1_i/AlgM_0/U0/ARG3__0_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.111    design_1_i/AlgM_0/U0/ARG3__0_i_1019_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  design_1_i/AlgM_0/U0/ARG3__0_i_821/CO[3]
                         net (fo=1, routed)           0.000    11.228    design_1_i/AlgM_0/U0/ARG3__0_i_821_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  design_1_i/AlgM_0/U0/ARG3__0_i_626/CO[3]
                         net (fo=1, routed)           0.000    11.345    design_1_i/AlgM_0/U0/ARG3__0_i_626_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.462 r  design_1_i/AlgM_0/U0/ARG3__0_i_449/CO[3]
                         net (fo=1, routed)           0.000    11.462    design_1_i/AlgM_0/U0/ARG3__0_i_449_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.579 r  design_1_i/AlgM_0/U0/ARG3__0_i_295/CO[3]
                         net (fo=1, routed)           0.000    11.579    design_1_i/AlgM_0/U0/ARG3__0_i_295_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  design_1_i/AlgM_0/U0/ARG3__0_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.696    design_1_i/AlgM_0/U0/ARG3__0_i_175_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.853 r  design_1_i/AlgM_0/U0/ARG3__0_i_91/CO[1]
                         net (fo=36, routed)          1.069    12.921    design_1_i/AlgM_0/U0/ARG00_in[31]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    13.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1365/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/AlgM_0/U0/ARG3__0_i_1365_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/AlgM_0/U0/ARG3__0_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/AlgM_0/U0/ARG3__0_i_1216_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/AlgM_0/U0/ARG3__0_i_1024/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/AlgM_0/U0/ARG3__0_i_1024_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/AlgM_0/U0/ARG3__0_i_826/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/AlgM_0/U0/ARG3__0_i_826_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/AlgM_0/U0/ARG3__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/AlgM_0/U0/ARG3__0_i_631_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_454/CO[3]
                         net (fo=1, routed)           0.000    14.279    design_1_i/AlgM_0/U0/ARG3__0_i_454_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.393 r  design_1_i/AlgM_0/U0/ARG3__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    14.393    design_1_i/AlgM_0/U0/ARG3__0_i_300_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.507 r  design_1_i/AlgM_0/U0/ARG3__0_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.507    design_1_i/AlgM_0/U0/ARG3__0_i_178_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_92/CO[1]
                         net (fo=36, routed)          0.807    15.471    design_1_i/AlgM_0/U0/ARG00_in[30]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    15.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1450/O
                         net (fo=1, routed)           0.000    15.800    design_1_i/AlgM_0/U0/ARG3__0_i_1450_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1370/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_1_i/AlgM_0/U0/ARG3__0_i_1370_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1221/CO[3]
                         net (fo=1, routed)           0.000    16.464    design_1_i/AlgM_0/U0/ARG3__0_i_1221_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1029/CO[3]
                         net (fo=1, routed)           0.000    16.578    design_1_i/AlgM_0/U0/ARG3__0_i_1029_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_831/CO[3]
                         net (fo=1, routed)           0.000    16.692    design_1_i/AlgM_0/U0/ARG3__0_i_831_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_636/CO[3]
                         net (fo=1, routed)           0.000    16.806    design_1_i/AlgM_0/U0/ARG3__0_i_636_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_459/CO[3]
                         net (fo=1, routed)           0.000    16.920    design_1_i/AlgM_0/U0/ARG3__0_i_459_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.034    design_1_i/AlgM_0/U0/ARG3__0_i_305_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    17.148    design_1_i/AlgM_0/U0/ARG3__0_i_181_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_93/CO[1]
                         net (fo=36, routed)          0.937    18.242    design_1_i/AlgM_0/U0/ARG00_in[29]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_1487/O
                         net (fo=1, routed)           0.000    18.571    design_1_i/AlgM_0/U0/ARG3__0_i_1487_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.121 r  design_1_i/AlgM_0/U0/ARG3__0_i_1422/CO[3]
                         net (fo=1, routed)           0.000    19.121    design_1_i/AlgM_0/U0/ARG3__0_i_1422_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.235 r  design_1_i/AlgM_0/U0/ARG3__0_i_1340/CO[3]
                         net (fo=1, routed)           0.000    19.235    design_1_i/AlgM_0/U0/ARG3__0_i_1340_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  design_1_i/AlgM_0/U0/ARG3__0_i_1191/CO[3]
                         net (fo=1, routed)           0.000    19.349    design_1_i/AlgM_0/U0/ARG3__0_i_1191_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.463 r  design_1_i/AlgM_0/U0/ARG3__0_i_999/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/AlgM_0/U0/ARG3__0_i_999_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  design_1_i/AlgM_0/U0/ARG3__0_i_801/CO[3]
                         net (fo=1, routed)           0.000    19.577    design_1_i/AlgM_0/U0/ARG3__0_i_801_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  design_1_i/AlgM_0/U0/ARG3__0_i_606/CO[3]
                         net (fo=1, routed)           0.000    19.691    design_1_i/AlgM_0/U0/ARG3__0_i_606_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_429/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/AlgM_0/U0/ARG3__0_i_429_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  design_1_i/AlgM_0/U0/ARG3__0_i_283/CO[3]
                         net (fo=1, routed)           0.000    19.919    design_1_i/AlgM_0/U0/ARG3__0_i_283_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.076 r  design_1_i/AlgM_0/U0/ARG3__0_i_171/CO[1]
                         net (fo=36, routed)          0.912    20.987    design_1_i/AlgM_0/U0/ARG00_in[28]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.316 r  design_1_i/AlgM_0/U0/ARG3__0_i_1490/O
                         net (fo=1, routed)           0.000    21.316    design_1_i/AlgM_0/U0/ARG3__0_i_1490_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.849 r  design_1_i/AlgM_0/U0/ARG3__0_i_1427/CO[3]
                         net (fo=1, routed)           0.000    21.849    design_1_i/AlgM_0/U0/ARG3__0_i_1427_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  design_1_i/AlgM_0/U0/ARG3__0_i_1345/CO[3]
                         net (fo=1, routed)           0.000    21.966    design_1_i/AlgM_0/U0/ARG3__0_i_1345_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  design_1_i/AlgM_0/U0/ARG3__0_i_1196/CO[3]
                         net (fo=1, routed)           0.000    22.083    design_1_i/AlgM_0/U0/ARG3__0_i_1196_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.200 r  design_1_i/AlgM_0/U0/ARG3__0_i_1004/CO[3]
                         net (fo=1, routed)           0.000    22.200    design_1_i/AlgM_0/U0/ARG3__0_i_1004_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.317 r  design_1_i/AlgM_0/U0/ARG3__0_i_806/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/AlgM_0/U0/ARG3__0_i_806_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/AlgM_0/U0/ARG3__0_i_611/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/AlgM_0/U0/ARG3__0_i_611_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/AlgM_0/U0/ARG3__0_i_434/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/AlgM_0/U0/ARG3__0_i_434_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_286/CO[3]
                         net (fo=1, routed)           0.000    22.668    design_1_i/AlgM_0/U0/ARG3__0_i_286_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_172/CO[1]
                         net (fo=36, routed)          1.044    23.869    design_1_i/AlgM_0/U0/ARG00_in[27]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.332    24.201 r  design_1_i/AlgM_0/U0/ARG3__0_i_1436/O
                         net (fo=1, routed)           0.000    24.201    design_1_i/AlgM_0/U0/ARG3__0_i_1436_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.733 r  design_1_i/AlgM_0/U0/ARG3__0_i_1350/CO[3]
                         net (fo=1, routed)           0.000    24.733    design_1_i/AlgM_0/U0/ARG3__0_i_1350_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.847 r  design_1_i/AlgM_0/U0/ARG3__0_i_1201/CO[3]
                         net (fo=1, routed)           0.000    24.847    design_1_i/AlgM_0/U0/ARG3__0_i_1201_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.961 r  design_1_i/AlgM_0/U0/ARG3__0_i_1009/CO[3]
                         net (fo=1, routed)           0.000    24.961    design_1_i/AlgM_0/U0/ARG3__0_i_1009_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.075 r  design_1_i/AlgM_0/U0/ARG3__0_i_811/CO[3]
                         net (fo=1, routed)           0.000    25.075    design_1_i/AlgM_0/U0/ARG3__0_i_811_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_616/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/AlgM_0/U0/ARG3__0_i_616_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_439/CO[3]
                         net (fo=1, routed)           0.000    25.303    design_1_i/AlgM_0/U0/ARG3__0_i_439_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.417    design_1_i/AlgM_0/U0/ARG3__0_i_289_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.574 r  design_1_i/AlgM_0/U0/ARG3__0_i_173/CO[1]
                         net (fo=36, routed)          1.046    26.621    design_1_i/AlgM_0/U0/ARG00_in[26]
    SLICE_X42Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.421 r  design_1_i/AlgM_0/U0/ARG3__0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    27.421    design_1_i/AlgM_0/U0/ARG3__0_i_1437_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.538 r  design_1_i/AlgM_0/U0/ARG3__0_i_1355/CO[3]
                         net (fo=1, routed)           0.000    27.538    design_1_i/AlgM_0/U0/ARG3__0_i_1355_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.655 r  design_1_i/AlgM_0/U0/ARG3__0_i_1206/CO[3]
                         net (fo=1, routed)           0.000    27.655    design_1_i/AlgM_0/U0/ARG3__0_i_1206_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.772 r  design_1_i/AlgM_0/U0/ARG3__0_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.772    design_1_i/AlgM_0/U0/ARG3__0_i_1014_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.889 r  design_1_i/AlgM_0/U0/ARG3__0_i_816/CO[3]
                         net (fo=1, routed)           0.000    27.889    design_1_i/AlgM_0/U0/ARG3__0_i_816_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.006 r  design_1_i/AlgM_0/U0/ARG3__0_i_621/CO[3]
                         net (fo=1, routed)           0.009    28.015    design_1_i/AlgM_0/U0/ARG3__0_i_621_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.132    design_1_i/AlgM_0/U0/ARG3__0_i_444_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_292/CO[3]
                         net (fo=1, routed)           0.000    28.249    design_1_i/AlgM_0/U0/ARG3__0_i_292_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_174/CO[1]
                         net (fo=36, routed)          0.890    29.296    design_1_i/AlgM_0/U0/ARG00_in[25]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.628 r  design_1_i/AlgM_0/U0/ARG3__0_i_1502/O
                         net (fo=1, routed)           0.000    29.628    design_1_i/AlgM_0/U0/ARG3__0_i_1502_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  design_1_i/AlgM_0/U0/ARG3__0_i_1466/CO[3]
                         net (fo=1, routed)           0.000    30.178    design_1_i/AlgM_0/U0/ARG3__0_i_1466_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  design_1_i/AlgM_0/U0/ARG3__0_i_1402/CO[3]
                         net (fo=1, routed)           0.000    30.292    design_1_i/AlgM_0/U0/ARG3__0_i_1402_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_1320/CO[3]
                         net (fo=1, routed)           0.000    30.406    design_1_i/AlgM_0/U0/ARG3__0_i_1320_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    30.520    design_1_i/AlgM_0/U0/ARG3__0_i_1171_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  design_1_i/AlgM_0/U0/ARG3__0_i_979/CO[3]
                         net (fo=1, routed)           0.000    30.634    design_1_i/AlgM_0/U0/ARG3__0_i_979_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  design_1_i/AlgM_0/U0/ARG3__0_i_781/CO[3]
                         net (fo=1, routed)           0.009    30.757    design_1_i/AlgM_0/U0/ARG3__0_i_781_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.871    design_1_i/AlgM_0/U0/ARG3__0_i_586_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.985 r  design_1_i/AlgM_0/U0/ARG3__0_i_417/CO[3]
                         net (fo=1, routed)           0.000    30.985    design_1_i/AlgM_0/U0/ARG3__0_i_417_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.142 r  design_1_i/AlgM_0/U0/ARG3__0_i_279/CO[1]
                         net (fo=36, routed)          0.930    32.071    design_1_i/AlgM_0/U0/ARG00_in[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.400 r  design_1_i/AlgM_0/U0/ARG3__0_i_1505/O
                         net (fo=1, routed)           0.000    32.400    design_1_i/AlgM_0/U0/ARG3__0_i_1505_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.933 r  design_1_i/AlgM_0/U0/ARG3__0_i_1471/CO[3]
                         net (fo=1, routed)           0.000    32.933    design_1_i/AlgM_0/U0/ARG3__0_i_1471_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1407/CO[3]
                         net (fo=1, routed)           0.009    33.059    design_1_i/AlgM_0/U0/ARG3__0_i_1407_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  design_1_i/AlgM_0/U0/ARG3__0_i_1325/CO[3]
                         net (fo=1, routed)           0.000    33.176    design_1_i/AlgM_0/U0/ARG3__0_i_1325_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.293 r  design_1_i/AlgM_0/U0/ARG3__0_i_1176/CO[3]
                         net (fo=1, routed)           0.000    33.293    design_1_i/AlgM_0/U0/ARG3__0_i_1176_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.410 r  design_1_i/AlgM_0/U0/ARG3__0_i_984/CO[3]
                         net (fo=1, routed)           0.000    33.410    design_1_i/AlgM_0/U0/ARG3__0_i_984_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  design_1_i/AlgM_0/U0/ARG3__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    33.527    design_1_i/AlgM_0/U0/ARG3__0_i_786_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  design_1_i/AlgM_0/U0/ARG3__0_i_591/CO[3]
                         net (fo=1, routed)           0.000    33.644    design_1_i/AlgM_0/U0/ARG3__0_i_591_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.761 r  design_1_i/AlgM_0/U0/ARG3__0_i_420/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/AlgM_0/U0/ARG3__0_i_420_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.918 r  design_1_i/AlgM_0/U0/ARG3__0_i_280/CO[1]
                         net (fo=36, routed)          1.040    34.958    design_1_i/AlgM_0/U0/ARG00_in[23]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.332    35.290 r  design_1_i/AlgM_0/U0/ARG3__0_i_1480/O
                         net (fo=1, routed)           0.000    35.290    design_1_i/AlgM_0/U0/ARG3__0_i_1480_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.822 r  design_1_i/AlgM_0/U0/ARG3__0_i_1412/CO[3]
                         net (fo=1, routed)           0.000    35.822    design_1_i/AlgM_0/U0/ARG3__0_i_1412_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  design_1_i/AlgM_0/U0/ARG3__0_i_1330/CO[3]
                         net (fo=1, routed)           0.000    35.936    design_1_i/AlgM_0/U0/ARG3__0_i_1330_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    36.050    design_1_i/AlgM_0/U0/ARG3__0_i_1181_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_989/CO[3]
                         net (fo=1, routed)           0.000    36.164    design_1_i/AlgM_0/U0/ARG3__0_i_989_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_791/CO[3]
                         net (fo=1, routed)           0.000    36.278    design_1_i/AlgM_0/U0/ARG3__0_i_791_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    36.392    design_1_i/AlgM_0/U0/ARG3__0_i_596_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_423/CO[3]
                         net (fo=1, routed)           0.000    36.506    design_1_i/AlgM_0/U0/ARG3__0_i_423_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.663 r  design_1_i/AlgM_0/U0/ARG3__0_i_281/CO[1]
                         net (fo=36, routed)          0.807    37.471    design_1_i/AlgM_0/U0/ARG00_in[22]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.329    37.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1499/O
                         net (fo=1, routed)           0.000    37.800    design_1_i/AlgM_0/U0/ARG3__0_i_1499_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1458/CO[3]
                         net (fo=1, routed)           0.000    38.350    design_1_i/AlgM_0/U0/ARG3__0_i_1458_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    38.464    design_1_i/AlgM_0/U0/ARG3__0_i_1417_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1335/CO[3]
                         net (fo=1, routed)           0.000    38.578    design_1_i/AlgM_0/U0/ARG3__0_i_1335_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_1186/CO[3]
                         net (fo=1, routed)           0.000    38.692    design_1_i/AlgM_0/U0/ARG3__0_i_1186_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_994/CO[3]
                         net (fo=1, routed)           0.000    38.806    design_1_i/AlgM_0/U0/ARG3__0_i_994_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_796/CO[3]
                         net (fo=1, routed)           0.000    38.920    design_1_i/AlgM_0/U0/ARG3__0_i_796_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_601/CO[3]
                         net (fo=1, routed)           0.000    39.034    design_1_i/AlgM_0/U0/ARG3__0_i_601_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_426/CO[3]
                         net (fo=1, routed)           0.000    39.148    design_1_i/AlgM_0/U0/ARG3__0_i_426_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_282/CO[1]
                         net (fo=36, routed)          0.817    40.122    design_1_i/AlgM_0/U0/ARG00_in[21]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1465/O
                         net (fo=1, routed)           0.000    40.451    design_1_i/AlgM_0/U0/ARG3__0_i_1465_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1393/CO[3]
                         net (fo=1, routed)           0.000    40.984    design_1_i/AlgM_0/U0/ARG3__0_i_1393_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    41.101    design_1_i/AlgM_0/U0/ARG3__0_i_1388_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_1383/CO[3]
                         net (fo=1, routed)           0.000    41.218    design_1_i/AlgM_0/U0/ARG3__0_i_1383_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_1311/CO[3]
                         net (fo=1, routed)           0.000    41.335    design_1_i/AlgM_0/U0/ARG3__0_i_1311_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_1157/CO[3]
                         net (fo=1, routed)           0.000    41.452    design_1_i/AlgM_0/U0/ARG3__0_i_1157_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_960/CO[3]
                         net (fo=1, routed)           0.000    41.569    design_1_i/AlgM_0/U0/ARG3__0_i_960_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_761/CO[3]
                         net (fo=1, routed)           0.000    41.686    design_1_i/AlgM_0/U0/ARG3__0_i_761_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_574/CO[3]
                         net (fo=1, routed)           0.000    41.803    design_1_i/AlgM_0/U0/ARG3__0_i_574_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_413/CO[1]
                         net (fo=36, routed)          0.773    42.733    design_1_i/AlgM_0/U0/ARG00_in[20]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.332    43.065 r  design_1_i/AlgM_0/U0/ARG3__0_i_1453/O
                         net (fo=1, routed)           0.000    43.065    design_1_i/AlgM_0/U0/ARG3__0_i_1453_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.615 r  design_1_i/AlgM_0/U0/ARG3__0_i_1375/CO[3]
                         net (fo=1, routed)           0.000    43.615    design_1_i/AlgM_0/U0/ARG3__0_i_1375_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  design_1_i/AlgM_0/U0/ARG3__0_i_1273/CO[3]
                         net (fo=1, routed)           0.000    43.729    design_1_i/AlgM_0/U0/ARG3__0_i_1273_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  design_1_i/AlgM_0/U0/ARG3__0_i_1268/CO[3]
                         net (fo=1, routed)           0.000    43.843    design_1_i/AlgM_0/U0/ARG3__0_i_1268_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.957 r  design_1_i/AlgM_0/U0/ARG3__0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    43.957    design_1_i/AlgM_0/U0/ARG3__0_i_1263_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.071 r  design_1_i/AlgM_0/U0/ARG3__0_i_1162/CO[3]
                         net (fo=1, routed)           0.000    44.071    design_1_i/AlgM_0/U0/ARG3__0_i_1162_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.185 r  design_1_i/AlgM_0/U0/ARG3__0_i_965/CO[3]
                         net (fo=1, routed)           0.000    44.185    design_1_i/AlgM_0/U0/ARG3__0_i_965_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.299 r  design_1_i/AlgM_0/U0/ARG3__0_i_766/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/AlgM_0/U0/ARG3__0_i_766_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.413 r  design_1_i/AlgM_0/U0/ARG3__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    44.413    design_1_i/AlgM_0/U0/ARG3__0_i_577_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_414/CO[1]
                         net (fo=36, routed)          1.043    45.613    design_1_i/AlgM_0/U0/ARG00_in[19]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.329    45.942 r  design_1_i/AlgM_0/U0/ARG3__0_i_1382/O
                         net (fo=1, routed)           0.000    45.942    design_1_i/AlgM_0/U0/ARG3__0_i_1382_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.475 r  design_1_i/AlgM_0/U0/ARG3__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    46.475    design_1_i/AlgM_0/U0/ARG3__0_i_1255_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.592 r  design_1_i/AlgM_0/U0/ARG3__0_i_1250/CO[3]
                         net (fo=1, routed)           0.000    46.592    design_1_i/AlgM_0/U0/ARG3__0_i_1250_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1095/CO[3]
                         net (fo=1, routed)           0.000    46.709    design_1_i/AlgM_0/U0/ARG3__0_i_1095_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.826 r  design_1_i/AlgM_0/U0/ARG3__0_i_1090/CO[3]
                         net (fo=1, routed)           0.000    46.826    design_1_i/AlgM_0/U0/ARG3__0_i_1090_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    46.943    design_1_i/AlgM_0/U0/ARG3__0_i_1085_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.060 r  design_1_i/AlgM_0/U0/ARG3__0_i_970/CO[3]
                         net (fo=1, routed)           0.000    47.060    design_1_i/AlgM_0/U0/ARG3__0_i_970_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.177 r  design_1_i/AlgM_0/U0/ARG3__0_i_771/CO[3]
                         net (fo=1, routed)           0.000    47.177    design_1_i/AlgM_0/U0/ARG3__0_i_771_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_580/CO[3]
                         net (fo=1, routed)           0.000    47.294    design_1_i/AlgM_0/U0/ARG3__0_i_580_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_415/CO[1]
                         net (fo=36, routed)          0.788    48.240    design_1_i/AlgM_0/U0/ARG00_in[18]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.332    48.572 r  design_1_i/AlgM_0/U0/ARG3__0_i_1262/O
                         net (fo=1, routed)           0.000    48.572    design_1_i/AlgM_0/U0/ARG3__0_i_1262_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.122 r  design_1_i/AlgM_0/U0/ARG3__0_i_1080/CO[3]
                         net (fo=1, routed)           0.000    49.122    design_1_i/AlgM_0/U0/ARG3__0_i_1080_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.236 r  design_1_i/AlgM_0/U0/ARG3__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    49.236    design_1_i/AlgM_0/U0/ARG3__0_i_1075_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1070/CO[3]
                         net (fo=1, routed)           0.000    49.350    design_1_i/AlgM_0/U0/ARG3__0_i_1070_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_896/CO[3]
                         net (fo=1, routed)           0.000    49.464    design_1_i/AlgM_0/U0/ARG3__0_i_896_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_891/CO[3]
                         net (fo=1, routed)           0.000    49.578    design_1_i/AlgM_0/U0/ARG3__0_i_891_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_886/CO[3]
                         net (fo=1, routed)           0.000    49.692    design_1_i/AlgM_0/U0/ARG3__0_i_886_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_776/CO[3]
                         net (fo=1, routed)           0.000    49.806    design_1_i/AlgM_0/U0/ARG3__0_i_776_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_583/CO[3]
                         net (fo=1, routed)           0.000    49.920    design_1_i/AlgM_0/U0/ARG3__0_i_583_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.077 r  design_1_i/AlgM_0/U0/ARG3__0_i_416/CO[1]
                         net (fo=36, routed)          1.046    51.122    design_1_i/AlgM_0/U0/ARG00_in[17]
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1249/O
                         net (fo=1, routed)           0.000    51.451    design_1_i/AlgM_0/U0/ARG3__0_i_1249_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1065/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/AlgM_0/U0/ARG3__0_i_1065_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_877/CO[3]
                         net (fo=1, routed)           0.000    52.101    design_1_i/AlgM_0/U0/ARG3__0_i_877_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_872/CO[3]
                         net (fo=1, routed)           0.000    52.218    design_1_i/AlgM_0/U0/ARG3__0_i_872_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_867/CO[3]
                         net (fo=1, routed)           0.000    52.335    design_1_i/AlgM_0/U0/ARG3__0_i_867_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_695/CO[3]
                         net (fo=1, routed)           0.000    52.452    design_1_i/AlgM_0/U0/ARG3__0_i_695_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_690/CO[3]
                         net (fo=1, routed)           0.000    52.569    design_1_i/AlgM_0/U0/ARG3__0_i_690_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_685/CO[3]
                         net (fo=1, routed)           0.000    52.686    design_1_i/AlgM_0/U0/ARG3__0_i_685_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    52.803    design_1_i/AlgM_0/U0/ARG3__0_i_682_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_573/CO[1]
                         net (fo=36, routed)          0.864    53.824    design_1_i/AlgM_0/U0/ARG00_in[16]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.332    54.156 r  design_1_i/AlgM_0/U0/ARG3__0_i_1246/O
                         net (fo=1, routed)           0.000    54.156    design_1_i/AlgM_0/U0/ARG3__0_i_1246_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.689 r  design_1_i/AlgM_0/U0/ARG3__0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    54.689    design_1_i/AlgM_0/U0/ARG3__0_i_1060_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.806    design_1_i/AlgM_0/U0/ARG3__0_i_862_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.923 r  design_1_i/AlgM_0/U0/ARG3__0_i_677/CO[3]
                         net (fo=1, routed)           0.000    54.923    design_1_i/AlgM_0/U0/ARG3__0_i_677_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.040 r  design_1_i/AlgM_0/U0/ARG3__0_i_672/CO[3]
                         net (fo=1, routed)           0.000    55.040    design_1_i/AlgM_0/U0/ARG3__0_i_672_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.157 r  design_1_i/AlgM_0/U0/ARG3__0_i_667/CO[3]
                         net (fo=1, routed)           0.000    55.157    design_1_i/AlgM_0/U0/ARG3__0_i_667_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.274 r  design_1_i/AlgM_0/U0/ARG3__0_i_509/CO[3]
                         net (fo=1, routed)           0.000    55.274    design_1_i/AlgM_0/U0/ARG3__0_i_509_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.391 r  design_1_i/AlgM_0/U0/ARG3__0_i_504/CO[3]
                         net (fo=1, routed)           0.001    55.392    design_1_i/AlgM_0/U0/ARG3__0_i_504_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.509 r  design_1_i/AlgM_0/U0/ARG3__0_i_501/CO[3]
                         net (fo=1, routed)           0.000    55.509    design_1_i/AlgM_0/U0/ARG3__0_i_501_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.666 r  design_1_i/AlgM_0/U0/ARG3__0_i_500/CO[1]
                         net (fo=36, routed)          1.049    56.715    design_1_i/AlgM_0/U0/ARG00_in[15]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    57.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_1243/O
                         net (fo=1, routed)           0.000    57.047    design_1_i/AlgM_0/U0/ARG3__0_i_1243_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.597 r  design_1_i/AlgM_0/U0/ARG3__0_i_1055/CO[3]
                         net (fo=1, routed)           0.000    57.597    design_1_i/AlgM_0/U0/ARG3__0_i_1055_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_857/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/AlgM_0/U0/ARG3__0_i_857_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_662/CO[3]
                         net (fo=1, routed)           0.000    57.825    design_1_i/AlgM_0/U0/ARG3__0_i_662_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.939 r  design_1_i/AlgM_0/U0/ARG3__0_i_495/CO[3]
                         net (fo=1, routed)           0.000    57.939    design_1_i/AlgM_0/U0/ARG3__0_i_495_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.053 r  design_1_i/AlgM_0/U0/ARG3__0_i_490/CO[3]
                         net (fo=1, routed)           0.000    58.053    design_1_i/AlgM_0/U0/ARG3__0_i_490_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.167 r  design_1_i/AlgM_0/U0/ARG3__0_i_485/CO[3]
                         net (fo=1, routed)           0.000    58.167    design_1_i/AlgM_0/U0/ARG3__0_i_485_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_345/CO[3]
                         net (fo=1, routed)           0.001    58.282    design_1_i/AlgM_0/U0/ARG3__0_i_345_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_342/CO[3]
                         net (fo=1, routed)           0.000    58.396    design_1_i/AlgM_0/U0/ARG3__0_i_342_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.553 r  design_1_i/AlgM_0/U0/ARG3__0_i_341/CO[1]
                         net (fo=36, routed)          1.062    59.615    design_1_i/AlgM_0/U0/ARG00_in[14]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    59.944 r  design_1_i/AlgM_0/U0/ARG3__0_i_1240/O
                         net (fo=1, routed)           0.000    59.944    design_1_i/AlgM_0/U0/ARG3__0_i_1240_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_1050/CO[3]
                         net (fo=1, routed)           0.000    60.477    design_1_i/AlgM_0/U0/ARG3__0_i_1050_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.594 r  design_1_i/AlgM_0/U0/ARG3__0_i_852/CO[3]
                         net (fo=1, routed)           0.000    60.594    design_1_i/AlgM_0/U0/ARG3__0_i_852_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_657/CO[3]
                         net (fo=1, routed)           0.000    60.711    design_1_i/AlgM_0/U0/ARG3__0_i_657_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.828 r  design_1_i/AlgM_0/U0/ARG3__0_i_480/CO[3]
                         net (fo=1, routed)           0.000    60.828    design_1_i/AlgM_0/U0/ARG3__0_i_480_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.945 r  design_1_i/AlgM_0/U0/ARG3__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    60.945    design_1_i/AlgM_0/U0/ARG3__0_i_336_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.062 r  design_1_i/AlgM_0/U0/ARG3__0_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.062    design_1_i/AlgM_0/U0/ARG3__0_i_331_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.179 r  design_1_i/AlgM_0/U0/ARG3__0_i_326/CO[3]
                         net (fo=1, routed)           0.000    61.179    design_1_i/AlgM_0/U0/ARG3__0_i_326_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.296 r  design_1_i/AlgM_0/U0/ARG3__0_i_212/CO[3]
                         net (fo=1, routed)           0.000    61.296    design_1_i/AlgM_0/U0/ARG3__0_i_212_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.453 r  design_1_i/AlgM_0/U0/ARG3__0_i_211/CO[1]
                         net (fo=36, routed)          0.948    62.401    design_1_i/AlgM_0/U0/ARG00_in[13]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    63.189    design_1_i/AlgM_0/U0/ARG3__0_i_1045_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_847/CO[3]
                         net (fo=1, routed)           0.000    63.303    design_1_i/AlgM_0/U0/ARG3__0_i_847_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_652/CO[3]
                         net (fo=1, routed)           0.000    63.417    design_1_i/AlgM_0/U0/ARG3__0_i_652_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.531 r  design_1_i/AlgM_0/U0/ARG3__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    63.531    design_1_i/AlgM_0/U0/ARG3__0_i_475_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.645 r  design_1_i/AlgM_0/U0/ARG3__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/AlgM_0/U0/ARG3__0_i_321_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.759 r  design_1_i/AlgM_0/U0/ARG3__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    63.759    design_1_i/AlgM_0/U0/ARG3__0_i_203_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  design_1_i/AlgM_0/U0/ARG3__0_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.873    design_1_i/AlgM_0/U0/ARG3__0_i_198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  design_1_i/AlgM_0/U0/ARG3__0_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.987    design_1_i/AlgM_0/U0/ARG3__0_i_195_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.144 r  design_1_i/AlgM_0/U0/ARG3__0_i_110/CO[1]
                         net (fo=36, routed)          0.883    65.028    design_1_i/AlgM_0/U0/ARG00_in[12]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    65.357 r  design_1_i/AlgM_0/U0/ARG3__0_i_1234/O
                         net (fo=1, routed)           0.000    65.357    design_1_i/AlgM_0/U0/ARG3__0_i_1234_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.907 r  design_1_i/AlgM_0/U0/ARG3__0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    65.907    design_1_i/AlgM_0/U0/ARG3__0_i_1040_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.021 r  design_1_i/AlgM_0/U0/ARG3__0_i_842/CO[3]
                         net (fo=1, routed)           0.000    66.021    design_1_i/AlgM_0/U0/ARG3__0_i_842_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.135 r  design_1_i/AlgM_0/U0/ARG3__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    66.135    design_1_i/AlgM_0/U0/ARG3__0_i_647_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    66.249    design_1_i/AlgM_0/U0/ARG3__0_i_470_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.363 r  design_1_i/AlgM_0/U0/ARG3__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    66.363    design_1_i/AlgM_0/U0/ARG3__0_i_316_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_190/CO[3]
                         net (fo=1, routed)           0.001    66.477    design_1_i/AlgM_0/U0/ARG3__0_i_190_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.591 r  design_1_i/AlgM_0/U0/ARG3__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    66.591    design_1_i/AlgM_0/U0/ARG3__0_i_104_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.705 r  design_1_i/AlgM_0/U0/ARG3__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    66.705    design_1_i/AlgM_0/U0/ARG3__0_i_101_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.862 r  design_1_i/AlgM_0/U0/ARG3__0_i_100/CO[1]
                         net (fo=36, routed)          0.927    67.789    design_1_i/AlgM_0/U0/ARG00_in[11]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    68.118 r  design_1_i/AlgM_0/U0/ARG3__0_i_1231/O
                         net (fo=1, routed)           0.000    68.118    design_1_i/AlgM_0/U0/ARG3__0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/AlgM_0/U0/ARG3__0_i_1035_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  design_1_i/AlgM_0/U0/ARG3__0_i_837/CO[3]
                         net (fo=1, routed)           0.000    68.782    design_1_i/AlgM_0/U0/ARG3__0_i_837_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_642/CO[3]
                         net (fo=1, routed)           0.000    68.896    design_1_i/AlgM_0/U0/ARG3__0_i_642_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  design_1_i/AlgM_0/U0/ARG3__0_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.010    design_1_i/AlgM_0/U0/ARG3__0_i_465_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  design_1_i/AlgM_0/U0/ARG3__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    69.124    design_1_i/AlgM_0/U0/ARG3__0_i_311_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.238 r  design_1_i/AlgM_0/U0/ARG3__0_i_185/CO[3]
                         net (fo=1, routed)           0.000    69.238    design_1_i/AlgM_0/U0/ARG3__0_i_185_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.352 r  design_1_i/AlgM_0/U0/ARG3__0_i_95/CO[3]
                         net (fo=1, routed)           0.001    69.352    design_1_i/AlgM_0/U0/ARG3__0_i_95_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.466 r  design_1_i/AlgM_0/U0/ARG3__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.466    design_1_i/AlgM_0/U0/ARG3__0_i_35_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.623 r  design_1_i/AlgM_0/U0/ARG3__0_i_34/CO[1]
                         net (fo=36, routed)          0.577    70.201    design_1_i/AlgM_0/U0/ARG00_in[10]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.329    70.530 r  design_1_i/AlgM_0/U0/ARG3__0_i_1228/O
                         net (fo=1, routed)           0.000    70.530    design_1_i/AlgM_0/U0/ARG3__0_i_1228_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.080 r  design_1_i/AlgM_0/U0/ARG3__0_i_1034/CO[3]
                         net (fo=1, routed)           0.000    71.080    design_1_i/AlgM_0/U0/ARG3__0_i_1034_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.194 r  design_1_i/AlgM_0/U0/ARG3__0_i_836/CO[3]
                         net (fo=1, routed)           0.000    71.194    design_1_i/AlgM_0/U0/ARG3__0_i_836_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.308 r  design_1_i/AlgM_0/U0/ARG3__0_i_641/CO[3]
                         net (fo=1, routed)           0.000    71.308    design_1_i/AlgM_0/U0/ARG3__0_i_641_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.422 r  design_1_i/AlgM_0/U0/ARG3__0_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.422    design_1_i/AlgM_0/U0/ARG3__0_i_464_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.536 r  design_1_i/AlgM_0/U0/ARG3__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    71.536    design_1_i/AlgM_0/U0/ARG3__0_i_310_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.650 r  design_1_i/AlgM_0/U0/ARG3__0_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.650    design_1_i/AlgM_0/U0/ARG3__0_i_184_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.764 r  design_1_i/AlgM_0/U0/ARG3__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.764    design_1_i/AlgM_0/U0/ARG3__0_i_94_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.878 r  design_1_i/AlgM_0/U0/ARG3__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.878    design_1_i/AlgM_0/U0/ARG3__0_i_33_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.035 r  design_1_i/AlgM_0/U0/ARG3__0_i_14/CO[1]
                         net (fo=37, routed)          0.977    73.011    design_1_i/AlgM_0/U0/ARG00_in[9]
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.811 r  design_1_i/AlgM_0/U0/ARG3__0_i_1100/CO[3]
                         net (fo=1, routed)           0.000    73.811    design_1_i/AlgM_0/U0/ARG3__0_i_1100_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.928 r  design_1_i/AlgM_0/U0/ARG3__0_i_901/CO[3]
                         net (fo=1, routed)           0.000    73.928    design_1_i/AlgM_0/U0/ARG3__0_i_901_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.045 r  design_1_i/AlgM_0/U0/ARG3__0_i_700/CO[3]
                         net (fo=1, routed)           0.000    74.045    design_1_i/AlgM_0/U0/ARG3__0_i_700_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  design_1_i/AlgM_0/U0/ARG3__0_i_514/CO[3]
                         net (fo=1, routed)           0.000    74.162    design_1_i/AlgM_0/U0/ARG3__0_i_514_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_350/CO[3]
                         net (fo=1, routed)           0.000    74.279    design_1_i/AlgM_0/U0/ARG3__0_i_350_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_215/CO[3]
                         net (fo=1, routed)           0.000    74.396    design_1_i/AlgM_0/U0/ARG3__0_i_215_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.513    design_1_i/AlgM_0/U0/ARG3__0_i_111_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  design_1_i/AlgM_0/U0/ARG3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.630    design_1_i/AlgM_0/U0/ARG3__0_i_42_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.787 r  design_1_i/AlgM_0/U0/ARG3__0_i_16/CO[1]
                         net (fo=37, routed)          1.035    75.822    design_1_i/AlgM_0/U0/ARG00_in[8]
    SLICE_X41Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.610 r  design_1_i/AlgM_0/U0/ARG3__0_i_1105/CO[3]
                         net (fo=1, routed)           0.000    76.610    design_1_i/AlgM_0/U0/ARG3__0_i_1105_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.724 r  design_1_i/AlgM_0/U0/ARG3__0_i_906/CO[3]
                         net (fo=1, routed)           0.000    76.724    design_1_i/AlgM_0/U0/ARG3__0_i_906_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.838 r  design_1_i/AlgM_0/U0/ARG3__0_i_705/CO[3]
                         net (fo=1, routed)           0.000    76.838    design_1_i/AlgM_0/U0/ARG3__0_i_705_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.952 r  design_1_i/AlgM_0/U0/ARG3__0_i_519/CO[3]
                         net (fo=1, routed)           0.000    76.952    design_1_i/AlgM_0/U0/ARG3__0_i_519_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.066 r  design_1_i/AlgM_0/U0/ARG3__0_i_355/CO[3]
                         net (fo=1, routed)           0.000    77.066    design_1_i/AlgM_0/U0/ARG3__0_i_355_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.180 r  design_1_i/AlgM_0/U0/ARG3__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    77.180    design_1_i/AlgM_0/U0/ARG3__0_i_220_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.294    design_1_i/AlgM_0/U0/ARG3__0_i_116_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.408 r  design_1_i/AlgM_0/U0/ARG3__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.408    design_1_i/AlgM_0/U0/ARG3__0_i_49_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.565 r  design_1_i/AlgM_0/U0/ARG3__0_i_18/CO[1]
                         net (fo=37, routed)          0.891    78.457    design_1_i/AlgM_0/U0/ARG00_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    78.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_1286/O
                         net (fo=1, routed)           0.000    78.786    design_1_i/AlgM_0/U0/ARG3__0_i_1286_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.319 r  design_1_i/AlgM_0/U0/ARG3__0_i_1110/CO[3]
                         net (fo=1, routed)           0.000    79.319    design_1_i/AlgM_0/U0/ARG3__0_i_1110_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_911/CO[3]
                         net (fo=1, routed)           0.000    79.436    design_1_i/AlgM_0/U0/ARG3__0_i_911_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.552 r  design_1_i/AlgM_0/U0/ARG3__0_i_710/CO[3]
                         net (fo=1, routed)           0.000    79.552    design_1_i/AlgM_0/U0/ARG3__0_i_710_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.669 r  design_1_i/AlgM_0/U0/ARG3__0_i_524/CO[3]
                         net (fo=1, routed)           0.000    79.669    design_1_i/AlgM_0/U0/ARG3__0_i_524_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_360/CO[3]
                         net (fo=1, routed)           0.000    79.786    design_1_i/AlgM_0/U0/ARG3__0_i_360_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.903 r  design_1_i/AlgM_0/U0/ARG3__0_i_225/CO[3]
                         net (fo=1, routed)           0.000    79.903    design_1_i/AlgM_0/U0/ARG3__0_i_225_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.020 r  design_1_i/AlgM_0/U0/ARG3__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.020    design_1_i/AlgM_0/U0/ARG3__0_i_121_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.137 r  design_1_i/AlgM_0/U0/ARG3__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.137    design_1_i/AlgM_0/U0/ARG3__0_i_52_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_19/CO[1]
                         net (fo=37, routed)          0.874    81.168    design_1_i/AlgM_0/U0/ARG00_in[6]
    SLICE_X38Y56         LUT3 (Prop_lut3_I0_O)        0.332    81.500 r  design_1_i/AlgM_0/U0/ARG3__0_i_1289/O
                         net (fo=1, routed)           0.000    81.500    design_1_i/AlgM_0/U0/ARG3__0_i_1289_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1115/CO[3]
                         net (fo=1, routed)           0.000    82.050    design_1_i/AlgM_0/U0/ARG3__0_i_1115_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_916/CO[3]
                         net (fo=1, routed)           0.000    82.164    design_1_i/AlgM_0/U0/ARG3__0_i_916_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_715/CO[3]
                         net (fo=1, routed)           0.000    82.278    design_1_i/AlgM_0/U0/ARG3__0_i_715_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    82.392    design_1_i/AlgM_0/U0/ARG3__0_i_529_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_365/CO[3]
                         net (fo=1, routed)           0.000    82.506    design_1_i/AlgM_0/U0/ARG3__0_i_365_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  design_1_i/AlgM_0/U0/ARG3__0_i_230/CO[3]
                         net (fo=1, routed)           0.000    82.620    design_1_i/AlgM_0/U0/ARG3__0_i_230_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  design_1_i/AlgM_0/U0/ARG3__0_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.734    design_1_i/AlgM_0/U0/ARG3__0_i_126_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  design_1_i/AlgM_0/U0/ARG3__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.848    design_1_i/AlgM_0/U0/ARG3__0_i_55_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  design_1_i/AlgM_0/U0/ARG3__0_i_20/CO[1]
                         net (fo=37, routed)          0.798    83.803    design_1_i/AlgM_0/U0/ARG00_in[5]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.329    84.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_1292/O
                         net (fo=1, routed)           0.000    84.132    design_1_i/AlgM_0/U0/ARG3__0_i_1292_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.682 r  design_1_i/AlgM_0/U0/ARG3__0_i_1120/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/AlgM_0/U0/ARG3__0_i_1120_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/AlgM_0/U0/ARG3__0_i_921/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/AlgM_0/U0/ARG3__0_i_921_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/AlgM_0/U0/ARG3__0_i_720/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/AlgM_0/U0/ARG3__0_i_720_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/AlgM_0/U0/ARG3__0_i_534/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/AlgM_0/U0/ARG3__0_i_534_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/AlgM_0/U0/ARG3__0_i_370/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/AlgM_0/U0/ARG3__0_i_370_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/AlgM_0/U0/ARG3__0_i_235/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/AlgM_0/U0/ARG3__0_i_235_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.366 r  design_1_i/AlgM_0/U0/ARG3__0_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.366    design_1_i/AlgM_0/U0/ARG3__0_i_131_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.480 r  design_1_i/AlgM_0/U0/ARG3__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.480    design_1_i/AlgM_0/U0/ARG3__0_i_58_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_21/CO[1]
                         net (fo=37, routed)          0.604    86.241    design_1_i/AlgM_0/U0/ARG00_in[4]
    SLICE_X40Y67         LUT3 (Prop_lut3_I0_O)        0.329    86.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_1295/O
                         net (fo=1, routed)           0.000    86.570    design_1_i/AlgM_0/U0/ARG3__0_i_1295_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.103 r  design_1_i/AlgM_0/U0/ARG3__0_i_1125/CO[3]
                         net (fo=1, routed)           0.000    87.103    design_1_i/AlgM_0/U0/ARG3__0_i_1125_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  design_1_i/AlgM_0/U0/ARG3__0_i_926/CO[3]
                         net (fo=1, routed)           0.000    87.220    design_1_i/AlgM_0/U0/ARG3__0_i_926_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  design_1_i/AlgM_0/U0/ARG3__0_i_725/CO[3]
                         net (fo=1, routed)           0.000    87.337    design_1_i/AlgM_0/U0/ARG3__0_i_725_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  design_1_i/AlgM_0/U0/ARG3__0_i_539/CO[3]
                         net (fo=1, routed)           0.000    87.454    design_1_i/AlgM_0/U0/ARG3__0_i_539_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.571    design_1_i/AlgM_0/U0/ARG3__0_i_375_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.688 r  design_1_i/AlgM_0/U0/ARG3__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    87.688    design_1_i/AlgM_0/U0/ARG3__0_i_240_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.805    design_1_i/AlgM_0/U0/ARG3__0_i_136_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.922 r  design_1_i/AlgM_0/U0/ARG3__0_i_66/CO[3]
                         net (fo=1, routed)           0.009    87.931    design_1_i/AlgM_0/U0/ARG3__0_i_66_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.088 r  design_1_i/AlgM_0/U0/ARG3__0_i_23/CO[1]
                         net (fo=37, routed)          1.218    89.306    design_1_i/AlgM_0/U0/ARG00_in[3]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.094 r  design_1_i/AlgM_0/U0/ARG3__0_i_1130/CO[3]
                         net (fo=1, routed)           0.000    90.094    design_1_i/AlgM_0/U0/ARG3__0_i_1130_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  design_1_i/AlgM_0/U0/ARG3__0_i_931/CO[3]
                         net (fo=1, routed)           0.000    90.208    design_1_i/AlgM_0/U0/ARG3__0_i_931_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  design_1_i/AlgM_0/U0/ARG3__0_i_730/CO[3]
                         net (fo=1, routed)           0.000    90.322    design_1_i/AlgM_0/U0/ARG3__0_i_730_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    90.436    design_1_i/AlgM_0/U0/ARG3__0_i_544_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  design_1_i/AlgM_0/U0/ARG3__0_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.550    design_1_i/AlgM_0/U0/ARG3__0_i_380_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    90.664    design_1_i/AlgM_0/U0/ARG3__0_i_245_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  design_1_i/AlgM_0/U0/ARG3__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.778    design_1_i/AlgM_0/U0/ARG3__0_i_141_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  design_1_i/AlgM_0/U0/ARG3__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.892    design_1_i/AlgM_0/U0/ARG3__0_i_69_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  design_1_i/AlgM_0/U0/ARG3__0_i_24/CO[1]
                         net (fo=37, routed)          1.141    92.190    design_1_i/AlgM_0/U0/ARG00_in[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.329    92.519 r  design_1_i/AlgM_0/U0/ARG3__0_i_1301/O
                         net (fo=1, routed)           0.000    92.519    design_1_i/AlgM_0/U0/ARG3__0_i_1301_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.052 r  design_1_i/AlgM_0/U0/ARG3__0_i_1135/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__0_i_1135_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.169 r  design_1_i/AlgM_0/U0/ARG3__0_i_936/CO[3]
                         net (fo=1, routed)           0.000    93.169    design_1_i/AlgM_0/U0/ARG3__0_i_936_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.286 r  design_1_i/AlgM_0/U0/ARG3__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/AlgM_0/U0/ARG3__0_i_735_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.403 r  design_1_i/AlgM_0/U0/ARG3__0_i_549/CO[3]
                         net (fo=1, routed)           0.000    93.403    design_1_i/AlgM_0/U0/ARG3__0_i_549_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_385/CO[3]
                         net (fo=1, routed)           0.000    93.520    design_1_i/AlgM_0/U0/ARG3__0_i_385_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_250/CO[3]
                         net (fo=1, routed)           0.000    93.637    design_1_i/AlgM_0/U0/ARG3__0_i_250_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  design_1_i/AlgM_0/U0/ARG3__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.754    design_1_i/AlgM_0/U0/ARG3__0_i_146_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.871    design_1_i/AlgM_0/U0/ARG3__0_i_72_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  design_1_i/AlgM_0/U0/ARG3__0_i_25/CO[1]
                         net (fo=37, routed)          1.051    95.079    design_1_i/AlgM_0/U0/ARG00_in[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.332    95.411 r  design_1_i/AlgM_0/U0/ARG3__0_i_1305/O
                         net (fo=1, routed)           0.000    95.411    design_1_i/AlgM_0/U0/ARG3__0_i_1305_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1140/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/AlgM_0/U0/ARG3__0_i_1140_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  design_1_i/AlgM_0/U0/ARG3__0_i_941/CO[3]
                         net (fo=1, routed)           0.000    96.057    design_1_i/AlgM_0/U0/ARG3__0_i_941_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  design_1_i/AlgM_0/U0/ARG3__0_i_740/CO[3]
                         net (fo=1, routed)           0.000    96.171    design_1_i/AlgM_0/U0/ARG3__0_i_740_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  design_1_i/AlgM_0/U0/ARG3__0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.285    design_1_i/AlgM_0/U0/ARG3__0_i_554_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  design_1_i/AlgM_0/U0/ARG3__0_i_390/CO[3]
                         net (fo=1, routed)           0.000    96.399    design_1_i/AlgM_0/U0/ARG3__0_i_390_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    96.513    design_1_i/AlgM_0/U0/ARG3__0_i_255_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.627 r  design_1_i/AlgM_0/U0/ARG3__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.627    design_1_i/AlgM_0/U0/ARG3__0_i_151_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.741 r  design_1_i/AlgM_0/U0/ARG3__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.741    design_1_i/AlgM_0/U0/ARG3__0_i_75_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.012 f  design_1_i/AlgM_0/U0/ARG3__0_i_26/CO[0]
                         net (fo=3, routed)           0.510    97.522    design_1_i/AlgM_0/U0/ARG00_in[0]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.373    97.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_61/O
                         net (fo=1, routed)           0.323    98.218    design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.813 r  design_1_i/AlgM_0/U0/ARG3__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.813    design_1_i/AlgM_0/U0/ARG3__0_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.930 r  design_1_i/AlgM_0/U0/ARG3__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.930    design_1_i/AlgM_0/U0/ARG3__0_i_17_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.047    design_1_i/AlgM_0/U0/ARG3__0_i_15_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    99.164    design_1_i/AlgM_0/U0/ARG3__0_i_274_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_166/CO[3]
                         net (fo=1, routed)           0.000    99.281    design_1_i/AlgM_0/U0/ARG3__0_i_166_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.398 r  design_1_i/AlgM_0/U0/ARG3__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    99.398    design_1_i/AlgM_0/U0/ARG3__0_i_86_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.515 r  design_1_i/AlgM_0/U0/ARG3__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.515    design_1_i/AlgM_0/U0/ARG3__0_i_28_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.830 r  design_1_i/AlgM_0/U0/ARG3__0_i_13/O[3]
                         net (fo=1, routed)           0.287   100.117    design_1_i/AlgM_0/U0/ARG3__0_i_13_n_4
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.307   100.424 r  design_1_i/AlgM_0/U0/ARG3__0_i_1/O
                         net (fo=16, routed)          1.035   101.459    design_1_i/AlgM_0/U0/ARG3__0_i_1_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   105.115 r  design_1_i/AlgM_0/U0/ARG3__0/P[32]
                         net (fo=28, routed)          0.907   106.022    design_1_i/AlgM_0/U0/ARG3__0_n_73
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[0])
                                                      2.098   108.120 r  design_1_i/AlgM_0/U0/ARG2/P[0]
                         net (fo=19, routed)          1.335   109.455    design_1_i/AlgM_0/U0/ARG2_n_105
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.111 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   110.111    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.225 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000   110.225    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.339 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000   110.339    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.453 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000   110.453    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.009   110.576    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.690 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000   110.690    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.804 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.804    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.918 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   110.918    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.032 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000   111.032    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.303 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23/CO[0]
                         net (fo=43, routed)          1.122   112.424    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23_n_3
    SLICE_X40Y82         LUT3 (Prop_lut3_I0_O)        0.373   112.797 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_26/O
                         net (fo=1, routed)           1.214   114.011    design_1_i/AlgM_0/U0/newPos_x[11]_i_26_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.124   114.135 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_14/O
                         net (fo=1, routed)           0.000   114.135    design_1_i/AlgM_0/U0/newPos_x[11]_i_14_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.536 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.536    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.775 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8/O[2]
                         net (fo=18, routed)          0.805   115.580    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8_n_5
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.302   115.882 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_174/O
                         net (fo=1, routed)           0.764   116.646    design_1_i/AlgM_0/U0/newPos_x[21]_i_174_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   117.044 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.378 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120/O[1]
                         net (fo=3, routed)           0.741   118.119    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120_n_6
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.303   118.422 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_88/O
                         net (fo=1, routed)           0.323   118.745    design_1_i/AlgM_0/U0/newPos_x[21]_i_88_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.271 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000   119.271    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.385 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42/CO[3]
                         net (fo=1, routed)           0.000   119.385    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.624 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27/O[2]
                         net (fo=3, routed)           0.849   120.473    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27_n_5
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.302   120.775 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_40/O
                         net (fo=1, routed)           0.000   120.775    design_1_i/AlgM_0/U0/newPos_x[21]_i_40_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.308 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000   121.308    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.562 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19/CO[0]
                         net (fo=27, routed)          0.528   122.090    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19_n_3
    SLICE_X53Y84         LUT5 (Prop_lut5_I3_O)        0.367   122.457 r  design_1_i/AlgM_0/U0/newPos_x[7]_i_18/O
                         net (fo=1, routed)           0.685   123.141    design_1_i/AlgM_0/U0/newPos_x[7]_i_18_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   123.721 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.721    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.034 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.597   124.631    design_1_i/AlgM_0/U0/ARG1__2[8]
    SLICE_X42Y82         LUT6 (Prop_lut6_I4_O)        0.306   124.937 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_6/O
                         net (fo=1, routed)           0.000   124.937    design_1_i/AlgM_0/U0/newPos_x[11]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.450 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.450    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.567    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   125.882 r  design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.687   126.568    design_1_i/AlgM_0/U0/ARG__2[19]
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.333   126.901 r  design_1_i/AlgM_0/U0/newPos_x[19]_i_1/O
                         net (fo=1, routed)           0.000   126.901    design_1_i/AlgM_0/U0/newPos_x[19]_i_1_n_0
    SLICE_X40Y84         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.795    81.835    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X40Y84         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[19]/C
                         clock pessimism              0.490    82.326    
                         clock uncertainty           -0.112    82.214    
    SLICE_X40Y84         FDRE (Setup_fdre_C_D)        0.118    82.332    design_1_i/AlgM_0/U0/newPos_x_reg[19]
  -------------------------------------------------------------------
                         required time                         82.332    
                         arrival time                        -126.901    
  -------------------------------------------------------------------
                         slack                                -44.569    

Slack (VIOLATED) :        -44.524ns  (required time - arrival time)
  Source:                 design_1_i/AlgM_0/U0/ARG3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/AlgM_0/U0/newPos_x_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        127.538ns  (logic 82.858ns (64.967%)  route 44.680ns (35.033%))
  Logic Levels:           365  (CARRY4=327 DSP48E1=3 LUT1=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 81.835 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.101    -0.718    design_1_i/AlgM_0/U0/clk_alg
    DSP48_X2Y9           DSP48E1                                      r  design_1_i/AlgM_0/U0/ARG3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      4.009     3.291 r  design_1_i/AlgM_0/U0/ARG3/P[32]
                         net (fo=12, routed)          0.796     4.087    design_1_i/AlgM_0/U0/ARG3_n_73
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[32])
                                                      2.098     6.185 r  design_1_i/AlgM_0/U0/ARG1/P[32]
                         net (fo=2, routed)           1.290     7.475    design_1_i/AlgM_0/U0/ARG1_n_73
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.001 r  design_1_i/AlgM_0/U0/ARG3__0_i_946/CO[3]
                         net (fo=1, routed)           0.000     8.001    design_1_i/AlgM_0/U0/ARG3__0_i_946_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  design_1_i/AlgM_0/U0/ARG3__0_i_745/CO[3]
                         net (fo=1, routed)           0.000     8.115    design_1_i/AlgM_0/U0/ARG3__0_i_745_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  design_1_i/AlgM_0/U0/ARG3__0_i_559/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/AlgM_0/U0/ARG3__0_i_559_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  design_1_i/AlgM_0/U0/ARG3__0_i_395/CO[3]
                         net (fo=1, routed)           0.000     8.343    design_1_i/AlgM_0/U0/ARG3__0_i_395_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  design_1_i/AlgM_0/U0/ARG3__0_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/AlgM_0/U0/ARG3__0_i_260_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/AlgM_0/U0/ARG3__0_i_156_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/AlgM_0/U0/ARG3__0_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/AlgM_0/U0/ARG3__0_i_77_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  design_1_i/AlgM_0/U0/ARG3__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.799    design_1_i/AlgM_0/U0/ARG3__0_i_27_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.070 r  design_1_i/AlgM_0/U0/ARG3__0_i_12/CO[0]
                         net (fo=37, routed)          0.963    10.033    design_1_i/AlgM_0/U0/ARG00_in[32]
    SLICE_X36Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.877 r  design_1_i/AlgM_0/U0/ARG3__0_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.877    design_1_i/AlgM_0/U0/ARG3__0_i_1360_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.994 r  design_1_i/AlgM_0/U0/ARG3__0_i_1211/CO[3]
                         net (fo=1, routed)           0.000    10.994    design_1_i/AlgM_0/U0/ARG3__0_i_1211_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.111 r  design_1_i/AlgM_0/U0/ARG3__0_i_1019/CO[3]
                         net (fo=1, routed)           0.000    11.111    design_1_i/AlgM_0/U0/ARG3__0_i_1019_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.228 r  design_1_i/AlgM_0/U0/ARG3__0_i_821/CO[3]
                         net (fo=1, routed)           0.000    11.228    design_1_i/AlgM_0/U0/ARG3__0_i_821_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.345 r  design_1_i/AlgM_0/U0/ARG3__0_i_626/CO[3]
                         net (fo=1, routed)           0.000    11.345    design_1_i/AlgM_0/U0/ARG3__0_i_626_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.462 r  design_1_i/AlgM_0/U0/ARG3__0_i_449/CO[3]
                         net (fo=1, routed)           0.000    11.462    design_1_i/AlgM_0/U0/ARG3__0_i_449_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.579 r  design_1_i/AlgM_0/U0/ARG3__0_i_295/CO[3]
                         net (fo=1, routed)           0.000    11.579    design_1_i/AlgM_0/U0/ARG3__0_i_295_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  design_1_i/AlgM_0/U0/ARG3__0_i_175/CO[3]
                         net (fo=1, routed)           0.000    11.696    design_1_i/AlgM_0/U0/ARG3__0_i_175_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.853 r  design_1_i/AlgM_0/U0/ARG3__0_i_91/CO[1]
                         net (fo=36, routed)          1.069    12.921    design_1_i/AlgM_0/U0/ARG00_in[31]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    13.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1365/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/AlgM_0/U0/ARG3__0_i_1365_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.823 r  design_1_i/AlgM_0/U0/ARG3__0_i_1216/CO[3]
                         net (fo=1, routed)           0.000    13.823    design_1_i/AlgM_0/U0/ARG3__0_i_1216_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.937 r  design_1_i/AlgM_0/U0/ARG3__0_i_1024/CO[3]
                         net (fo=1, routed)           0.000    13.937    design_1_i/AlgM_0/U0/ARG3__0_i_1024_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.051 r  design_1_i/AlgM_0/U0/ARG3__0_i_826/CO[3]
                         net (fo=1, routed)           0.000    14.051    design_1_i/AlgM_0/U0/ARG3__0_i_826_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  design_1_i/AlgM_0/U0/ARG3__0_i_631/CO[3]
                         net (fo=1, routed)           0.000    14.165    design_1_i/AlgM_0/U0/ARG3__0_i_631_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_454/CO[3]
                         net (fo=1, routed)           0.000    14.279    design_1_i/AlgM_0/U0/ARG3__0_i_454_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.393 r  design_1_i/AlgM_0/U0/ARG3__0_i_300/CO[3]
                         net (fo=1, routed)           0.000    14.393    design_1_i/AlgM_0/U0/ARG3__0_i_300_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.507 r  design_1_i/AlgM_0/U0/ARG3__0_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.507    design_1_i/AlgM_0/U0/ARG3__0_i_178_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_92/CO[1]
                         net (fo=36, routed)          0.807    15.471    design_1_i/AlgM_0/U0/ARG00_in[30]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    15.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1450/O
                         net (fo=1, routed)           0.000    15.800    design_1_i/AlgM_0/U0/ARG3__0_i_1450_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1370/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_1_i/AlgM_0/U0/ARG3__0_i_1370_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1221/CO[3]
                         net (fo=1, routed)           0.000    16.464    design_1_i/AlgM_0/U0/ARG3__0_i_1221_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1029/CO[3]
                         net (fo=1, routed)           0.000    16.578    design_1_i/AlgM_0/U0/ARG3__0_i_1029_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_831/CO[3]
                         net (fo=1, routed)           0.000    16.692    design_1_i/AlgM_0/U0/ARG3__0_i_831_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_636/CO[3]
                         net (fo=1, routed)           0.000    16.806    design_1_i/AlgM_0/U0/ARG3__0_i_636_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_459/CO[3]
                         net (fo=1, routed)           0.000    16.920    design_1_i/AlgM_0/U0/ARG3__0_i_459_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_305/CO[3]
                         net (fo=1, routed)           0.000    17.034    design_1_i/AlgM_0/U0/ARG3__0_i_305_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_181/CO[3]
                         net (fo=1, routed)           0.000    17.148    design_1_i/AlgM_0/U0/ARG3__0_i_181_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_93/CO[1]
                         net (fo=36, routed)          0.937    18.242    design_1_i/AlgM_0/U0/ARG00_in[29]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_1487/O
                         net (fo=1, routed)           0.000    18.571    design_1_i/AlgM_0/U0/ARG3__0_i_1487_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.121 r  design_1_i/AlgM_0/U0/ARG3__0_i_1422/CO[3]
                         net (fo=1, routed)           0.000    19.121    design_1_i/AlgM_0/U0/ARG3__0_i_1422_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.235 r  design_1_i/AlgM_0/U0/ARG3__0_i_1340/CO[3]
                         net (fo=1, routed)           0.000    19.235    design_1_i/AlgM_0/U0/ARG3__0_i_1340_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.349 r  design_1_i/AlgM_0/U0/ARG3__0_i_1191/CO[3]
                         net (fo=1, routed)           0.000    19.349    design_1_i/AlgM_0/U0/ARG3__0_i_1191_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.463 r  design_1_i/AlgM_0/U0/ARG3__0_i_999/CO[3]
                         net (fo=1, routed)           0.000    19.463    design_1_i/AlgM_0/U0/ARG3__0_i_999_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.577 r  design_1_i/AlgM_0/U0/ARG3__0_i_801/CO[3]
                         net (fo=1, routed)           0.000    19.577    design_1_i/AlgM_0/U0/ARG3__0_i_801_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.691 r  design_1_i/AlgM_0/U0/ARG3__0_i_606/CO[3]
                         net (fo=1, routed)           0.000    19.691    design_1_i/AlgM_0/U0/ARG3__0_i_606_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_429/CO[3]
                         net (fo=1, routed)           0.000    19.805    design_1_i/AlgM_0/U0/ARG3__0_i_429_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.919 r  design_1_i/AlgM_0/U0/ARG3__0_i_283/CO[3]
                         net (fo=1, routed)           0.000    19.919    design_1_i/AlgM_0/U0/ARG3__0_i_283_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.076 r  design_1_i/AlgM_0/U0/ARG3__0_i_171/CO[1]
                         net (fo=36, routed)          0.912    20.987    design_1_i/AlgM_0/U0/ARG00_in[28]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.316 r  design_1_i/AlgM_0/U0/ARG3__0_i_1490/O
                         net (fo=1, routed)           0.000    21.316    design_1_i/AlgM_0/U0/ARG3__0_i_1490_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.849 r  design_1_i/AlgM_0/U0/ARG3__0_i_1427/CO[3]
                         net (fo=1, routed)           0.000    21.849    design_1_i/AlgM_0/U0/ARG3__0_i_1427_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  design_1_i/AlgM_0/U0/ARG3__0_i_1345/CO[3]
                         net (fo=1, routed)           0.000    21.966    design_1_i/AlgM_0/U0/ARG3__0_i_1345_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  design_1_i/AlgM_0/U0/ARG3__0_i_1196/CO[3]
                         net (fo=1, routed)           0.000    22.083    design_1_i/AlgM_0/U0/ARG3__0_i_1196_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.200 r  design_1_i/AlgM_0/U0/ARG3__0_i_1004/CO[3]
                         net (fo=1, routed)           0.000    22.200    design_1_i/AlgM_0/U0/ARG3__0_i_1004_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.317 r  design_1_i/AlgM_0/U0/ARG3__0_i_806/CO[3]
                         net (fo=1, routed)           0.000    22.317    design_1_i/AlgM_0/U0/ARG3__0_i_806_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.434 r  design_1_i/AlgM_0/U0/ARG3__0_i_611/CO[3]
                         net (fo=1, routed)           0.000    22.434    design_1_i/AlgM_0/U0/ARG3__0_i_611_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.551 r  design_1_i/AlgM_0/U0/ARG3__0_i_434/CO[3]
                         net (fo=1, routed)           0.000    22.551    design_1_i/AlgM_0/U0/ARG3__0_i_434_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_286/CO[3]
                         net (fo=1, routed)           0.000    22.668    design_1_i/AlgM_0/U0/ARG3__0_i_286_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_172/CO[1]
                         net (fo=36, routed)          1.044    23.869    design_1_i/AlgM_0/U0/ARG00_in[27]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.332    24.201 r  design_1_i/AlgM_0/U0/ARG3__0_i_1436/O
                         net (fo=1, routed)           0.000    24.201    design_1_i/AlgM_0/U0/ARG3__0_i_1436_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.733 r  design_1_i/AlgM_0/U0/ARG3__0_i_1350/CO[3]
                         net (fo=1, routed)           0.000    24.733    design_1_i/AlgM_0/U0/ARG3__0_i_1350_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.847 r  design_1_i/AlgM_0/U0/ARG3__0_i_1201/CO[3]
                         net (fo=1, routed)           0.000    24.847    design_1_i/AlgM_0/U0/ARG3__0_i_1201_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.961 r  design_1_i/AlgM_0/U0/ARG3__0_i_1009/CO[3]
                         net (fo=1, routed)           0.000    24.961    design_1_i/AlgM_0/U0/ARG3__0_i_1009_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.075 r  design_1_i/AlgM_0/U0/ARG3__0_i_811/CO[3]
                         net (fo=1, routed)           0.000    25.075    design_1_i/AlgM_0/U0/ARG3__0_i_811_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_616/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/AlgM_0/U0/ARG3__0_i_616_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_439/CO[3]
                         net (fo=1, routed)           0.000    25.303    design_1_i/AlgM_0/U0/ARG3__0_i_439_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.417    design_1_i/AlgM_0/U0/ARG3__0_i_289_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.574 r  design_1_i/AlgM_0/U0/ARG3__0_i_173/CO[1]
                         net (fo=36, routed)          1.046    26.621    design_1_i/AlgM_0/U0/ARG00_in[26]
    SLICE_X42Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.421 r  design_1_i/AlgM_0/U0/ARG3__0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    27.421    design_1_i/AlgM_0/U0/ARG3__0_i_1437_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.538 r  design_1_i/AlgM_0/U0/ARG3__0_i_1355/CO[3]
                         net (fo=1, routed)           0.000    27.538    design_1_i/AlgM_0/U0/ARG3__0_i_1355_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.655 r  design_1_i/AlgM_0/U0/ARG3__0_i_1206/CO[3]
                         net (fo=1, routed)           0.000    27.655    design_1_i/AlgM_0/U0/ARG3__0_i_1206_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.772 r  design_1_i/AlgM_0/U0/ARG3__0_i_1014/CO[3]
                         net (fo=1, routed)           0.000    27.772    design_1_i/AlgM_0/U0/ARG3__0_i_1014_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.889 r  design_1_i/AlgM_0/U0/ARG3__0_i_816/CO[3]
                         net (fo=1, routed)           0.000    27.889    design_1_i/AlgM_0/U0/ARG3__0_i_816_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.006 r  design_1_i/AlgM_0/U0/ARG3__0_i_621/CO[3]
                         net (fo=1, routed)           0.009    28.015    design_1_i/AlgM_0/U0/ARG3__0_i_621_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.132    design_1_i/AlgM_0/U0/ARG3__0_i_444_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_292/CO[3]
                         net (fo=1, routed)           0.000    28.249    design_1_i/AlgM_0/U0/ARG3__0_i_292_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_174/CO[1]
                         net (fo=36, routed)          0.890    29.296    design_1_i/AlgM_0/U0/ARG00_in[25]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.628 r  design_1_i/AlgM_0/U0/ARG3__0_i_1502/O
                         net (fo=1, routed)           0.000    29.628    design_1_i/AlgM_0/U0/ARG3__0_i_1502_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  design_1_i/AlgM_0/U0/ARG3__0_i_1466/CO[3]
                         net (fo=1, routed)           0.000    30.178    design_1_i/AlgM_0/U0/ARG3__0_i_1466_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  design_1_i/AlgM_0/U0/ARG3__0_i_1402/CO[3]
                         net (fo=1, routed)           0.000    30.292    design_1_i/AlgM_0/U0/ARG3__0_i_1402_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.406 r  design_1_i/AlgM_0/U0/ARG3__0_i_1320/CO[3]
                         net (fo=1, routed)           0.000    30.406    design_1_i/AlgM_0/U0/ARG3__0_i_1320_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_1171/CO[3]
                         net (fo=1, routed)           0.000    30.520    design_1_i/AlgM_0/U0/ARG3__0_i_1171_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.634 r  design_1_i/AlgM_0/U0/ARG3__0_i_979/CO[3]
                         net (fo=1, routed)           0.000    30.634    design_1_i/AlgM_0/U0/ARG3__0_i_979_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.748 r  design_1_i/AlgM_0/U0/ARG3__0_i_781/CO[3]
                         net (fo=1, routed)           0.009    30.757    design_1_i/AlgM_0/U0/ARG3__0_i_781_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.871    design_1_i/AlgM_0/U0/ARG3__0_i_586_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.985 r  design_1_i/AlgM_0/U0/ARG3__0_i_417/CO[3]
                         net (fo=1, routed)           0.000    30.985    design_1_i/AlgM_0/U0/ARG3__0_i_417_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.142 r  design_1_i/AlgM_0/U0/ARG3__0_i_279/CO[1]
                         net (fo=36, routed)          0.930    32.071    design_1_i/AlgM_0/U0/ARG00_in[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.400 r  design_1_i/AlgM_0/U0/ARG3__0_i_1505/O
                         net (fo=1, routed)           0.000    32.400    design_1_i/AlgM_0/U0/ARG3__0_i_1505_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.933 r  design_1_i/AlgM_0/U0/ARG3__0_i_1471/CO[3]
                         net (fo=1, routed)           0.000    32.933    design_1_i/AlgM_0/U0/ARG3__0_i_1471_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1407/CO[3]
                         net (fo=1, routed)           0.009    33.059    design_1_i/AlgM_0/U0/ARG3__0_i_1407_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.176 r  design_1_i/AlgM_0/U0/ARG3__0_i_1325/CO[3]
                         net (fo=1, routed)           0.000    33.176    design_1_i/AlgM_0/U0/ARG3__0_i_1325_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.293 r  design_1_i/AlgM_0/U0/ARG3__0_i_1176/CO[3]
                         net (fo=1, routed)           0.000    33.293    design_1_i/AlgM_0/U0/ARG3__0_i_1176_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.410 r  design_1_i/AlgM_0/U0/ARG3__0_i_984/CO[3]
                         net (fo=1, routed)           0.000    33.410    design_1_i/AlgM_0/U0/ARG3__0_i_984_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.527 r  design_1_i/AlgM_0/U0/ARG3__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    33.527    design_1_i/AlgM_0/U0/ARG3__0_i_786_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.644 r  design_1_i/AlgM_0/U0/ARG3__0_i_591/CO[3]
                         net (fo=1, routed)           0.000    33.644    design_1_i/AlgM_0/U0/ARG3__0_i_591_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.761 r  design_1_i/AlgM_0/U0/ARG3__0_i_420/CO[3]
                         net (fo=1, routed)           0.000    33.761    design_1_i/AlgM_0/U0/ARG3__0_i_420_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.918 r  design_1_i/AlgM_0/U0/ARG3__0_i_280/CO[1]
                         net (fo=36, routed)          1.040    34.958    design_1_i/AlgM_0/U0/ARG00_in[23]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.332    35.290 r  design_1_i/AlgM_0/U0/ARG3__0_i_1480/O
                         net (fo=1, routed)           0.000    35.290    design_1_i/AlgM_0/U0/ARG3__0_i_1480_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.822 r  design_1_i/AlgM_0/U0/ARG3__0_i_1412/CO[3]
                         net (fo=1, routed)           0.000    35.822    design_1_i/AlgM_0/U0/ARG3__0_i_1412_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  design_1_i/AlgM_0/U0/ARG3__0_i_1330/CO[3]
                         net (fo=1, routed)           0.000    35.936    design_1_i/AlgM_0/U0/ARG3__0_i_1330_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1181/CO[3]
                         net (fo=1, routed)           0.000    36.050    design_1_i/AlgM_0/U0/ARG3__0_i_1181_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_989/CO[3]
                         net (fo=1, routed)           0.000    36.164    design_1_i/AlgM_0/U0/ARG3__0_i_989_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_791/CO[3]
                         net (fo=1, routed)           0.000    36.278    design_1_i/AlgM_0/U0/ARG3__0_i_791_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_596/CO[3]
                         net (fo=1, routed)           0.000    36.392    design_1_i/AlgM_0/U0/ARG3__0_i_596_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_423/CO[3]
                         net (fo=1, routed)           0.000    36.506    design_1_i/AlgM_0/U0/ARG3__0_i_423_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.663 r  design_1_i/AlgM_0/U0/ARG3__0_i_281/CO[1]
                         net (fo=36, routed)          0.807    37.471    design_1_i/AlgM_0/U0/ARG00_in[22]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.329    37.800 r  design_1_i/AlgM_0/U0/ARG3__0_i_1499/O
                         net (fo=1, routed)           0.000    37.800    design_1_i/AlgM_0/U0/ARG3__0_i_1499_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1458/CO[3]
                         net (fo=1, routed)           0.000    38.350    design_1_i/AlgM_0/U0/ARG3__0_i_1458_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    38.464    design_1_i/AlgM_0/U0/ARG3__0_i_1417_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_1335/CO[3]
                         net (fo=1, routed)           0.000    38.578    design_1_i/AlgM_0/U0/ARG3__0_i_1335_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_1186/CO[3]
                         net (fo=1, routed)           0.000    38.692    design_1_i/AlgM_0/U0/ARG3__0_i_1186_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_994/CO[3]
                         net (fo=1, routed)           0.000    38.806    design_1_i/AlgM_0/U0/ARG3__0_i_994_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_796/CO[3]
                         net (fo=1, routed)           0.000    38.920    design_1_i/AlgM_0/U0/ARG3__0_i_796_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  design_1_i/AlgM_0/U0/ARG3__0_i_601/CO[3]
                         net (fo=1, routed)           0.000    39.034    design_1_i/AlgM_0/U0/ARG3__0_i_601_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  design_1_i/AlgM_0/U0/ARG3__0_i_426/CO[3]
                         net (fo=1, routed)           0.000    39.148    design_1_i/AlgM_0/U0/ARG3__0_i_426_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.305 r  design_1_i/AlgM_0/U0/ARG3__0_i_282/CO[1]
                         net (fo=36, routed)          0.817    40.122    design_1_i/AlgM_0/U0/ARG00_in[21]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.329    40.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1465/O
                         net (fo=1, routed)           0.000    40.451    design_1_i/AlgM_0/U0/ARG3__0_i_1465_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1393/CO[3]
                         net (fo=1, routed)           0.000    40.984    design_1_i/AlgM_0/U0/ARG3__0_i_1393_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_1388/CO[3]
                         net (fo=1, routed)           0.000    41.101    design_1_i/AlgM_0/U0/ARG3__0_i_1388_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_1383/CO[3]
                         net (fo=1, routed)           0.000    41.218    design_1_i/AlgM_0/U0/ARG3__0_i_1383_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_1311/CO[3]
                         net (fo=1, routed)           0.000    41.335    design_1_i/AlgM_0/U0/ARG3__0_i_1311_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_1157/CO[3]
                         net (fo=1, routed)           0.000    41.452    design_1_i/AlgM_0/U0/ARG3__0_i_1157_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_960/CO[3]
                         net (fo=1, routed)           0.000    41.569    design_1_i/AlgM_0/U0/ARG3__0_i_960_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_761/CO[3]
                         net (fo=1, routed)           0.000    41.686    design_1_i/AlgM_0/U0/ARG3__0_i_761_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_574/CO[3]
                         net (fo=1, routed)           0.000    41.803    design_1_i/AlgM_0/U0/ARG3__0_i_574_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_413/CO[1]
                         net (fo=36, routed)          0.773    42.733    design_1_i/AlgM_0/U0/ARG00_in[20]
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.332    43.065 r  design_1_i/AlgM_0/U0/ARG3__0_i_1453/O
                         net (fo=1, routed)           0.000    43.065    design_1_i/AlgM_0/U0/ARG3__0_i_1453_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.615 r  design_1_i/AlgM_0/U0/ARG3__0_i_1375/CO[3]
                         net (fo=1, routed)           0.000    43.615    design_1_i/AlgM_0/U0/ARG3__0_i_1375_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.729 r  design_1_i/AlgM_0/U0/ARG3__0_i_1273/CO[3]
                         net (fo=1, routed)           0.000    43.729    design_1_i/AlgM_0/U0/ARG3__0_i_1273_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.843 r  design_1_i/AlgM_0/U0/ARG3__0_i_1268/CO[3]
                         net (fo=1, routed)           0.000    43.843    design_1_i/AlgM_0/U0/ARG3__0_i_1268_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.957 r  design_1_i/AlgM_0/U0/ARG3__0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    43.957    design_1_i/AlgM_0/U0/ARG3__0_i_1263_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.071 r  design_1_i/AlgM_0/U0/ARG3__0_i_1162/CO[3]
                         net (fo=1, routed)           0.000    44.071    design_1_i/AlgM_0/U0/ARG3__0_i_1162_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.185 r  design_1_i/AlgM_0/U0/ARG3__0_i_965/CO[3]
                         net (fo=1, routed)           0.000    44.185    design_1_i/AlgM_0/U0/ARG3__0_i_965_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.299 r  design_1_i/AlgM_0/U0/ARG3__0_i_766/CO[3]
                         net (fo=1, routed)           0.000    44.299    design_1_i/AlgM_0/U0/ARG3__0_i_766_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.413 r  design_1_i/AlgM_0/U0/ARG3__0_i_577/CO[3]
                         net (fo=1, routed)           0.000    44.413    design_1_i/AlgM_0/U0/ARG3__0_i_577_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_414/CO[1]
                         net (fo=36, routed)          1.043    45.613    design_1_i/AlgM_0/U0/ARG00_in[19]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.329    45.942 r  design_1_i/AlgM_0/U0/ARG3__0_i_1382/O
                         net (fo=1, routed)           0.000    45.942    design_1_i/AlgM_0/U0/ARG3__0_i_1382_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.475 r  design_1_i/AlgM_0/U0/ARG3__0_i_1255/CO[3]
                         net (fo=1, routed)           0.000    46.475    design_1_i/AlgM_0/U0/ARG3__0_i_1255_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.592 r  design_1_i/AlgM_0/U0/ARG3__0_i_1250/CO[3]
                         net (fo=1, routed)           0.000    46.592    design_1_i/AlgM_0/U0/ARG3__0_i_1250_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  design_1_i/AlgM_0/U0/ARG3__0_i_1095/CO[3]
                         net (fo=1, routed)           0.000    46.709    design_1_i/AlgM_0/U0/ARG3__0_i_1095_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.826 r  design_1_i/AlgM_0/U0/ARG3__0_i_1090/CO[3]
                         net (fo=1, routed)           0.000    46.826    design_1_i/AlgM_0/U0/ARG3__0_i_1090_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    46.943    design_1_i/AlgM_0/U0/ARG3__0_i_1085_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.060 r  design_1_i/AlgM_0/U0/ARG3__0_i_970/CO[3]
                         net (fo=1, routed)           0.000    47.060    design_1_i/AlgM_0/U0/ARG3__0_i_970_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.177 r  design_1_i/AlgM_0/U0/ARG3__0_i_771/CO[3]
                         net (fo=1, routed)           0.000    47.177    design_1_i/AlgM_0/U0/ARG3__0_i_771_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_580/CO[3]
                         net (fo=1, routed)           0.000    47.294    design_1_i/AlgM_0/U0/ARG3__0_i_580_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_415/CO[1]
                         net (fo=36, routed)          0.788    48.240    design_1_i/AlgM_0/U0/ARG00_in[18]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.332    48.572 r  design_1_i/AlgM_0/U0/ARG3__0_i_1262/O
                         net (fo=1, routed)           0.000    48.572    design_1_i/AlgM_0/U0/ARG3__0_i_1262_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.122 r  design_1_i/AlgM_0/U0/ARG3__0_i_1080/CO[3]
                         net (fo=1, routed)           0.000    49.122    design_1_i/AlgM_0/U0/ARG3__0_i_1080_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.236 r  design_1_i/AlgM_0/U0/ARG3__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    49.236    design_1_i/AlgM_0/U0/ARG3__0_i_1075_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.350 r  design_1_i/AlgM_0/U0/ARG3__0_i_1070/CO[3]
                         net (fo=1, routed)           0.000    49.350    design_1_i/AlgM_0/U0/ARG3__0_i_1070_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.464 r  design_1_i/AlgM_0/U0/ARG3__0_i_896/CO[3]
                         net (fo=1, routed)           0.000    49.464    design_1_i/AlgM_0/U0/ARG3__0_i_896_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.578 r  design_1_i/AlgM_0/U0/ARG3__0_i_891/CO[3]
                         net (fo=1, routed)           0.000    49.578    design_1_i/AlgM_0/U0/ARG3__0_i_891_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.692 r  design_1_i/AlgM_0/U0/ARG3__0_i_886/CO[3]
                         net (fo=1, routed)           0.000    49.692    design_1_i/AlgM_0/U0/ARG3__0_i_886_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_776/CO[3]
                         net (fo=1, routed)           0.000    49.806    design_1_i/AlgM_0/U0/ARG3__0_i_776_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.920 r  design_1_i/AlgM_0/U0/ARG3__0_i_583/CO[3]
                         net (fo=1, routed)           0.000    49.920    design_1_i/AlgM_0/U0/ARG3__0_i_583_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.077 r  design_1_i/AlgM_0/U0/ARG3__0_i_416/CO[1]
                         net (fo=36, routed)          1.046    51.122    design_1_i/AlgM_0/U0/ARG00_in[17]
    SLICE_X44Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.451 r  design_1_i/AlgM_0/U0/ARG3__0_i_1249/O
                         net (fo=1, routed)           0.000    51.451    design_1_i/AlgM_0/U0/ARG3__0_i_1249_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.984 r  design_1_i/AlgM_0/U0/ARG3__0_i_1065/CO[3]
                         net (fo=1, routed)           0.000    51.984    design_1_i/AlgM_0/U0/ARG3__0_i_1065_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.101 r  design_1_i/AlgM_0/U0/ARG3__0_i_877/CO[3]
                         net (fo=1, routed)           0.000    52.101    design_1_i/AlgM_0/U0/ARG3__0_i_877_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.218 r  design_1_i/AlgM_0/U0/ARG3__0_i_872/CO[3]
                         net (fo=1, routed)           0.000    52.218    design_1_i/AlgM_0/U0/ARG3__0_i_872_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.335 r  design_1_i/AlgM_0/U0/ARG3__0_i_867/CO[3]
                         net (fo=1, routed)           0.000    52.335    design_1_i/AlgM_0/U0/ARG3__0_i_867_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.452 r  design_1_i/AlgM_0/U0/ARG3__0_i_695/CO[3]
                         net (fo=1, routed)           0.000    52.452    design_1_i/AlgM_0/U0/ARG3__0_i_695_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.569 r  design_1_i/AlgM_0/U0/ARG3__0_i_690/CO[3]
                         net (fo=1, routed)           0.000    52.569    design_1_i/AlgM_0/U0/ARG3__0_i_690_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.686 r  design_1_i/AlgM_0/U0/ARG3__0_i_685/CO[3]
                         net (fo=1, routed)           0.000    52.686    design_1_i/AlgM_0/U0/ARG3__0_i_685_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.803 r  design_1_i/AlgM_0/U0/ARG3__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    52.803    design_1_i/AlgM_0/U0/ARG3__0_i_682_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.960 r  design_1_i/AlgM_0/U0/ARG3__0_i_573/CO[1]
                         net (fo=36, routed)          0.864    53.824    design_1_i/AlgM_0/U0/ARG00_in[16]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.332    54.156 r  design_1_i/AlgM_0/U0/ARG3__0_i_1246/O
                         net (fo=1, routed)           0.000    54.156    design_1_i/AlgM_0/U0/ARG3__0_i_1246_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.689 r  design_1_i/AlgM_0/U0/ARG3__0_i_1060/CO[3]
                         net (fo=1, routed)           0.000    54.689    design_1_i/AlgM_0/U0/ARG3__0_i_1060_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.806 r  design_1_i/AlgM_0/U0/ARG3__0_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.806    design_1_i/AlgM_0/U0/ARG3__0_i_862_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.923 r  design_1_i/AlgM_0/U0/ARG3__0_i_677/CO[3]
                         net (fo=1, routed)           0.000    54.923    design_1_i/AlgM_0/U0/ARG3__0_i_677_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.040 r  design_1_i/AlgM_0/U0/ARG3__0_i_672/CO[3]
                         net (fo=1, routed)           0.000    55.040    design_1_i/AlgM_0/U0/ARG3__0_i_672_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.157 r  design_1_i/AlgM_0/U0/ARG3__0_i_667/CO[3]
                         net (fo=1, routed)           0.000    55.157    design_1_i/AlgM_0/U0/ARG3__0_i_667_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.274 r  design_1_i/AlgM_0/U0/ARG3__0_i_509/CO[3]
                         net (fo=1, routed)           0.000    55.274    design_1_i/AlgM_0/U0/ARG3__0_i_509_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.391 r  design_1_i/AlgM_0/U0/ARG3__0_i_504/CO[3]
                         net (fo=1, routed)           0.001    55.392    design_1_i/AlgM_0/U0/ARG3__0_i_504_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.509 r  design_1_i/AlgM_0/U0/ARG3__0_i_501/CO[3]
                         net (fo=1, routed)           0.000    55.509    design_1_i/AlgM_0/U0/ARG3__0_i_501_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.666 r  design_1_i/AlgM_0/U0/ARG3__0_i_500/CO[1]
                         net (fo=36, routed)          1.049    56.715    design_1_i/AlgM_0/U0/ARG00_in[15]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.332    57.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_1243/O
                         net (fo=1, routed)           0.000    57.047    design_1_i/AlgM_0/U0/ARG3__0_i_1243_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.597 r  design_1_i/AlgM_0/U0/ARG3__0_i_1055/CO[3]
                         net (fo=1, routed)           0.000    57.597    design_1_i/AlgM_0/U0/ARG3__0_i_1055_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_857/CO[3]
                         net (fo=1, routed)           0.000    57.711    design_1_i/AlgM_0/U0/ARG3__0_i_857_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.825 r  design_1_i/AlgM_0/U0/ARG3__0_i_662/CO[3]
                         net (fo=1, routed)           0.000    57.825    design_1_i/AlgM_0/U0/ARG3__0_i_662_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.939 r  design_1_i/AlgM_0/U0/ARG3__0_i_495/CO[3]
                         net (fo=1, routed)           0.000    57.939    design_1_i/AlgM_0/U0/ARG3__0_i_495_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.053 r  design_1_i/AlgM_0/U0/ARG3__0_i_490/CO[3]
                         net (fo=1, routed)           0.000    58.053    design_1_i/AlgM_0/U0/ARG3__0_i_490_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.167 r  design_1_i/AlgM_0/U0/ARG3__0_i_485/CO[3]
                         net (fo=1, routed)           0.000    58.167    design_1_i/AlgM_0/U0/ARG3__0_i_485_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_345/CO[3]
                         net (fo=1, routed)           0.001    58.282    design_1_i/AlgM_0/U0/ARG3__0_i_345_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_342/CO[3]
                         net (fo=1, routed)           0.000    58.396    design_1_i/AlgM_0/U0/ARG3__0_i_342_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.553 r  design_1_i/AlgM_0/U0/ARG3__0_i_341/CO[1]
                         net (fo=36, routed)          1.062    59.615    design_1_i/AlgM_0/U0/ARG00_in[14]
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.329    59.944 r  design_1_i/AlgM_0/U0/ARG3__0_i_1240/O
                         net (fo=1, routed)           0.000    59.944    design_1_i/AlgM_0/U0/ARG3__0_i_1240_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_1050/CO[3]
                         net (fo=1, routed)           0.000    60.477    design_1_i/AlgM_0/U0/ARG3__0_i_1050_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.594 r  design_1_i/AlgM_0/U0/ARG3__0_i_852/CO[3]
                         net (fo=1, routed)           0.000    60.594    design_1_i/AlgM_0/U0/ARG3__0_i_852_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.711 r  design_1_i/AlgM_0/U0/ARG3__0_i_657/CO[3]
                         net (fo=1, routed)           0.000    60.711    design_1_i/AlgM_0/U0/ARG3__0_i_657_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.828 r  design_1_i/AlgM_0/U0/ARG3__0_i_480/CO[3]
                         net (fo=1, routed)           0.000    60.828    design_1_i/AlgM_0/U0/ARG3__0_i_480_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.945 r  design_1_i/AlgM_0/U0/ARG3__0_i_336/CO[3]
                         net (fo=1, routed)           0.000    60.945    design_1_i/AlgM_0/U0/ARG3__0_i_336_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.062 r  design_1_i/AlgM_0/U0/ARG3__0_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.062    design_1_i/AlgM_0/U0/ARG3__0_i_331_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.179 r  design_1_i/AlgM_0/U0/ARG3__0_i_326/CO[3]
                         net (fo=1, routed)           0.000    61.179    design_1_i/AlgM_0/U0/ARG3__0_i_326_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.296 r  design_1_i/AlgM_0/U0/ARG3__0_i_212/CO[3]
                         net (fo=1, routed)           0.000    61.296    design_1_i/AlgM_0/U0/ARG3__0_i_212_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.453 r  design_1_i/AlgM_0/U0/ARG3__0_i_211/CO[1]
                         net (fo=36, routed)          0.948    62.401    design_1_i/AlgM_0/U0/ARG00_in[13]
    SLICE_X39Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.189 r  design_1_i/AlgM_0/U0/ARG3__0_i_1045/CO[3]
                         net (fo=1, routed)           0.000    63.189    design_1_i/AlgM_0/U0/ARG3__0_i_1045_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.303 r  design_1_i/AlgM_0/U0/ARG3__0_i_847/CO[3]
                         net (fo=1, routed)           0.000    63.303    design_1_i/AlgM_0/U0/ARG3__0_i_847_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.417 r  design_1_i/AlgM_0/U0/ARG3__0_i_652/CO[3]
                         net (fo=1, routed)           0.000    63.417    design_1_i/AlgM_0/U0/ARG3__0_i_652_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.531 r  design_1_i/AlgM_0/U0/ARG3__0_i_475/CO[3]
                         net (fo=1, routed)           0.000    63.531    design_1_i/AlgM_0/U0/ARG3__0_i_475_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.645 r  design_1_i/AlgM_0/U0/ARG3__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    63.645    design_1_i/AlgM_0/U0/ARG3__0_i_321_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.759 r  design_1_i/AlgM_0/U0/ARG3__0_i_203/CO[3]
                         net (fo=1, routed)           0.000    63.759    design_1_i/AlgM_0/U0/ARG3__0_i_203_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.873 r  design_1_i/AlgM_0/U0/ARG3__0_i_198/CO[3]
                         net (fo=1, routed)           0.000    63.873    design_1_i/AlgM_0/U0/ARG3__0_i_198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.987 r  design_1_i/AlgM_0/U0/ARG3__0_i_195/CO[3]
                         net (fo=1, routed)           0.000    63.987    design_1_i/AlgM_0/U0/ARG3__0_i_195_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.144 r  design_1_i/AlgM_0/U0/ARG3__0_i_110/CO[1]
                         net (fo=36, routed)          0.883    65.028    design_1_i/AlgM_0/U0/ARG00_in[12]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    65.357 r  design_1_i/AlgM_0/U0/ARG3__0_i_1234/O
                         net (fo=1, routed)           0.000    65.357    design_1_i/AlgM_0/U0/ARG3__0_i_1234_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.907 r  design_1_i/AlgM_0/U0/ARG3__0_i_1040/CO[3]
                         net (fo=1, routed)           0.000    65.907    design_1_i/AlgM_0/U0/ARG3__0_i_1040_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.021 r  design_1_i/AlgM_0/U0/ARG3__0_i_842/CO[3]
                         net (fo=1, routed)           0.000    66.021    design_1_i/AlgM_0/U0/ARG3__0_i_842_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.135 r  design_1_i/AlgM_0/U0/ARG3__0_i_647/CO[3]
                         net (fo=1, routed)           0.000    66.135    design_1_i/AlgM_0/U0/ARG3__0_i_647_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.249 r  design_1_i/AlgM_0/U0/ARG3__0_i_470/CO[3]
                         net (fo=1, routed)           0.000    66.249    design_1_i/AlgM_0/U0/ARG3__0_i_470_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.363 r  design_1_i/AlgM_0/U0/ARG3__0_i_316/CO[3]
                         net (fo=1, routed)           0.000    66.363    design_1_i/AlgM_0/U0/ARG3__0_i_316_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.477 r  design_1_i/AlgM_0/U0/ARG3__0_i_190/CO[3]
                         net (fo=1, routed)           0.001    66.477    design_1_i/AlgM_0/U0/ARG3__0_i_190_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.591 r  design_1_i/AlgM_0/U0/ARG3__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    66.591    design_1_i/AlgM_0/U0/ARG3__0_i_104_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.705 r  design_1_i/AlgM_0/U0/ARG3__0_i_101/CO[3]
                         net (fo=1, routed)           0.000    66.705    design_1_i/AlgM_0/U0/ARG3__0_i_101_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.862 r  design_1_i/AlgM_0/U0/ARG3__0_i_100/CO[1]
                         net (fo=36, routed)          0.927    67.789    design_1_i/AlgM_0/U0/ARG00_in[11]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    68.118 r  design_1_i/AlgM_0/U0/ARG3__0_i_1231/O
                         net (fo=1, routed)           0.000    68.118    design_1_i/AlgM_0/U0/ARG3__0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.668 r  design_1_i/AlgM_0/U0/ARG3__0_i_1035/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/AlgM_0/U0/ARG3__0_i_1035_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.782 r  design_1_i/AlgM_0/U0/ARG3__0_i_837/CO[3]
                         net (fo=1, routed)           0.000    68.782    design_1_i/AlgM_0/U0/ARG3__0_i_837_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_642/CO[3]
                         net (fo=1, routed)           0.000    68.896    design_1_i/AlgM_0/U0/ARG3__0_i_642_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.010 r  design_1_i/AlgM_0/U0/ARG3__0_i_465/CO[3]
                         net (fo=1, routed)           0.000    69.010    design_1_i/AlgM_0/U0/ARG3__0_i_465_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.124 r  design_1_i/AlgM_0/U0/ARG3__0_i_311/CO[3]
                         net (fo=1, routed)           0.000    69.124    design_1_i/AlgM_0/U0/ARG3__0_i_311_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.238 r  design_1_i/AlgM_0/U0/ARG3__0_i_185/CO[3]
                         net (fo=1, routed)           0.000    69.238    design_1_i/AlgM_0/U0/ARG3__0_i_185_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.352 r  design_1_i/AlgM_0/U0/ARG3__0_i_95/CO[3]
                         net (fo=1, routed)           0.001    69.352    design_1_i/AlgM_0/U0/ARG3__0_i_95_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.466 r  design_1_i/AlgM_0/U0/ARG3__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.466    design_1_i/AlgM_0/U0/ARG3__0_i_35_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.623 r  design_1_i/AlgM_0/U0/ARG3__0_i_34/CO[1]
                         net (fo=36, routed)          0.577    70.201    design_1_i/AlgM_0/U0/ARG00_in[10]
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.329    70.530 r  design_1_i/AlgM_0/U0/ARG3__0_i_1228/O
                         net (fo=1, routed)           0.000    70.530    design_1_i/AlgM_0/U0/ARG3__0_i_1228_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.080 r  design_1_i/AlgM_0/U0/ARG3__0_i_1034/CO[3]
                         net (fo=1, routed)           0.000    71.080    design_1_i/AlgM_0/U0/ARG3__0_i_1034_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.194 r  design_1_i/AlgM_0/U0/ARG3__0_i_836/CO[3]
                         net (fo=1, routed)           0.000    71.194    design_1_i/AlgM_0/U0/ARG3__0_i_836_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.308 r  design_1_i/AlgM_0/U0/ARG3__0_i_641/CO[3]
                         net (fo=1, routed)           0.000    71.308    design_1_i/AlgM_0/U0/ARG3__0_i_641_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.422 r  design_1_i/AlgM_0/U0/ARG3__0_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.422    design_1_i/AlgM_0/U0/ARG3__0_i_464_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.536 r  design_1_i/AlgM_0/U0/ARG3__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    71.536    design_1_i/AlgM_0/U0/ARG3__0_i_310_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.650 r  design_1_i/AlgM_0/U0/ARG3__0_i_184/CO[3]
                         net (fo=1, routed)           0.000    71.650    design_1_i/AlgM_0/U0/ARG3__0_i_184_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.764 r  design_1_i/AlgM_0/U0/ARG3__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    71.764    design_1_i/AlgM_0/U0/ARG3__0_i_94_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.878 r  design_1_i/AlgM_0/U0/ARG3__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.878    design_1_i/AlgM_0/U0/ARG3__0_i_33_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.035 r  design_1_i/AlgM_0/U0/ARG3__0_i_14/CO[1]
                         net (fo=37, routed)          0.977    73.011    design_1_i/AlgM_0/U0/ARG00_in[9]
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.811 r  design_1_i/AlgM_0/U0/ARG3__0_i_1100/CO[3]
                         net (fo=1, routed)           0.000    73.811    design_1_i/AlgM_0/U0/ARG3__0_i_1100_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.928 r  design_1_i/AlgM_0/U0/ARG3__0_i_901/CO[3]
                         net (fo=1, routed)           0.000    73.928    design_1_i/AlgM_0/U0/ARG3__0_i_901_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.045 r  design_1_i/AlgM_0/U0/ARG3__0_i_700/CO[3]
                         net (fo=1, routed)           0.000    74.045    design_1_i/AlgM_0/U0/ARG3__0_i_700_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.162 r  design_1_i/AlgM_0/U0/ARG3__0_i_514/CO[3]
                         net (fo=1, routed)           0.000    74.162    design_1_i/AlgM_0/U0/ARG3__0_i_514_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.279 r  design_1_i/AlgM_0/U0/ARG3__0_i_350/CO[3]
                         net (fo=1, routed)           0.000    74.279    design_1_i/AlgM_0/U0/ARG3__0_i_350_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.396 r  design_1_i/AlgM_0/U0/ARG3__0_i_215/CO[3]
                         net (fo=1, routed)           0.000    74.396    design_1_i/AlgM_0/U0/ARG3__0_i_215_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_111/CO[3]
                         net (fo=1, routed)           0.000    74.513    design_1_i/AlgM_0/U0/ARG3__0_i_111_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.630 r  design_1_i/AlgM_0/U0/ARG3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    74.630    design_1_i/AlgM_0/U0/ARG3__0_i_42_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.787 r  design_1_i/AlgM_0/U0/ARG3__0_i_16/CO[1]
                         net (fo=37, routed)          1.035    75.822    design_1_i/AlgM_0/U0/ARG00_in[8]
    SLICE_X41Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    76.610 r  design_1_i/AlgM_0/U0/ARG3__0_i_1105/CO[3]
                         net (fo=1, routed)           0.000    76.610    design_1_i/AlgM_0/U0/ARG3__0_i_1105_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.724 r  design_1_i/AlgM_0/U0/ARG3__0_i_906/CO[3]
                         net (fo=1, routed)           0.000    76.724    design_1_i/AlgM_0/U0/ARG3__0_i_906_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.838 r  design_1_i/AlgM_0/U0/ARG3__0_i_705/CO[3]
                         net (fo=1, routed)           0.000    76.838    design_1_i/AlgM_0/U0/ARG3__0_i_705_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.952 r  design_1_i/AlgM_0/U0/ARG3__0_i_519/CO[3]
                         net (fo=1, routed)           0.000    76.952    design_1_i/AlgM_0/U0/ARG3__0_i_519_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.066 r  design_1_i/AlgM_0/U0/ARG3__0_i_355/CO[3]
                         net (fo=1, routed)           0.000    77.066    design_1_i/AlgM_0/U0/ARG3__0_i_355_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.180 r  design_1_i/AlgM_0/U0/ARG3__0_i_220/CO[3]
                         net (fo=1, routed)           0.000    77.180    design_1_i/AlgM_0/U0/ARG3__0_i_220_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    77.294    design_1_i/AlgM_0/U0/ARG3__0_i_116_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.408 r  design_1_i/AlgM_0/U0/ARG3__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    77.408    design_1_i/AlgM_0/U0/ARG3__0_i_49_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.565 r  design_1_i/AlgM_0/U0/ARG3__0_i_18/CO[1]
                         net (fo=37, routed)          0.891    78.457    design_1_i/AlgM_0/U0/ARG00_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    78.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_1286/O
                         net (fo=1, routed)           0.000    78.786    design_1_i/AlgM_0/U0/ARG3__0_i_1286_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.319 r  design_1_i/AlgM_0/U0/ARG3__0_i_1110/CO[3]
                         net (fo=1, routed)           0.000    79.319    design_1_i/AlgM_0/U0/ARG3__0_i_1110_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_911/CO[3]
                         net (fo=1, routed)           0.000    79.436    design_1_i/AlgM_0/U0/ARG3__0_i_911_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.552 r  design_1_i/AlgM_0/U0/ARG3__0_i_710/CO[3]
                         net (fo=1, routed)           0.000    79.552    design_1_i/AlgM_0/U0/ARG3__0_i_710_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.669 r  design_1_i/AlgM_0/U0/ARG3__0_i_524/CO[3]
                         net (fo=1, routed)           0.000    79.669    design_1_i/AlgM_0/U0/ARG3__0_i_524_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.786 r  design_1_i/AlgM_0/U0/ARG3__0_i_360/CO[3]
                         net (fo=1, routed)           0.000    79.786    design_1_i/AlgM_0/U0/ARG3__0_i_360_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.903 r  design_1_i/AlgM_0/U0/ARG3__0_i_225/CO[3]
                         net (fo=1, routed)           0.000    79.903    design_1_i/AlgM_0/U0/ARG3__0_i_225_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.020 r  design_1_i/AlgM_0/U0/ARG3__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.020    design_1_i/AlgM_0/U0/ARG3__0_i_121_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.137 r  design_1_i/AlgM_0/U0/ARG3__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.137    design_1_i/AlgM_0/U0/ARG3__0_i_52_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.294 r  design_1_i/AlgM_0/U0/ARG3__0_i_19/CO[1]
                         net (fo=37, routed)          0.874    81.168    design_1_i/AlgM_0/U0/ARG00_in[6]
    SLICE_X38Y56         LUT3 (Prop_lut3_I0_O)        0.332    81.500 r  design_1_i/AlgM_0/U0/ARG3__0_i_1289/O
                         net (fo=1, routed)           0.000    81.500    design_1_i/AlgM_0/U0/ARG3__0_i_1289_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.050 r  design_1_i/AlgM_0/U0/ARG3__0_i_1115/CO[3]
                         net (fo=1, routed)           0.000    82.050    design_1_i/AlgM_0/U0/ARG3__0_i_1115_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_916/CO[3]
                         net (fo=1, routed)           0.000    82.164    design_1_i/AlgM_0/U0/ARG3__0_i_916_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.278 r  design_1_i/AlgM_0/U0/ARG3__0_i_715/CO[3]
                         net (fo=1, routed)           0.000    82.278    design_1_i/AlgM_0/U0/ARG3__0_i_715_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.392 r  design_1_i/AlgM_0/U0/ARG3__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    82.392    design_1_i/AlgM_0/U0/ARG3__0_i_529_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.506 r  design_1_i/AlgM_0/U0/ARG3__0_i_365/CO[3]
                         net (fo=1, routed)           0.000    82.506    design_1_i/AlgM_0/U0/ARG3__0_i_365_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.620 r  design_1_i/AlgM_0/U0/ARG3__0_i_230/CO[3]
                         net (fo=1, routed)           0.000    82.620    design_1_i/AlgM_0/U0/ARG3__0_i_230_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.734 r  design_1_i/AlgM_0/U0/ARG3__0_i_126/CO[3]
                         net (fo=1, routed)           0.000    82.734    design_1_i/AlgM_0/U0/ARG3__0_i_126_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.848 r  design_1_i/AlgM_0/U0/ARG3__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    82.848    design_1_i/AlgM_0/U0/ARG3__0_i_55_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.005 r  design_1_i/AlgM_0/U0/ARG3__0_i_20/CO[1]
                         net (fo=37, routed)          0.798    83.803    design_1_i/AlgM_0/U0/ARG00_in[5]
    SLICE_X39Y60         LUT3 (Prop_lut3_I0_O)        0.329    84.132 r  design_1_i/AlgM_0/U0/ARG3__0_i_1292/O
                         net (fo=1, routed)           0.000    84.132    design_1_i/AlgM_0/U0/ARG3__0_i_1292_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.682 r  design_1_i/AlgM_0/U0/ARG3__0_i_1120/CO[3]
                         net (fo=1, routed)           0.000    84.682    design_1_i/AlgM_0/U0/ARG3__0_i_1120_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.796 r  design_1_i/AlgM_0/U0/ARG3__0_i_921/CO[3]
                         net (fo=1, routed)           0.000    84.796    design_1_i/AlgM_0/U0/ARG3__0_i_921_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.910 r  design_1_i/AlgM_0/U0/ARG3__0_i_720/CO[3]
                         net (fo=1, routed)           0.000    84.910    design_1_i/AlgM_0/U0/ARG3__0_i_720_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.024 r  design_1_i/AlgM_0/U0/ARG3__0_i_534/CO[3]
                         net (fo=1, routed)           0.000    85.024    design_1_i/AlgM_0/U0/ARG3__0_i_534_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.138 r  design_1_i/AlgM_0/U0/ARG3__0_i_370/CO[3]
                         net (fo=1, routed)           0.000    85.138    design_1_i/AlgM_0/U0/ARG3__0_i_370_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.252 r  design_1_i/AlgM_0/U0/ARG3__0_i_235/CO[3]
                         net (fo=1, routed)           0.000    85.252    design_1_i/AlgM_0/U0/ARG3__0_i_235_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.366 r  design_1_i/AlgM_0/U0/ARG3__0_i_131/CO[3]
                         net (fo=1, routed)           0.000    85.366    design_1_i/AlgM_0/U0/ARG3__0_i_131_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.480 r  design_1_i/AlgM_0/U0/ARG3__0_i_58/CO[3]
                         net (fo=1, routed)           0.000    85.480    design_1_i/AlgM_0/U0/ARG3__0_i_58_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_21/CO[1]
                         net (fo=37, routed)          0.604    86.241    design_1_i/AlgM_0/U0/ARG00_in[4]
    SLICE_X40Y67         LUT3 (Prop_lut3_I0_O)        0.329    86.570 r  design_1_i/AlgM_0/U0/ARG3__0_i_1295/O
                         net (fo=1, routed)           0.000    86.570    design_1_i/AlgM_0/U0/ARG3__0_i_1295_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.103 r  design_1_i/AlgM_0/U0/ARG3__0_i_1125/CO[3]
                         net (fo=1, routed)           0.000    87.103    design_1_i/AlgM_0/U0/ARG3__0_i_1125_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.220 r  design_1_i/AlgM_0/U0/ARG3__0_i_926/CO[3]
                         net (fo=1, routed)           0.000    87.220    design_1_i/AlgM_0/U0/ARG3__0_i_926_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.337 r  design_1_i/AlgM_0/U0/ARG3__0_i_725/CO[3]
                         net (fo=1, routed)           0.000    87.337    design_1_i/AlgM_0/U0/ARG3__0_i_725_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.454 r  design_1_i/AlgM_0/U0/ARG3__0_i_539/CO[3]
                         net (fo=1, routed)           0.000    87.454    design_1_i/AlgM_0/U0/ARG3__0_i_539_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.571 r  design_1_i/AlgM_0/U0/ARG3__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.571    design_1_i/AlgM_0/U0/ARG3__0_i_375_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.688 r  design_1_i/AlgM_0/U0/ARG3__0_i_240/CO[3]
                         net (fo=1, routed)           0.000    87.688    design_1_i/AlgM_0/U0/ARG3__0_i_240_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.805 r  design_1_i/AlgM_0/U0/ARG3__0_i_136/CO[3]
                         net (fo=1, routed)           0.000    87.805    design_1_i/AlgM_0/U0/ARG3__0_i_136_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.922 r  design_1_i/AlgM_0/U0/ARG3__0_i_66/CO[3]
                         net (fo=1, routed)           0.009    87.931    design_1_i/AlgM_0/U0/ARG3__0_i_66_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.088 r  design_1_i/AlgM_0/U0/ARG3__0_i_23/CO[1]
                         net (fo=37, routed)          1.218    89.306    design_1_i/AlgM_0/U0/ARG00_in[3]
    SLICE_X41Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.094 r  design_1_i/AlgM_0/U0/ARG3__0_i_1130/CO[3]
                         net (fo=1, routed)           0.000    90.094    design_1_i/AlgM_0/U0/ARG3__0_i_1130_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  design_1_i/AlgM_0/U0/ARG3__0_i_931/CO[3]
                         net (fo=1, routed)           0.000    90.208    design_1_i/AlgM_0/U0/ARG3__0_i_931_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  design_1_i/AlgM_0/U0/ARG3__0_i_730/CO[3]
                         net (fo=1, routed)           0.000    90.322    design_1_i/AlgM_0/U0/ARG3__0_i_730_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.436 r  design_1_i/AlgM_0/U0/ARG3__0_i_544/CO[3]
                         net (fo=1, routed)           0.000    90.436    design_1_i/AlgM_0/U0/ARG3__0_i_544_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.550 r  design_1_i/AlgM_0/U0/ARG3__0_i_380/CO[3]
                         net (fo=1, routed)           0.000    90.550    design_1_i/AlgM_0/U0/ARG3__0_i_380_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.664 r  design_1_i/AlgM_0/U0/ARG3__0_i_245/CO[3]
                         net (fo=1, routed)           0.000    90.664    design_1_i/AlgM_0/U0/ARG3__0_i_245_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.778 r  design_1_i/AlgM_0/U0/ARG3__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    90.778    design_1_i/AlgM_0/U0/ARG3__0_i_141_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.892 r  design_1_i/AlgM_0/U0/ARG3__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    90.892    design_1_i/AlgM_0/U0/ARG3__0_i_69_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.049 r  design_1_i/AlgM_0/U0/ARG3__0_i_24/CO[1]
                         net (fo=37, routed)          1.141    92.190    design_1_i/AlgM_0/U0/ARG00_in[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.329    92.519 r  design_1_i/AlgM_0/U0/ARG3__0_i_1301/O
                         net (fo=1, routed)           0.000    92.519    design_1_i/AlgM_0/U0/ARG3__0_i_1301_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.052 r  design_1_i/AlgM_0/U0/ARG3__0_i_1135/CO[3]
                         net (fo=1, routed)           0.000    93.052    design_1_i/AlgM_0/U0/ARG3__0_i_1135_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.169 r  design_1_i/AlgM_0/U0/ARG3__0_i_936/CO[3]
                         net (fo=1, routed)           0.000    93.169    design_1_i/AlgM_0/U0/ARG3__0_i_936_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.286 r  design_1_i/AlgM_0/U0/ARG3__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    93.286    design_1_i/AlgM_0/U0/ARG3__0_i_735_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.403 r  design_1_i/AlgM_0/U0/ARG3__0_i_549/CO[3]
                         net (fo=1, routed)           0.000    93.403    design_1_i/AlgM_0/U0/ARG3__0_i_549_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.520 r  design_1_i/AlgM_0/U0/ARG3__0_i_385/CO[3]
                         net (fo=1, routed)           0.000    93.520    design_1_i/AlgM_0/U0/ARG3__0_i_385_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.637 r  design_1_i/AlgM_0/U0/ARG3__0_i_250/CO[3]
                         net (fo=1, routed)           0.000    93.637    design_1_i/AlgM_0/U0/ARG3__0_i_250_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.754 r  design_1_i/AlgM_0/U0/ARG3__0_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.754    design_1_i/AlgM_0/U0/ARG3__0_i_146_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.871 r  design_1_i/AlgM_0/U0/ARG3__0_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.871    design_1_i/AlgM_0/U0/ARG3__0_i_72_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.028 r  design_1_i/AlgM_0/U0/ARG3__0_i_25/CO[1]
                         net (fo=37, routed)          1.051    95.079    design_1_i/AlgM_0/U0/ARG00_in[1]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.332    95.411 r  design_1_i/AlgM_0/U0/ARG3__0_i_1305/O
                         net (fo=1, routed)           0.000    95.411    design_1_i/AlgM_0/U0/ARG3__0_i_1305_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    95.943 r  design_1_i/AlgM_0/U0/ARG3__0_i_1140/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/AlgM_0/U0/ARG3__0_i_1140_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.057 r  design_1_i/AlgM_0/U0/ARG3__0_i_941/CO[3]
                         net (fo=1, routed)           0.000    96.057    design_1_i/AlgM_0/U0/ARG3__0_i_941_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.171 r  design_1_i/AlgM_0/U0/ARG3__0_i_740/CO[3]
                         net (fo=1, routed)           0.000    96.171    design_1_i/AlgM_0/U0/ARG3__0_i_740_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.285 r  design_1_i/AlgM_0/U0/ARG3__0_i_554/CO[3]
                         net (fo=1, routed)           0.000    96.285    design_1_i/AlgM_0/U0/ARG3__0_i_554_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.399 r  design_1_i/AlgM_0/U0/ARG3__0_i_390/CO[3]
                         net (fo=1, routed)           0.000    96.399    design_1_i/AlgM_0/U0/ARG3__0_i_390_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.513 r  design_1_i/AlgM_0/U0/ARG3__0_i_255/CO[3]
                         net (fo=1, routed)           0.000    96.513    design_1_i/AlgM_0/U0/ARG3__0_i_255_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.627 r  design_1_i/AlgM_0/U0/ARG3__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    96.627    design_1_i/AlgM_0/U0/ARG3__0_i_151_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.741 r  design_1_i/AlgM_0/U0/ARG3__0_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.741    design_1_i/AlgM_0/U0/ARG3__0_i_75_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    97.012 f  design_1_i/AlgM_0/U0/ARG3__0_i_26/CO[0]
                         net (fo=3, routed)           0.510    97.522    design_1_i/AlgM_0/U0/ARG00_in[0]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.373    97.896 r  design_1_i/AlgM_0/U0/ARG3__0_i_61/O
                         net (fo=1, routed)           0.323    98.218    design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.813 r  design_1_i/AlgM_0/U0/ARG3__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.813    design_1_i/AlgM_0/U0/ARG3__0_i_22_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.930 r  design_1_i/AlgM_0/U0/ARG3__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.930    design_1_i/AlgM_0/U0/ARG3__0_i_17_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.047 r  design_1_i/AlgM_0/U0/ARG3__0_i_15/CO[3]
                         net (fo=1, routed)           0.000    99.047    design_1_i/AlgM_0/U0/ARG3__0_i_15_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.164 r  design_1_i/AlgM_0/U0/ARG3__0_i_274/CO[3]
                         net (fo=1, routed)           0.000    99.164    design_1_i/AlgM_0/U0/ARG3__0_i_274_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.281 r  design_1_i/AlgM_0/U0/ARG3__0_i_166/CO[3]
                         net (fo=1, routed)           0.000    99.281    design_1_i/AlgM_0/U0/ARG3__0_i_166_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.398 r  design_1_i/AlgM_0/U0/ARG3__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    99.398    design_1_i/AlgM_0/U0/ARG3__0_i_86_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.515 r  design_1_i/AlgM_0/U0/ARG3__0_i_28/CO[3]
                         net (fo=1, routed)           0.000    99.515    design_1_i/AlgM_0/U0/ARG3__0_i_28_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.830 r  design_1_i/AlgM_0/U0/ARG3__0_i_13/O[3]
                         net (fo=1, routed)           0.287   100.117    design_1_i/AlgM_0/U0/ARG3__0_i_13_n_4
    SLICE_X49Y74         LUT3 (Prop_lut3_I1_O)        0.307   100.424 r  design_1_i/AlgM_0/U0/ARG3__0_i_1/O
                         net (fo=16, routed)          1.035   101.459    design_1_i/AlgM_0/U0/ARG3__0_i_1_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[17]_P[32])
                                                      3.656   105.115 r  design_1_i/AlgM_0/U0/ARG3__0/P[32]
                         net (fo=28, routed)          0.907   106.022    design_1_i/AlgM_0/U0/ARG3__0_n_73
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_ALUMODE[1]_P[0])
                                                      2.098   108.120 r  design_1_i/AlgM_0/U0/ARG2/P[0]
                         net (fo=19, routed)          1.335   109.455    design_1_i/AlgM_0/U0/ARG2_n_105
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   110.111 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   110.111    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_187_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.225 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000   110.225    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_174_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.339 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000   110.339    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_152_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.453 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.000   110.453    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_122_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.009   110.576    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_90_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.690 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000   110.690    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_49_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.804 r  design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   110.804    design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_33_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.918 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000   110.918    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_28_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.032 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000   111.032    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_24_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   111.303 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23/CO[0]
                         net (fo=43, routed)          1.122   112.424    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_23_n_3
    SLICE_X40Y82         LUT3 (Prop_lut3_I0_O)        0.373   112.797 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_26/O
                         net (fo=1, routed)           1.214   114.011    design_1_i/AlgM_0/U0/newPos_x[11]_i_26_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.124   114.135 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_14/O
                         net (fo=1, routed)           0.000   114.135    design_1_i/AlgM_0/U0/newPos_x[11]_i_14_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   114.536 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   114.536    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   114.775 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8/O[2]
                         net (fo=18, routed)          0.805   115.580    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_8_n_5
    SLICE_X50Y82         LUT3 (Prop_lut3_I2_O)        0.302   115.882 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_174/O
                         net (fo=1, routed)           0.764   116.646    design_1_i/AlgM_0/U0/newPos_x[21]_i_174_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   117.044 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147/CO[3]
                         net (fo=1, routed)           0.000   117.044    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.378 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120/O[1]
                         net (fo=3, routed)           0.741   118.119    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120_n_6
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.303   118.422 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_88/O
                         net (fo=1, routed)           0.323   118.745    design_1_i/AlgM_0/U0/newPos_x[21]_i_88_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   119.271 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61/CO[3]
                         net (fo=1, routed)           0.000   119.271    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.385 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42/CO[3]
                         net (fo=1, routed)           0.000   119.385    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   119.624 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27/O[2]
                         net (fo=3, routed)           0.849   120.473    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_27_n_5
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.302   120.775 r  design_1_i/AlgM_0/U0/newPos_x[21]_i_40/O
                         net (fo=1, routed)           0.000   120.775    design_1_i/AlgM_0/U0/newPos_x[21]_i_40_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.308 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000   121.308    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   121.562 r  design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19/CO[0]
                         net (fo=27, routed)          0.528   122.090    design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19_n_3
    SLICE_X53Y84         LUT5 (Prop_lut5_I3_O)        0.367   122.457 r  design_1_i/AlgM_0/U0/newPos_x[7]_i_18/O
                         net (fo=1, routed)           0.685   123.141    design_1_i/AlgM_0/U0/newPos_x[7]_i_18_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   123.721 r  design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.721    design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   124.034 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9/O[3]
                         net (fo=1, routed)           0.597   124.631    design_1_i/AlgM_0/U0/ARG1__2[8]
    SLICE_X42Y82         LUT6 (Prop_lut6_I4_O)        0.306   124.937 r  design_1_i/AlgM_0/U0/newPos_x[11]_i_6/O
                         net (fo=1, routed)           0.000   124.937    design_1_i/AlgM_0/U0/newPos_x[11]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   125.450 r  design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.450    design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.567 r  design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   125.567    design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_2_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.806 r  design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.713   126.518    design_1_i/AlgM_0/U0/ARG__2[18]
    SLICE_X40Y84         LUT2 (Prop_lut2_I1_O)        0.301   126.819 r  design_1_i/AlgM_0/U0/newPos_x[18]_i_1/O
                         net (fo=1, routed)           0.000   126.819    design_1_i/AlgM_0/U0/newPos_x[18]_i_1_n_0
    SLICE_X40Y84         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.795    81.835    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X40Y84         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[18]/C
                         clock pessimism              0.490    82.326    
                         clock uncertainty           -0.112    82.214    
    SLICE_X40Y84         FDRE (Setup_fdre_C_D)        0.081    82.295    design_1_i/AlgM_0/U0/newPos_x_reg[18]
  -------------------------------------------------------------------
                         required time                         82.295    
                         arrival time                        -126.819    
  -------------------------------------------------------------------
                         slack                                -44.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[271][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[272][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.803%)  route 0.213ns (60.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.995ns
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.550    -0.750    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X82Y174        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[271][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.609 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[271][11]/Q
                         net (fo=2, routed)           0.213    -0.395    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[271]_215[11]
    SLICE_X87Y173        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[272][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.818    -0.995    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X87Y173        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[272][11]/C
                         clock pessimism              0.509    -0.486    
    SLICE_X87Y173        FDRE (Hold_fdre_C_D)         0.066    -0.420    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[272][11]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[456][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[457][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.858%)  route 0.130ns (44.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.714    -0.585    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X12Y201        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[456][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y201        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[456][7]/Q
                         net (fo=2, routed)           0.130    -0.292    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[456]_918[7]
    SLICE_X13Y199        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[457][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.898    -0.916    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X13Y199        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[457][7]/C
                         clock pessimism              0.509    -0.407    
    SLICE_X13Y199        FDRE (Hold_fdre_C_D)         0.066    -0.341    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[457][7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[53][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[54][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.013%)  route 0.240ns (62.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.555    -0.745    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X82Y121        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[53][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.604 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[53][4]/Q
                         net (fo=2, routed)           0.240    -0.364    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[53]_805[4]
    SLICE_X84Y116        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[54][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.829    -0.985    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X84Y116        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[54][4]/C
                         clock pessimism              0.509    -0.476    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.059    -0.417    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[54][4]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[108][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.121%)  route 0.249ns (63.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.631    -0.668    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X86Y59         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[108][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[108][3]/Q
                         net (fo=2, routed)           0.249    -0.278    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[108]_753[3]
    SLICE_X79Y59         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.906    -0.908    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X79Y59         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][3]/C
                         clock pessimism              0.506    -0.402    
    SLICE_X79Y59         FDRE (Hold_fdre_C_D)         0.066    -0.336    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[109][3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[290][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[291][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.851%)  route 0.252ns (64.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.580    -0.720    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X97Y152        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[290][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.579 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[290][11]/Q
                         net (fo=2, routed)           0.252    -0.326    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[290]_838[11]
    SLICE_X96Y148        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[291][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.853    -0.961    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X96Y148        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[291][11]/C
                         clock pessimism              0.514    -0.447    
    SLICE_X96Y148        FDRE (Hold_fdre_C_D)         0.059    -0.388    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[291][11]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[191][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[192][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.494%)  route 0.268ns (65.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.578    -0.722    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X67Y146        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[191][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.581 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[191][6]/Q
                         net (fo=2, routed)           0.268    -0.313    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[191]_378[6]
    SLICE_X65Y152        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[192][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.849    -0.964    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X65Y152        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[192][6]/C
                         clock pessimism              0.514    -0.450    
    SLICE_X65Y152        FDRE (Hold_fdre_C_D)         0.070    -0.380    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[192][6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.297%)  route 0.258ns (64.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.578    -0.722    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X93Y155        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.581 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41][4]/Q
                         net (fo=2, routed)           0.258    -0.322    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41]_793[4]
    SLICE_X94Y146        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.850    -0.964    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X94Y146        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][4]/C
                         clock pessimism              0.514    -0.450    
    SLICE_X94Y146        FDRE (Hold_fdre_C_D)         0.059    -0.391    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[468][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[469][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.987ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.557    -0.743    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X78Y181        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[468][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[468][8]/Q
                         net (fo=2, routed)           0.254    -0.348    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[468]_929[8]
    SLICE_X84Y183        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[469][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.826    -0.987    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X84Y183        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[469][8]/C
                         clock pessimism              0.509    -0.478    
    SLICE_X84Y183        FDRE (Hold_fdre_C_D)         0.059    -0.419    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[469][8]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.011%)  route 0.274ns (65.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.580    -0.720    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X97Y152        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.579 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41][0]/Q
                         net (fo=2, routed)           0.274    -0.305    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41]_793[0]
    SLICE_X97Y146        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.852    -0.962    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X97Y146        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][0]/C
                         clock pessimism              0.514    -0.448    
    SLICE_X97Y146        FDRE (Hold_fdre_C_D)         0.071    -0.377    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.480%)  route 0.256ns (64.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.578    -0.722    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X93Y155        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.581 r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41][6]/Q
                         net (fo=2, routed)           0.256    -0.324    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[41]_793[6]
    SLICE_X94Y146        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.850    -0.964    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X94Y146        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][6]/C
                         clock pessimism              0.514    -0.450    
    SLICE_X94Y146        FDRE (Hold_fdre_C_D)         0.052    -0.398    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[42][6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X7Y24      design_1_i/Correlator_TOF_0/U0/xcorr_temp[100]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X6Y23      design_1_i/Correlator_TOF_0/U0/xcorr_temp[101]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X6Y21      design_1_i/Correlator_TOF_0/U0/xcorr_temp[102]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X6Y25      design_1_i/Correlator_TOF_0/U0/xcorr_temp[103]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X5Y26      design_1_i/Correlator_TOF_0/U0/xcorr_temp[104]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X5Y27      design_1_i/Correlator_TOF_0/U0/xcorr_temp[105]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X5Y29      design_1_i/Correlator_TOF_0/U0/xcorr_temp[106]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X5Y24      design_1_i/Correlator_TOF_0/U0/xcorr_temp[107]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X5Y22      design_1_i/Correlator_TOF_0/U0/xcorr_temp[108]0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X4Y24      design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X56Y104    design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X56Y104    design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y70     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y70     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y70     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y70     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y69     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y69     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y69     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y69     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X56Y104    design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X56Y104    design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y70     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y70     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y70     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y70     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y69     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y69     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y69     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X44Y69     design_1_i/AlgM_0/U0/cordic_SqrtRoot/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :           18  Failing Endpoints,  Worst Slack      -20.610ns,  Total Violation     -263.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.610ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.581ns  (logic 12.820ns (54.365%)  route 10.761ns (45.634%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 168.418 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   187.222 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/CO[3]
                         net (fo=1, routed)           0.000   187.222    design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   187.336 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   187.336    design_1_i/Sample2TOF_0/U0/TOF_out_carry__0_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   187.670 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__1/O[1]
                         net (fo=2, routed)           0.465   188.135    design_1_i/SPI_subnode_0/U0/ToF[9]
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.303   188.438 r  design_1_i/SPI_subnode_0/U0/shift_out[9]_i_2/O
                         net (fo=1, routed)           0.665   189.103    design_1_i/SPI_subnode_0/U0/in4[9]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.152   189.255 r  design_1_i/SPI_subnode_0/U0/shift_out[9]_i_1/O
                         net (fo=1, routed)           0.000   189.255    design_1_i/SPI_subnode_0/U0/shift_out[9]
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.711   168.418    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[9]/C
                         clock pessimism              0.383   168.802    
                         clock uncertainty           -0.232   168.570    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)        0.075   168.645    design_1_i/SPI_subnode_0/U0/shift_out_reg[9]
  -------------------------------------------------------------------
                         required time                        168.645    
                         arrival time                        -189.255    
  -------------------------------------------------------------------
                         slack                                -20.610    

Slack (VIOLATED) :        -20.600ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.570ns  (logic 12.802ns (54.315%)  route 10.768ns (45.684%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 168.417 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   187.222 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/CO[3]
                         net (fo=1, routed)           0.000   187.222    design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   187.336 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   187.336    design_1_i/Sample2TOF_0/U0/TOF_out_carry__0_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   187.649 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__1/O[3]
                         net (fo=2, routed)           0.471   188.121    design_1_i/SPI_subnode_0/U0/ToF[11]
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.306   188.427 r  design_1_i/SPI_subnode_0/U0/shift_out[11]_i_2/O
                         net (fo=1, routed)           0.665   189.092    design_1_i/SPI_subnode_0/U0/in4[11]
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.152   189.244 r  design_1_i/SPI_subnode_0/U0/shift_out[11]_i_1/O
                         net (fo=1, routed)           0.000   189.244    design_1_i/SPI_subnode_0/U0/shift_out[11]
    SLICE_X53Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710   168.417    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[11]/C
                         clock pessimism              0.383   168.801    
                         clock uncertainty           -0.232   168.569    
    SLICE_X53Y86         FDCE (Setup_fdce_C_D)        0.075   168.644    design_1_i/SPI_subnode_0/U0/shift_out_reg[11]
  -------------------------------------------------------------------
                         required time                        168.644    
                         arrival time                        -189.244    
  -------------------------------------------------------------------
                         slack                                -20.600    

Slack (VIOLATED) :        -20.478ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.491ns  (logic 12.706ns (54.088%)  route 10.785ns (45.911%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 168.417 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   187.222 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/CO[3]
                         net (fo=1, routed)           0.000   187.222    design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   187.556 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__0/O[1]
                         net (fo=2, routed)           0.331   187.888    design_1_i/SPI_subnode_0/U0/ToF[5]
    SLICE_X56Y85         LUT6 (Prop_lut6_I0_O)        0.303   188.191 r  design_1_i/SPI_subnode_0/U0/shift_out[5]_i_2/O
                         net (fo=1, routed)           0.822   189.013    design_1_i/SPI_subnode_0/U0/in4[5]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.152   189.165 r  design_1_i/SPI_subnode_0/U0/shift_out[5]_i_1/O
                         net (fo=1, routed)           0.000   189.165    design_1_i/SPI_subnode_0/U0/shift_out[5]
    SLICE_X52Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710   168.417    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X52Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/C
                         clock pessimism              0.383   168.801    
                         clock uncertainty           -0.232   168.569    
    SLICE_X52Y85         FDCE (Setup_fdce_C_D)        0.118   168.687    design_1_i/SPI_subnode_0/U0/shift_out_reg[5]
  -------------------------------------------------------------------
                         required time                        168.687    
                         arrival time                        -189.165    
  -------------------------------------------------------------------
                         slack                                -20.478    

Slack (VIOLATED) :        -20.201ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.125ns  (logic 12.373ns (53.505%)  route 10.752ns (46.494%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 168.417 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   187.252 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/O[2]
                         net (fo=2, routed)           0.320   187.573    design_1_i/SPI_subnode_0/U0/ToF[2]
    SLICE_X53Y84         LUT6 (Prop_lut6_I0_O)        0.302   187.875 r  design_1_i/SPI_subnode_0/U0/shift_out[2]_i_2/O
                         net (fo=1, routed)           0.800   188.675    design_1_i/SPI_subnode_0/U0/in4[2]
    SLICE_X53Y85         LUT3 (Prop_lut3_I0_O)        0.124   188.799 r  design_1_i/SPI_subnode_0/U0/shift_out[2]_i_1/O
                         net (fo=1, routed)           0.000   188.799    design_1_i/SPI_subnode_0/U0/shift_out[2]
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710   168.417    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/C
                         clock pessimism              0.383   168.801    
                         clock uncertainty           -0.232   168.569    
    SLICE_X53Y85         FDCE (Setup_fdce_C_D)        0.029   168.598    design_1_i/SPI_subnode_0/U0/shift_out_reg[2]
  -------------------------------------------------------------------
                         required time                        168.598    
                         arrival time                        -188.799    
  -------------------------------------------------------------------
                         slack                                -20.201    

Slack (VIOLATED) :        -20.195ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.164ns  (logic 12.689ns (54.778%)  route 10.475ns (45.222%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 168.417 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   187.222 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/CO[3]
                         net (fo=1, routed)           0.000   187.222    design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   187.535 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__0/O[3]
                         net (fo=2, routed)           0.344   187.879    design_1_i/SPI_subnode_0/U0/ToF[7]
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.306   188.185 r  design_1_i/SPI_subnode_0/U0/shift_out[7]_i_2/O
                         net (fo=1, routed)           0.500   188.685    design_1_i/SPI_subnode_0/U0/in4[7]
    SLICE_X53Y85         LUT3 (Prop_lut3_I0_O)        0.153   188.838 r  design_1_i/SPI_subnode_0/U0/shift_out[7]_i_1/O
                         net (fo=1, routed)           0.000   188.838    design_1_i/SPI_subnode_0/U0/shift_out[7]
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710   168.417    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[7]/C
                         clock pessimism              0.383   168.801    
                         clock uncertainty           -0.232   168.569    
    SLICE_X53Y85         FDCE (Setup_fdce_C_D)        0.075   168.644    design_1_i/SPI_subnode_0/U0/shift_out_reg[7]
  -------------------------------------------------------------------
                         required time                        168.644    
                         arrival time                        -188.838    
  -------------------------------------------------------------------
                         slack                                -20.195    

Slack (VIOLATED) :        -20.175ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.151ns  (logic 12.562ns (54.262%)  route 10.589ns (45.738%))
  Logic Levels:           30  (CARRY4=16 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 168.417 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   187.222 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/CO[3]
                         net (fo=1, routed)           0.000   187.222    design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   187.444 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__0/O[0]
                         net (fo=2, routed)           0.531   187.976    design_1_i/SPI_subnode_0/U0/ToF[4]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.299   188.275 r  design_1_i/SPI_subnode_0/U0/shift_out[4]_i_2/O
                         net (fo=1, routed)           0.426   188.701    design_1_i/SPI_subnode_0/U0/in4[4]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.124   188.825 r  design_1_i/SPI_subnode_0/U0/shift_out[4]_i_1/O
                         net (fo=1, routed)           0.000   188.825    design_1_i/SPI_subnode_0/U0/shift_out[4]
    SLICE_X52Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710   168.417    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X52Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[4]/C
                         clock pessimism              0.383   168.801    
                         clock uncertainty           -0.232   168.569    
    SLICE_X52Y85         FDCE (Setup_fdce_C_D)        0.081   168.650    design_1_i/SPI_subnode_0/U0/shift_out_reg[4]
  -------------------------------------------------------------------
                         required time                        168.650    
                         arrival time                        -188.825    
  -------------------------------------------------------------------
                         slack                                -20.175    

Slack (VIOLATED) :        -20.174ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.098ns  (logic 12.696ns (54.965%)  route 10.402ns (45.035%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 168.417 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   187.222 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/CO[3]
                         net (fo=1, routed)           0.000   187.222    design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   187.336 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   187.336    design_1_i/Sample2TOF_0/U0/TOF_out_carry__0_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   187.575 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__1/O[2]
                         net (fo=2, routed)           0.320   187.896    design_1_i/SPI_subnode_0/U0/ToF[10]
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302   188.198 r  design_1_i/SPI_subnode_0/U0/shift_out[10]_i_2/O
                         net (fo=1, routed)           0.451   188.648    design_1_i/SPI_subnode_0/U0/in4[10]
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.124   188.772 r  design_1_i/SPI_subnode_0/U0/shift_out[10]_i_1/O
                         net (fo=1, routed)           0.000   188.772    design_1_i/SPI_subnode_0/U0/shift_out[10]
    SLICE_X53Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710   168.417    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/C
                         clock pessimism              0.383   168.801    
                         clock uncertainty           -0.232   168.569    
    SLICE_X53Y86         FDCE (Setup_fdce_C_D)        0.029   168.598    design_1_i/SPI_subnode_0/U0/shift_out_reg[10]
  -------------------------------------------------------------------
                         required time                        168.598    
                         arrival time                        -188.772    
  -------------------------------------------------------------------
                         slack                                -20.174    

Slack (VIOLATED) :        -20.120ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.045ns  (logic 12.676ns (55.007%)  route 10.368ns (44.993%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 168.418 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   187.222 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/CO[3]
                         net (fo=1, routed)           0.000   187.222    design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   187.336 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   187.336    design_1_i/Sample2TOF_0/U0/TOF_out_carry__0_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   187.558 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__1/O[0]
                         net (fo=2, routed)           0.342   187.900    design_1_i/SPI_subnode_0/U0/ToF[8]
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.299   188.199 r  design_1_i/SPI_subnode_0/U0/shift_out[8]_i_2/O
                         net (fo=1, routed)           0.395   188.594    design_1_i/SPI_subnode_0/U0/in4[8]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.124   188.718 r  design_1_i/SPI_subnode_0/U0/shift_out[8]_i_1/O
                         net (fo=1, routed)           0.000   188.718    design_1_i/SPI_subnode_0/U0/shift_out[8]
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.711   168.418    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/C
                         clock pessimism              0.383   168.802    
                         clock uncertainty           -0.232   168.570    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)        0.029   168.599    design_1_i/SPI_subnode_0/U0/shift_out_reg[8]
  -------------------------------------------------------------------
                         required time                        168.599    
                         arrival time                        -188.718    
  -------------------------------------------------------------------
                         slack                                -20.120    

Slack (VIOLATED) :        -20.108ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.078ns  (logic 12.463ns (54.004%)  route 10.615ns (45.996%))
  Logic Levels:           29  (CARRY4=15 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 168.417 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   187.312 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/O[3]
                         net (fo=2, routed)           0.336   187.649    design_1_i/SPI_subnode_0/U0/ToF[3]
    SLICE_X53Y85         LUT6 (Prop_lut6_I0_O)        0.306   187.955 r  design_1_i/SPI_subnode_0/U0/shift_out[3]_i_2/O
                         net (fo=1, routed)           0.647   188.602    design_1_i/SPI_subnode_0/U0/in4[3]
    SLICE_X53Y85         LUT3 (Prop_lut3_I0_O)        0.150   188.752 r  design_1_i/SPI_subnode_0/U0/shift_out[3]_i_1/O
                         net (fo=1, routed)           0.000   188.752    design_1_i/SPI_subnode_0/U0/shift_out[3]
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710   168.417    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/C
                         clock pessimism              0.383   168.801    
                         clock uncertainty           -0.232   168.569    
    SLICE_X53Y85         FDCE (Setup_fdce_C_D)        0.075   168.644    design_1_i/SPI_subnode_0/U0/shift_out_reg[3]
  -------------------------------------------------------------------
                         required time                        168.644    
                         arrival time                        -188.752    
  -------------------------------------------------------------------
                         slack                                -20.108    

Slack (VIOLATED) :        -20.074ns  (required time - arrival time)
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_100_design_1_clk_wiz_0_0 rise@170.000ns - clk_12_design_1_clk_wiz_0_0 rise@166.667ns)
  Data Path Delay:        23.001ns  (logic 12.790ns (55.606%)  route 10.211ns (44.393%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT3=5 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 168.418 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.993ns = ( 165.674 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                    166.667   166.667 r  
    R4                                                0.000   166.667 r  clk_in1 (IN)
                         net (fo=0)                   0.000   166.667    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475   168.142 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.375    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432   161.943 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808   163.751    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   163.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.826   165.674    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518   166.192 r  design_1_i/Correlator_TOF_0/U0/TOF_out_reg[12]/Q
                         net (fo=1, routed)           0.858   167.050    design_1_i/Sample2TOF_0/U0/SampleCount[12]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841   170.891 r  design_1_i/Sample2TOF_0/U0/tempScaled/P[0]
                         net (fo=17, routed)          1.430   172.321    design_1_i/Sample2TOF_0/U0/tempScaled_n_105
    SLICE_X57Y76         LUT3 (Prop_lut3_I1_O)        0.152   172.473 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.666   173.139    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_3_n_0
    SLICE_X57Y76         LUT4 (Prop_lut4_I3_O)        0.326   173.465 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000   173.465    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_i_7_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   174.015 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   174.015    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__0_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.129 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000   174.129    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.243 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   174.243    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   174.357 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   174.357    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__3_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   174.596 r  design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4/O[2]
                         net (fo=3, routed)           0.632   175.227    design_1_i/Sample2TOF_0/U0/TOF_out0__0_carry__4_n_5
    SLICE_X60Y80         LUT3 (Prop_lut3_I2_O)        0.302   175.529 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11/O
                         net (fo=2, routed)           0.576   176.106    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_11_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I1_O)        0.124   176.230 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3/O
                         net (fo=2, routed)           0.425   176.655    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_3_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124   176.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7/O
                         net (fo=1, routed)           0.000   176.779    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_i_7_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   177.329 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3/CO[3]
                         net (fo=1, routed)           0.000   177.329    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.443 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4/CO[3]
                         net (fo=1, routed)           0.000   177.443    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   177.557 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5/CO[3]
                         net (fo=1, routed)           0.000   177.557    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__5_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   177.779 r  design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6/O[0]
                         net (fo=19, routed)          1.213   178.991    design_1_i/Sample2TOF_0/U0/TOF_out0__208_carry__6_n_7
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.321   179.312 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3/O
                         net (fo=2, routed)           0.857   180.169    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_3_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.328   180.497 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7/O
                         net (fo=1, routed)           0.000   180.497    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_7_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   181.030 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0/CO[3]
                         net (fo=1, routed)           0.000   181.030    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   181.345 r  design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1/O[3]
                         net (fo=3, routed)           0.537   181.882    design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_4
    SLICE_X64Y82         LUT3 (Prop_lut3_I1_O)        0.307   182.189 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11/O
                         net (fo=3, routed)           1.000   183.189    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124   183.313 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8/O
                         net (fo=1, routed)           0.000   183.313    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   183.845 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2/CO[3]
                         net (fo=1, routed)           0.000   183.845    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0
    SLICE_X61Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   184.084 r  design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3/O[2]
                         net (fo=3, routed)           0.837   184.921    design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5
    SLICE_X56Y84         LUT4 (Prop_lut4_I2_O)        0.302   185.223 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6/O
                         net (fo=1, routed)           0.000   185.223    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   185.761 r  design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6/CO[2]
                         net (fo=13, routed)          0.602   186.362    design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.310   186.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3/O
                         net (fo=1, routed)           0.000   186.672    design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   187.222 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry/CO[3]
                         net (fo=1, routed)           0.000   187.222    design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   187.336 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   187.336    design_1_i/Sample2TOF_0/U0/TOF_out_carry__0_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   187.450 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   187.450    design_1_i/Sample2TOF_0/U0/TOF_out_carry__1_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   187.672 r  design_1_i/Sample2TOF_0/U0/TOF_out_carry__2/O[0]
                         net (fo=2, routed)           0.316   187.989    design_1_i/SPI_subnode_0/U0/ToF[12]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.299   188.288 r  design_1_i/SPI_subnode_0/U0/shift_out[12]_i_2/O
                         net (fo=1, routed)           0.263   188.551    design_1_i/SPI_subnode_0/U0/in4[12]
    SLICE_X55Y88         LUT3 (Prop_lut3_I0_O)        0.124   188.675 r  design_1_i/SPI_subnode_0/U0/shift_out[12]_i_1/O
                         net (fo=1, routed)           0.000   188.675    design_1_i/SPI_subnode_0/U0/shift_out[12]
    SLICE_X55Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                    170.000   170.000 r  
    R4                                                0.000   170.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   170.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405   171.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.566    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674   164.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723   166.616    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.711   168.418    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X55Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/C
                         clock pessimism              0.383   168.802    
                         clock uncertainty           -0.232   168.570    
    SLICE_X55Y88         FDCE (Setup_fdce_C_D)        0.031   168.601    design_1_i/SPI_subnode_0/U0/shift_out_reg[12]
  -------------------------------------------------------------------
                         required time                        168.601    
                         arrival time                        -188.675    
  -------------------------------------------------------------------
                         slack                                -20.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_z_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.231ns (28.510%)  route 0.579ns (71.490%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.585    -0.715    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X49Y107        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.574 r  design_1_i/AlgM_0/U0/newPos_z_reg[20]/Q
                         net (fo=3, routed)           0.368    -0.205    design_1_i/SPI_subnode_0/U0/Z_pos[20]
    SLICE_X42Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.160 r  design_1_i/SPI_subnode_0/U0/shift_out[20]_i_2/O
                         net (fo=1, routed)           0.211     0.050    design_1_i/SPI_subnode_0/U0/in4[20]
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.095 r  design_1_i/SPI_subnode_0/U0/shift_out[20]_i_1/O
                         net (fo=1, routed)           0.000     0.095    design_1_i/SPI_subnode_0/U0/shift_out[20]
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.858    -0.956    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/C
                         clock pessimism              0.565    -0.391    
                         clock uncertainty            0.232    -0.159    
    SLICE_X42Y101        FDCE (Hold_fdce_C_D)         0.121    -0.038    design_1_i/SPI_subnode_0/U0/shift_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.254ns (28.957%)  route 0.623ns (71.043%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.587    -0.713    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X46Y101        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.549 r  design_1_i/AlgM_0/U0/newPos_z_reg[0]/Q
                         net (fo=3, routed)           0.471    -0.077    design_1_i/SPI_subnode_0/U0/Z_pos[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I3_O)        0.045    -0.032 r  design_1_i/SPI_subnode_0/U0/shift_out[0]_i_2/O
                         net (fo=1, routed)           0.152     0.119    design_1_i/SPI_subnode_0/U0/in4[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.045     0.164 r  design_1_i/SPI_subnode_0/U0/shift_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.164    design_1_i/SPI_subnode_0/U0/shift_out[0]
    SLICE_X52Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.921    -0.893    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X52Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[0]/C
                         clock pessimism              0.565    -0.328    
                         clock uncertainty            0.232    -0.096    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.121     0.025    design_1_i/SPI_subnode_0/U0/shift_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_z_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.234ns (26.348%)  route 0.654ns (73.652%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.586    -0.714    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X45Y104        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  design_1_i/AlgM_0/U0/newPos_z_reg[15]/Q
                         net (fo=3, routed)           0.427    -0.146    design_1_i/SPI_subnode_0/U0/Z_pos[15]
    SLICE_X42Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.101 r  design_1_i/SPI_subnode_0/U0/shift_out[15]_i_2/O
                         net (fo=1, routed)           0.227     0.126    design_1_i/SPI_subnode_0/U0/in4[15]
    SLICE_X51Y88         LUT3 (Prop_lut3_I0_O)        0.048     0.174 r  design_1_i/SPI_subnode_0/U0/shift_out[15]_i_1/O
                         net (fo=1, routed)           0.000     0.174    design_1_i/SPI_subnode_0/U0/shift_out[15]
    SLICE_X51Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.924    -0.890    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[15]/C
                         clock pessimism              0.565    -0.325    
                         clock uncertainty            0.232    -0.093    
    SLICE_X51Y88         FDCE (Hold_fdce_C_D)         0.107     0.014    design_1_i/SPI_subnode_0/U0/shift_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_z_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.925%)  route 0.660ns (74.075%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.586    -0.714    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X45Y103        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  design_1_i/AlgM_0/U0/newPos_z_reg[10]/Q
                         net (fo=3, routed)           0.517    -0.055    design_1_i/SPI_subnode_0/U0/Z_pos[10]
    SLICE_X53Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.010 r  design_1_i/SPI_subnode_0/U0/shift_out[10]_i_2/O
                         net (fo=1, routed)           0.143     0.132    design_1_i/SPI_subnode_0/U0/in4[10]
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.045     0.177 r  design_1_i/SPI_subnode_0/U0/shift_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.177    design_1_i/SPI_subnode_0/U0/shift_out[10]
    SLICE_X53Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.921    -0.893    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y86         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[10]/C
                         clock pessimism              0.565    -0.328    
                         clock uncertainty            0.232    -0.096    
    SLICE_X53Y86         FDCE (Hold_fdce_C_D)         0.091    -0.005    design_1_i/SPI_subnode_0/U0/shift_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.254ns (31.604%)  route 0.550ns (68.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.677    -0.622    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X40Y83         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/AlgM_0/U0/newPos_x_reg[12]/Q
                         net (fo=3, routed)           0.468     0.010    design_1_i/SPI_subnode_0/U0/X_pos[12]
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.045     0.055 r  design_1_i/SPI_subnode_0/U0/shift_out[12]_i_2/O
                         net (fo=1, routed)           0.082     0.137    design_1_i/SPI_subnode_0/U0/in4[12]
    SLICE_X55Y88         LUT3 (Prop_lut3_I0_O)        0.045     0.182 r  design_1_i/SPI_subnode_0/U0/shift_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.182    design_1_i/SPI_subnode_0/U0/shift_out[12]
    SLICE_X55Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.924    -0.890    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X55Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/C
                         clock pessimism              0.565    -0.325    
                         clock uncertainty            0.232    -0.093    
    SLICE_X55Y88         FDCE (Hold_fdce_C_D)         0.092    -0.001    design_1_i/SPI_subnode_0/U0/shift_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_z_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.231ns (27.750%)  route 0.601ns (72.250%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.650    -0.649    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X49Y88         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/AlgM_0/U0/newPos_z_reg[2]/Q
                         net (fo=3, routed)           0.333    -0.176    design_1_i/SPI_subnode_0/U0/Z_pos[2]
    SLICE_X53Y84         LUT6 (Prop_lut6_I3_O)        0.045    -0.131 r  design_1_i/SPI_subnode_0/U0/shift_out[2]_i_2/O
                         net (fo=1, routed)           0.269     0.138    design_1_i/SPI_subnode_0/U0/in4[2]
    SLICE_X53Y85         LUT3 (Prop_lut3_I0_O)        0.045     0.183 r  design_1_i/SPI_subnode_0/U0/shift_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.183    design_1_i/SPI_subnode_0/U0/shift_out[2]
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.921    -0.893    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/C
                         clock pessimism              0.565    -0.328    
                         clock uncertainty            0.232    -0.096    
    SLICE_X53Y85         FDCE (Hold_fdce_C_D)         0.091    -0.005    design_1_i/SPI_subnode_0/U0/shift_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_z_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.273ns (31.863%)  route 0.584ns (68.137%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.650    -0.649    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X49Y88         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.521 r  design_1_i/AlgM_0/U0/newPos_z_reg[3]/Q
                         net (fo=3, routed)           0.371    -0.151    design_1_i/SPI_subnode_0/U0/Z_pos[3]
    SLICE_X53Y85         LUT6 (Prop_lut6_I3_O)        0.099    -0.052 r  design_1_i/SPI_subnode_0/U0/shift_out[3]_i_2/O
                         net (fo=1, routed)           0.213     0.162    design_1_i/SPI_subnode_0/U0/in4[3]
    SLICE_X53Y85         LUT3 (Prop_lut3_I0_O)        0.046     0.208 r  design_1_i/SPI_subnode_0/U0/shift_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.208    design_1_i/SPI_subnode_0/U0/shift_out[3]
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.921    -0.893    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/C
                         clock pessimism              0.565    -0.328    
                         clock uncertainty            0.232    -0.096    
    SLICE_X53Y85         FDCE (Hold_fdce_C_D)         0.107     0.011    design_1_i/SPI_subnode_0/U0/shift_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_y_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.231ns (27.912%)  route 0.597ns (72.088%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.682    -0.617    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X38Y96         FDRE                                         r  design_1_i/AlgM_0/U0/newPos_y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/AlgM_0/U0/newPos_y_reg[18]/Q
                         net (fo=3, routed)           0.441    -0.035    design_1_i/SPI_subnode_0/U0/Y_pos[18]
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.010 r  design_1_i/SPI_subnode_0/U0/shift_out[18]_i_2/O
                         net (fo=1, routed)           0.155     0.165    design_1_i/SPI_subnode_0/U0/in4[18]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.045     0.210 r  design_1_i/SPI_subnode_0/U0/shift_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.210    design_1_i/SPI_subnode_0/U0/shift_out[18]
    SLICE_X49Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.922    -0.892    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X49Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[18]/C
                         clock pessimism              0.565    -0.327    
                         clock uncertainty            0.232    -0.095    
    SLICE_X49Y87         FDCE (Hold_fdce_C_D)         0.092    -0.003    design_1_i/SPI_subnode_0/U0/shift_out_reg[18]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_z_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.291ns (31.198%)  route 0.642ns (68.802%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.586    -0.714    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X44Y103        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.566 r  design_1_i/AlgM_0/U0/newPos_z_reg[8]/Q
                         net (fo=3, routed)           0.515    -0.051    design_1_i/SPI_subnode_0/U0/Z_pos[8]
    SLICE_X52Y86         LUT6 (Prop_lut6_I3_O)        0.098     0.047 r  design_1_i/SPI_subnode_0/U0/shift_out[8]_i_2/O
                         net (fo=1, routed)           0.127     0.174    design_1_i/SPI_subnode_0/U0/in4[8]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.045     0.219 r  design_1_i/SPI_subnode_0/U0/shift_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.219    design_1_i/SPI_subnode_0/U0/shift_out[8]
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.922    -0.892    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[8]/C
                         clock pessimism              0.565    -0.327    
                         clock uncertainty            0.232    -0.095    
    SLICE_X51Y87         FDCE (Hold_fdce_C_D)         0.091    -0.004    design_1_i/SPI_subnode_0/U0/shift_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/AlgM_0/U0/newPos_z_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_12_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.270ns (28.114%)  route 0.690ns (71.886%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.586    -0.714    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X49Y105        FDRE                                         r  design_1_i/AlgM_0/U0/newPos_z_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.586 r  design_1_i/AlgM_0/U0/newPos_z_reg[19]/Q
                         net (fo=3, routed)           0.473    -0.113    design_1_i/SPI_subnode_0/U0/Z_pos[19]
    SLICE_X49Y88         LUT5 (Prop_lut5_I2_O)        0.099    -0.014 r  design_1_i/SPI_subnode_0/U0/shift_out[19]_i_2/O
                         net (fo=1, routed)           0.217     0.204    design_1_i/SPI_subnode_0/U0/in4[19]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.043     0.247 r  design_1_i/SPI_subnode_0/U0/shift_out[19]_i_1/O
                         net (fo=1, routed)           0.000     0.247    design_1_i/SPI_subnode_0/U0/shift_out[19]
    SLICE_X49Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.922    -0.892    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X49Y87         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[19]/C
                         clock pessimism              0.565    -0.327    
                         clock uncertainty            0.232    -0.095    
    SLICE_X49Y87         FDCE (Hold_fdce_C_D)         0.107     0.012    design_1_i/SPI_subnode_0/U0/shift_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_12_design_1_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.139ns,  Total Violation       -0.367ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.127ns  (logic 1.338ns (42.785%)  route 1.789ns (57.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 81.662 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[14]
                         net (fo=1, routed)           1.789    81.910    design_1_i/Correlator_TOF_0/U0/Sample[10]
    SLICE_X36Y165        LUT2 (Prop_lut2_I0_O)        0.124    82.034 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][10]_i_1/O
                         net (fo=1, routed)           0.000    82.034    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][10]_i_1_n_0
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.622    81.662    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]/C
                         clock pessimism              0.383    82.046    
                         clock uncertainty           -0.232    81.814    
    SLICE_X36Y165        FDRE (Setup_fdre_C_D)        0.081    81.895    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][10]
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                         -82.034    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.116ns  (logic 1.360ns (43.643%)  route 1.756ns (56.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 81.660 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[7]
                         net (fo=1, routed)           1.756    81.877    design_1_i/Correlator_TOF_0/U0/Sample[3]
    SLICE_X36Y167        LUT2 (Prop_lut2_I0_O)        0.146    82.023 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][3]_i_1/O
                         net (fo=1, routed)           0.000    82.023    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][3]_i_1_n_0
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.620    81.660    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]/C
                         clock pessimism              0.383    82.044    
                         clock uncertainty           -0.232    81.812    
    SLICE_X36Y167        FDRE (Setup_fdre_C_D)        0.118    81.930    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         81.930    
                         arrival time                         -82.023    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.048ns  (logic 1.338ns (43.904%)  route 1.710ns (56.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 81.662 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[4]
                         net (fo=1, routed)           1.710    81.830    design_1_i/Correlator_TOF_0/U0/Sample[0]
    SLICE_X36Y165        LUT2 (Prop_lut2_I0_O)        0.124    81.954 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.000    81.954    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][0]_i_1_n_0
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.622    81.662    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/C
                         clock pessimism              0.383    82.046    
                         clock uncertainty           -0.232    81.814    
    SLICE_X36Y165        FDRE (Setup_fdre_C_D)        0.077    81.891    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -81.954    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.026ns  (logic 1.338ns (44.216%)  route 1.688ns (55.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 81.658 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[10]
                         net (fo=1, routed)           1.688    81.809    design_1_i/Correlator_TOF_0/U0/Sample[6]
    SLICE_X36Y168        LUT2 (Prop_lut2_I0_O)        0.124    81.933 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][6]_i_1/O
                         net (fo=1, routed)           0.000    81.933    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][6]_i_1_n_0
    SLICE_X36Y168        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.618    81.658    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y168        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]/C
                         clock pessimism              0.383    82.042    
                         clock uncertainty           -0.232    81.810    
    SLICE_X36Y168        FDRE (Setup_fdre_C_D)        0.077    81.887    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         81.887    
                         arrival time                         -81.933    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        3.004ns  (logic 1.338ns (44.537%)  route 1.666ns (55.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 81.657 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[8]
                         net (fo=1, routed)           1.666    81.787    design_1_i/Correlator_TOF_0/U0/Sample[4]
    SLICE_X36Y170        LUT2 (Prop_lut2_I0_O)        0.124    81.911 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][4]_i_1/O
                         net (fo=1, routed)           0.000    81.911    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][4]_i_1_n_0
    SLICE_X36Y170        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.617    81.657    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y170        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/C
                         clock pessimism              0.383    82.041    
                         clock uncertainty           -0.232    81.809    
    SLICE_X36Y170        FDRE (Setup_fdre_C_D)        0.077    81.886    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -81.911    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        2.871ns  (logic 1.364ns (47.510%)  route 1.507ns (52.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns = ( 81.662 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[15]
                         net (fo=1, routed)           1.507    81.628    design_1_i/Correlator_TOF_0/U0/Sample[11]
    SLICE_X36Y165        LUT2 (Prop_lut2_I0_O)        0.150    81.778 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_1/O
                         net (fo=1, routed)           0.000    81.778    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_1_n_0
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.622    81.662    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/C
                         clock pessimism              0.383    82.046    
                         clock uncertainty           -0.232    81.814    
    SLICE_X36Y165        FDRE (Setup_fdre_C_D)        0.118    81.932    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]
  -------------------------------------------------------------------
                         required time                         81.932    
                         arrival time                         -81.778    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        2.845ns  (logic 1.364ns (47.939%)  route 1.481ns (52.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 81.658 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[11]
                         net (fo=1, routed)           1.481    81.602    design_1_i/Correlator_TOF_0/U0/Sample[7]
    SLICE_X36Y168        LUT2 (Prop_lut2_I0_O)        0.150    81.752 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][7]_i_1/O
                         net (fo=1, routed)           0.000    81.752    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][7]_i_1_n_0
    SLICE_X36Y168        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.618    81.658    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y168        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/C
                         clock pessimism              0.383    82.042    
                         clock uncertainty           -0.232    81.810    
    SLICE_X36Y168        FDRE (Setup_fdre_C_D)        0.118    81.928    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]
  -------------------------------------------------------------------
                         required time                         81.928    
                         arrival time                         -81.752    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        2.823ns  (logic 1.364ns (48.313%)  route 1.459ns (51.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 81.657 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[9]
                         net (fo=1, routed)           1.459    81.580    design_1_i/Correlator_TOF_0/U0/Sample[5]
    SLICE_X36Y170        LUT2 (Prop_lut2_I0_O)        0.150    81.730 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][5]_i_1/O
                         net (fo=1, routed)           0.000    81.730    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][5]_i_1_n_0
    SLICE_X36Y170        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.617    81.657    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y170        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/C
                         clock pessimism              0.383    82.041    
                         clock uncertainty           -0.232    81.809    
    SLICE_X36Y170        FDRE (Setup_fdre_C_D)        0.118    81.927    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         81.927    
                         arrival time                         -81.730    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        2.747ns  (logic 1.338ns (48.700%)  route 1.409ns (51.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 81.660 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[6]
                         net (fo=1, routed)           1.409    81.530    design_1_i/Correlator_TOF_0/U0/Sample[2]
    SLICE_X36Y167        LUT2 (Prop_lut2_I0_O)        0.124    81.654 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][2]_i_1/O
                         net (fo=1, routed)           0.000    81.654    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][2]_i_1_n_0
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.620    81.660    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/C
                         clock pessimism              0.383    82.044    
                         clock uncertainty           -0.232    81.812    
    SLICE_X36Y167        FDRE (Setup_fdre_C_D)        0.077    81.889    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         81.889    
                         arrival time                         -81.654    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_12_design_1_clk_wiz_0_0 rise@83.333ns - clk_100_design_1_clk_wiz_0_0 rise@80.000ns)
  Data Path Delay:        2.762ns  (logic 1.364ns (49.377%)  route 1.398ns (50.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 81.660 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.093ns = ( 78.907 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    80.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475    81.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    75.276 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    77.085    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.726    78.907    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214    80.121 r  design_1_i/xadc_wiz_0/U0/DO[13]
                         net (fo=1, routed)           1.398    81.519    design_1_i/Correlator_TOF_0/U0/Sample[9]
    SLICE_X36Y167        LUT2 (Prop_lut2_I0_O)        0.150    81.669 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][9]_i_1/O
                         net (fo=1, routed)           0.000    81.669    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][9]_i_1_n_0
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    R4                                                0.000    83.333 r  clk_in1 (IN)
                         net (fo=0)                   0.000    83.333    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    84.738 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    78.226 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    79.949    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.040 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.620    81.660    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][9]/C
                         clock pessimism              0.383    82.044    
                         clock uncertainty           -0.232    81.812    
    SLICE_X36Y167        FDRE (Setup_fdre_C_D)        0.118    81.930    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][9]
  -------------------------------------------------------------------
                         required time                         81.930    
                         arrival time                         -81.669    
  -------------------------------------------------------------------
                         slack                                  0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.299ns (38.781%)  route 0.472ns (61.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[5]
                         net (fo=1, routed)           0.472     0.029    design_1_i/Correlator_TOF_0/U0/Sample[1]
    SLICE_X36Y165        LUT2 (Prop_lut2_I0_O)        0.043     0.072 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.072    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][1]_i_1_n_0
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.880    -0.934    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]/C
                         clock pessimism              0.565    -0.369    
                         clock uncertainty            0.232    -0.138    
    SLICE_X36Y165        FDRE (Hold_fdre_C_D)         0.131    -0.007    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.299ns (37.031%)  route 0.508ns (62.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[13]
                         net (fo=1, routed)           0.508     0.066    design_1_i/Correlator_TOF_0/U0/Sample[9]
    SLICE_X36Y167        LUT2 (Prop_lut2_I0_O)        0.043     0.109 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][9]_i_1/O
                         net (fo=1, routed)           0.000     0.109    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][9]_i_1_n_0
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.877    -0.936    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][9]/C
                         clock pessimism              0.565    -0.371    
                         clock uncertainty            0.232    -0.140    
    SLICE_X36Y167        FDRE (Hold_fdre_C_D)         0.131    -0.009    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.301ns (37.119%)  route 0.510ns (62.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[12]
                         net (fo=1, routed)           0.510     0.067    design_1_i/Correlator_TOF_0/U0/Sample[8]
    SLICE_X36Y167        LUT2 (Prop_lut2_I0_O)        0.045     0.112 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][8]_i_1/O
                         net (fo=1, routed)           0.000     0.112    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][8]_i_1_n_0
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.877    -0.936    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]/C
                         clock pessimism              0.565    -0.371    
                         clock uncertainty            0.232    -0.140    
    SLICE_X36Y167        FDRE (Hold_fdre_C_D)         0.121    -0.019    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.301ns (37.049%)  route 0.511ns (62.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[6]
                         net (fo=1, routed)           0.511     0.069    design_1_i/Correlator_TOF_0/U0/Sample[2]
    SLICE_X36Y167        LUT2 (Prop_lut2_I0_O)        0.045     0.114 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.114    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][2]_i_1_n_0
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.877    -0.936    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y167        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]/C
                         clock pessimism              0.565    -0.371    
                         clock uncertainty            0.232    -0.140    
    SLICE_X36Y167        FDRE (Hold_fdre_C_D)         0.120    -0.020    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.302ns (35.941%)  route 0.538ns (64.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[9]
                         net (fo=1, routed)           0.538     0.096    design_1_i/Correlator_TOF_0/U0/Sample[5]
    SLICE_X36Y170        LUT2 (Prop_lut2_I0_O)        0.046     0.142 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.142    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][5]_i_1_n_0
    SLICE_X36Y170        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.875    -0.939    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y170        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]/C
                         clock pessimism              0.565    -0.374    
                         clock uncertainty            0.232    -0.143    
    SLICE_X36Y170        FDRE (Hold_fdre_C_D)         0.131    -0.012    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.302ns (35.519%)  route 0.548ns (64.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[11]
                         net (fo=1, routed)           0.548     0.106    design_1_i/Correlator_TOF_0/U0/Sample[7]
    SLICE_X36Y168        LUT2 (Prop_lut2_I0_O)        0.046     0.152 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][7]_i_1/O
                         net (fo=1, routed)           0.000     0.152    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][7]_i_1_n_0
    SLICE_X36Y168        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.877    -0.937    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y168        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]/C
                         clock pessimism              0.565    -0.372    
                         clock uncertainty            0.232    -0.141    
    SLICE_X36Y168        FDRE (Hold_fdre_C_D)         0.131    -0.010    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.303ns (34.708%)  route 0.570ns (65.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[15]
                         net (fo=1, routed)           0.570     0.127    design_1_i/Correlator_TOF_0/U0/Sample[11]
    SLICE_X36Y165        LUT2 (Prop_lut2_I0_O)        0.047     0.174 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_1/O
                         net (fo=1, routed)           0.000     0.174    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][11]_i_1_n_0
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.880    -0.934    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]/C
                         clock pessimism              0.565    -0.369    
                         clock uncertainty            0.232    -0.138    
    SLICE_X36Y165        FDRE (Hold_fdre_C_D)         0.131    -0.007    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.301ns (32.911%)  route 0.614ns (67.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[4]
                         net (fo=1, routed)           0.614     0.171    design_1_i/Correlator_TOF_0/U0/Sample[0]
    SLICE_X36Y165        LUT2 (Prop_lut2_I0_O)        0.045     0.216 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][0]_i_1_n_0
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.880    -0.934    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y165        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]/C
                         clock pessimism              0.565    -0.369    
                         clock uncertainty            0.232    -0.138    
    SLICE_X36Y165        FDRE (Hold_fdre_C_D)         0.120    -0.018    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.301ns (32.672%)  route 0.620ns (67.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[8]
                         net (fo=1, routed)           0.620     0.178    design_1_i/Correlator_TOF_0/U0/Sample[4]
    SLICE_X36Y170        LUT2 (Prop_lut2_I0_O)        0.045     0.223 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.223    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][4]_i_1_n_0
    SLICE_X36Y170        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.875    -0.939    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y170        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]/C
                         clock pessimism              0.565    -0.374    
                         clock uncertainty            0.232    -0.143    
    SLICE_X36Y170        FDRE (Hold_fdre_C_D)         0.120    -0.023    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/xadc_wiz_0/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.301ns (32.364%)  route 0.629ns (67.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.601    -0.699    design_1_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  design_1_i/xadc_wiz_0/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.443 r  design_1_i/xadc_wiz_0/U0/DO[10]
                         net (fo=1, routed)           0.629     0.186    design_1_i/Correlator_TOF_0/U0/Sample[6]
    SLICE_X36Y168        LUT2 (Prop_lut2_I0_O)        0.045     0.231 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[0][6]_i_1/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/Correlator_TOF_0/U0/sample_buffer[0][6]_i_1_n_0
    SLICE_X36Y168        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.877    -0.937    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X36Y168        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]/C
                         clock pessimism              0.565    -0.372    
                         clock uncertainty            0.232    -0.141    
    SLICE_X36Y168        FDRE (Hold_fdre_C_D)         0.120    -0.021    design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.252    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_12_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.633ns  (logic 0.518ns (31.712%)  route 1.115ns (68.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.741    -1.078    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X36Y163        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/Q
                         net (fo=2, routed)           1.115     0.555    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/src_in
    SLICE_X36Y142        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.637    -1.655    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/dest_clk
    SLICE_X36Y142        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.355ns  (logic 0.418ns (30.839%)  route 0.937ns (69.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.062ns
    Source Clock Delay      (SCD):    -1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.623    -1.670    design_1_i/xpm_cdc_gen_0/inst/xpulse/src_clk
    SLICE_X36Y163        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y163        FDRE (Prop_fdre_C_Q)         0.418    -1.252 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/src_level_ff_reg/Q
                         net (fo=2, routed)           0.937    -0.315    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/src_in
    SLICE_X36Y142        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.757    -1.062    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/dest_clk
    SLICE_X36Y142        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.504ns  (logic 5.205ns (35.891%)  route 9.298ns (64.109%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 f  CS_IBUF_inst/O
                         net (fo=41, routed)          5.112     6.628    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  design_1_i/SPI_subnode_0/U0/MISO_INST_0/O
                         net (fo=1, routed)           4.186    10.938    MISO_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         3.565    14.504 r  MISO_OBUF_inst/O
                         net (fo=0)                   0.000    14.504    MISO
    AB20                                                              r  MISO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.489ns  (logic 1.594ns (29.051%)  route 3.894ns (70.949%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          2.284     2.568    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.045     2.613 r  design_1_i/SPI_subnode_0/U0/MISO_INST_0/O
                         net (fo=1, routed)           1.610     4.223    MISO_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.266     5.489 r  MISO_OBUF_inst/O
                         net (fo=0)                   0.000     5.489    MISO
    AB20                                                              r  MISO (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SPI_subnode_0/U0/miso_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 4.145ns (46.976%)  route 4.679ns (53.024%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.841    -0.978    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/Q
                         net (fo=2, routed)           0.493    -0.029    design_1_i/SPI_subnode_0/U0/miso_reg_reg_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.095 r  design_1_i/SPI_subnode_0/U0/MISO_INST_0/O
                         net (fo=1, routed)           4.186     4.281    MISO_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         3.565     7.847 r  MISO_OBUF_inst/O
                         net (fo=0)                   0.000     7.847    MISO
    AB20                                                              r  MISO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SPI_subnode_0/U0/miso_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.218ns  (logic 1.452ns (45.119%)  route 1.766ns (54.881%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.650    -0.649    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/Q
                         net (fo=2, routed)           0.156    -0.352    design_1_i/SPI_subnode_0/U0/miso_reg_reg_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  design_1_i/SPI_subnode_0/U0/MISO_INST_0/O
                         net (fo=1, routed)           1.610     1.303    MISO_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.266     2.569 r  MISO_OBUF_inst/O
                         net (fo=0)                   0.000     2.569    MISO
    AB20                                                              r  MISO (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dest_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.346ns  (logic 4.211ns (34.110%)  route 8.135ns (65.890%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.757    -1.062    design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/dest_clk
    SLICE_X36Y142        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.518    -0.544 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=2, routed)           1.684     1.141    design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_sync_out
    SLICE_X47Y121        LUT2 (Prop_lut2_I1_O)        0.124     1.265 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_pulse_INST_0/O
                         net (fo=6, routed)           6.450     7.715    dest_pulse_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.569    11.284 r  dest_pulse_OBUF_inst/O
                         net (fo=0)                   0.000    11.284    dest_pulse
    V7                                                                r  dest_pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AlgM_0/U0/dataValidOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dataValidOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.165ns  (logic 4.091ns (40.251%)  route 6.073ns (59.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.671    -1.148    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X52Y105        FDRE                                         r  design_1_i/AlgM_0/U0/dataValidOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.630 r  design_1_i/AlgM_0/U0/dataValidOut_reg/Q
                         net (fo=4, routed)           6.073     5.444    dataValidOut_OBUF
    V9                   OBUF (Prop_obuf_I_O)         3.573     9.017 r  dataValidOut_OBUF_inst/O
                         net (fo=0)                   0.000     9.017    dataValidOut
    V9                                                                r  dataValidOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            currentStateDebug[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.066ns (43.999%)  route 5.175ns (56.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.664    -1.155    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X64Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.637 r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[0]/Q
                         net (fo=1, routed)           5.175     4.538    currentStateDebug_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         3.548     8.086 r  currentStateDebug_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.086    currentStateDebug[0]
    Y6                                                                r  currentStateDebug[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 4.070ns (44.896%)  route 4.995ns (55.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.666    -1.153    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X62Y102        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.635 r  design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/Q
                         net (fo=3, routed)           4.995     4.360    TOF_ready_OBUF
    W9                   OBUF (Prop_obuf_I_O)         3.552     7.912 r  TOF_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.912    TOF_ready
    W9                                                                r  TOF_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            currentStateDebug[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.926ns  (logic 4.045ns (45.314%)  route 4.881ns (54.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.661    -1.158    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X66Y108        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.640 r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[2]/Q
                         net (fo=1, routed)           4.881     4.241    currentStateDebug_OBUF[2]
    R6                   OBUF (Prop_obuf_I_O)         3.527     7.768 r  currentStateDebug_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.768    currentStateDebug[2]
    R6                                                                r  currentStateDebug[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            currentStateDebug[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.890ns  (logic 4.073ns (45.816%)  route 4.817ns (54.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.664    -1.155    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X64Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.637 r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[1]/Q
                         net (fo=1, routed)           4.817     4.180    currentStateDebug_OBUF[1]
    AA8                  OBUF (Prop_obuf_I_O)         3.555     7.735 r  currentStateDebug_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.735    currentStateDebug[1]
    AA8                                                               r  currentStateDebug[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            currentStateDebug[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.125ns  (logic 4.213ns (51.852%)  route 3.912ns (48.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.661    -1.158    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X66Y108        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.478    -0.680 r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[3]/Q
                         net (fo=1, routed)           3.912     3.232    currentStateDebug_OBUF[3]
    AB7                  OBUF (Prop_obuf_I_O)         3.735     6.967 r  currentStateDebug_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.967    currentStateDebug[3]
    AB7                                                               r  currentStateDebug[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PosUpdateFlag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 4.088ns (55.021%)  route 3.342ns (44.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.747    -1.072    design_1_i/PosUpdateLatch_0/U0/clk_12M
    SLICE_X36Y118        FDRE                                         r  design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.554 r  design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_reg/Q
                         net (fo=2, routed)           3.342     2.788    PosUpdateFlag_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         3.570     6.358 r  PosUpdateFlag_OBUF_inst/O
                         net (fo=0)                   0.000     6.358    PosUpdateFlag
    AA21                                                              r  PosUpdateFlag (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PosUpdateFlag
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.435ns (53.698%)  route 1.237ns (46.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.609    -0.691    design_1_i/PosUpdateLatch_0/U0/clk_12M
    SLICE_X36Y118        FDRE                                         r  design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.527 r  design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_reg/Q
                         net (fo=2, routed)           1.237     0.710    PosUpdateFlag_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         1.271     1.981 r  PosUpdateFlag_OBUF_inst/O
                         net (fo=0)                   0.000     1.981    PosUpdateFlag
    AA21                                                              r  PosUpdateFlag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            currentStateDebug[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.465ns (51.831%)  route 1.362ns (48.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.577    -0.723    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X66Y108        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.148    -0.575 r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[3]/Q
                         net (fo=1, routed)           1.362     0.787    currentStateDebug_OBUF[3]
    AB7                  OBUF (Prop_obuf_I_O)         1.317     2.104 r  currentStateDebug_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.104    currentStateDebug[3]
    AB7                                                               r  currentStateDebug[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            currentStateDebug[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.270ns  (logic 1.420ns (43.407%)  route 1.851ns (56.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.580    -0.720    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X64Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.556 r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[1]/Q
                         net (fo=1, routed)           1.851     1.295    currentStateDebug_OBUF[1]
    AA8                  OBUF (Prop_obuf_I_O)         1.256     2.550 r  currentStateDebug_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.550    currentStateDebug[1]
    AA8                                                               r  currentStateDebug[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            currentStateDebug[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.288ns  (logic 1.392ns (42.325%)  route 1.896ns (57.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.577    -0.723    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X66Y108        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.559 r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[2]/Q
                         net (fo=1, routed)           1.896     1.337    currentStateDebug_OBUF[2]
    R6                   OBUF (Prop_obuf_I_O)         1.228     2.565 r  currentStateDebug_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.565    currentStateDebug[2]
    R6                                                                r  currentStateDebug[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TOF_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.369ns  (logic 1.416ns (42.037%)  route 1.953ns (57.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.582    -0.718    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X62Y102        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.554 r  design_1_i/Correlator_TOF_0/U0/TOF_ready_reg/Q
                         net (fo=3, routed)           1.953     1.399    TOF_ready_OBUF
    W9                   OBUF (Prop_obuf_I_O)         1.252     2.651 r  TOF_ready_OBUF_inst/O
                         net (fo=0)                   0.000     2.651    TOF_ready
    W9                                                                r  TOF_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            currentStateDebug[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.429ns  (logic 1.413ns (41.201%)  route 2.016ns (58.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.580    -0.720    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X64Y105        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.556 r  design_1_i/Correlator_TOF_0/U0/currentStateDebug_reg[0]/Q
                         net (fo=1, routed)           2.016     1.460    currentStateDebug_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         1.249     2.709 r  currentStateDebug_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.709    currentStateDebug[0]
    Y6                                                                r  currentStateDebug[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AlgM_0/U0/dataValidOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dataValidOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.883ns  (logic 1.438ns (37.027%)  route 2.445ns (62.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.586    -0.714    design_1_i/AlgM_0/U0/clk_alg
    SLICE_X52Y105        FDRE                                         r  design_1_i/AlgM_0/U0/dataValidOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.550 r  design_1_i/AlgM_0/U0/dataValidOut_reg/Q
                         net (fo=4, routed)           2.445     1.896    dataValidOut_OBUF
    V9                   OBUF (Prop_obuf_I_O)         1.274     3.169 r  dataValidOut_OBUF_inst/O
                         net (fo=0)                   0.000     3.169    dataValidOut
    V9                                                                r  dataValidOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_event_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dest_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.218ns  (logic 1.456ns (34.511%)  route 2.762ns (65.489%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.576    -0.724    design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_clk
    SLICE_X47Y121        FDRE                                         r  design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_event_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.583 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_event_ff_reg/Q
                         net (fo=1, routed)           0.156    -0.427    design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_event_ff
    SLICE_X47Y121        LUT2 (Prop_lut2_I0_O)        0.045    -0.382 r  design_1_i/xpm_cdc_gen_0/inst/xpulse/dest_pulse_INST_0/O
                         net (fo=6, routed)           2.606     2.224    dest_pulse_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.270     3.494 r  dest_pulse_OBUF_inst/O
                         net (fo=0)                   0.000     3.494    dest_pulse
    V7                                                                r  dest_pulse (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk_in1 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.186 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_design_1_clk_wiz_0_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 1.666ns (24.525%)  route 5.127ns (75.475%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  CS_IBUF_inst/O
                         net (fo=41, routed)          5.127     6.643    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X56Y90         LUT3 (Prop_lut3_I1_O)        0.150     6.793 r  design_1_i/SPI_subnode_0/U0/sck_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     6.793    design_1_i/SPI_subnode_0/U0/sck_sync[1]_i_1_n_0
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.712    -1.581    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[1]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/miso_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.780ns  (logic 1.668ns (24.602%)  route 5.112ns (75.398%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  CS_IBUF_inst/O
                         net (fo=41, routed)          5.112     6.628    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.152     6.780 r  design_1_i/SPI_subnode_0/U0/miso_reg_i_1/O
                         net (fo=1, routed)           0.000     6.780    design_1_i/SPI_subnode_0/U0/miso_reg_i_1_n_0
    SLICE_X57Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.712    -1.581    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/miso_reg_reg/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/sck_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 1.640ns (24.236%)  route 5.127ns (75.764%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 f  CS_IBUF_inst/O
                         net (fo=41, routed)          5.127     6.643    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X56Y90         LUT3 (Prop_lut3_I2_O)        0.124     6.767 r  design_1_i/SPI_subnode_0/U0/sck_falling_i_1/O
                         net (fo=1, routed)           0.000     6.767    design_1_i/SPI_subnode_0/U0/sck_falling_i_1_n_0
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.712    -1.581    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_falling_reg/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/sck_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.640ns (24.385%)  route 5.086ns (75.615%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  CS_IBUF_inst/O
                         net (fo=41, routed)          5.086     6.602    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X56Y90         LUT3 (Prop_lut3_I1_O)        0.124     6.726 r  design_1_i/SPI_subnode_0/U0/sck_sync[0]_i_1/O
                         net (fo=1, routed)           0.000     6.726    design_1_i/SPI_subnode_0/U0/sck_sync[0]_i_1_n_0
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.712    -1.581    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[0]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.234ns  (logic 1.516ns (24.319%)  route 4.718ns (75.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 f  CS_IBUF_inst/O
                         net (fo=41, routed)          4.718     6.234    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X53Y85         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710    -1.583    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[2]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.234ns  (logic 1.516ns (24.319%)  route 4.718ns (75.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 f  CS_IBUF_inst/O
                         net (fo=41, routed)          4.718     6.234    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X53Y85         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710    -1.583    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.234ns  (logic 1.516ns (24.319%)  route 4.718ns (75.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 f  CS_IBUF_inst/O
                         net (fo=41, routed)          4.718     6.234    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X52Y85         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710    -1.583    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X52Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[4]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.234ns  (logic 1.516ns (24.319%)  route 4.718ns (75.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 f  CS_IBUF_inst/O
                         net (fo=41, routed)          4.718     6.234    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X52Y85         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710    -1.583    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X52Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.234ns  (logic 1.516ns (24.319%)  route 4.718ns (75.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 f  CS_IBUF_inst/O
                         net (fo=41, routed)          4.718     6.234    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X53Y85         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710    -1.583    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[6]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.234ns  (logic 1.516ns (24.319%)  route 4.718ns (75.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 f  CS_IBUF_inst/O
                         net (fo=41, routed)          4.718     6.234    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X53Y85         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.710    -1.583    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X53Y85         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.712ns  (logic 0.284ns (16.565%)  route 1.428ns (83.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          1.428     1.712    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X42Y101        FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.858    -0.956    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[20]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.712ns  (logic 0.284ns (16.565%)  route 1.428ns (83.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          1.428     1.712    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X42Y101        FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.858    -0.956    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[21]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[22]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.712ns  (logic 0.284ns (16.565%)  route 1.428ns (83.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          1.428     1.712    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X42Y101        FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.858    -0.956    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[22]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[23]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.712ns  (logic 0.284ns (16.565%)  route 1.428ns (83.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          1.428     1.712    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X42Y101        FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.858    -0.956    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X42Y101        FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[23]/C

Slack:                    inf
  Source:                 SCK
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/sck_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.987ns  (logic 0.327ns (16.447%)  route 1.660ns (83.553%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    AB18                 IBUF (Prop_ibuf_I_O)         0.282     0.282 r  SCK_IBUF_inst/O
                         net (fo=1, routed)           1.660     1.942    design_1_i/SPI_subnode_0/U0/SCK
    SLICE_X56Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.987 r  design_1_i/SPI_subnode_0/U0/sck_sync[0]_i_1/O
                         net (fo=1, routed)           0.000     1.987    design_1_i/SPI_subnode_0/U0/sck_sync[0]_i_1_n_0
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.925    -0.889    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X56Y90         FDRE                                         r  design_1_i/SPI_subnode_0/U0/sck_sync_reg[0]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[14]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.043ns  (logic 0.284ns (13.881%)  route 1.759ns (86.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          1.759     2.043    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X51Y88         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.924    -0.890    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[14]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[15]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.043ns  (logic 0.284ns (13.881%)  route 1.759ns (86.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          1.759     2.043    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X51Y88         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.924    -0.890    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X51Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[15]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.240ns  (logic 0.284ns (12.655%)  route 1.957ns (87.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          1.957     2.240    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X55Y88         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.924    -0.890    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X55Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/shift_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.240ns  (logic 0.284ns (12.655%)  route 1.957ns (87.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          1.957     2.240    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X55Y88         FDCE                                         f  design_1_i/SPI_subnode_0/U0/shift_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.924    -0.890    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X55Y88         FDCE                                         r  design_1_i/SPI_subnode_0/U0/shift_out_reg[13]/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.301ns  (logic 0.284ns (12.323%)  route 2.017ns (87.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 f  CS_IBUF_inst/O
                         net (fo=41, routed)          2.017     2.301    design_1_i/SPI_subnode_0/U0/CS
    SLICE_X57Y89         FDCE                                         f  design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.924    -0.890    design_1_i/SPI_subnode_0/U0/CLK
    SLICE_X57Y89         FDCE                                         r  design_1_i/SPI_subnode_0/U0/FSM_sequential_current_state_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_12_design_1_clk_wiz_0_0

Max Delay         13521 Endpoints
Min Delay         13521 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.515ns  (logic 1.642ns (2.585%)  route 61.873ns (97.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       56.539    63.515    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    SLICE_X134Y61        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.732    -1.561    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X134Y61        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][10]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.515ns  (logic 1.642ns (2.585%)  route 61.873ns (97.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       56.539    63.515    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    SLICE_X134Y61        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.732    -1.561    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X134Y61        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][11]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.515ns  (logic 1.642ns (2.585%)  route 61.873ns (97.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       56.539    63.515    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    SLICE_X134Y61        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.732    -1.561    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X134Y61        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][8]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.515ns  (logic 1.642ns (2.585%)  route 61.873ns (97.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       56.539    63.515    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    SLICE_X134Y61        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.732    -1.561    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X134Y61        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][9]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.367ns  (logic 1.642ns (2.591%)  route 61.725ns (97.409%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       56.391    63.367    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    SLICE_X132Y60        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.733    -1.560    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X132Y60        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.367ns  (logic 1.642ns (2.591%)  route 61.725ns (97.409%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       56.391    63.367    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    SLICE_X132Y60        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.733    -1.560    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X132Y60        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[99]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.106ns  (logic 1.642ns (2.602%)  route 61.464ns (97.398%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       56.130    63.106    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    DSP48_X7Y15          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[99]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.068    -1.225    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X7Y15          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[99]0/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[348]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.105ns  (logic 1.642ns (2.602%)  route 61.463ns (97.398%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       56.129    63.105    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    DSP48_X7Y14          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[348]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.066    -1.227    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X7Y14          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[348]0/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.074ns  (logic 1.642ns (2.603%)  route 61.432ns (97.397%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       56.098    63.074    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    SLICE_X132Y57        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        1.734    -1.559    design_1_i/Correlator_TOF_0/U0/clk
    SLICE_X132Y57        FDRE                                         r  design_1_i/Correlator_TOF_0/U0/sample_buffer_reg[348][1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[345]0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        62.923ns  (logic 1.642ns (2.610%)  route 61.281ns (97.390%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  start_IBUF_inst/O
                         net (fo=59, routed)          5.334     6.852    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X74Y152        LUT5 (Prop_lut5_I1_O)        0.124     6.976 r  design_1_i/Correlator_TOF_0/U0/sample_buffer[70][11]_i_1/O
                         net (fo=6483, routed)       55.947    62.923    design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099
    DSP48_X8Y17          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[345]0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -5.107 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -3.384    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        2.073    -1.220    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X8Y17          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[345]0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/PosUpdateLatch_0/U0/lastCS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.284ns (21.401%)  route 1.041ns (78.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  CS_IBUF_inst/O
                         net (fo=41, routed)          1.041     1.325    design_1_i/PosUpdateLatch_0/U0/CS
    SLICE_X36Y118        FDRE                                         r  design_1_i/PosUpdateLatch_0/U0/lastCS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.879    -0.935    design_1_i/PosUpdateLatch_0/U0/clk_12M
    SLICE_X36Y118        FDRE                                         r  design_1_i/PosUpdateLatch_0/U0/lastCS_reg/C

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.329ns (21.695%)  route 1.186ns (78.305%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  CS_IBUF_inst/O
                         net (fo=41, routed)          1.186     1.469    design_1_i/PosUpdateLatch_0/U0/CS
    SLICE_X36Y118        LUT5 (Prop_lut5_I3_O)        0.045     1.514 r  design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_i_1/O
                         net (fo=1, routed)           0.000     1.514    design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_i_1_n_0
    SLICE_X36Y118        FDRE                                         r  design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.879    -0.935    design_1_i/PosUpdateLatch_0/U0/clk_12M
    SLICE_X36Y118        FDRE                                         r  design_1_i/PosUpdateLatch_0/U0/posUpdateFlag_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[434]0/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.332ns (18.673%)  route 1.444ns (81.327%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         0.286     0.286 r  start_IBUF_inst/O
                         net (fo=59, routed)          1.253     1.539    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X44Y133        LUT5 (Prop_lut5_I2_O)        0.046     1.585 r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[439]0_i_1/O
                         net (fo=36, routed)          0.191     1.776    design_1_i/Correlator_TOF_0/U0/xcorr_temp[439]0_i_1_n_0
    DSP48_X2Y52          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[434]0/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.937    -0.877    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X2Y52          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[434]0/CLK

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[179]0/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.331ns (18.394%)  route 1.467ns (81.606%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         0.286     0.286 r  start_IBUF_inst/O
                         net (fo=59, routed)          1.253     1.539    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X44Y133        LUT5 (Prop_lut5_I2_O)        0.045     1.584 r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[181]0_i_1/O
                         net (fo=10, routed)          0.213     1.797    design_1_i/Correlator_TOF_0/U0/xcorr_temp[181]0_i_1_n_0
    DSP48_X2Y50          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[179]0/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.931    -0.883    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X2Y50          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[179]0/CLK

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_z_LUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.338ns (18.011%)  route 1.539ns (81.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  address_IBUF[1]_inst/O
                         net (fo=6, routed)           1.539     1.829    design_1_i/sat_sel_0/U0/sat_LUT_instance/address[1]
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.048     1.877 r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_z_LUT[12]_i_1/O
                         net (fo=1, routed)           0.000     1.877    design_1_i/sat_sel_0/U0/sat_LUT_instance/positions[0][z][12]
    SLICE_X46Y108        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_z_LUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.855    -0.959    design_1_i/sat_sel_0/U0/sat_LUT_instance/clk
    SLICE_X46Y108        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_z_LUT_reg[12]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            design_1_i/Correlator_TOF_0/U0/xcorr_temp[433]0/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.894ns  (logic 0.332ns (17.509%)  route 1.562ns (82.491%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    AA20                 IBUF (Prop_ibuf_I_O)         0.286     0.286 r  start_IBUF_inst/O
                         net (fo=59, routed)          1.253     1.539    design_1_i/Correlator_TOF_0/U0/start
    SLICE_X44Y133        LUT5 (Prop_lut5_I2_O)        0.046     1.585 r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[439]0_i_1/O
                         net (fo=36, routed)          0.309     1.894    design_1_i/Correlator_TOF_0/U0/xcorr_temp[439]0_i_1_n_0
    DSP48_X2Y54          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[433]0/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.941    -0.873    design_1_i/Correlator_TOF_0/U0/clk
    DSP48_X2Y54          DSP48E1                                      r  design_1_i/Correlator_TOF_0/U0/xcorr_temp[433]0/CLK

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.918ns  (logic 0.335ns (17.474%)  route 1.583ns (82.526%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  address_IBUF[1]_inst/O
                         net (fo=6, routed)           1.583     1.873    design_1_i/sat_sel_0/U0/sat_LUT_instance/address[1]
    SLICE_X51Y105        LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT[15]_i_1/O
                         net (fo=1, routed)           0.000     1.918    design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT[15]_i_1_n_0
    SLICE_X51Y105        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.856    -0.958    design_1_i/sat_sel_0/U0/sat_LUT_instance/clk
    SLICE_X51Y105        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT_reg[15]/C

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_y_LUT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.338ns (17.603%)  route 1.583ns (82.397%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 f  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 f  address_IBUF[1]_inst/O
                         net (fo=6, routed)           1.583     1.873    design_1_i/sat_sel_0/U0/sat_LUT_instance/address[1]
    SLICE_X51Y105        LUT2 (Prop_lut2_I0_O)        0.048     1.921 r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_y_LUT[16]_i_1/O
                         net (fo=1, routed)           0.000     1.921    design_1_i/sat_sel_0/U0/sat_LUT_instance/positions[0][y][16]
    SLICE_X51Y105        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_y_LUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.856    -0.958    design_1_i/sat_sel_0/U0/sat_LUT_instance/clk
    SLICE_X51Y105        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_y_LUT_reg[16]/C

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.335ns (17.332%)  route 1.598ns (82.668%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 f  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 f  address_IBUF[1]_inst/O
                         net (fo=6, routed)           1.598     1.889    design_1_i/sat_sel_0/U0/sat_LUT_instance/address[1]
    SLICE_X50Y105        LUT2 (Prop_lut2_I0_O)        0.045     1.934 r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT[17]_i_1/O
                         net (fo=1, routed)           0.000     1.934    design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT[17]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.856    -0.958    design_1_i/sat_sel_0/U0/sat_LUT_instance/clk
    SLICE_X50Y105        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT_reg[17]/C

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.339ns (17.503%)  route 1.598ns (82.497%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 f  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 f  address_IBUF[1]_inst/O
                         net (fo=6, routed)           1.598     1.889    design_1_i/sat_sel_0/U0/sat_LUT_instance/address[1]
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.049     1.938 r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT[21]_i_1/O
                         net (fo=1, routed)           0.000     1.938    design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT[21]_i_1_n_0
    SLICE_X50Y105        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7279, routed)        0.856    -0.958    design_1_i/sat_sel_0/U0/sat_LUT_instance/clk
    SLICE_X50Y105        FDRE                                         r  design_1_i/sat_sel_0/U0/sat_LUT_instance/sat_pos_x_LUT_reg[21]/C





