
Spectre (R) Circuit Simulator
Version 23.1.0.063 64bit -- 10 Jun 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: avantis1   Host: hpc3-14-11   HostID: F00A183A   PID: 1586160
Memory  available: 181.5581 GB  physical: 201.9309 GB
Linux   : Rocky Linux release 8.8 (Green Obsidian)
CPU Type: Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
        Socket: Processors [Frequency]
        0:       0 [2400.0],  1 [2400.0],  2 [3079.4],  3 [2400.0],  4 [2400.0]
                 5 [2400.0],  6 [2400.0],  7 [2400.0],  8 [3100.0],  9 [2400.0]
                10 [2400.0], 11 [2400.0], 12 [2400.0], 13 [2400.0], 14 [2400.0]
                15 [3100.0], 16 [2400.0], 17 [2400.0], 18 [2400.0], 19 [2400.0]
        1:      20 [2400.0], 21 [2400.0], 22 [2989.9], 23 [2400.0], 24 [2400.0]
                25 [2400.0], 26 [2400.0], 27 [2973.1], 28 [2400.0], 29 [2400.0]
                30 [2400.0], 31 [2400.0], 32 [2400.0], 33 [2400.0], 34 [2400.0]
                35 [2400.0], 36 [2400.0], 37 [3100.0], 38 [2400.0], 39 [2400.0]
        
System load averages (1min, 5min, 15min) : 12.5 %, 12.8 %, 13.1 %
HPC is enabled
Affinity is set by user to processors:  6  7 11 15 16 17 

Simulating `input.scs' on hpc3-14-11 at 11:46:59 AM, Tue Apr 23, 2024 (process id: 1586160).
Current working directory: /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage/maestro_final_01/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_RO_101_stage_1/netlist
Command line:
    /data/opt/apps/cadence/SPECTRE231/tools.lnx86/bin/spectre -64  \
        input.scs +escchars +log ../psf/spectre.out -format psfxl -raw  \
        ../psf ++aps -mt +lqtimeout 900 -maxw 5 -maxn 5 -env ade  \
        +adespetkn=0001089D13A302B663E41FB550AF0DF415A679A322D5069144BF588C12F604E07EF416DC01A319B562BB63D340EC06A545A34AA131DA0EA353A06ED36ED24F926DD779D15D9175FF34986CD60ABF07E240F137D344A540FE19A915BE4AA817B258F7629843A243E140A279D136C874D334981FF91ADB76F052B00000365E  \
        +dcopt -ahdllibdir  \
        /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage/maestro_final_01/results/maestro/ExplorerRun.0/sharedData/CDS/ahdl/input.ahdlSimDB  \
        +logstatus

Simulation Id: rvSRTHg8zpMkNMYO
Licensing Information:
[11:46:59.013265] Configured Lic search path (22.01-s002): 5280@license.eecs.uci.edu

Licensing Information:
[11:46:59.428338] Periodic Lic check successful

Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /data/opt/apps/cadence/SPECTRE231/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /data/homezvol2/avantis1/simulation/CAPSTONE_AVI/TB_RO_101_stage/maestro_final_01/results/maestro/ExplorerRun.0/1/CAPSTONE_AVI_TB_RO_101_stage_1/netlist/input.scs
Reading file:  /data/opt/apps/cadence/SPECTRE231/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /data/homezvol2/avantis1/16nm.sp
Time for NDB Parsing: CPU = 67.929 ms, elapsed = 163.492 ms.
Time accumulated: CPU = 157.294 ms, elapsed = 163.495 ms.
Peak resident memory used = 153 Mbytes.

Time for Elaboration: CPU = 18.218 ms, elapsed = 18.7271 ms.
Time accumulated: CPU = 175.597 ms, elapsed = 182.305 ms.
Peak resident memory used = 163 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.


Time for EDB Visiting: CPU = 3.114 ms, elapsed = 3.13282 ms.
Time accumulated: CPU = 178.805 ms, elapsed = 185.53 ms.
Peak resident memory used = 165 Mbytes.


Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
           homotopy = 5
               gmin = 1e-12
             rforce = 0.1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
     dc_pivot_check = yes
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
               save = allpub
             reltol = 0.001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 103
              bsim4 202   
            vsource 2     

Analysis and control statement inventory:
               info 7     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 1     


Notice from spectre during initial setup.
    1 vsources are shorted because their absolute value is less than or equal to 'vabsshort'.
    Fast APS enabled.

Time for parsing: CPU = 6.187 ms, elapsed = 6.71983 ms.
Time accumulated: CPU = 185.067 ms, elapsed = 192.324 ms.
Peak resident memory used = 168 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (Fast APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

***********************************************
Transient Analysis `tran': time = (0 s -> 1 us)
***********************************************

Notice from spectre during IC analysis, during transient analysis `tran'.
    There are 1 IC nodes defined.

Trying Fast DC 0 for nodesets.

Notice from spectre during IC analysis, during transient analysis `tran'.
    Initial condition computed for node Vout101 is in error by 3.38683 uV.
        Decrease `rforce' to reduce error in computed initial conditions.  However, setting rforce too small may result in convergence difficulties or in the matrix becoming singular.

DC simulation time: CPU = 85.421 ms, elapsed = 85.69 ms.

Notice from spectre during transient analysis `tran'.
    Output compression for transient analysis is enabled.


Opening the PSFXL file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 1 us
    step = 1 ns
    maxstep = 20 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 10e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = liberal
    method = trapgear2
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm
    compression = wildcardonly


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   1       (current)
                 save   102     (voltage)
                 ic     1       
                 nodeset        1       
                 save   1       (unitless)

    tran: time = 25 ns        (2.5 %), step = 3.287 ps     (329 u%)
    tran: time = 75 ns        (7.5 %), step = 3.355 ps     (336 u%)
    tran: time = 125 ns      (12.5 %), step = 3.323 ps     (332 u%)
    tran: time = 175 ns      (17.5 %), step = 3.319 ps     (332 u%)
    tran: time = 225 ns      (22.5 %), step = 3.944 ps     (394 u%)
    tran: time = 275 ns      (27.5 %), step = 4.031 ps     (403 u%)
    tran: time = 325 ns      (32.5 %), step = 3.942 ps     (394 u%)
    tran: time = 375 ns      (37.5 %), step = 3.941 ps     (394 u%)
    tran: time = 425 ns      (42.5 %), step = 3.978 ps     (398 u%)
    tran: time = 475 ns      (47.5 %), step = 3.981 ps     (398 u%)
    tran: time = 525 ns      (52.5 %), step = 3.872 ps     (387 u%)
    tran: time = 575 ns      (57.5 %), step = 3.302 ps     (330 u%)
    tran: time = 625 ns      (62.5 %), step = 3.352 ps     (335 u%)
    tran: time = 675 ns      (67.5 %), step = 3.327 ps     (333 u%)
    tran: time = 725 ns      (72.5 %), step = 3.319 ps     (332 u%)
    tran: time = 775 ns      (77.5 %), step = 3.393 ps     (339 u%)
    tran: time = 825 ns      (82.5 %), step = 4.035 ps     (404 u%)
    tran: time = 875 ns      (87.5 %), step = 3.935 ps     (394 u%)
    tran: time = 925 ns      (92.5 %), step = 3.951 ps     (395 u%)
    tran: time = 975 ns      (97.5 %), step = 3.959 ps     (396 u%)
Number of accepted tran steps =             283369

Maximum value achieved for any signal of each quantity: 
V: V(I52.Vout11) = 728.7 mV
I: I(V1:p) = 35.39 uA
If your circuit contains signals of the same quantity that are vastly different in size (such as high voltage circuitry combined with low voltage control circuitry), you should consider specifying global option `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         2 (100.0 %)     6 (1.1 %)       7 (1.4 %)       8 (100.0 %)
        15 (100.0 %)    22 (100.0 %)    27 (100.0 %)    37 (100.0 %)
        Total: 605.9%
Initial condition solution time: CPU = 85.467 ms, elapsed = 85.736 ms.
Intrinsic tran analysis time:    CPU = 187.443 s, elapsed = 188.196 s.
Total time required for tran analysis `tran': CPU = 187.531 s (3m  7.5s), elapsed = 188.285 s (3m  8.3s), util. = 99.6%.
Time accumulated: CPU = 187.916 s (3m  7.9s), elapsed = 188.682 s (3m  8.7s).
Peak resident memory used = 260 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[11:50:08.017977] Cdslmd servers:5280@license.eecs.uci.edu
[11:50:08.018001] Feature usage summary:
[11:50:08.018001] Virtuoso_Multi_mode_Simulation


Aggregate audit (11:50:08 AM, Tue Apr 23, 2024):
Time used: CPU = 188 s (3m  7.9s), elapsed = 189 s (3m  8.7s), util. = 99.6%.
Time spent in licensing: elapsed = 18.8 ms.
Peak memory used = 260 Mbytes.
Simulation started at: 11:46:59 AM, Tue Apr 23, 2024, ended at: 11:50:08 AM, Tue Apr 23, 2024, with elapsed time (wall clock): 189 s (3m  8.7s).
spectre completes with 0 errors, 0 warnings, and 9 notices.


********* LOG ENDS **************
**                             **
