# 运算器

## 设计
```verilog
`include "defines.v"

`timescale 1ns / 1ps

module alu(
    input wire[3:0] alu_control,
    input wire[31:0] alu_src1,
    input wire[31:0] alu_src2,
    input wire[4:0] wd_i,
    input wire wreg_i,
    output wire[31:0] alu_result,
    output wire[4:0] wd_o,
    output wire wreg_o
    );
    
    wire[31:0] add_sub_result;
    wire[31:0] slt_result;
    wire[31:0] sltu_result;
    wire[31:0] and_result;
    wire[31:0] or_result;
    wire[31:0] xor_result;
    wire[31:0] nor_result;
    wire[31:0] sll_result;
    wire[31:0] srl_result;
    wire[31:0] sra_result;
    wire[31:0] lui_result;
    
    wire[31:0] adder_result;
    wire adder_cout;
    wire adder_cin;
    wire[31:0] adder_a;
    wire[31:0] adder_b;
    
    assign adder_a = alu_src1;
    assign adder_b = ((alu_control==4'd11)
                       || (alu_control==4'd10)
                       || (alu_control==4'd9))?
                       ~alu_src2:alu_src2;
                       
    assign adder_cin = ((alu_control==4'd11)
                       || (alu_control==4'd10)
                       || (alu_control==4'd9))?
                       1:0;
                       
    assign {adder_cout,adder_result}=adder_a
                                    +adder_b
                                    +adder_cin;
                                    
    assign add_sub_result = adder_result;
    
    assign slt_result[31:1] = 31'b0;
    assign slt_result[0] = (alu_src1[31]&(~alu_src2[2]))
                            || ((~(alu_src1[31]^alu_src2[31]))
                            & adder_result[31]);
                            
    assign sltu_result[31:1]=31'd0;
    assign sltu_result[0]=(alu_src1<alu_src2);
    
    assign and_result = alu_src1 & alu_src2;
    assign or_result = alu_src1 | alu_src2;    
    assign xor_result = alu_src1 ^ alu_src2;    
    assign nor_result = ~(alu_src1 | alu_src2);
    
    assign sll_result = alu_src2<<alu_src1;
    assign srl_result = alu_src2>>alu_src1;
    
    assign sra_result = ({32{alu_src2[31]}}<<(
                            6'd32 - alu_src1))
                            |(alu_src2>>alu_src1);    
    
    assign lui_result = alu_src1;
    
    assign alu_result = (alu_control==4'd13)?add_sub_result:
                        (alu_control==4'd12)?add_sub_result:
                        (alu_control==4'd11)?add_sub_result:
                        (alu_control==4'd10)?add_sub_result:
                        (alu_control==4'd9)?slt_result:
                        (alu_control==4'd8)?sltu_result:
                        (alu_control==4'd7)?and_result:
                        (alu_control==4'd6)?or_result:
                        (alu_control==4'd5)?xor_result:
                        (alu_control==4'd4)?nor_result:
                        (alu_control==4'd3)?sll_result:
                        (alu_control==4'd2)?srl_result:
                        (alu_control==4'd1)?sra_result:
                        (alu_control==4'd0)?lui_result:
                        0;
    assign wd_o=wd_i;
    assign wreg_o=wreg_i;
                        
endmodule

```

## 仿真
```verilog
`timescale 1ns / 1ps

module alu_tb();
    reg[3:0] alu_control;
    reg[31:0] alu_src1;
    reg[31:0] alu_src2;
    reg[4:0] wd_i;
    reg wreg_i;
    wire[31:0] alu_result;
    wire[4:0] wd_o;
    wire wreg_o;
    
    alu alu0(alu_control,alu_src1,alu_src2,wd_i,wreg_i,alu_result,wd_o,wreg_o);
    
    integer i=0;
    initial begin
    wreg_i=1;
    wd_i=5'd3;
        alu_src1=32'h4;
        alu_src2=32'h10101010;
        for(i=0;i<14;i=i+1) begin
            alu_control = i;
            #20;
        end
    end
endmodule

```

# 仿真结果参考
等大佬的pr。