
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

           Version E-2010.12-SP2 for linux -- Feb 25, 2011
               Copyright (c) 1988-2011 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#synopsys synthesis script
#boilerplate
set hdlin_auto_save_templates true
true
set hdlin_check_no_latch      true
true
# Tell DC where to look for files
read_sverilog  rtl_src/*.sv
Loading db file '/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ_pg.db'
Loading db file '/usr/local/apps/synopsys/current_synthesis/libraries/syn/gtech.db'
Loading db file '/usr/local/apps/synopsys/current_synthesis/libraries/syn/standard.sldb'
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Error: Cannot read file 'rtl_src/*.sv'. (UID-58)
No designs were read
current_design tas
Error: Can't find design 'tas'. (UID-109)
Error: Current design is not defined. (UID-4)
link
Error: Current design is not defined. (UID-4)
0
#erase all attributes and constrains from the current design
reset_design
Error: Current design is not defined. (UID-4)
0
#set the environmental conditons to TYPICAL
set_operating_conditions -max TYPICAL
Error: Current design is not defined. (UID-4)
0
#set wire loading model to 8000
set_wire_load_model -name 8000
Error: Current design is not defined. (UID-4)
0
#set wire loading mode to top  
set_wire_load_mode top 
Error: Current design is not defined. (UID-4)
0
# Define the clock period as 2ns and clock port (2ns clock period)
# Give the clock the name "my_clock"
create_clock -period 2.0 -name my_clock [get_ports clk] 
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
# Set the clock uncertainty relative to my_clock as +/- 20pS
set_clock_uncertainty -setup 0.020 [get_clocks my_clock]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'my_clock'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty -hold 0.020 [get_clocks my_clock]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'my_clock'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
# set the "input valid" delay to 1.0nS
# exclude clock from the inputs expecting the delay
set_input_delay 1.0 -max -clock my_clock [remove_from_collection [all_inputs] [get_ports clk]]
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'my_clock'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
# set the setup time requirements for the next block to 1nS
# exclude clock from the inputs expecting the delay
set_output_delay 1.0 -max -clock my_clock [all_outputs]
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'my_clock'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
#The next two are hard to get right, so I'll be nice!
#set the fastest input data arrival time to check for hold time changes to 100pS
set_input_delay -min 0.1 -clock my_clock [remove_from_collection [all_inputs] [get_ports clk]]
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'my_clock'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
# set the hold time requirements for the next block to 150pS
set_output_delay -min -0.150  -clock my_clock [all_outputs]
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'my_clock'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
# Indicate the drive characteristics of what drives the inputs:
# Use SDFFARX1 as the driving cell
set_driving_cell -lib_cell SDFFARX1 [remove_from_collection [all_inputs] [get_ports clk]] 
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'clk'. (UID-109)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
# Indicate the capacitive loading on the outputs equal to 5 inv_2 inverter inputs
set_load [expr 5 * [load_of saed90nm_typ/INVX2/IN]] [all_outputs]
Error: Current design is not defined. (UID-4)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
0
# Compile with completely dissolved design
compile -ungroup_all
Error: Current design is not defined. (UID-4)
0
# Make sure we are at the top level
set current_design  tas 
Error: Can't find design 'tas'. (UID-109)
# Generate area and constraints reports on the optimized design
report_area    > reports/area
# Generate timing report for worst case path
report_timing  > reports/delay
# Generate timing report for hold time 
report_constraint -min_delay > reports/hold_error
# Find what cells were used to check for latches
report_hierarchy -full  -nosplit  > reports/cells_used
#run a design check
check_design  > reports/check_design
# Save the optimized design
write -format verilog -hierarchy -output  vlogout/tas.gate.v
Error: No files or designs were specified. (UID-22)
0
write_sdf sdfout/tas.gate.sdf -context verilog
Error: Current design is not defined. (UID-4)
0
quit

Thank you...
