{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720439018977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720439018985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  8 14:43:38 2024 " "Processing started: Mon Jul  8 14:43:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720439018985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439018985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439018985 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439019949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720439020012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720439020012 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "reset.qsys " "Elaborating Platform Designer system entity \"reset.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439029684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.08.14:43:53 Progress: Loading RCB_Rev_B/reset.qsys " "2024.07.08.14:43:53 Progress: Loading RCB_Rev_B/reset.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439033880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.08.14:43:54 Progress: Reading input file " "2024.07.08.14:43:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439034543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.08.14:43:54 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 22.1\] " "2024.07.08.14:43:54 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439034595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.08.14:43:54 Progress: Parameterizing module in_system_sources_probes_0 " "2024.07.08.14:43:54 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439034773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.08.14:43:54 Progress: Building connections " "2024.07.08.14:43:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439034776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.08.14:43:54 Progress: Parameterizing connections " "2024.07.08.14:43:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439034777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.08.14:43:54 Progress: Validating " "2024.07.08.14:43:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439034812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.08.14:43:55 Progress: Done reading input file " "2024.07.08.14:43:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439035582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset: Generating reset \"reset\" for QUARTUS_SYNTH " "Reset: Generating reset \"reset\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439036533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"reset\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"reset\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439037291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset: Done \"reset\" with 2 modules, 2 files " "Reset: Done \"reset\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439037299 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "reset.qsys " "Finished elaborating Platform Designer system entity \"reset.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439038074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038523 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_top-behavior " "Found design unit 1: i2c_top-behavior" {  } { { "i2c_top.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038545 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_top " "Found entity 1: i2c_top" {  } { { "i2c_top.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ads_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_master-logic " "Found design unit 1: ads_master-logic" {  } { { "ads_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ads_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038567 ""} { "Info" "ISGN_ENTITY_NAME" "1 ads_master " "Found entity 1: ads_master" {  } { { "ads_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ads_master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "uart/uart.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038591 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart/uart.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "uart/comp/uart_tx.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038616 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart/comp/uart_tx.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-RTL " "Found design unit 1: UART_RX-RTL" {  } { { "uart/comp/uart_rx.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038639 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "uart/comp/uart_rx.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-RTL " "Found design unit 1: UART_PARITY-RTL" {  } { { "uart/comp/uart_parity.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038662 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "uart/comp/uart_parity.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_DEBOUNCER-RTL " "Found design unit 1: UART_DEBOUNCER-RTL" {  } { { "uart/comp/uart_debouncer.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038689 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_DEBOUNCER " "Found entity 1: UART_DEBOUNCER" {  } { { "uart/comp/uart_debouncer.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_CLK_DIV-RTL " "Found design unit 1: UART_CLK_DIV-RTL" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038719 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK_DIV " "Found entity 1: UART_CLK_DIV" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TOP-rtl " "Found design unit 1: UART_TOP-rtl" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038748 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TOP " "Found entity 1: UART_TOP" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Master-logic " "Found design unit 1: ADC_Master-logic" {  } { { "ADC_Master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038794 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Master " "Found entity 1: ADC_Master" {  } { { "ADC_Master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcb_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcb_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcb_registers-Behavioral " "Found design unit 1: rcb_registers-Behavioral" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038818 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcb_registers " "Found entity 1: rcb_registers" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAN-Behavioral " "Found design unit 1: FAN-Behavioral" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038843 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAN " "Found entity 1: FAN" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcb_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcb_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCB_TOP-Behavioral " "Found design unit 1: RCB_TOP-Behavioral" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038868 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCB_TOP " "Found entity 1: RCB_TOP" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/estop.v 1 1 " "Found 1 design units, including 1 entities, in source file source/estop.v" { { "Info" "ISGN_ENTITY_NAME" "1 estop " "Found entity 1: estop" {  } { { "source/estop.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/estop.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR rcb_spi.v(29) " "Verilog HDL Declaration information at rcb_spi.v(29): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "source/rcb_spi.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720439038919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rcb_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rcb_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcb_spi " "Found entity 1: rcb_spi" {  } { { "source/rcb_spi.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL1.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/PLL1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/pll2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fifo-SYN " "Found design unit 1: rx_fifo-SYN" {  } { { "RX_FIFO.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038993 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_FIFO " "Found entity 1: RX_FIFO" {  } { { "RX_FIFO.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439038993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439038993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_PLL " "Found entity 1: UART_PLL" {  } { { "UART_PLL.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439039018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439039018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reset/reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/reset/reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "db/ip/reset/reset.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/reset/reset.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439039048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439039048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reset/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/reset/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/reset/submodules/altsource_probe_top.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/reset/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439039075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439039075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCB_TOP " "Elaborating entity \"RCB_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720439040021 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA4V_DIS RCB_TOP.vhd(30) " "VHDL Signal Declaration warning at RCB_TOP.vhd(30): used implicit default value for signal \"FPGA4V_DIS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040022 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_ESTOP_REQ RCB_TOP.vhd(32) " "VHDL Signal Declaration warning at RCB_TOP.vhd(32): used implicit default value for signal \"FPGA_ESTOP_REQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040022 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_INT RCB_TOP.vhd(34) " "VHDL Signal Declaration warning at RCB_TOP.vhd(34): used implicit default value for signal \"FPGA_INT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040023 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_L_ROBOT_TX RCB_TOP.vhd(36) " "VHDL Signal Declaration warning at RCB_TOP.vhd(36): used implicit default value for signal \"FPGA_L_ROBOT_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040023 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_L_SP_TX RCB_TOP.vhd(37) " "VHDL Signal Declaration warning at RCB_TOP.vhd(37): used implicit default value for signal \"FPGA_L_SP_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040023 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_R_ROBOT_TX RCB_TOP.vhd(39) " "VHDL Signal Declaration warning at RCB_TOP.vhd(39): used implicit default value for signal \"FPGA_R_ROBOT_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040023 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_R_SP_TX RCB_TOP.vhd(40) " "VHDL Signal Declaration warning at RCB_TOP.vhd(40): used implicit default value for signal \"FPGA_R_SP_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040023 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_1m_internal RCB_TOP.vhd(438) " "VHDL Signal Declaration warning at RCB_TOP.vhd(438): used explicit default value for signal \"clk_1m_internal\" because signal was never assigned a value" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 438 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040024 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA24V_DIS RCB_TOP.vhd(467) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(467): object \"FPGA24V_DIS\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 467 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040024 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FAN_1_READ_NUMBER RCB_TOP.vhd(468) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(468): object \"FAN_1_READ_NUMBER\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040025 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_1_PWM RCB_TOP.vhd(469) " "VHDL Signal Declaration warning at RCB_TOP.vhd(469): used implicit default value for signal \"FAN_1_PWM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 469 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040025 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FAN_2_READ_NUMBER RCB_TOP.vhd(471) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(471): object \"FAN_2_READ_NUMBER\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040025 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_2_PWM RCB_TOP.vhd(472) " "VHDL Signal Declaration warning at RCB_TOP.vhd(472): used implicit default value for signal \"FAN_2_PWM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 472 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040025 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_SYNC_DELAY_TIME RCB_TOP.vhd(473) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(473): object \"FPGA_SYNC_DELAY_TIME\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040025 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_SYNC_TIME RCB_TOP.vhd(474) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(474): object \"FPGA_SYNC_TIME\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040025 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CS_ERROR RCB_TOP.vhd(475) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(475): object \"CS_ERROR\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040025 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLL_RST RCB_TOP.vhd(483) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(483): object \"PLL_RST\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040025 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n_syn RCB_TOP.vhd(558) " "VHDL Process Statement warning at RCB_TOP.vhd(558): signal \"rst_n_syn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040026 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L_TOOL_EX_LED_DIN RCB_TOP.vhd(781) " "VHDL Process Statement warning at RCB_TOP.vhd(781): inferring latch(es) for signal or variable \"L_TOOL_EX_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439040030 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L_LED_DIN RCB_TOP.vhd(781) " "VHDL Process Statement warning at RCB_TOP.vhd(781): inferring latch(es) for signal or variable \"L_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439040030 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_TOOL_EX_LED_DIN RCB_TOP.vhd(781) " "VHDL Process Statement warning at RCB_TOP.vhd(781): inferring latch(es) for signal or variable \"R_TOOL_EX_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439040030 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_LED_DIN RCB_TOP.vhd(781) " "VHDL Process Statement warning at RCB_TOP.vhd(781): inferring latch(es) for signal or variable \"R_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439040030 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_LED_DIN RCB_TOP.vhd(781) " "VHDL Process Statement warning at RCB_TOP.vhd(781): inferring latch(es) for signal or variable \"S_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439040030 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ROBOT_ESTOP_LED_DIN RCB_TOP.vhd(781) " "VHDL Process Statement warning at RCB_TOP.vhd(781): inferring latch(es) for signal or variable \"ROBOT_ESTOP_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439040030 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROBOT_ESTOP_LED_DIN RCB_TOP.vhd(781) " "Inferred latch for \"ROBOT_ESTOP_LED_DIN\" at RCB_TOP.vhd(781)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040033 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_LED_DIN RCB_TOP.vhd(781) " "Inferred latch for \"S_LED_DIN\" at RCB_TOP.vhd(781)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040033 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_LED_DIN RCB_TOP.vhd(781) " "Inferred latch for \"R_LED_DIN\" at RCB_TOP.vhd(781)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040033 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_TOOL_EX_LED_DIN RCB_TOP.vhd(781) " "Inferred latch for \"R_TOOL_EX_LED_DIN\" at RCB_TOP.vhd(781)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040033 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_LED_DIN RCB_TOP.vhd(781) " "Inferred latch for \"L_LED_DIN\" at RCB_TOP.vhd(781)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040033 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_TOOL_EX_LED_DIN RCB_TOP.vhd(781) " "Inferred latch for \"L_TOOL_EX_LED_DIN\" at RCB_TOP.vhd(781)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 781 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040033 "|RCB_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_top i2c_top:i2c_top_inst " "Elaborating entity \"i2c_top\" for hierarchy \"i2c_top:i2c_top_inst\"" {  } { { "RCB_TOP.vhd" "i2c_top_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439040132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_cnt i2c_top.vhd(54) " "Verilog HDL or VHDL warning at i2c_top.vhd(54): object \"byte_cnt\" assigned a value but never read" {  } { { "i2c_top.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040133 "|RCB_TOP|i2c_top:i2c_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_top:i2c_top_inst\|i2c_master:i2c_inst " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_top:i2c_top_inst\|i2c_master:i2c_inst\"" {  } { { "i2c_top.vhd" "i2c_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439040217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_PLL UART_PLL:UART_PLL_inst " "Elaborating entity \"UART_PLL\" for hierarchy \"UART_PLL:UART_PLL_inst\"" {  } { { "RCB_TOP.vhd" "UART_PLL_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439040294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll UART_PLL:UART_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\"" {  } { { "UART_PLL.v" "altpll_component" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439040483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_PLL:UART_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\"" {  } { { "UART_PLL.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439040563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_PLL:UART_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=UART_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=UART_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439040563 ""}  } { { "UART_PLL.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720439040563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/uart_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/uart_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_PLL_altpll " "Found entity 1: UART_PLL_altpll" {  } { { "db/uart_pll_altpll.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439040681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_PLL_altpll UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated " "Elaborating entity \"UART_PLL_altpll\" for hierarchy \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439040682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcb_registers rcb_registers:i_rcb_registers " "Elaborating entity \"rcb_registers\" for hierarchy \"rcb_registers:i_rcb_registers\"" {  } { { "RCB_TOP.vhd" "i_rcb_registers" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439040745 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_DIFF2 rcb_registers.vhd(143) " "VHDL Signal Declaration warning at rcb_registers.vhd(143): used implicit default value for signal \"SPARE1_DIFF2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040747 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_DIFF3 rcb_registers.vhd(144) " "VHDL Signal Declaration warning at rcb_registers.vhd(144): used implicit default value for signal \"SPARE1_DIFF3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040747 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_ANALOG_SW_0_SEL_FPGA rcb_registers.vhd(145) " "VHDL Signal Declaration warning at rcb_registers.vhd(145): used implicit default value for signal \"SPARE1_ANALOG_SW_0_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040747 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_ANALOG_SW_1_SEL_FPGA rcb_registers.vhd(146) " "VHDL Signal Declaration warning at rcb_registers.vhd(146): used implicit default value for signal \"SPARE1_ANALOG_SW_1_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040747 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_ANALOG_SW_SEL_FPGA rcb_registers.vhd(147) " "VHDL Signal Declaration warning at rcb_registers.vhd(147): used implicit default value for signal \"SPARE1_ANALOG_SW_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 147 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040749 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_IO2_FPGA rcb_registers.vhd(150) " "VHDL Signal Declaration warning at rcb_registers.vhd(150): used implicit default value for signal \"SPARE1_IO2_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040749 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_IO3_FPGA rcb_registers.vhd(151) " "VHDL Signal Declaration warning at rcb_registers.vhd(151): used implicit default value for signal \"SPARE1_IO3_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040749 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_DIFF2 rcb_registers.vhd(154) " "VHDL Signal Declaration warning at rcb_registers.vhd(154): used implicit default value for signal \"SPARE2_DIFF2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040749 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_DIFF3 rcb_registers.vhd(155) " "VHDL Signal Declaration warning at rcb_registers.vhd(155): used implicit default value for signal \"SPARE2_DIFF3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 155 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040749 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_ANALOG_SW_0_SEL_FPGA rcb_registers.vhd(156) " "VHDL Signal Declaration warning at rcb_registers.vhd(156): used implicit default value for signal \"SPARE2_ANALOG_SW_0_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 156 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040749 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_ANALOG_SW_1_SEL_FPGA rcb_registers.vhd(157) " "VHDL Signal Declaration warning at rcb_registers.vhd(157): used implicit default value for signal \"SPARE2_ANALOG_SW_1_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 157 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040749 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_ANALOG_SW_SEL_FPGA rcb_registers.vhd(158) " "VHDL Signal Declaration warning at rcb_registers.vhd(158): used implicit default value for signal \"SPARE2_ANALOG_SW_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 158 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040749 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_IO2_FPGA rcb_registers.vhd(161) " "VHDL Signal Declaration warning at rcb_registers.vhd(161): used implicit default value for signal \"SPARE2_IO2_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 161 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040750 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_IO3_FPGA rcb_registers.vhd(162) " "VHDL Signal Declaration warning at rcb_registers.vhd(162): used implicit default value for signal \"SPARE2_IO3_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040750 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_WHEEL_STOP_ELO rcb_registers.vhd(164) " "VHDL Signal Declaration warning at rcb_registers.vhd(164): used implicit default value for signal \"FPGA_WHEEL_STOP_ELO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 164 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040750 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA24V_DIS rcb_registers.vhd(165) " "VHDL Signal Declaration warning at rcb_registers.vhd(165): used implicit default value for signal \"FPGA24V_DIS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040750 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OPEN_ELO_REQUEST rcb_registers.vhd(167) " "VHDL Signal Declaration warning at rcb_registers.vhd(167): used implicit default value for signal \"OPEN_ELO_REQUEST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040750 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN1_TACHO rcb_registers.vhd(170) " "VHDL Signal Declaration warning at rcb_registers.vhd(170): used implicit default value for signal \"FAN1_TACHO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 170 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040750 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_1_READ_NUMBER rcb_registers.vhd(171) " "VHDL Signal Declaration warning at rcb_registers.vhd(171): used implicit default value for signal \"FAN_1_READ_NUMBER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040750 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_2_TACHO rcb_registers.vhd(175) " "VHDL Signal Declaration warning at rcb_registers.vhd(175): used implicit default value for signal \"FAN_2_TACHO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040750 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_2_READ_NUMBER rcb_registers.vhd(176) " "VHDL Signal Declaration warning at rcb_registers.vhd(176): used implicit default value for signal \"FAN_2_READ_NUMBER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040751 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_SYNC_DELAY_TIME rcb_registers.vhd(180) " "VHDL Signal Declaration warning at rcb_registers.vhd(180): used implicit default value for signal \"FPGA_SYNC_DELAY_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040751 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_SYNC_TIME rcb_registers.vhd(182) " "VHDL Signal Declaration warning at rcb_registers.vhd(182): used implicit default value for signal \"FPGA_SYNC_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040751 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_ERROR rcb_registers.vhd(184) " "VHDL Signal Declaration warning at rcb_registers.vhd(184): used implicit default value for signal \"CS_ERROR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 184 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040751 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_DIAG_ACT rcb_registers.vhd(188) " "VHDL Signal Declaration warning at rcb_registers.vhd(188): used implicit default value for signal \"FPGA_DIAG_ACT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 188 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040752 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_FAULT rcb_registers.vhd(189) " "VHDL Signal Declaration warning at rcb_registers.vhd(189): used implicit default value for signal \"FPGA_FAULT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 189 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439040752 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Power_Diagnostic_reg rcb_registers.vhd(240) " "VHDL Signal Declaration warning at rcb_registers.vhd(240): used explicit default value for signal \"Power_Diagnostic_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 240 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040752 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Diagnostic_packed_counter_reg rcb_registers.vhd(244) " "VHDL Signal Declaration warning at rcb_registers.vhd(244): used explicit default value for signal \"Diagnostic_packed_counter_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 244 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040752 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Diagnostic_error_counter_reg rcb_registers.vhd(245) " "VHDL Signal Declaration warning at rcb_registers.vhd(245): used explicit default value for signal \"Diagnostic_error_counter_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 245 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040752 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Right_Recivers_Error_reg rcb_registers.vhd(246) " "VHDL Signal Declaration warning at rcb_registers.vhd(246): used explicit default value for signal \"Right_Recivers_Error_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 246 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040752 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Left_Recivers_Error_reg rcb_registers.vhd(247) " "VHDL Signal Declaration warning at rcb_registers.vhd(247): used explicit default value for signal \"Left_Recivers_Error_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 247 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040753 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Mic_C_B_reg rcb_registers.vhd(252) " "VHDL Signal Declaration warning at rcb_registers.vhd(252): used explicit default value for signal \"Mic_C_B_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 252 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040753 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_Spare_out_reg rcb_registers.vhd(253) " "VHDL Signal Declaration warning at rcb_registers.vhd(253): used explicit default value for signal \"FPGA_Spare_out_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 253 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040753 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_Spare_reg rcb_registers.vhd(258) " "VHDL Signal Declaration warning at rcb_registers.vhd(258): used explicit default value for signal \"FPGA_Spare_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 258 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040753 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FLA_PS_reg rcb_registers.vhd(259) " "VHDL Signal Declaration warning at rcb_registers.vhd(259): used explicit default value for signal \"FLA_PS_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 259 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040753 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_FAN_1_Tacho_reg rcb_registers.vhd(260) " "VHDL Signal Declaration warning at rcb_registers.vhd(260): used explicit default value for signal \"FPGA_FAN_1_Tacho_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 260 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040753 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_FAN_1_PWM_reg rcb_registers.vhd(261) " "VHDL Signal Declaration warning at rcb_registers.vhd(261): used explicit default value for signal \"FPGA_FAN_1_PWM_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 261 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040753 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_FAN_2_Tacho_reg rcb_registers.vhd(262) " "VHDL Signal Declaration warning at rcb_registers.vhd(262): used explicit default value for signal \"FPGA_FAN_2_Tacho_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 262 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040754 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_FAN_2_PWM_reg rcb_registers.vhd(263) " "VHDL Signal Declaration warning at rcb_registers.vhd(263): used explicit default value for signal \"FPGA_FAN_2_PWM_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 263 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040754 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_SYNC_DELAY_TIME_reg rcb_registers.vhd(264) " "VHDL Signal Declaration warning at rcb_registers.vhd(264): used explicit default value for signal \"FPGA_SYNC_DELAY_TIME_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 264 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040754 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_SYNC_TIME_reg rcb_registers.vhd(265) " "VHDL Signal Declaration warning at rcb_registers.vhd(265): used explicit default value for signal \"FPGA_SYNC_TIME_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 265 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040754 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Fault_Registers_reg rcb_registers.vhd(266) " "VHDL Signal Declaration warning at rcb_registers.vhd(266): used explicit default value for signal \"Fault_Registers_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 266 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720439040754 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_Version_reg rcb_registers.vhd(343) " "VHDL Process Statement warning at rcb_registers.vhd(343): signal \"FPGA_Version_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040758 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_Date_reg rcb_registers.vhd(345) " "VHDL Process Statement warning at rcb_registers.vhd(345): signal \"FPGA_Date_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040758 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Power_Diagnostic_reg rcb_registers.vhd(347) " "VHDL Process Statement warning at rcb_registers.vhd(347): signal \"Power_Diagnostic_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040758 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_buttons_reg rcb_registers.vhd(349) " "VHDL Process Statement warning at rcb_registers.vhd(349): signal \"FPGA_buttons_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040758 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L_Wheels_sensors_reg rcb_registers.vhd(351) " "VHDL Process Statement warning at rcb_registers.vhd(351): signal \"L_Wheels_sensors_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040758 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_Wheels_sensors_reg rcb_registers.vhd(353) " "VHDL Process Statement warning at rcb_registers.vhd(353): signal \"R_Wheels_sensors_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040759 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Diagnostic_packed_counter_reg rcb_registers.vhd(355) " "VHDL Process Statement warning at rcb_registers.vhd(355): signal \"Diagnostic_packed_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040759 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Diagnostic_error_counter_reg rcb_registers.vhd(357) " "VHDL Process Statement warning at rcb_registers.vhd(357): signal \"Diagnostic_error_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040759 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Right_Recivers_Error_reg rcb_registers.vhd(359) " "VHDL Process Statement warning at rcb_registers.vhd(359): signal \"Right_Recivers_Error_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040759 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Left_Recivers_Error_reg rcb_registers.vhd(361) " "VHDL Process Statement warning at rcb_registers.vhd(361): signal \"Left_Recivers_Error_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040759 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SSRs_Left_reg rcb_registers.vhd(363) " "VHDL Process Statement warning at rcb_registers.vhd(363): signal \"SSRs_Left_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040759 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SSRs_Right_reg rcb_registers.vhd(365) " "VHDL Process Statement warning at rcb_registers.vhd(365): signal \"SSRs_Right_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040759 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_LEDs_reg rcb_registers.vhd(367) " "VHDL Process Statement warning at rcb_registers.vhd(367): signal \"FPGA_LEDs_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040759 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDs_strip_Mux_reg rcb_registers.vhd(369) " "VHDL Process Statement warning at rcb_registers.vhd(369): signal \"LEDs_strip_Mux_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040759 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mic_C_B_reg rcb_registers.vhd(371) " "VHDL Process Statement warning at rcb_registers.vhd(371): signal \"Mic_C_B_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040760 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_Spare_out_reg rcb_registers.vhd(373) " "VHDL Process Statement warning at rcb_registers.vhd(373): signal \"FPGA_Spare_out_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040760 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Voltage_0_reg rcb_registers.vhd(375) " "VHDL Process Statement warning at rcb_registers.vhd(375): signal \"ADC_Voltage_0_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040760 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Voltage_1_reg rcb_registers.vhd(377) " "VHDL Process Statement warning at rcb_registers.vhd(377): signal \"ADC_Voltage_1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040760 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Voltage_2_reg rcb_registers.vhd(379) " "VHDL Process Statement warning at rcb_registers.vhd(379): signal \"ADC_Voltage_2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040760 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Voltage_3_reg rcb_registers.vhd(381) " "VHDL Process Statement warning at rcb_registers.vhd(381): signal \"ADC_Voltage_3_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040760 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_Spare_reg rcb_registers.vhd(383) " "VHDL Process Statement warning at rcb_registers.vhd(383): signal \"FPGA_Spare_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040760 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLA_PS_reg rcb_registers.vhd(385) " "VHDL Process Statement warning at rcb_registers.vhd(385): signal \"FLA_PS_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040760 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_FAN_1_Tacho_reg rcb_registers.vhd(387) " "VHDL Process Statement warning at rcb_registers.vhd(387): signal \"FPGA_FAN_1_Tacho_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040760 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_FAN_1_PWM_reg rcb_registers.vhd(389) " "VHDL Process Statement warning at rcb_registers.vhd(389): signal \"FPGA_FAN_1_PWM_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040761 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_FAN_2_Tacho_reg rcb_registers.vhd(391) " "VHDL Process Statement warning at rcb_registers.vhd(391): signal \"FPGA_FAN_2_Tacho_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040761 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_FAN_2_PWM_reg rcb_registers.vhd(393) " "VHDL Process Statement warning at rcb_registers.vhd(393): signal \"FPGA_FAN_2_PWM_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040761 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_SYNC_DELAY_TIME_reg rcb_registers.vhd(395) " "VHDL Process Statement warning at rcb_registers.vhd(395): signal \"FPGA_SYNC_DELAY_TIME_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040761 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_SYNC_TIME_reg rcb_registers.vhd(397) " "VHDL Process Statement warning at rcb_registers.vhd(397): signal \"FPGA_SYNC_TIME_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040761 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fault_Registers_reg rcb_registers.vhd(399) " "VHDL Process Statement warning at rcb_registers.vhd(399): signal \"Fault_Registers_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040761 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sync_Timer_reg rcb_registers.vhd(401) " "VHDL Process Statement warning at rcb_registers.vhd(401): signal \"Sync_Timer_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040761 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Diagnostic_Header_reg rcb_registers.vhd(403) " "VHDL Process Statement warning at rcb_registers.vhd(403): signal \"Diagnostic_Header_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040761 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_Control_register rcb_registers.vhd(405) " "VHDL Process Statement warning at rcb_registers.vhd(405): signal \"FPGA_Control_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439040761 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FPGA_LEDs_reg rcb_registers.vhd(412) " "VHDL Process Statement warning at rcb_registers.vhd(412): inferring latch(es) for signal or variable \"FPGA_LEDs_reg\", which holds its previous value in one or more paths through the process" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439040768 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[8\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[8\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[9\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[9\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[10\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[10\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[11\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[11\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[12\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[12\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[13\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[13\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[14\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[14\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[15\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[15\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[16\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[16\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[17\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[17\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[18\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[18\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[19\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[19\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[20\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[20\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040775 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[21\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[21\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[22\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[22\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[23\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[23\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[24\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[24\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[25\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[25\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[26\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[26\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[27\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[27\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[28\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[28\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[29\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[29\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[30\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[30\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[31\] rcb_registers.vhd(412) " "Inferred latch for \"FPGA_LEDs_reg\[31\]\" at rcb_registers.vhd(412)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439040776 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TOP UART_TOP:L_UART_TOP_inst " "Elaborating entity \"UART_TOP\" for hierarchy \"UART_TOP:L_UART_TOP_inst\"" {  } { { "RCB_TOP.vhd" "L_UART_TOP_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439040864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_ready0 UART_TOP.vhd(118) " "Verilog HDL or VHDL warning at UART_TOP.vhd(118): object \"avalon_ready0\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040865 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_ready1 UART_TOP.vhd(118) " "Verilog HDL or VHDL warning at UART_TOP.vhd(118): object \"avalon_ready1\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040865 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_ready2 UART_TOP.vhd(118) " "Verilog HDL or VHDL warning at UART_TOP.vhd(118): object \"avalon_ready2\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040865 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in0 UART_TOP.vhd(126) " "Verilog HDL or VHDL warning at UART_TOP.vhd(126): object \"data_in0\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040865 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in1 UART_TOP.vhd(126) " "Verilog HDL or VHDL warning at UART_TOP.vhd(126): object \"data_in1\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040865 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in2 UART_TOP.vhd(126) " "Verilog HDL or VHDL warning at UART_TOP.vhd(126): object \"data_in2\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439040866 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_TOP:L_UART_TOP_inst\|UART:RX_UART0 " "Elaborating entity \"UART\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\"" {  } { { "UART_TOP.vhd" "RX_UART0" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439040933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_CLK_DIV:os_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_CLK_DIV:os_clk_divider_i\"" {  } { { "uart/uart.vhd" "os_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439041021 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "uart_clk_div.vhd(33) " "VHDL Subtype or Type Declaration warning at uart_clk_div.vhd(33): subtype or type has null range" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 33 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1720439041021 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "uart_clk_div.vhd(42) " "VHDL warning at uart_clk_div.vhd(42): ignored assignment of value to null range" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 42 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1720439041022 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "uart_clk_div.vhd(45) " "VHDL warning at uart_clk_div.vhd(45): ignored assignment of value to null range" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 45 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1720439041022 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DEBOUNCER UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i " "Elaborating entity \"UART_DEBOUNCER\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i\"" {  } { { "uart/uart.vhd" "\\use_debouncer_g:debouncer_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439041082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_RX:uart_rx_i\"" {  } { { "uart/uart.vhd" "uart_rx_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439041144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i\"" {  } { { "uart/comp/uart_rx.vhd" "rx_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439041237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_TX:uart_tx_i\"" {  } { { "uart/uart.vhd" "uart_tx_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439041289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i\"" {  } { { "uart/comp/uart_tx.vhd" "tx_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439041348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rx_slave.vhd 2 1 " "Using design file rx_slave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_Slave-Behavioral " "Found design unit 1: RX_Slave-Behavioral" {  } { { "rx_slave.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439041538 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_Slave " "Found entity 1: RX_Slave" {  } { { "rx_slave.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439041538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720439041538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_Slave UART_TOP:L_UART_TOP_inst\|RX_Slave:RX_Slave0 " "Elaborating entity \"RX_Slave\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_Slave:RX_Slave0\"" {  } { { "UART_TOP.vhd" "RX_Slave0" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439041539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data rx_slave.vhd(31) " "Verilog HDL or VHDL warning at rx_slave.vhd(31): object \"rx_data\" assigned a value but never read" {  } { { "rx_slave.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439041540 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr_err rx_slave.vhd(105) " "VHDL Process Statement warning at rx_slave.vhd(105): signal \"clr_err\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx_slave.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439041540 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0"}
{ "Warning" "WSGN_SEARCH_FILE" "tx_master.vhd 2 1 " "Using design file tx_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX_Master-Behavioral " "Found design unit 1: TX_Master-Behavioral" {  } { { "tx_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439041824 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_Master " "Found entity 1: TX_Master" {  } { { "tx_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439041824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720439041824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_Master UART_TOP:L_UART_TOP_inst\|TX_Master:TX_Master_inst " "Elaborating entity \"TX_Master\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|TX_Master:TX_Master_inst\"" {  } { { "UART_TOP.vhd" "TX_Master_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439041827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data tx_master.vhd(53) " "Verilog HDL or VHDL warning at tx_master.vhd(53): object \"tx_data\" assigned a value but never read" {  } { { "tx_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439041828 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_fifo tx_master.vhd(54) " "Verilog HDL or VHDL warning at tx_master.vhd(54): object \"current_fifo\" assigned a value but never read" {  } { { "tx_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439041828 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_FIFO UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0 " "Elaborating entity \"RX_FIFO\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\"" {  } { { "UART_TOP.vhd" "RX_FIFO_inst0" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439041913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\"" {  } { { "RX_FIFO.vhd" "scfifo_component" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439042347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\"" {  } { { "RX_FIFO.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439042447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component " "Instantiated megafunction \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720439042447 ""}  } { { "RX_FIFO.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720439042447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bn21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bn21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bn21 " "Found entity 1: scfifo_bn21" {  } { { "db/scfifo_bn21.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439042569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439042569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bn21 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated " "Elaborating entity \"scfifo_bn21\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439042570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ue21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ue21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ue21 " "Found entity 1: a_dpfifo_ue21" {  } { { "db/a_dpfifo_ue21.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439042720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439042720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ue21 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo " "Elaborating entity \"a_dpfifo_ue21\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\"" {  } { { "db/scfifo_bn21.tdf" "dpfifo" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439042722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_llg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_llg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_llg1 " "Found entity 1: altsyncram_llg1" {  } { { "db/altsyncram_llg1.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/altsyncram_llg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439042898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439042898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_llg1 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|altsyncram_llg1:FIFOram " "Elaborating entity \"altsyncram_llg1\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|altsyncram_llg1:FIFOram\"" {  } { { "db/a_dpfifo_ue21.tdf" "FIFOram" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439042899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c78 " "Found entity 1: cmpr_c78" {  } { { "db/cmpr_c78.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cmpr_c78.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439043065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439043065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cmpr_c78:almost_full_comparer " "Elaborating entity \"cmpr_c78\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cmpr_c78:almost_full_comparer\"" {  } { { "db/a_dpfifo_ue21.tdf" "almost_full_comparer" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439043066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cmpr_c78:two_comparison " "Elaborating entity \"cmpr_c78\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cmpr_c78:two_comparison\"" {  } { { "db/a_dpfifo_ue21.tdf" "two_comparison" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439043151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_nka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439043338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439043338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_nka:rd_ptr_msb " "Elaborating entity \"cntr_nka\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_nka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ue21.tdf" "rd_ptr_msb" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439043340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4l6 " "Found entity 1: cntr_4l6" {  } { { "db/cntr_4l6.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_4l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439043505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439043505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4l6 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_4l6:usedw_counter " "Elaborating entity \"cntr_4l6\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_4l6:usedw_counter\"" {  } { { "db/a_dpfifo_ue21.tdf" "usedw_counter" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439043506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_oka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439043671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439043671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_oka:wr_ptr " "Elaborating entity \"cntr_oka\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_oka:wr_ptr\"" {  } { { "db/a_dpfifo_ue21.tdf" "wr_ptr" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439043673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART " "Elaborating entity \"UART\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\"" {  } { { "UART_TOP.vhd" "TEENSY_TX_UART" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439044012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_RX:uart_rx_i\"" {  } { { "uart/uart.vhd" "uart_rx_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439044075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i\"" {  } { { "uart/comp/uart_rx.vhd" "rx_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439044153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_TX:uart_tx_i\"" {  } { { "uart/uart.vhd" "uart_tx_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439044212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i\"" {  } { { "uart/comp/uart_tx.vhd" "tx_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439044269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAN FAN:FAN1_inst " "Elaborating entity \"FAN\" for hierarchy \"FAN:FAN1_inst\"" {  } { { "RCB_TOP.vhd" "FAN1_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439044771 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fan_pwm_f Fan.vhd(48) " "Verilog HDL or VHDL warning at Fan.vhd(48): object \"fan_pwm_f\" assigned a value but never read" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720439044771 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_1khz Fan.vhd(57) " "VHDL Process Statement warning at Fan.vhd(57): inferring latch(es) for signal or variable \"clk_1khz\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439044771 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_1khz Fan.vhd(72) " "VHDL Process Statement warning at Fan.vhd(72): inferring latch(es) for signal or variable \"clk_1khz\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439044771 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fan_pwm Fan.vhd(88) " "VHDL Process Statement warning at Fan.vhd(88): inferring latch(es) for signal or variable \"fan_pwm\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439044772 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fan_tacho_cnt_1 Fan.vhd(177) " "VHDL Process Statement warning at Fan.vhd(177): signal \"fan_tacho_cnt_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439044772 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_fan_tacho_num Fan.vhd(178) " "VHDL Process Statement warning at Fan.vhd(178): signal \"fpga_fan_tacho_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439044772 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fan_tacho_posedge Fan.vhd(182) " "VHDL Process Statement warning at Fan.vhd(182): signal \"fan_tacho_posedge\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439044772 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fan_tacho_cnt_1 Fan.vhd(184) " "VHDL Process Statement warning at Fan.vhd(184): signal \"fan_tacho_cnt_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720439044772 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fpga_fan_tacho Fan.vhd(166) " "VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable \"fpga_fan_tacho\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439044773 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fpga_fan_tacho_num Fan.vhd(166) " "VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable \"fpga_fan_tacho_num\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439044773 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fan_tacho_cnt_1 Fan.vhd(166) " "VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable \"fan_tacho_cnt_1\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720439044773 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[0\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[0\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044773 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[1\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[1\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[2\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[2\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[3\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[3\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[4\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[4\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[5\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[5\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[6\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[6\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[7\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[7\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[0\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[0\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[1\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[1\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[2\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[2\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[3\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[3\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[4\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[4\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044774 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[5\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[5\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044775 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[6\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[6\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044775 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[7\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[7\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044775 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fan_pwm Fan.vhd(88) " "Inferred latch for \"fan_pwm\" at Fan.vhd(88)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439044775 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcb_spi rcb_spi:rcb_spi_inst " "Elaborating entity \"rcb_spi\" for hierarchy \"rcb_spi:rcb_spi_inst\"" {  } { { "RCB_TOP.vhd" "rcb_spi_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439044847 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rcb_spi.v(145) " "Verilog HDL Case Statement information at rcb_spi.v(145): all case item expressions in this case statement are onehot" {  } { { "source/rcb_spi.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720439044849 "|RCB_TOP|rcb_spi:rcb_spi_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qm14 " "Found entity 1: altsyncram_qm14" {  } { { "db/altsyncram_qm14.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/altsyncram_qm14.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439048387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439048387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439048615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439048615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t1b " "Found entity 1: mux_t1b" {  } { { "db/mux_t1b.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/mux_t1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439048854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439048854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g7c " "Found entity 1: mux_g7c" {  } { { "db/mux_g7c.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/mux_g7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439049704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439049704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439050163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439050163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nph " "Found entity 1: cntr_nph" {  } { { "db/cntr_nph.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_nph.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439050597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439050597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439050795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439050795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6mi " "Found entity 1: cntr_6mi" {  } { { "db/cntr_6mi.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_6mi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439051056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439051056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rh " "Found entity 1: cntr_3rh" {  } { { "db/cntr_3rh.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_3rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439051478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439051478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439051654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439051654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439051929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439051929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439052122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439052122 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439053169 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720439053319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.08.14:44:17 Progress: Loading sld09ff0ca0/alt_sld_fab_wrapper_hw.tcl " "2024.07.08.14:44:17 Progress: Loading sld09ff0ca0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439057652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439060276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439060393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439063120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439063269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439063409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439063555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439063571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439063580 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720439064277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld09ff0ca0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld09ff0ca0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld09ff0ca0/alt_sld_fab.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/sld09ff0ca0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439064540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439064540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439064662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439064662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439064684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439064684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439064784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439064784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439064930 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439064930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439064930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/sld09ff0ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720439065032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439065032 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720439068550 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FAN1_PWM GND " "Pin \"FAN1_PWM\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FAN1_PWM"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN2_PWM GND " "Pin \"FAN2_PWM\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FAN2_PWM"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA4V_DIS GND " "Pin \"FPGA4V_DIS\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA4V_DIS"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_DIAG_ACT GND " "Pin \"FPGA_DIAG_ACT\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA_DIAG_ACT"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_ESTOP_REQ GND " "Pin \"FPGA_ESTOP_REQ\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA_ESTOP_REQ"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_FAULT GND " "Pin \"FPGA_FAULT\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA_FAULT"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_INT GND " "Pin \"FPGA_INT\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA_INT"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_L_ROBOT_TX GND " "Pin \"FPGA_L_ROBOT_TX\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA_L_ROBOT_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_L_SP_TX GND " "Pin \"FPGA_L_SP_TX\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA_L_SP_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_R_ROBOT_TX GND " "Pin \"FPGA_R_ROBOT_TX\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA_R_ROBOT_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_R_SP_TX GND " "Pin \"FPGA_R_SP_TX\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA_R_SP_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_WHEEL_STOP_ELO GND " "Pin \"FPGA_WHEEL_STOP_ELO\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|FPGA_WHEEL_STOP_ELO"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPEN_ELO_REQUEST GND " "Pin \"OPEN_ELO_REQUEST\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|OPEN_ELO_REQUEST"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_ANALOG_SW_0_SEL_FPGA GND " "Pin \"SPARE1_ANALOG_SW_0_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE1_ANALOG_SW_0_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_ANALOG_SW_1_SEL_FPGA GND " "Pin \"SPARE1_ANALOG_SW_1_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE1_ANALOG_SW_1_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_ANALOG_SW_SEL_FPGA GND " "Pin \"SPARE1_ANALOG_SW_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE1_ANALOG_SW_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_DIFF2 GND " "Pin \"SPARE1_DIFF2\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE1_DIFF2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_DIFF3 GND " "Pin \"SPARE1_DIFF3\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE1_DIFF3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_IO2_FPGA GND " "Pin \"SPARE1_IO2_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE1_IO2_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_IO3_FPGA GND " "Pin \"SPARE1_IO3_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE1_IO3_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_ANALOG_SW_0_SEL_FPGA GND " "Pin \"SPARE2_ANALOG_SW_0_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE2_ANALOG_SW_0_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_ANALOG_SW_1_SEL_FPGA GND " "Pin \"SPARE2_ANALOG_SW_1_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE2_ANALOG_SW_1_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_ANALOG_SW_SEL_FPGA GND " "Pin \"SPARE2_ANALOG_SW_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE2_ANALOG_SW_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_DIFF2 GND " "Pin \"SPARE2_DIFF2\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE2_DIFF2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_DIFF3 GND " "Pin \"SPARE2_DIFF3\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE2_DIFF3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_IO2_FPGA GND " "Pin \"SPARE2_IO2_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE2_IO2_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_IO3_FPGA GND " "Pin \"SPARE2_IO3_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720439068980 "|RCB_TOP|SPARE2_IO3_FPGA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720439068980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439069134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "133 " "133 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720439070075 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439070180 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1720439070664 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720439070664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720439070664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     CLK_100M " "  10.000     CLK_100M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720439070664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "   5.000 UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720439070664 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439070664 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439070732 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1720439071197 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439071199 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1720439071783 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439071786 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 19 " "Ignored 19 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1720439071890 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reset 16 " "Ignored 16 assignments for entity \"reset\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1720439071890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg " "Generated suppressed messages file G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439072513 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 51 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1720439074374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720439074447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720439074447 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_WD " "No output dependent on input pin \"RST_WD\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|RST_WD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONFIG_SEL " "No output dependent on input pin \"CONFIG_SEL\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|CONFIG_SEL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESETn " "No output dependent on input pin \"CPU_RESETn\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|CPU_RESETn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ESTOP_OPEN_REQUEST " "No output dependent on input pin \"ESTOP_OPEN_REQUEST\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|ESTOP_OPEN_REQUEST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ESTOP_STATUS " "No output dependent on input pin \"ESTOP_STATUS\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|ESTOP_STATUS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ESTOP_STATUS_FAIL " "No output dependent on input pin \"ESTOP_STATUS_FAIL\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|ESTOP_STATUS_FAIL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FAN1_TACHO_BUFF " "No output dependent on input pin \"FAN1_TACHO_BUFF\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|FAN1_TACHO_BUFF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FAN2_TACHO_BUFF " "No output dependent on input pin \"FAN2_TACHO_BUFF\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|FAN2_TACHO_BUFF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLA_PWR_DIS " "No output dependent on input pin \"FLA_PWR_DIS\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|FLA_PWR_DIS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_L_ROBOT_RX " "No output dependent on input pin \"FPGA_L_ROBOT_RX\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|FPGA_L_ROBOT_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_R_ROBOT_RX " "No output dependent on input pin \"FPGA_R_ROBOT_RX\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|FPGA_R_ROBOT_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_4MB_SER_IN_ER " "No output dependent on input pin \"L_4MB_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|L_4MB_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_EEF_SER_IN_ER " "No output dependent on input pin \"L_EEF_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|L_EEF_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_M5B_SER_IN_ER " "No output dependent on input pin \"L_M5B_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|L_M5B_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_ROBOT_DIFF_SP2 " "No output dependent on input pin \"L_ROBOT_DIFF_SP2\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|L_ROBOT_DIFF_SP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_SCU_INVALIDn " "No output dependent on input pin \"L_SCU_INVALIDn\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|L_SCU_INVALIDn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_SER_RX_ER " "No output dependent on input pin \"L_SER_RX_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|L_SER_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SP_IN_A_F " "No output dependent on input pin \"MICCB_SP_IN_A_F\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|MICCB_SP_IN_A_F"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SP_IN_B_F " "No output dependent on input pin \"MICCB_SP_IN_B_F\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|MICCB_SP_IN_B_F"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MicCB_ESTOP_OPEN_REQUEST " "No output dependent on input pin \"MicCB_ESTOP_OPEN_REQUEST\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|MicCB_ESTOP_OPEN_REQUEST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_GEN_SYNC_FAIL " "No output dependent on input pin \"MICCB_GEN_SYNC_FAIL\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|MICCB_GEN_SYNC_FAIL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO0 " "No output dependent on input pin \"MICCB_SPARE_IO0\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|MICCB_SPARE_IO0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO1 " "No output dependent on input pin \"MICCB_SPARE_IO1\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|MICCB_SPARE_IO1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO2 " "No output dependent on input pin \"MICCB_SPARE_IO2\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|MICCB_SPARE_IO2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO3 " "No output dependent on input pin \"MICCB_SPARE_IO3\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|MICCB_SPARE_IO3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEENSY_FPGA_R_TX " "No output dependent on input pin \"TEENSY_FPGA_R_TX\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|TEENSY_FPGA_R_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEENSY_FPGA_L_TX " "No output dependent on input pin \"TEENSY_FPGA_L_TX\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|TEENSY_FPGA_L_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS_PG_FPGA " "No output dependent on input pin \"PS_PG_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|PS_PG_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_4MB_SER_IN_ER " "No output dependent on input pin \"R_4MB_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|R_4MB_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_EEF_SER_IN_ER " "No output dependent on input pin \"R_EEF_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|R_EEF_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_M5B_SER_IN_ER " "No output dependent on input pin \"R_M5B_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|R_M5B_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_ROBOT_DIFF_SP1 " "No output dependent on input pin \"R_ROBOT_DIFF_SP1\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|R_ROBOT_DIFF_SP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_ROBOT_DIFF_SP2 " "No output dependent on input pin \"R_ROBOT_DIFF_SP2\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|R_ROBOT_DIFF_SP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_SCU_Invalid_n " "No output dependent on input pin \"R_SCU_Invalid_n\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 125 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|R_SCU_Invalid_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_SER_RX_ER " "No output dependent on input pin \"R_SER_RX_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|R_SER_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_DIFF0 " "No output dependent on input pin \"SPARE1_DIFF0\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|SPARE1_DIFF0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_DIFF1 " "No output dependent on input pin \"SPARE1_DIFF1\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|SPARE1_DIFF1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_IO0_FPGA " "No output dependent on input pin \"SPARE1_IO0_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|SPARE1_IO0_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_IO1_FPGA " "No output dependent on input pin \"SPARE1_IO1_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|SPARE1_IO1_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_DIFF0 " "No output dependent on input pin \"SPARE2_DIFF0\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|SPARE2_DIFF0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_DIFF1 " "No output dependent on input pin \"SPARE2_DIFF1\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 151 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|SPARE2_DIFF1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_IO0_FPGA " "No output dependent on input pin \"SPARE2_IO0_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|SPARE2_IO0_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_IO1_FPGA " "No output dependent on input pin \"SPARE2_IO1_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|SPARE2_IO1_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SSR_ON_FPGA " "No output dependent on input pin \"SSR_ON_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720439075105 "|RCB_TOP|SSR_ON_FPGA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720439075105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2867 " "Implemented 2867 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "94 " "Implemented 94 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720439075108 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720439075108 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720439075108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2621 " "Implemented 2621 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720439075108 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720439075108 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720439075108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720439075108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720439075332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  8 14:44:35 2024 " "Processing ended: Mon Jul  8 14:44:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720439075332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720439075332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720439075332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720439075332 ""}
