# compile vhdl design source files
vhdl xil_defaultlib  "../../../DSED_LAB.srcs/sources_1/new/FSMD_microphone.vhd"
vhdl xil_defaultlib  "../../../DSED_LAB.srcs/sim_1/new/FSMD_microphone_tb1.vhd"

# Do not sort compile order
nosort
