// Seed: 2915157191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_10 = -1'b0;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1,
    input  wire id_2,
    output tri1 id_3
);
  assign id_3 = -1;
  always @(posedge -1, posedge id_0) force id_1 = id_0 == id_0;
  logic [-1 : 1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_10 = 0;
endmodule
