// Seed: 3192306409
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input supply0 id_2,
    input tri id_3,
    input uwire id_4,
    input wor id_5,
    output tri id_6,
    input wand id_7,
    input uwire id_8,
    output wand id_9,
    input tri id_10,
    input tri1 id_11,
    output supply0 id_12,
    output wor id_13,
    output uwire id_14,
    output tri1 id_15,
    input uwire id_16,
    input uwire id_17,
    input tri0 id_18,
    input wor id_19,
    input wire id_20,
    input tri0 id_21,
    output supply0 id_22,
    output uwire id_23,
    input wire id_24,
    output uwire id_25,
    output wor id_26,
    output supply1 id_27,
    input tri0 id_28,
    input wire id_29
    , id_53,
    output uwire id_30,
    output uwire id_31,
    output wor id_32,
    output tri id_33,
    output wand id_34,
    input tri1 id_35,
    output tri1 id_36,
    input uwire id_37,
    input tri0 id_38,
    output uwire id_39,
    output tri1 id_40,
    output tri1 id_41,
    input tri1 id_42,
    output supply0 id_43,
    input wor id_44,
    input wire id_45,
    input supply0 id_46,
    input wand id_47,
    input wire id_48,
    input wire id_49,
    input wor id_50,
    input uwire id_51
    , id_54
);
  wire id_55;
  module_0(
      id_55, id_53, id_55
  );
endmodule
