# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->REF_CLK(R)	9.554    */-0.445        */0.246         ALU_dut/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.531    */1.226         */0.269         ALU_dut/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.389    */2.041         */0.411         ALU_dut/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */2.268         */0.410         ALU_dut/\ALU_OUT_reg[14] /D    1
@(R)->REF_CLK(R)	9.383    */2.562         */0.417         Data_Sync_dut/\SYNC_bus_reg[0] /D    1
@(R)->REF_CLK(R)	9.383    */2.574         */0.417         Data_Sync_dut/\SYNC_bus_reg[7] /D    1
@(R)->REF_CLK(R)	9.382    */2.577         */0.418         Data_Sync_dut/\SYNC_bus_reg[5] /D    1
@(R)->REF_CLK(R)	9.383    */2.598         */0.417         Data_Sync_dut/\SYNC_bus_reg[4] /D    1
@(R)->REF_CLK(R)	9.385    */2.607         */0.415         Data_Sync_dut/\SYNC_bus_reg[1] /D    1
@(R)->REF_CLK(R)	9.385    */2.612         */0.415         Data_Sync_dut/\SYNC_bus_reg[6] /D    1
@(R)->REF_CLK(R)	9.383    */2.616         */0.417         Data_Sync_dut/\SYNC_bus_reg[3] /D    1
@(R)->REF_CLK(R)	9.385    */2.631         */0.415         Data_Sync_dut/\SYNC_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */2.683         */0.409         ALU_dut/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */2.997         */0.410         ALU_dut/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->REF_CLK(R)	9.560    */3.003         */0.240         ALU_dut/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */3.350         */0.410         ALU_dut/\ALU_OUT_reg[11] /D    1
@(R)->REF_CLK(R)	9.278    */3.358         */0.522         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /D    1
@(R)->REF_CLK(R)	9.275    */3.369         */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /D    1
@(R)->REF_CLK(R)	9.276    */3.397         */0.524         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /D    1
@(R)->REF_CLK(R)	9.277    */3.397         */0.523         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /D    1
@(R)->REF_CLK(R)	9.284    */3.399         */0.516         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /D    1
@(R)->REF_CLK(R)	9.284    */3.412         */0.516         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /D    1
@(R)->REF_CLK(R)	9.284    */3.418         */0.516         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /D    1
@(R)->REF_CLK(R)	9.283    */3.421         */0.517         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */3.494         */0.410         ALU_dut/\ALU_OUT_reg[10] /D    1
@(R)->REF_CLK(R)	9.482    3.587/*         0.318/*         Data_Sync_dut/\FF_Stage_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.362    */3.719         */0.438         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.366    */3.742         */0.434         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.368    */3.760         */0.432         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.368    */3.760         */0.432         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */3.763         */0.431         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */3.767         */0.431         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */3.767         */0.431         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.768         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */3.770         */0.430         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */3.772         */0.430         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.778         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.779         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.782         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.782         */0.427         ALU_dut/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.784         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.785         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.785         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.787         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */3.793         */0.430         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.793         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.795         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.797         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.798         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.802         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.803         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.803         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.805         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.806         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */3.808         */0.431         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */3.809         */0.430         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.810         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.811         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.813         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.814         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.816         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.816         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */3.817         */0.430         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.819         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.822         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.823         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.823         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.824         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.826         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.828         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.832         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.833         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.833         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.839         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.840         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.840         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.840         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.842         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.843         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.844         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.845         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.847         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.848         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.849         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */3.849         */0.430         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.849         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.851         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.851         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.851         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.853         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.856         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.856         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.856         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.856         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.857         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.857         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.857         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.858         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.859         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.860         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.861         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.865         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */3.866         */0.428         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.866         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.867         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.868         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.868         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */3.870         */0.431         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.870         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.871         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.871         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.872         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.874         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */3.875         */0.431         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.877         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.877         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.878         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.879         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */3.881         */0.427         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.881         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.882         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.883         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */3.883         */0.425         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.884         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.884         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.885         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.886         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.886         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.887         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.887         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.890         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.890         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.890         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.891         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */3.891         */0.429         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */3.892         */0.426         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.892         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.893         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.894         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.894         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.894         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.894         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.894         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.895         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.895         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.896         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.896         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.897         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.897         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.898         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.899         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.900         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */3.901         */0.424         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.903         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.905         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.906         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.908         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */3.909         */0.410         ALU_dut/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */3.910         */0.423         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.911         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.914         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.915         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */3.916         */0.422         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */3.924         */0.418         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */3.986         */0.418         ALU_dut/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */4.221         */0.431         ALU_dut/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */4.322         */0.428         ALU_dut/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.344    */4.578         */0.456         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.350    */4.610         */0.450         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */4.615         */0.422         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */4.648         */0.423         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */4.666         */0.420         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */4.719         */0.418         Reg_file_dut/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */4.742         */0.417         Reg_file_dut/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */4.745         */0.415         Reg_file_dut/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */4.749         */0.417         Reg_file_dut/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.384    */4.759         */0.416         Reg_file_dut/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */4.766         */0.415         Reg_file_dut/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */4.768         */0.417         Reg_file_dut/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */4.795         */0.417         Reg_file_dut/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */4.902         */0.428         ALU_dut/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */4.992         */0.417         SYS_CTRL_dut/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.035         */0.424         SYS_CTRL_dut/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.371    */5.058         */0.429         ALU_dut/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.317         */0.427         Reg_file_dut/\reg_file_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.326         */0.425         Reg_file_dut/\reg_file_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.326         */0.425         Reg_file_dut/\reg_file_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.332         */0.424         Reg_file_dut/\reg_file_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.334         */0.423         Reg_file_dut/\reg_file_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.336         */0.425         Reg_file_dut/\reg_file_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.341         */0.422         Reg_file_dut/\reg_file_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.342         */0.425         Reg_file_dut/\reg_file_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.345         */0.424         Reg_file_dut/\reg_file_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.350         */0.420         Reg_file_dut/\reg_file_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.350         */0.426         Reg_file_dut/\reg_file_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.353         */0.425         Reg_file_dut/\reg_file_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.355         */0.422         Reg_file_dut/\reg_file_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.358         */0.422         Reg_file_dut/\reg_file_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.358         */0.427         Reg_file_dut/\reg_file_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.358         */0.422         Reg_file_dut/\reg_file_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.362         */0.427         Reg_file_dut/\reg_file_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.367         */0.425         Reg_file_dut/\reg_file_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.370         */0.419         Reg_file_dut/\reg_file_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.371         */0.427         Reg_file_dut/\reg_file_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.372         */0.427         Reg_file_dut/\reg_file_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.372         */0.426         Reg_file_dut/\reg_file_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.375         */0.424         Reg_file_dut/\reg_file_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.381         */0.422         Reg_file_dut/\reg_file_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.384         */0.422         Reg_file_dut/\reg_file_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.384         */0.422         Reg_file_dut/\reg_file_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.386         */0.424         Reg_file_dut/\reg_file_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */5.388         */0.421         Reg_file_dut/\reg_file_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.388         */0.425         Reg_file_dut/\reg_file_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.390         */0.420         Reg_file_dut/\reg_file_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.391         */0.420         Reg_file_dut/\reg_file_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.391         */0.422         Reg_file_dut/\reg_file_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.395         */0.420         Reg_file_dut/\reg_file_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.397         */0.420         Reg_file_dut/\reg_file_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.398         */0.425         Reg_file_dut/\reg_file_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.398         */0.419         Reg_file_dut/\reg_file_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.399         */0.420         Reg_file_dut/\reg_file_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.399         */0.420         Reg_file_dut/\reg_file_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.399         */0.419         Reg_file_dut/\reg_file_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.401         */0.419         Reg_file_dut/\reg_file_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.401         */0.419         Reg_file_dut/\reg_file_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.402         */0.422         Reg_file_dut/\reg_file_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */5.406         */0.421         Reg_file_dut/\reg_file_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.407         */0.420         Reg_file_dut/\reg_file_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.408         */0.422         Reg_file_dut/\reg_file_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.409         */0.420         Reg_file_dut/\reg_file_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.410         */0.420         Reg_file_dut/\reg_file_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.416         */0.419         Reg_file_dut/\reg_file_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.448    */5.418         */0.352         Reg_file_dut/\reg_file_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.451    */5.434         */0.349         Reg_file_dut/\reg_file_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.516    */5.469         */0.284         Reg_file_dut/\reg_file_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.516    */5.472         */0.284         Reg_file_dut/\reg_file_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.514    */5.474         */0.286         Reg_file_dut/\reg_file_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.515    */5.485         */0.285         Reg_file_dut/\reg_file_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.521    */5.488         */0.279         Reg_file_dut/\reg_file_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.521    */5.493         */0.279         Reg_file_dut/\reg_file_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.365    */5.664         */0.435         Reg_file_dut/\reg_file_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */5.691         */0.430         Reg_file_dut/\reg_file_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */5.695         */0.430         Reg_file_dut/\reg_file_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.702         */0.427         Reg_file_dut/\reg_file_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.703         */0.426         Reg_file_dut/\reg_file_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.706         */0.425         Reg_file_dut/\reg_file_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.707         */0.426         Reg_file_dut/\reg_file_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */5.713         */0.430         Reg_file_dut/\reg_file_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.716         */0.426         Reg_file_dut/\reg_file_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.716         */0.423         Reg_file_dut/\reg_file_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.716         */0.423         Reg_file_dut/\reg_file_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.717         */0.423         Reg_file_dut/\reg_file_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.719         */0.425         Reg_file_dut/\reg_file_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.720         */0.422         Reg_file_dut/\reg_file_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.723         */0.425         Reg_file_dut/\reg_file_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.726         */0.420         Reg_file_dut/\reg_file_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.727         */0.424         Reg_file_dut/\reg_file_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.728         */0.424         Reg_file_dut/\reg_file_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.729         */0.422         Reg_file_dut/\reg_file_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.729         */0.420         Reg_file_dut/\reg_file_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.733         */0.424         Reg_file_dut/\reg_file_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.736         */0.422         Reg_file_dut/\reg_file_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */5.739         */0.430         Reg_file_dut/\reg_file_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */5.741         */0.428         Reg_file_dut/\reg_file_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.747         */0.420         Reg_file_dut/\reg_file_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.748         */0.423         Reg_file_dut/\reg_file_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.749         */0.419         Reg_file_dut/\reg_file_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.750         */0.425         Reg_file_dut/\reg_file_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.753         */0.422         Reg_file_dut/\reg_file_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.754         */0.422         Reg_file_dut/\reg_file_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.758         */0.423         Reg_file_dut/\reg_file_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.759         */0.424         Reg_file_dut/\reg_file_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.760         */0.422         Reg_file_dut/\reg_file_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.762         */0.422         Reg_file_dut/\reg_file_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.763         */0.422         Reg_file_dut/\reg_file_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.764         */0.424         Reg_file_dut/\reg_file_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.765         */0.419         Reg_file_dut/\reg_file_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.767         */0.419         Reg_file_dut/\reg_file_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */5.767         */0.421         Reg_file_dut/\reg_file_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.767         */0.419         Reg_file_dut/\reg_file_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */5.767         */0.421         Reg_file_dut/\reg_file_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.768         */0.423         Reg_file_dut/\reg_file_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.771         */0.420         Reg_file_dut/\reg_file_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.772         */0.420         Reg_file_dut/\reg_file_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.772         */0.419         Reg_file_dut/\reg_file_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.774         */0.419         Reg_file_dut/\reg_file_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.774         */0.419         Reg_file_dut/\reg_file_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */5.775         */0.419         Reg_file_dut/\reg_file_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.037         */0.426         Reg_file_dut/\reg_file_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.042         */0.424         Reg_file_dut/\reg_file_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */6.069         */0.419         Reg_file_dut/\reg_file_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.437    */6.086         */0.363         Reg_file_dut/\reg_file_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.445    */6.105         */0.355         Reg_file_dut/\reg_file_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.444    */6.112         */0.356         Reg_file_dut/\reg_file_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.448    */6.113         */0.352         Reg_file_dut/\reg_file_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.448    */6.113         */0.352         Reg_file_dut/\reg_file_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.151    6.373/*         0.649/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /E    1
REF_CLK(R)->REF_CLK(R)	9.151    6.373/*         0.649/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /E    1
REF_CLK(R)->REF_CLK(R)	9.151    6.373/*         0.649/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /E    1
REF_CLK(R)->REF_CLK(R)	9.151    6.374/*         0.649/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /E    1
REF_CLK(R)->REF_CLK(R)	9.151    6.374/*         0.649/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /E    1
REF_CLK(R)->REF_CLK(R)	9.151    6.375/*         0.649/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /E    1
REF_CLK(R)->REF_CLK(R)	9.151    6.376/*         0.649/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /E    1
REF_CLK(R)->REF_CLK(R)	9.155    6.376/*         0.645/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /E    1
REF_CLK(R)->REF_CLK(R)	9.410    6.504/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    6.504/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    6.504/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    6.504/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    6.504/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    6.504/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    6.505/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    6.505/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    6.505/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    6.507/*         0.390/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.507/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.508/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.508/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.508/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.508/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.508/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.509/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.510/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.511/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.512/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.513/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.513/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.513/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.513/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.515/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.515/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.515/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.515/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.516/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.516/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.516/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.519/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.521/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.525/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.525/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.525/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.526/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.529/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.529/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.529/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.529/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.529/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.529/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.530/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.530/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.534/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.534/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.535/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.535/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.535/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.535/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.536/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.540/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.545/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    6.550/*         0.389/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.406    6.558/*         0.394/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.567/*         0.384/*         SYS_CTRL_dut/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.567/*         0.384/*         SYS_CTRL_dut/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.567/*         0.384/*         SYS_CTRL_dut/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.568/*         0.384/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.568/*         0.384/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.569/*         0.384/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.569/*         0.384/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.570/*         0.384/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.570/*         0.384/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.571/*         0.384/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.572/*         0.384/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.572/*         0.384/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.573/*         0.384/*         ALU_dut/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.575/*         0.384/*         ALU_dut/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.575/*         0.384/*         ALU_dut/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.576/*         0.384/*         ALU_dut/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.577/*         0.384/*         ALU_dut/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.578/*         0.384/*         Reg_file_dut/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.578/*         0.384/*         Reg_file_dut/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.579/*         0.384/*         Reg_file_dut/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.579/*         0.384/*         Reg_file_dut/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.579/*         0.384/*         Reg_file_dut/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.579/*         0.384/*         ALU_dut/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.579/*         0.384/*         ALU_dut/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.582/*         0.384/*         Reg_file_dut/\reg_file_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.582/*         0.384/*         Reg_file_dut/\reg_file_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.582/*         0.384/*         Reg_file_dut/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.582/*         0.384/*         Reg_file_dut/\reg_file_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.582/*         0.384/*         Reg_file_dut/\reg_file_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.583/*         0.384/*         Reg_file_dut/\reg_file_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.583/*         0.384/*         Reg_file_dut/\reg_file_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.583/*         0.384/*         Reg_file_dut/\reg_file_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.583/*         0.384/*         Reg_file_dut/\reg_file_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.584/*         0.384/*         Reg_file_dut/\reg_file_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.585/*         0.384/*         Reg_file_dut/\reg_file_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.585/*         0.384/*         Reg_file_dut/\reg_file_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.585/*         0.384/*         Reg_file_dut/\reg_file_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.416    6.589/*         0.384/*         Reg_file_dut/\reg_file_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.643/*         0.377/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.643/*         0.377/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.643/*         0.377/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.643/*         0.377/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.643/*         0.377/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.643/*         0.377/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.414    6.643/*         0.386/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.644/*         0.377/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.644/*         0.377/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.644/*         0.377/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.649/*         0.376/*         ALU_dut/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.649/*         0.376/*         ALU_dut/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.649/*         0.376/*         ALU_dut/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.649/*         0.376/*         ALU_dut/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.649/*         0.376/*         ALU_dut/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.649/*         0.376/*         ALU_dut/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.650/*         0.376/*         ALU_dut/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.650/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.650/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.650/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.650/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.650/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.651/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.651/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.651/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.651/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.651/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.651/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.652/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.652/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.652/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.653/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.653/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.653/*         0.376/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.653/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.653/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.655/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.655/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.657/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.657/*         0.376/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.425    6.658/*         0.375/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.425    6.659/*         0.375/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.425    6.663/*         0.375/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.425    6.669/*         0.375/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.425    6.675/*         0.375/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.425    6.676/*         0.375/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.425    6.681/*         0.375/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.425    6.682/*         0.375/*         SYS_CTRL_dut/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.796         */0.427         ALU_dut/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.699    6.868/*         0.101/*         Reg_file_dut/\reg_file_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.699    6.868/*         0.101/*         Reg_file_dut/\reg_file_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.699    6.870/*         0.101/*         Reg_file_dut/\reg_file_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.699    6.870/*         0.101/*         Reg_file_dut/\reg_file_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.699    6.870/*         0.101/*         Reg_file_dut/\reg_file_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.699    6.870/*         0.101/*         Reg_file_dut/\reg_file_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.715    6.881/*         0.085/*         Reg_file_dut/\reg_file_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.715    6.881/*         0.085/*         Reg_file_dut/\reg_file_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.715    6.881/*         0.085/*         Reg_file_dut/\reg_file_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.715    6.885/*         0.085/*         Reg_file_dut/\reg_file_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.715    6.887/*         0.085/*         Reg_file_dut/\reg_file_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.715    6.889/*         0.085/*         Reg_file_dut/\reg_file_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.736    6.897/*         0.064/*         ALU_dut/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.736    6.897/*         0.064/*         ALU_dut/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.736    6.899/*         0.064/*         ALU_dut/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.519    7.152/*         0.281/*         Data_Sync_dut/pulse_gen_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.409    7.283/*         0.391/*         SYS_CTRL_dut/\Addr_next_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.283/*         0.391/*         SYS_CTRL_dut/flag_1_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.284/*         0.391/*         Data_Sync_dut/\FF_Stage_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.284/*         0.391/*         Data_Sync_dut/\SYNC_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.284/*         0.391/*         SYS_CTRL_dut/\Counter_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.284/*         0.391/*         Data_Sync_dut/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.284/*         0.391/*         Data_Sync_dut/\SYNC_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.284/*         0.391/*         Data_Sync_dut/\SYNC_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.285/*         0.391/*         Data_Sync_dut/\SYNC_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.285/*         0.391/*         SYS_CTRL_dut/\Addr_next_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.286/*         0.391/*         Data_Sync_dut/\SYNC_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.287/*         0.391/*         Data_Sync_dut/\SYNC_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.287/*         0.391/*         Reg_file_dut/\reg_file_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.287/*         0.391/*         Reg_file_dut/\reg_file_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.287/*         0.391/*         Reg_file_dut/\reg_file_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.287/*         0.391/*         Data_Sync_dut/\SYNC_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.287/*         0.391/*         Data_Sync_dut/\SYNC_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.409    7.289/*         0.391/*         SYS_CTRL_dut/\Addr_next_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.291/*         0.391/*         Reg_file_dut/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.291/*         0.391/*         Reg_file_dut/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.291/*         0.391/*         Reg_file_dut/\reg_file_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.291/*         0.391/*         Reg_file_dut/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.291/*         0.391/*         SYS_CTRL_dut/\Addr_next_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.291/*         0.391/*         Reg_file_dut/\reg_file_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.292/*         0.391/*         Reg_file_dut/\reg_file_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.292/*         0.390/*         SYS_CTRL_dut/\Addr_next_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.292/*         0.390/*         SYS_CTRL_dut/\Addr_next_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.292/*         0.390/*         SYS_CTRL_dut/\Addr_next_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.293/*         0.390/*         SYS_CTRL_dut/\Addr_next_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.293/*         0.390/*         Reg_file_dut/\reg_file_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.295/*         0.390/*         Reg_file_dut/\reg_file_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.297/*         0.390/*         Reg_file_dut/\reg_file_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.301/*         0.390/*         Reg_file_dut/\reg_file_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.410    7.302/*         0.390/*         Reg_file_dut/\reg_file_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.307/*         0.389/*         Reg_file_dut/\reg_file_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.309/*         0.389/*         Reg_file_dut/\reg_file_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.311/*         0.389/*         Reg_file_dut/\reg_file_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.314/*         0.389/*         Reg_file_dut/\reg_file_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.314/*         0.389/*         Reg_file_dut/\reg_file_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.314/*         0.389/*         Reg_file_dut/\reg_file_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.317/*         0.389/*         Reg_file_dut/\reg_file_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.318/*         0.389/*         Reg_file_dut/\reg_file_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.318/*         0.389/*         Reg_file_dut/\reg_file_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.387    7.322/*         0.413/*         SYS_CTRL_dut/\Addr_next_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.411    7.322/*         0.389/*         Reg_file_dut/\reg_file_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.323/*         0.389/*         Reg_file_dut/\reg_file_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.323/*         0.389/*         Reg_file_dut/\reg_file_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.326/*         0.389/*         Reg_file_dut/\reg_file_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.332/*         0.389/*         Reg_file_dut/\reg_file_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.335/*         0.389/*         Reg_file_dut/\reg_file_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.336/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.336/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.336/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.336/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.336/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.336/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.337/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.337/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.337/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.337/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.337/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.337/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.338/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.338/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.338/*         0.389/*         Reg_file_dut/\reg_file_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.338/*         0.389/*         Reg_file_dut/\reg_file_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.339/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.339/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.339/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.339/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.340/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.340/*         0.389/*         Reg_file_dut/\reg_file_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.340/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.341/*         0.381/*         Reg_file_dut/\reg_file_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.341/*         0.381/*         Reg_file_dut/\reg_file_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.341/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.341/*         0.381/*         Reg_file_dut/\reg_file_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.341/*         0.381/*         Reg_file_dut/\reg_file_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.341/*         0.381/*         Reg_file_dut/\reg_file_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.341/*         0.381/*         Reg_file_dut/\reg_file_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.341/*         0.381/*         Reg_file_dut/\reg_file_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         Reg_file_dut/\reg_file_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.342/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         Reg_file_dut/\reg_file_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         Reg_file_dut/\reg_file_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.342/*         0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.343/*         0.381/*         Reg_file_dut/\reg_file_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.343/*         0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.343/*         0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.343/*         0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.343/*         0.381/*         Reg_file_dut/\reg_file_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.344/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.344/*         0.381/*         Data_Sync_dut/Q_in_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.344/*         0.381/*         Data_Sync_dut/\FF_Stage_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.344/*         0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.344/*         0.381/*         SYS_CTRL_dut/\Counter_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.345/*         0.381/*         Reg_file_dut/\reg_file_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.418    7.345/*         0.382/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.346/*         0.381/*         Data_Sync_dut/pulse_gen_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.346/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.346/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.346/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.346/*         0.381/*         Reg_file_dut/\reg_file_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.346/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    7.346/*         0.389/*         Reg_file_dut/\reg_file_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.347/*         0.381/*         Reg_file_dut/\reg_file_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.349/*         0.381/*         Reg_file_dut/\reg_file_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.349/*         0.381/*         Reg_file_dut/\reg_file_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.350/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.351/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.351/*         0.381/*         Reg_file_dut/\reg_file_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.353/*         0.381/*         Reg_file_dut/\reg_file_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.353/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.353/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.353/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.353/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    7.357/*         0.381/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    7.360/*         0.380/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    7.364/*         0.380/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.379    */7.396         */0.421         Reg_file_dut/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.443    7.439/*         0.357/*         SYS_CTRL_dut/\Addr_next_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.333    */7.522         */0.467         SYS_CTRL_dut/\Addr_next_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.704    7.585/*         0.096/*         Reg_file_dut/\reg_file_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.378    */7.750         */0.422         SYS_CTRL_dut/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.370    */7.751         */0.431         SYS_CTRL_dut/\Addr_next_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.369    */7.791         */0.431         SYS_CTRL_dut/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */7.808         */0.423         SYS_CTRL_dut/\Addr_next_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */7.815         */0.422         SYS_CTRL_dut/\Addr_next_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */7.816         */0.422         SYS_CTRL_dut/\Addr_next_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */7.817         */0.422         SYS_CTRL_dut/\Addr_next_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.411    8.115/*         0.389/*         Reg_file_dut/\reg_file_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.115/*         0.389/*         Reg_file_dut/\reg_file_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.115/*         0.389/*         Reg_file_dut/\reg_file_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.115/*         0.389/*         Reg_file_dut/\reg_file_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.115/*         0.389/*         Reg_file_dut/\reg_file_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.116/*         0.389/*         Reg_file_dut/\reg_file_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.117/*         0.389/*         Reg_file_dut/\reg_file_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.117/*         0.389/*         Reg_file_dut/\reg_file_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.117/*         0.389/*         Reg_file_dut/\reg_file_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.117/*         0.389/*         Reg_file_dut/\reg_file_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.117/*         0.389/*         Reg_file_dut/\reg_file_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.118/*         0.389/*         Reg_file_dut/\reg_file_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.118/*         0.389/*         Reg_file_dut/\reg_file_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.118/*         0.389/*         Reg_file_dut/\reg_file_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.119/*         0.389/*         Reg_file_dut/\reg_file_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.119/*         0.389/*         Reg_file_dut/\reg_file_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.119/*         0.389/*         Reg_file_dut/\reg_file_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.120/*         0.389/*         Reg_file_dut/\reg_file_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.120/*         0.389/*         Reg_file_dut/\reg_file_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.120/*         0.389/*         Reg_file_dut/\reg_file_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.121/*         0.389/*         Reg_file_dut/\reg_file_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.122/*         0.389/*         Reg_file_dut/\reg_file_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.122/*         0.389/*         Reg_file_dut/\reg_file_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.122/*         0.389/*         Reg_file_dut/\reg_file_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.122/*         0.389/*         Reg_file_dut/\reg_file_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.125/*         0.389/*         Reg_file_dut/\reg_file_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.127/*         0.389/*         Reg_file_dut/\reg_file_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.127/*         0.389/*         Reg_file_dut/\reg_file_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.515    8.271/*         0.285/*         SYS_CTRL_dut/\Counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.386    */8.309         */0.414         SYS_CTRL_dut/flag_1_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.670    8.326/*         0.130/*         CLK_GATE_dut/ICG_DUT/E    1
REF_CLK(R)->REF_CLK(R)	9.381    */8.410         */0.419         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */8.422         */0.417         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */8.494         */0.419         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */8.495         */0.421         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.389    */8.817         */0.411         SYS_CTRL_dut/\Counter_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.363    */8.821         */0.437         Data_Sync_dut/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.387    */8.944         */0.413         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.387    */8.945         */0.413         Data_Sync_dut/Q_in_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.389    */8.958         */0.411         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.389    */8.958         */0.411         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */8.961         */0.410         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */8.968         */0.409         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */8.971         */0.409         Rst_Sync_D1_dut/\FF_Stage_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.392    */8.973         */0.408         Data_Sync_dut/\FF_Stage_reg[1] /D    1
@(R)->REF_CLK(R)	9.462    9.192/*         0.338/*         Rst_Sync_D1_dut/\FF_Stage_reg[1] /RN    1
@(R)->REF_CLK(R)	9.470    9.201/*         0.330/*         Rst_Sync_D1_dut/\FF_Stage_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.386   */93.362        */0.414         UART_RX_dut/\out_next_reg[7] /D    1
@(R)->SCAN_CLK(R)	99.385   */93.370        */0.415         UART_RX_dut/\out_next_reg[5] /D    1
@(R)->SCAN_CLK(R)	99.386   */93.377        */0.414         UART_RX_dut/\out_next_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.388   */93.381        */0.412         UART_RX_dut/\out_next_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.387   */93.383        */0.413         UART_RX_dut/\out_next_reg[4] /D    1
@(R)->SCAN_CLK(R)	99.388   */93.388        */0.412         UART_RX_dut/\out_next_reg[6] /D    1
@(R)->SCAN_CLK(R)	99.389   */93.400        */0.411         UART_RX_dut/\out_next_reg[3] /D    1
@(R)->SCAN_CLK(R)	99.389   */93.405        */0.411         UART_RX_dut/\out_next_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.385   */94.138        */0.415         UART_TX_dut/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.389   */94.337        */0.411         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /D    1
@(R)->SCAN_CLK(R)	99.386   */94.348        */0.414         UART_TX_dut/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.377   */94.409        */0.424         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.379   */94.420        */0.421         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /D    1
@(R)->SCAN_CLK(R)	99.379   */94.422        */0.421         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.378   */94.434        */0.422         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.395   */94.436        */0.405         UART_TX_dut/\Counter_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.387   */94.553        */0.413         UART_TX_dut/\Counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.377   */94.560        */0.423         UART_TX_dut/\Counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.393   */94.629        */0.407         UART_TX_dut/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.497   94.918/*        0.303/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.498   94.924/*        0.302/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /D    1
@(R)->SCAN_CLK(R)	99.499   94.926/*        0.301/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /D    1
@(R)->SCAN_CLK(R)	99.501   94.929/*        0.299/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.502   94.939/*        0.298/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /D    1
@(R)->SCAN_CLK(R)	99.504   94.951/*        0.296/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /D    1
@(R)->SCAN_CLK(R)	99.504   94.952/*        0.296/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.505   94.953/*        0.295/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /D    1
@(R)->SCAN_CLK(R)	99.390   */94.981        */0.410         UART_RX_dut/srt_dut/strt_glitch_reg/D    1
@(R)->SCAN_CLK(R)	99.378   */95.146        */0.422         UART_RX_dut/stp_dut/stp_err_reg/D    1
@(R)->SCAN_CLK(R)	99.361   */95.613        */0.439         UART_RX_dut/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.498   95.864/*        0.302/*         UART_RX_dut/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.363   */95.945        */0.438         UART_RX_dut/dut_sample/out_next_1_reg/D    1
@(R)->SCAN_CLK(R)	99.381   */96.210        */0.419         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.384   */96.225        */0.416         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.354   */96.231        */0.446         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.356   */96.237        */0.444         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /D    1
@(R)->SCAN_CLK(R)	99.358   */96.247        */0.442         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.355   */96.250        */0.445         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.386   */96.277        */0.414         UART_RX_dut/dut_sample/out_next_3_reg/D    1
@(R)->SCAN_CLK(R)	99.370   */96.306        */0.430         UART_RX_dut/dut_sample/out_next_2_reg/D    1
@(R)->SCAN_CLK(R)	99.392   */96.352        */0.408         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /D    1
@(R)->SCAN_CLK(R)	99.483   96.354/*        0.317/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.486   96.368/*        0.314/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.484        */0.418         CLK_DIV_TX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.491        */0.418         CLK_DIV_TX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.491        */0.417         CLK_DIV_TX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.492        */0.417         CLK_DIV_TX_dut/\Counter_4_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.493        */0.417         CLK_DIV_TX_dut/\Counter_4_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.514   96.494/*        0.286/*         UART_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.495        */0.417         CLK_DIV_TX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.495        */0.418         CLK_DIV_TX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.496        */0.416         CLK_DIV_TX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.499        */0.417         CLK_DIV_TX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.500        */0.417         CLK_DIV_TX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.503        */0.417         CLK_DIV_TX_dut/\Counter_4_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.504        */0.417         CLK_DIV_TX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.505        */0.416         CLK_DIV_TX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.506        */0.415         CLK_DIV_TX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.514        */0.415         CLK_DIV_TX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.515        */0.415         CLK_DIV_TX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.682        */0.415         CLK_DIV_TX_dut/\Counter_2_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.693        */0.418         CLK_DIV_RX_dut/\Counter_2_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */96.737        */0.419         CLK_DIV_RX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.752        */0.417         CLK_DIV_RX_dut/\Counter_4_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */96.752        */0.420         CLK_DIV_RX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.753        */0.417         CLK_DIV_RX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.754        */0.416         CLK_DIV_RX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.755        */0.416         CLK_DIV_RX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.756        */0.416         CLK_DIV_RX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */96.758        */0.419         CLK_DIV_RX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.764        */0.418         CLK_DIV_RX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.764        */0.415         CLK_DIV_RX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.765        */0.415         CLK_DIV_RX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.766        */0.418         CLK_DIV_RX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.768        */0.417         CLK_DIV_RX_dut/\Counter_4_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.773        */0.416         CLK_DIV_RX_dut/\Counter_4_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.777        */0.416         CLK_DIV_RX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.783        */0.415         CLK_DIV_RX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */96.786        */0.427         CLK_DIV_TX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.811        */0.422         CLK_DIV_TX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.815        */0.422         CLK_DIV_TX_dut/\Counter_4_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */96.819        */0.422         CLK_DIV_TX_dut/\Counter_4_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.841        */0.416         CLK_DIV_RX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.850        */0.416         CLK_DIV_TX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */96.858        */0.424         CLK_DIV_RX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */96.871        */0.424         CLK_DIV_RX_dut/\Counter_4_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.891        */0.418         CLK_DIV_TX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.926        */0.416         CLK_DIV_RX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */96.954        */0.418         CLK_DIV_TX_dut/\Counter_1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.962        */0.417         CLK_DIV_TX_dut/\Counter_1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.967        */0.416         CLK_DIV_TX_dut/\Counter_1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.971        */0.415         CLK_DIV_TX_dut/\Counter_1_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.971        */0.415         CLK_DIV_TX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.974        */0.415         CLK_DIV_TX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.974        */0.415         CLK_DIV_TX_dut/\Counter_1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.975        */0.415         CLK_DIV_TX_dut/\Counter_1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.371   */97.043        */0.429         CLK_DIV_RX_dut/\Counter_4_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.053        */0.417         CLK_DIV_TX_dut/\Counter_1_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.056        */0.418         CLK_DIV_TX_dut/\Counter_2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */97.059        */0.418         CLK_DIV_TX_dut/\Counter_2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.064        */0.417         CLK_DIV_TX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */97.065        */0.424         CLK_DIV_RX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.067        */0.416         CLK_DIV_TX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.072        */0.415         CLK_DIV_TX_dut/\Counter_2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.074        */0.415         CLK_DIV_TX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.075        */0.415         CLK_DIV_TX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */97.077        */0.414         CLK_DIV_RX_dut/\Counter_1_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.078        */0.415         CLK_DIV_TX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.119        */0.415         CLK_DIV_RX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.120        */0.417         CLK_DIV_RX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.121        */0.417         CLK_DIV_RX_dut/\Counter_2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.131        */0.416         CLK_DIV_RX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.131        */0.416         CLK_DIV_RX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.132        */0.415         CLK_DIV_RX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.132        */0.415         CLK_DIV_RX_dut/\Counter_2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.134        */0.415         CLK_DIV_RX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.135        */0.415         CLK_DIV_RX_dut/\Counter_2_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.417   97.137/*        0.383/*         UART_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.137/*        0.383/*         UART_TX_dut/\Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.138/*        0.383/*         UART_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.138/*        0.383/*         pulse_gen_dut/out_reg/RN    1
@(R)->SCAN_CLK(R)	99.417   97.138/*        0.383/*         UART_TX_dut/\Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.138/*        0.383/*         UART_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.139/*        0.383/*         CLK_DIV_RX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.139/*        0.383/*         CLK_DIV_RX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.139/*        0.383/*         pulse_gen_dut/Q_in_reg/RN    1
@(R)->SCAN_CLK(R)	99.417   97.139/*        0.383/*         CLK_DIV_RX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.139/*        0.383/*         CLK_DIV_RX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.140/*        0.383/*         CLK_DIV_RX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.140/*        0.383/*         CLK_DIV_RX_dut/\Counter_2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.141/*        0.383/*         CLK_DIV_RX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.142/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[9] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.143/*        0.383/*         UART_TX_dut/\Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.144/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.146/*        0.383/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.148/*        0.383/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.148/*        0.383/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.150/*        0.383/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.150        */0.417         CLK_DIV_RX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */97.151        */0.417         CLK_DIV_RX_dut/\Counter_1_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.417   97.151/*        0.383/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.154        */0.416         CLK_DIV_RX_dut/\Counter_1_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.417   97.157/*        0.383/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.157/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.157/*        0.383/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.157/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.157/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.157/*        0.383/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.157/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.158/*        0.383/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */97.158        */0.416         CLK_DIV_RX_dut/\Counter_1_reg[5] /D    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_TX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[8] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_TX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.163        */0.415         CLK_DIV_RX_dut/\Counter_1_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         CLK_DIV_TX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.163/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.164/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.164/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.164/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.164/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.164/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.165        */0.415         CLK_DIV_RX_dut/\Counter_1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.166        */0.415         CLK_DIV_RX_dut/\Counter_1_reg[3] /D    1
@(R)->SCAN_CLK(R)	99.417   97.167/*        0.383/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.171/*        0.383/*         CLK_DIV_TX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.171/*        0.383/*         CLK_DIV_TX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.177/*        0.383/*         CLK_DIV_TX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.178/*        0.383/*         CLK_DIV_RX_dut/\Counter_1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.184/*        0.383/*         CLK_DIV_RX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.184/*        0.383/*         CLK_DIV_RX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.185/*        0.383/*         CLK_DIV_TX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.185/*        0.383/*         CLK_DIV_TX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.187/*        0.383/*         CLK_DIV_RX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.189/*        0.383/*         CLK_DIV_RX_dut/\Counter_4_reg[8] /RN    1
@(R)->SCAN_CLK(R)	99.417   97.189/*        0.383/*         CLK_DIV_RX_dut/\Counter_4_reg[9] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.361   */97.410        */0.439         CLK_DIV_TX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.360   */97.480        */0.440         CLK_DIV_RX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.472   97.596/*        0.328/*         CLK_DIV_TX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.513   97.720/*        0.287/*         CLK_DIV_TX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.461   97.739/*        0.339/*         CLK_DIV_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */97.743        */0.428         CLK_DIV_RX_dut/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.419   97.851/*        0.381/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.902/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.902/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.902/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.902/*        0.384/*         CLK_DIV_RX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.902/*        0.384/*         CLK_DIV_RX_dut/\Counter_2_reg[8] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.902/*        0.384/*         CLK_DIV_RX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.903/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.903/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.904/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.904/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.905/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.905/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[8] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.907/*        0.384/*         CLK_DIV_RX_dut/\Counter_3_reg[9] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.908/*        0.384/*         CLK_DIV_RX_dut/\Counter_4_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.909/*        0.384/*         CLK_DIV_RX_dut/\Counter_4_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.910/*        0.384/*         CLK_DIV_RX_dut/\Counter_4_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.910/*        0.384/*         CLK_DIV_RX_dut/\Counter_4_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.911/*        0.384/*         CLK_DIV_RX_dut/\Counter_4_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.912/*        0.384/*         CLK_DIV_RX_dut/\Counter_4_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.914/*        0.384/*         CLK_DIV_RX_dut/\Counter_4_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.914/*        0.384/*         CLK_DIV_RX_dut/\Counter_4_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.915/*        0.384/*         CLK_DIV_TX_dut/\Counter_1_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.915/*        0.384/*         CLK_DIV_TX_dut/\Counter_1_reg[8] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.917/*        0.384/*         CLK_DIV_TX_dut/\Counter_1_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.918/*        0.384/*         CLK_DIV_TX_dut/\Counter_1_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.918/*        0.384/*         CLK_DIV_TX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.918/*        0.384/*         CLK_DIV_TX_dut/\Counter_1_reg[9] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.919/*        0.384/*         CLK_DIV_TX_dut/\Counter_2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.919/*        0.384/*         CLK_DIV_TX_dut/\Counter_1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.922/*        0.384/*         CLK_DIV_TX_dut/\Counter_1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.925/*        0.384/*         CLK_DIV_TX_dut/\Counter_1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.926/*        0.384/*         CLK_DIV_TX_dut/\Counter_1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.929/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.931/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.933/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.935/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.937/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.939/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.939/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.941/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.947/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[9] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.948/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.949/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.949/*        0.384/*         UART_RX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.949/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.949/*        0.384/*         CLK_DIV_TX_dut/\Counter_3_reg[8] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.951/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.954/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.958/*        0.384/*         UART_RX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.961/*        0.384/*         UART_RX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.962/*        0.384/*         UART_RX_dut/stp_dut/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	99.416   97.962/*        0.384/*         UART_RX_dut/srt_dut/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	99.416   97.965/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.965/*        0.384/*         CLK_DIV_TX_dut/\Counter_2_reg[8] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.965/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.965/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.965/*        0.384/*         CLK_DIV_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.965/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[9] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.966/*        0.384/*         CLK_DIV_TX_dut/\Counter_4_reg[8] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.966/*        0.384/*         UART_RX_dut/\out_next_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.967/*        0.384/*         UART_RX_dut/\out_next_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.969/*        0.384/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.416   97.972/*        0.384/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.447   98.026/*        0.353/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.447   98.026/*        0.353/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.447   98.027/*        0.353/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.455   98.035/*        0.345/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.455   98.035/*        0.345/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.455   98.035/*        0.345/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.455   98.035/*        0.345/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.455   98.035/*        0.345/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.172   */98.248        */0.628         Reg_file_dut/\reg_file_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.396   */98.402        */0.404         pulse_gen_dut/out_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.475        */0.531         Reg_file_dut/\reg_file_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.004   */98.526        */0.796         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.530        */0.528         UART_RX_dut/deser_dut/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */98.542        */0.427         pulse_gen_dut/Q_in_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */98.567        */0.421         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.222   */98.568        */0.578         Reg_file_dut/\reg_file_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.584        */0.416         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.586        */0.417         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.593        */0.416         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.608        */0.527         UART_TX_dut/\Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.010   */98.639        */0.790         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.012   */98.682        */0.788         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.684        */0.532         UART_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.012   */98.684        */0.788         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.236   */98.690        */0.564         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.013   */98.692        */0.787         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.010   */98.693        */0.790         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.014   */98.696        */0.786         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.014   */98.699        */0.786         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /SI    1
@(R)->SCAN_CLK(R)	99.410   98.707/*        0.390/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.712        */0.527         UART_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.712        */0.524         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.256   */98.713        */0.544         Reg_file_dut/RdData_Valid_reg/SI    1
@(R)->SCAN_CLK(R)	99.420   98.713/*        0.380/*         UART_RX_dut/\out_next_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.713/*        0.380/*         UART_RX_dut/\out_next_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.714/*        0.380/*         UART_RX_dut/\out_next_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.714/*        0.380/*         UART_RX_dut/\out_next_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.714/*        0.380/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.714/*        0.380/*         UART_RX_dut/\out_next_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.714/*        0.380/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.715/*        0.380/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.715/*        0.380/*         UART_RX_dut/\out_next_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.716        */0.521         UART_TX_dut/\Counter_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.420   98.716/*        0.380/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.716/*        0.380/*         UART_RX_dut/dut_sample/out_next_3_reg/RN    1
@(R)->SCAN_CLK(R)	99.420   98.717/*        0.380/*         UART_RX_dut/dut_sample/out_next_2_reg/RN    1
@(R)->SCAN_CLK(R)	99.420   98.717/*        0.380/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.717/*        0.380/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.420   98.717/*        0.380/*         UART_RX_dut/dut_sample/out_next_1_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.720        */0.524         UART_RX_dut/\out_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.226   */98.723        */0.574         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.259   */98.729        */0.541         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.730        */0.521         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.735        */0.521         UART_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.735        */0.540         UART_TX_dut/\Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.740        */0.522         SYS_CTRL_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.229   */98.745        */0.571         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.746        */0.538         Data_Sync_dut/pulse_gen_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.758        */0.524         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.760        */0.535         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.762        */0.535         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.768        */0.521         pulse_gen_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.241   */98.772        */0.559         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.772        */0.522         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.775        */0.535         SYS_CTRL_dut/\Addr_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.776        */0.532         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.235   */98.777        */0.565         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.235   */98.777        */0.565         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.778        */0.532         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.299   */98.780        */0.501         Reg_file_dut/\reg_file_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.782        */0.531         CLK_DIV_TX_dut/\Counter_2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.783        */0.531         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.783        */0.531         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.783        */0.531         SYS_CTRL_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.785        */0.530         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.786        */0.530         CLK_DIV_RX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.787        */0.530         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.787        */0.530         UART_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.787        */0.530         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.788        */0.530         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.789        */0.530         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.790        */0.530         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.790        */0.529         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         CLK_DIV_RX_dut/\Counter_2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         UART_RX_dut/deser_dut/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         CLK_DIV_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         UART_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.792        */0.529         Reg_file_dut/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.792        */0.529         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.793        */0.529         Data_Sync_dut/\SYNC_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.793        */0.529         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.793        */0.529         CLK_DIV_RX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         CLK_DIV_TX_dut/\Counter_3_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         UART_RX_dut/stp_dut/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         CLK_DIV_RX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         CLK_DIV_RX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         Data_Sync_dut/\SYNC_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         UART_RX_dut/dut_sample/out_next_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.795        */0.529         CLK_DIV_TX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.795        */0.529         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.795        */0.529         CLK_DIV_TX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.795        */0.529         CLK_DIV_RX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.796        */0.529         Data_Sync_dut/\SYNC_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.796        */0.528         Data_Sync_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.796        */0.529         Data_Sync_dut/\SYNC_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.796        */0.528         UART_RX_dut/deser_dut/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.797        */0.528         CLK_DIV_TX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.797        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.797        */0.528         Data_Sync_dut/\SYNC_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.306   */98.797        */0.494         Reg_file_dut/\reg_file_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.797        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.798        */0.528         CLK_DIV_RX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.798        */0.528         CLK_DIV_RX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.798        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.798        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.798        */0.528         Data_Sync_dut/\SYNC_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         SYS_CTRL_dut/\Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.799        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.800        */0.528         CLK_DIV_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.800        */0.528         Reg_file_dut/\reg_file_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.800        */0.528         CLK_DIV_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.800        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.800        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.801        */0.528         CLK_DIV_TX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.801        */0.527         Reg_file_dut/\reg_file_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.801        */0.527         CLK_DIV_TX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.801        */0.528         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.801        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.801        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.801        */0.527         CLK_DIV_RX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.801        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         CLK_DIV_RX_dut/\Counter_1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         CLK_DIV_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         CLK_DIV_RX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         CLK_DIV_RX_dut/\Counter_1_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         SYS_CTRL_dut/flag_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         CLK_DIV_TX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         CLK_DIV_RX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         CLK_DIV_TX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         CLK_DIV_RX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         CLK_DIV_RX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         CLK_DIV_RX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         CLK_DIV_RX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         CLK_DIV_TX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         CLK_DIV_RX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         CLK_DIV_RX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         UART_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         CLK_DIV_TX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         CLK_DIV_TX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         CLK_DIV_TX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         CLK_DIV_TX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         CLK_DIV_RX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         CLK_DIV_TX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         CLK_DIV_TX_dut/\Counter_1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.806        */0.527         CLK_DIV_TX_dut/\Counter_1_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         Rst_Sync_D1_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         CLK_DIV_RX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         CLK_DIV_RX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         CLK_DIV_TX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         CLK_DIV_TX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         CLK_DIV_TX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         CLK_DIV_TX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.807        */0.526         CLK_DIV_TX_dut/\Counter_1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.808        */0.527         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         CLK_DIV_RX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         CLK_DIV_RX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         Reg_file_dut/\reg_file_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         CLK_DIV_RX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         UART_RX_dut/deser_dut/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         Reg_file_dut/\reg_file_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         CLK_DIV_RX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         CLK_DIV_TX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         Reg_file_dut/\reg_file_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         UART_RX_dut/deser_dut/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         CLK_DIV_RX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         CLK_DIV_TX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         Data_Sync_dut/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         CLK_DIV_TX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         CLK_DIV_TX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         Reg_file_dut/\reg_file_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         CLK_DIV_TX_dut/\Counter_3_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         Reg_file_dut/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         CLK_DIV_TX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         CLK_DIV_RX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         ALU_dut/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         CLK_DIV_RX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         Reg_file_dut/\reg_file_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.812        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.812        */0.526         Reg_file_dut/\reg_file_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.812        */0.526         UART_RX_dut/deser_dut/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.812        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.812        */0.525         CLK_DIV_TX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.812        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.812        */0.526         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.812        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.812        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         CLK_DIV_TX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         UART_RX_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         CLK_DIV_RX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         Reg_file_dut/\reg_file_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         Reg_file_dut/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         SYS_CTRL_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         CLK_DIV_RX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         CLK_DIV_TX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         CLK_DIV_TX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         SYS_CTRL_dut/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         CLK_DIV_TX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         CLK_DIV_TX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         Reg_file_dut/\reg_file_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         UART_RX_dut/srt_dut/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         CLK_DIV_RX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         CLK_DIV_RX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         UART_RX_dut/deser_dut/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         Reg_file_dut/\reg_file_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         Reg_file_dut/\reg_file_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         Reg_file_dut/\reg_file_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         CLK_DIV_RX_dut/\Counter_3_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         UART_RX_dut/deser_dut/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         Reg_file_dut/\reg_file_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         Reg_file_dut/\reg_file_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.818        */0.525         Reg_file_dut/\reg_file_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.818        */0.525         CLK_DIV_TX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.818        */0.525         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         Reg_file_dut/\reg_file_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         Reg_file_dut/\reg_file_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         UART_RX_dut/\out_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         CLK_DIV_RX_dut/\Counter_3_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         Reg_file_dut/\reg_file_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         Reg_file_dut/\reg_file_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         Reg_file_dut/\reg_file_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         Reg_file_dut/\reg_file_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         Reg_file_dut/\reg_file_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         Reg_file_dut/\reg_file_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         Reg_file_dut/\reg_file_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         Reg_file_dut/\reg_file_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         Reg_file_dut/\reg_file_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         Reg_file_dut/\reg_file_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         Reg_file_dut/\reg_file_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         Reg_file_dut/\reg_file_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file_dut/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file_dut/\reg_file_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file_dut/\reg_file_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         Reg_file_dut/\reg_file_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         CLK_DIV_TX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file_dut/\reg_file_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file_dut/\reg_file_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file_dut/\reg_file_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         Reg_file_dut/\reg_file_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         UART_RX_dut/\out_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         Reg_file_dut/\reg_file_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         Reg_file_dut/\reg_file_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         CLK_DIV_TX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file_dut/\reg_file_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file_dut/\reg_file_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file_dut/\reg_file_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file_dut/\reg_file_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file_dut/\reg_file_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         Reg_file_dut/\reg_file_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         UART_RX_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file_dut/\reg_file_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file_dut/\reg_file_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         Reg_file_dut/\reg_file_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         UART_RX_dut/\out_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         CLK_DIV_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         CLK_DIV_TX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         Reg_file_dut/\reg_file_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         Reg_file_dut/\reg_file_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         ALU_dut/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         Reg_file_dut/\reg_file_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         UART_RX_dut/\out_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         Reg_file_dut/\reg_file_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         Reg_file_dut/\reg_file_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         CLK_DIV_TX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         Reg_file_dut/\reg_file_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         Reg_file_dut/\reg_file_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file_dut/\reg_file_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file_dut/\reg_file_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         CLK_DIV_RX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file_dut/\reg_file_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file_dut/\reg_file_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         Reg_file_dut/\reg_file_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         Reg_file_dut/\reg_file_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         Reg_file_dut/\reg_file_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.830        */0.522         Reg_file_dut/\reg_file_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         CLK_DIV_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file_dut/\reg_file_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file_dut/\reg_file_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file_dut/\reg_file_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file_dut/\reg_file_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         Reg_file_dut/\reg_file_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         UART_RX_dut/\out_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         CLK_DIV_RX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file_dut/\reg_file_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file_dut/\reg_file_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file_dut/\reg_file_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file_dut/\reg_file_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file_dut/\reg_file_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         Reg_file_dut/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         Reg_file_dut/\reg_file_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         Data_Sync_dut/\SYNC_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         Reg_file_dut/\reg_file_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         Reg_file_dut/\reg_file_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         Reg_file_dut/\reg_file_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         Reg_file_dut/\reg_file_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         Reg_file_dut/\reg_file_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         CLK_DIV_RX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         Reg_file_dut/\reg_file_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         Reg_file_dut/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         Reg_file_dut/\reg_file_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         CLK_DIV_TX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.834        */0.529         Reg_file_dut/\reg_file_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         ALU_dut/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         ALU_dut/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         Reg_file_dut/\reg_file_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         SYS_CTRL_dut/\Addr_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         ALU_dut/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         Reg_file_dut/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         Reg_file_dut/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         SYS_CTRL_dut/\Addr_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         Reg_file_dut/\reg_file_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         Data_Sync_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         Reg_file_dut/\reg_file_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         Reg_file_dut/\reg_file_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         pulse_gen_dut/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         Reg_file_dut/\reg_file_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         CLK_DIV_RX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         SYS_CTRL_dut/\Addr_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.840        */0.523         Rst_Sync_D2_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.841        */0.521         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.842        */0.521         ALU_dut/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.842        */0.521         ALU_dut/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.842        */0.521         ALU_dut/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.842        */0.521         ALU_dut/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.843        */0.521         SYS_CTRL_dut/\Addr_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.843        */0.521         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.843        */0.521         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.844        */0.520         ALU_dut/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.844        */0.520         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.845        */0.520         SYS_CTRL_dut/\Addr_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.845        */0.520         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.846        */0.520         ALU_dut/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.846        */0.520         ALU_dut/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.847        */0.520         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.847        */0.520         CLK_DIV_RX_dut/\Counter_1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.847        */0.520         SYS_CTRL_dut/\Addr_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.848        */0.520         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.848        */0.520         UART_RX_dut/dut_sample/out_next_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.848        */0.520         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.849        */0.520         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.849        */0.520         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.849        */0.520         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.849        */0.520         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.849        */0.520         SYS_CTRL_dut/\Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.849        */0.520         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.849        */0.520         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.850        */0.520         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.851        */0.519         SYS_CTRL_dut/\Addr_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.852        */0.519         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.852        */0.519         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.852        */0.519         ALU_dut/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.853        */0.519         UART_RX_dut/dut_sample/out_next_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.853        */0.519         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.857        */0.518         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.858        */0.518         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.859        */0.518         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.862        */0.518         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.286   */98.863        */0.514         Rst_Sync_D2_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.864        */0.517         Data_Sync_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.286   */98.866        */0.514         Rst_Sync_D1_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.883        */0.502         Reg_file_dut/\reg_file_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.295   */98.888        */0.505         Reg_file_dut/\reg_file_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */98.899        */0.421         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */98.901        */0.421         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.903        */0.502         Reg_file_dut/\reg_file_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.903        */0.502         Reg_file_dut/\reg_file_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.318   */98.910        */0.482         Reg_file_dut/\reg_file_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.923        */0.416         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.925        */0.416         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.928        */0.416         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.297   */98.930        */0.503         Reg_file_dut/\reg_file_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.297   */98.934        */0.503         Reg_file_dut/\reg_file_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */98.937        */0.414         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.298   */98.937        */0.502         Reg_file_dut/\reg_file_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */98.943        */0.413         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.944        */0.530         ALU_dut/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */98.950        */0.412         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.302   */98.952        */0.498         Reg_file_dut/\reg_file_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */98.952        */0.412         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */98.952        */0.412         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.304   */98.961        */0.496         Reg_file_dut/\reg_file_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.966        */0.410         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.968        */0.409         Rst_Sync_D2_dut/\FF_Stage_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.968        */0.409         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.969        */0.517         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.971        */0.409         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.367   */99.007        */0.433         ALU_dut/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */99.020        */0.521         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.373   */99.035        */0.427         ALU_dut/\ALU_OUT_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.462   99.153/*        0.338/*         Rst_Sync_D2_dut/\FF_Stage_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.470   99.161/*        0.330/*         Rst_Sync_D2_dut/\FF_Stage_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.297   */99.297        */0.503         Data_Sync_dut/\SYNC_bus_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.297   */99.297        */0.503         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	99.297   */99.297        */0.503         Reg_file_dut/\reg_file_reg[11][5] /SI    1
@(R)->SCAN_CLK(R)	99.297   */99.297        */0.503         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /SI    1
@(R)->SCAN_CLK(R)	99.404   */99.404        */0.396         ALU_dut/\ALU_OUT_reg[0] /SI    1
