Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug 18 17:58:42 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            5 |
| No           | No                    | Yes                    |               8 |            1 |
| No           | Yes                   | No                     |              46 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             839 |          349 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                            Enable Signal                            |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  your_instance_name/inst/clk_cpu_clk_wiz_0_en_clk |                                                                     | BTNC_IBUF                                        |                1 |              8 |         8.00 |
|  your_instance_name/inst/clk_cpu                  | cpu/axi_interconnect/axi_master_1/Q[0]                              | BTNC_IBUF                                        |                2 |             12 |         6.00 |
|  your_instance_name/inst/clk_cpu                  | cpu/led_device/data_reg_en                                          | BTNC_IBUF                                        |                3 |             16 |         5.33 |
|  your_instance_name/inst/clk_cpu                  | cpu/axi_interconnect/axi_master_1/Q[1]                              | BTNC_IBUF                                        |                2 |             16 |         8.00 |
| ~your_instance_name/inst/clk_cpu                  |                                                                     |                                                  |                5 |             22 |         4.40 |
|  your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/master_to_interface_1[execute_write]       | BTNC_IBUF                                        |                4 |             28 |         7.00 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_24  | BTNC_IBUF                                        |               14 |             32 |         2.29 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_15  | BTNC_IBUF                                        |               16 |             32 |         2.00 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[24]_20 | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[25]_21 | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_17  | BTNC_IBUF                                        |               14 |             32 |         2.29 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_26 | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[27]_27 | BTNC_IBUF                                        |               14 |             32 |         2.29 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[28]_22 | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[29]_23 | BTNC_IBUF                                        |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30]_28 | BTNC_IBUF                                        |                9 |             32 |         3.56 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_29 | BTNC_IBUF                                        |               12 |             32 |         2.67 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_16  | BTNC_IBUF                                        |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_18  | BTNC_IBUF                                        |               15 |             32 |         2.13 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_19  | BTNC_IBUF                                        |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_25  | BTNC_IBUF                                        |               20 |             32 |         1.60 |
|  your_instance_name/inst/clk_cpu                  |                                                                     | BTNC_IBUF                                        |               11 |             46 |         4.18 |
|  your_instance_name/inst/clk_cpu                  | cpu/axi_interconnect/axi_master_1/E[0]                              | BTNC_IBUF                                        |               45 |             92 |         2.04 |
|  your_instance_name/inst/clk_cpu                  | cpu/axi_interconnect/axi_master_1/E[0]                              | cpu/core_1/core_pipeline/stage_execute/alu/SR[0] |               92 |            195 |         2.12 |
+---------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


