#-----------------------------------------------------------
# xsim v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Mon Sep 25 10:15:34 2017
# Process ID: 12740
# Current directory: C:/Users/markb/Source/Repos/FPGA_Sandbox/RecComp/Lab2/Zynq_Book/hls/tut3A/matrix_mult_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/matrix_mult/xsim_script.tcl}
# Log file: C:/Users/markb/Source/Repos/FPGA_Sandbox/RecComp/Lab2/Zynq_Book/hls/tut3A/matrix_mult_prj/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/markb/Source/Repos/FPGA_Sandbox/RecComp/Lab2/Zynq_Book/hls/tut3A/matrix_mult_prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/matrix_mult/xsim_script.tcl
# xsim {matrix_mult} -autoloadwcfg -tclbatch {matrix_mult.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source matrix_mult.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [0.00%] @ "3553000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3572500 ps : File "C:/Users/markb/Source/Repos/FPGA_Sandbox/RecComp/Lab2/Zynq_Book/hls/tut3A/matrix_mult_prj/solution1/sim/verilog/matrix_mult.autotb.v" Line 319
## quit
INFO: [Common 17-206] Exiting xsim at Mon Sep 25 10:15:40 2017...
