Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep 19 20:13:09 2025
| Host         : jadem4ci running 64-bit unknown
| Command      : report_timing -file ../../../reports/FPGA-Vivado/otbn_KMAC/timing.txt
| Design       : otbn
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/q_o_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@13.158ns period=26.316ns})
  Destination:            u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/g_rf[2].rf_reg[2][233]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@13.158ns period=26.316ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.316ns  (clk_i rise@26.316ns - clk_i rise@0.000ns)
  Data Path Delay:        25.982ns  (logic 11.011ns (42.380%)  route 14.971ns (57.620%))
  Logic Levels:           40  (CARRY4=20 DSP48E1=4 LUT3=2 LUT4=5 LUT5=1 LUT6=8)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 28.050 - 26.316 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=16870, unset)        1.650     1.650    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/clk_i
    SLICE_X20Y55         FDCE                                         r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/q_o_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.308     1.958 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/q_o_reg[82]/Q
                         net (fo=315, routed)         1.721     3.679    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/q_o_reg[95]_0[82]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.053     3.732 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__235/g_rf[0].rf[0][236]_i_44/O
                         net (fo=1, routed)           0.564     4.296    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__235/g_rf[0].rf[0][236]_i_44_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.053     4.349 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__235/g_rf[0].rf[0][236]_i_29/O
                         net (fo=1, routed)           0.302     4.651    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__235/g_rf[0].rf[0][236]_i_29_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I5_O)        0.053     4.704 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__235/g_rf[0].rf[0][236]_i_17/O
                         net (fo=1, routed)           0.338     5.042    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__235/g_rf[0].rf[0][236]_i_17_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.053     5.095 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__235/g_rf[0].rf[0][236]_i_10/O
                         net (fo=1, routed)           0.418     5.513    u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__235/g_rf[0].rf[0][236]_i_10_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.053     5.566 r  u_otbn_core/u_otbn_instruction_fetch/u_rf_predec_bignum_flop/u_rd_mux_a/out_o0_inferred__235/g_rf[0].rf[0][236]_i_5/O
                         net (fo=14, routed)          1.544     7.110    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__4_2[194]
    SLICE_X24Y51         LUT5 (Prop_lut5_I3_O)        0.053     7.163 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__9_i_62/O
                         net (fo=1, routed)           0.427     7.590    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__9_i_62_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I5_O)        0.053     7.643 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__9_i_15/O
                         net (fo=4, routed)           0.972     8.615    u_otbn_core/u_otbn_mac_bignum/mul/mul_op_a[2]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      3.421    12.036 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__11/PCOUT[47]
                         net (fo=1, routed)           0.000    12.036    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__11_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    13.488 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__12/PCOUT[47]
                         net (fo=1, routed)           0.000    13.488    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__12_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.452    14.940 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__13/PCOUT[47]
                         net (fo=1, routed)           0.000    14.940    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__13_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.286    16.226 r  u_otbn_core/u_otbn_mac_bignum/mul/mul_res__14/P[19]
                         net (fo=2, routed)           1.363    17.588    u_otbn_core/u_otbn_mac_bignum/mul/p_3_in[53]
    SLICE_X42Y52         LUT3 (Prop_lut3_I1_O)        0.065    17.653 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][144]_i_32/O
                         net (fo=2, routed)           0.363    18.017    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][144]_i_32_n_0
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.168    18.185 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][144]_i_36/O
                         net (fo=1, routed)           0.000    18.185    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][144]_i_36_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    18.495 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][144]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.495    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][144]_i_21_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    18.555 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][148]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.555    u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][148]_i_29_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    18.736 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf_reg[0][148]_i_27/O[3]
                         net (fo=8, routed)           0.490    19.226    u_otbn_core/u_otbn_mac_bignum/mul/mul_res__15[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.142    19.368 r  u_otbn_core/u_otbn_mac_bignum/mul/g_rf[0].rf[0][81]_i_11/O
                         net (fo=1, routed)           0.766    20.134    u_otbn_mac_bignum/adder_op_a[64]
    SLICE_X43Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324    20.458 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][81]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.458    u_otbn_mac_bignum/g_rf[0].rf_reg[0][81]_i_5_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.516 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][85]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.516    u_otbn_mac_bignum/g_rf[0].rf_reg[0][85]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.574 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][89]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.574    u_otbn_mac_bignum/g_rf[0].rf_reg[0][89]_i_5_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.632 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][93]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.632    u_otbn_mac_bignum/g_rf[0].rf_reg[0][93]_i_5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.690 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][97]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.690    u_otbn_mac_bignum/g_rf[0].rf_reg[0][97]_i_5_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.748 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][101]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.748    u_otbn_mac_bignum/g_rf[0].rf_reg[0][101]_i_5_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.806 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][105]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.806    u_otbn_mac_bignum/g_rf[0].rf_reg[0][105]_i_5_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.864 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][109]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.864    u_otbn_mac_bignum/g_rf[0].rf_reg[0][109]_i_6_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.922 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][120]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.922    u_otbn_mac_bignum/g_rf[0].rf_reg[0][120]_i_5_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.980 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][124]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.980    u_otbn_mac_bignum/g_rf[0].rf_reg[0][124]_i_5_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.038 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][128]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.038    u_otbn_mac_bignum/g_rf[0].rf_reg[0][128]_i_5_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.096 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][132]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_otbn_mac_bignum/g_rf[0].rf_reg[0][132]_i_5_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.154 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][136]_i_5/CO[3]
                         net (fo=1, routed)           0.008    21.162    u_otbn_mac_bignum/g_rf[0].rf_reg[0][136]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.220 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][140]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.220    u_otbn_mac_bignum/g_rf[0].rf_reg[0][140]_i_5_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.278 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][144]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.278    u_otbn_mac_bignum/g_rf[0].rf_reg[0][144]_i_5_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.336 r  u_otbn_mac_bignum/g_rf[0].rf_reg[0][148]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.336    u_otbn_core/u_otbn_mac_bignum/g_flag_groups[0].flags_q[0][Z]_i_89[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    21.515 r  u_otbn_core/u_otbn_mac_bignum/acc_intg_q_reg[304]_i_5/CO[0]
                         net (fo=172, routed)         1.020    22.535    u_otbn_core/u_otbn_mac_bignum/CO[0]
    SLICE_X46Y65         LUT3 (Prop_lut3_I1_O)        0.157    22.692 r  u_otbn_core/u_otbn_mac_bignum/acc_intg_q[215]_i_3/O
                         net (fo=4, routed)           0.804    23.496    u_otbn_core/u_otbn_instruction_fetch/u_insn_fetch_resp_data_intg_flop/mac_bignum_operation_result[52]
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.053    23.549 r  u_otbn_core/u_otbn_instruction_fetch/u_insn_fetch_resp_data_intg_flop/g_rf[0].rf[0][215]_i_7/O
                         net (fo=1, routed)           0.339    23.888    u_otbn_core/u_otbn_rnd/u_xoshiro256pp/rf_bignum_wr_data_no_intg_ctrl[52]
    SLICE_X29Y56         LUT4 (Prop_lut4_I3_O)        0.053    23.941 r  u_otbn_core/u_otbn_rnd/u_xoshiro256pp/g_rf[0].rf[0][215]_i_3/O
                         net (fo=4, routed)           0.906    24.847    u_otbn_core/u_otbn_rnd/u_xoshiro256pp/sec_wipe_wdr_urnd_q_reg_rep_3[16]
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.053    24.900 r  u_otbn_core/u_otbn_rnd/u_xoshiro256pp/g_rf[0].rf[0][233]_i_7/O
                         net (fo=1, routed)           0.660    25.559    u_otbn_core/u_otbn_rnd/u_xoshiro256pp/g_rf[0].rf[0][233]_i_7_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I5_O)        0.053    25.612 r  u_otbn_core/u_otbn_rnd/u_xoshiro256pp/g_rf[0].rf[0][233]_i_3/O
                         net (fo=1, routed)           0.953    26.565    u_otbn_core/u_otbn_instruction_fetch/u_insn_fetch_resp_data_intg_flop/g_rf[0].rf_reg[0][311][13]
    SLICE_X17Y19         LUT6 (Prop_lut6_I5_O)        0.053    26.618 r  u_otbn_core/u_otbn_instruction_fetch/u_insn_fetch_resp_data_intg_flop/g_rf[0].rf[0][233]_i_1/O
                         net (fo=32, routed)          1.014    27.632    u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/wr_data_intg_mux_out[233]
    SLICE_X15Y6          FDRE                                         r  u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/g_rf[2].rf_reg[2][233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     26.316    26.316 r  
                                                      0.000    26.316 r  clk_i (IN)
                         net (fo=16870, unset)        1.734    28.050    u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/clk_i
    SLICE_X15Y6          FDRE                                         r  u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/g_rf[2].rf_reg[2][233]/C
                         clock pessimism              0.012    28.062    
                         clock uncertainty           -0.035    28.027    
    SLICE_X15Y6          FDRE (Setup_fdre_C_D)       -0.045    27.982    u_otbn_core/u_otbn_rf_bignum/gen_rf_bignum_ff.u_otbn_rf_bignum_inner/g_rf[2].rf_reg[2][233]
  -------------------------------------------------------------------
                         required time                         27.982    
                         arrival time                         -27.632    
  -------------------------------------------------------------------
                         slack                                  0.350    




