{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552768300602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552768300610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 15:31:40 2019 " "Processing started: Sat Mar 16 15:31:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552768300610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768300610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TripleBuffer -c TripleBuffer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off TripleBuffer -c TripleBuffer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768300610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552768301409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552768301409 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dummy_memory.v(79) " "Verilog HDL warning at dummy_memory.v(79): extended using \"x\" or \"z\"" {  } { { "dummy_memory.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/dummy_memory.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552768312308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummy_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file dummy_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "dummy_memory.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/dummy_memory.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/i2c_sender.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312760 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/i2c_sender.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/ov7670_capture.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312766 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/ov7670_capture.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/ov7670_registers.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312773 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/ov7670_registers.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/ov7670_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312779 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/ov7670_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triplebuffer_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file triplebuffer_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TripleBuffer_top " "Found entity 1: TripleBuffer_top" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_control " "Found entity 1: tri_control" {  } { { "triple_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/triple_controller.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_muxes.v 3 3 " "Found 3 design units, including 3 entities, in source file triple_muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_mem_mux " "Found entity 1: tri_mem_mux" {  } { { "triple_muxes.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/triple_muxes.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312803 ""} { "Info" "ISGN_ENTITY_NAME" "2 tri_data_mux " "Found entity 2: tri_data_mux" {  } { { "triple_muxes.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/triple_muxes.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312803 ""} { "Info" "ISGN_ENTITY_NAME" "3 tri_ready_mux " "Found entity 3: tri_ready_mux" {  } { { "triple_muxes.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/triple_muxes.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_controller.v(131) " "Verilog HDL warning at sram_controller.v(131): extended using \"x\" or \"z\"" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/sram_controller.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552768312809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_ctrl " "Found entity 1: sram_ctrl" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/sram_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312812 ""} { "Info" "ISGN_ENTITY_NAME" "2 up_conv " "Found entity 2: up_conv" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/sram_controller.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file capture_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 capture_buff " "Found entity 1: capture_buff" {  } { { "capture_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/capture_buffer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmission_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file transmission_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr_buff " "Found entity 1: tr_buff" {  } { { "transmission_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/transmission_buffer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/vga.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312833 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/vga.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "rgb.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/rgb.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312839 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "rgb.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/rgb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_addr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "vga_addr_gen.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/vga_addr_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312845 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "vga_addr_gen.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/vga_addr_gen.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312845 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(55) " "Verilog HDL information at clock_dividers.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552768312851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(87) " "Verilog HDL information at clock_dividers.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552768312852 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(117) " "Verilog HDL information at clock_dividers.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552768312852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.v 6 6 " "Found 6 design units, including 6 entities, in source file clock_dividers.v" { { "Info" "ISGN_ENTITY_NAME" "1 MHz_25 " "Found entity 1: MHz_25" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312859 ""} { "Info" "ISGN_ENTITY_NAME" "2 kHz_50 " "Found entity 2: kHz_50" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312859 ""} { "Info" "ISGN_ENTITY_NAME" "3 MHz_1 " "Found entity 3: MHz_1" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312859 ""} { "Info" "ISGN_ENTITY_NAME" "4 Hz_5 " "Found entity 4: Hz_5" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312859 ""} { "Info" "ISGN_ENTITY_NAME" "5 notBlock " "Found entity 5: notBlock" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312859 ""} { "Info" "ISGN_ENTITY_NAME" "6 andBlock " "Found entity 6: andBlock" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/clock_dividers.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll150.v 1 1 " "Found 1 design units, including 1 entities, in source file pll150.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll150 " "Found entity 1: pll150" {  } { { "pll150.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/pll150.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_bench.v(141) " "Verilog HDL warning at test_bench.v(141): extended using \"x\" or \"z\"" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/test_bench.v" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552768312872 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_bench.v(142) " "Verilog HDL warning at test_bench.v(142): extended using \"x\" or \"z\"" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/test_bench.v" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552768312873 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_bench.v(143) " "Verilog HDL warning at test_bench.v(143): extended using \"x\" or \"z\"" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/test_bench.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552768312873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triplebuffer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file triplebuffer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TripleBuffer " "Found entity 1: TripleBuffer" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768312884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768312884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TripleBuffer " "Elaborating entity \"TripleBuffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552768312993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:pixel_buf " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:pixel_buf\"" {  } { { "TripleBuffer_top.v" "pixel_buf" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capture_buff capture_buff:cb " "Elaborating entity \"capture_buff\" for hierarchy \"capture_buff:cb\"" {  } { { "TripleBuffer_top.v" "cb" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr_buff tr_buff:tb " "Elaborating entity \"tr_buff\" for hierarchy \"tr_buff:tb\"" {  } { { "TripleBuffer_top.v" "tb" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_mem_mux tri_mem_mux:mem_mux " "Elaborating entity \"tri_mem_mux\" for hierarchy \"tri_mem_mux:mem_mux\"" {  } { { "TripleBuffer_top.v" "mem_mux" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_ctrl sram_ctrl:sc_x " "Elaborating entity \"sram_ctrl\" for hierarchy \"sram_ctrl:sc_x\"" {  } { { "TripleBuffer_top.v" "sc_x" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sram_controller.v(37) " "Verilog HDL assignment warning at sram_controller.v(37): truncated value with size 3 to match size of target (2)" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/sram_controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552768313045 "|TripleBuffer|sram_ctrl:sc_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sram_controller.v(38) " "Verilog HDL assignment warning at sram_controller.v(38): truncated value with size 3 to match size of target (2)" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/sram_controller.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552768313045 "|TripleBuffer|sram_ctrl:sc_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sram_controller.v(39) " "Verilog HDL assignment warning at sram_controller.v(39): truncated value with size 3 to match size of target (2)" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/sram_controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552768313045 "|TripleBuffer|sram_ctrl:sc_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_data_mux tri_data_mux:tdm " "Elaborating entity \"tri_data_mux\" for hierarchy \"tri_data_mux:tdm\"" {  } { { "TripleBuffer_top.v" "tdm" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_ready_mux tri_ready_mux:trm " "Elaborating entity \"tri_ready_mux\" for hierarchy \"tri_ready_mux:trm\"" {  } { { "TripleBuffer_top.v" "trm" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_control tri_control:tc " "Elaborating entity \"tri_control\" for hierarchy \"tri_control:tc\"" {  } { { "TripleBuffer_top.v" "tc" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:ag " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:ag\"" {  } { { "TripleBuffer_top.v" "ag" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:rgb " "Elaborating entity \"RGB\" for hierarchy \"RGB:rgb\"" {  } { { "TripleBuffer_top.v" "rgb" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "TripleBuffer_top.v" "vga" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kHz_50 kHz_50:k50 " "Elaborating entity \"kHz_50\" for hierarchy \"kHz_50:k50\"" {  } { { "TripleBuffer_top.v" "k50" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MHz_25 MHz_25:m25 " "Elaborating entity \"MHz_25\" for hierarchy \"MHz_25:m25\"" {  } { { "TripleBuffer_top.v" "m25" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:ovctrl " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:ovctrl\"" {  } { { "TripleBuffer_top.v" "ovctrl" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:ovctrl\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:ovctrl\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/ov7670_controller.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:ovctrl\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:ovctrl\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/ov7670_controller.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313095 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:ovctrl\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:ovctrl\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552768313645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552768313645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552768313645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552768313645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552768313645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552768313645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TripleBuffer.TripleBuffer0.rtl.mif " "Parameter INIT_FILE set to TripleBuffer.TripleBuffer0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552768313645 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1552768313645 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1552768313645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:ovctrl\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:ovctrl\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768313752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:ovctrl\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:ovctrl\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552768313752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552768313752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552768313752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552768313752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552768313752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552768313752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TripleBuffer.TripleBuffer0.rtl.mif " "Parameter \"INIT_FILE\" = \"TripleBuffer.TripleBuffer0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552768313752 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552768313752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qm01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qm01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qm01 " "Found entity 1: altsyncram_qm01" {  } { { "db/altsyncram_qm01.tdf" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/db/altsyncram_qm01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552768313814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768313814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552768314101 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/sram_controller.v" 61 -1 0 } } { "capture_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/capture_buffer.v" 35 -1 0 } } { "transmission_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/transmission_buffer.v" 33 -1 0 } } { "transmission_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/transmission_buffer.v" 59 -1 0 } } { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/sram_controller.v" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1552768314167 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1552768314167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[16\] GND " "Pin \"sram_x_addr\[16\]\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_x_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[17\] GND " "Pin \"sram_x_addr\[17\]\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_x_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[18\] GND " "Pin \"sram_x_addr\[18\]\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_x_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[19\] GND " "Pin \"sram_x_addr\[19\]\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_x_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_ce_a_n GND " "Pin \"sram_x_ce_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_x_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_ub_a_n GND " "Pin \"sram_x_ub_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_x_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_lb_a_n GND " "Pin \"sram_x_lb_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_x_lb_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_y_ce_a_n GND " "Pin \"sram_y_ce_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_y_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_y_ub_a_n GND " "Pin \"sram_y_ub_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_y_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_y_lb_a_n GND " "Pin \"sram_y_lb_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_y_lb_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_z_ce_a_n GND " "Pin \"sram_z_ce_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_z_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_z_ub_a_n GND " "Pin \"sram_z_ub_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_z_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_z_lb_a_n GND " "Pin \"sram_z_lb_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|sram_z_lb_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_pwdn GND " "Pin \"camera_pwdn\" is stuck at GND" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Nsync VCC " "Pin \"VGA_Nsync\" is stuck at VCC" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/TripleBuffer_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552768314328 "|TripleBuffer|VGA_Nsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552768314328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552768314441 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552768314978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/output_files/TripleBuffer_top.map.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Triple-Buffer/Triple Buffer/output_files/TripleBuffer_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768315047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552768315247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552768315247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "650 " "Implemented 650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552768315374 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552768315374 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552768315374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "470 " "Implemented 470 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552768315374 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1552768315374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552768315374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552768315399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 15:31:55 2019 " "Processing ended: Sat Mar 16 15:31:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552768315399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552768315399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552768315399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552768315399 ""}
