// Seed: 3908661924
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wand id_2,
    output uwire id_3,
    output wand id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output wor id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13 = id_12;
  wire id_14;
  assign id_12 = id_10;
  always id_5 = 1;
  wire id_15;
  id_16(
      .id_0(id_3), .id_1(), .id_2(1), .id_3(1), .id_4(1), .id_5(1), .id_6(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign id_1 = 1;
  wire id_4;
endmodule
