============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 11 2025  10:32:16 am
  Module:                 ALU
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Pin               Type         Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
B[2]        (u)  in port              15  9.2    0    +0       0 R 
div_17_26/B[2] 
  g73/in_1                                            +0       0   
  g73/z     (u)  unmapped_nor2         2  4.6    0   +18      18 F 
  g12/in_0                                            +0      18   
  g12/z     (u)  unmapped_not          2  4.6    0   +11      29 R 
  g29/in_1                                            +0      29   
  g29/z     (u)  unmapped_nand2        1  2.3    0   +15      44 F 
  g30/in_1                                            +0      44   
  g30/z     (u)  unmapped_nand2        3  6.9    0   +21      65 R 
  g34/in_0                                            +0      65   
  g34/z     (u)  unmapped_nand2        1  2.3    0   +15      81 F 
  g35/in_1                                            +0      81   
  g35/z     (u)  unmapped_nand2        1  2.3    0   +15      96 R 
  g42/in_0                                            +0      96   
  g42/z     (u)  unmapped_xnor2        1  2.3    0   +33     129 F 
  g98/in_0                                            +0     129   
  g98/z     (u)  unmapped_nor2         2  4.6    0   +18     147 R 
  g104/in_0                                           +0     147   
  g104/z    (u)  unmapped_nand2        3  6.9    0   +21     168 F 
  g4/in_1                                             +0     168   
  g4/z      (u)  unmapped_and2         2  4.6    0   +18     186 F 
  g116/sel2                                           +0     186   
  g116/z    (u)  unmapped_mux8         6 13.8    0   +60     246 F 
  g198/in_0                                           +0     246   
  g198/z    (u)  unmapped_nor2         2  4.6    0   +18     264 R 
  g206/in_1                                           +0     264   
  g206/z    (u)  unmapped_nor2         1  2.3    0   +15     280 F 
  g211/in_0                                           +0     280   
  g211/z    (u)  unmapped_nand2        1  2.3    0   +15     295 R 
  g212/in_1                                           +0     295   
  g212/z    (u)  unmapped_nand2        1  2.3    0   +15     310 F 
  g215/in_1                                           +0     310   
  g215/z    (u)  unmapped_nand2        2  4.6    0   +18     328 R 
  g20/in_1                                            +0     328   
  g20/z     (u)  unmapped_nand2        1  2.3    0   +15     344 F 
div_17_26/QUOTIENT[1] 
mux_17_19/in_1[1] 
  g3/data1                                            +0     344   
  g3/z      (u)  unmapped_bmux3        1  2.3    0   +33     377 F 
mux_17_19/z[1] 
mux_Result_13_6/in_3[1] 
  g7/data3                                            +0     377   
  g7/z      (u)  unmapped_bmux11       2  2.3    0   +91     468 F 
mux_Result_13_6/z[1] 
g14/in_2                                              +0     468   
g14/z       (u)  unmapped_nor3         1  2.3    0   +26     493 R 
g4/in_2                                               +0     493   
g4/z        (u)  unmapped_nand3        1  2.3    0   +26     519 F 
g15/in_0                                              +0     519   
g15/z       (u)  unmapped_not          1  2.3    0    +8     527 R 
mux_Zero_20_12/ctl 
  g1/sel0                                             +0     527   
  g1/z      (u)  unmapped_bmux3        1  0.0    0   +29     556 R 
mux_Zero_20_12/z 
Zero             interconnect                    0    +0     556 R 
                 out port                             +0     556 R 
-------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : B[2]
End-point    : Zero

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 11 2025  10:32:16 am
  Module:                 ALU
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


