<profile>

<section name = "Vitis HLS Report for 'read_test'" level="0">
<item name = "Date">Mon Sep 19 22:17:44 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">detector_solid</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 14.600 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">80, 80, 1.600 us, 1.600 us, 80, 80, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">8, 8, 1, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 407, -</column>
<column name="Register">-, -, 662, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_29_fu_304_p2">+, 0, 0, 13, 4, 1</column>
<column name="exitcond2_i_fu_298_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state71">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">353, 74, 1, 74</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="control_TDATA_blk_n">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="loop_index_i_fu_120">9, 2, 4, 8</column>
<column name="shiftreg_i_fu_116">9, 2, 256, 512</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">73, 0, 73, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="data_0_addr_reg_399">7, 0, 7, 0</column>
<column name="data_1_addr_reg_404">7, 0, 7, 0</column>
<column name="data_2_addr_reg_409">7, 0, 7, 0</column>
<column name="data_3_addr_reg_414">7, 0, 7, 0</column>
<column name="data_4_addr_reg_419">7, 0, 7, 0</column>
<column name="data_5_addr_reg_424">7, 0, 7, 0</column>
<column name="data_6_addr_reg_429">7, 0, 7, 0</column>
<column name="data_7_addr_reg_434">7, 0, 7, 0</column>
<column name="gmem_addr_read_reg_394">256, 0, 256, 0</column>
<column name="loop_index_i_fu_120">4, 0, 4, 0</column>
<column name="shiftreg_i_fu_116">256, 0, 256, 0</column>
<column name="trunc_ln_reg_387">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_test, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_test, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_test, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_test, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_test, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_test, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_test, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, read_test, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, read_test, return value</column>
<column name="control_TDATA">in, 32, axis, control, pointer</column>
<column name="control_TVALID">in, 1, axis, control, pointer</column>
<column name="control_TREADY">out, 1, axis, control, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 256, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 256, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="inputDataInRam">in, 64, ap_none, inputDataInRam, scalar</column>
<column name="data_0_address0">out, 7, ap_memory, data_0, array</column>
<column name="data_0_ce0">out, 1, ap_memory, data_0, array</column>
<column name="data_0_we0">out, 1, ap_memory, data_0, array</column>
<column name="data_0_d0">out, 32, ap_memory, data_0, array</column>
<column name="data_1_address0">out, 7, ap_memory, data_1, array</column>
<column name="data_1_ce0">out, 1, ap_memory, data_1, array</column>
<column name="data_1_we0">out, 1, ap_memory, data_1, array</column>
<column name="data_1_d0">out, 32, ap_memory, data_1, array</column>
<column name="data_2_address0">out, 7, ap_memory, data_2, array</column>
<column name="data_2_ce0">out, 1, ap_memory, data_2, array</column>
<column name="data_2_we0">out, 1, ap_memory, data_2, array</column>
<column name="data_2_d0">out, 32, ap_memory, data_2, array</column>
<column name="data_3_address0">out, 7, ap_memory, data_3, array</column>
<column name="data_3_ce0">out, 1, ap_memory, data_3, array</column>
<column name="data_3_we0">out, 1, ap_memory, data_3, array</column>
<column name="data_3_d0">out, 32, ap_memory, data_3, array</column>
<column name="data_4_address0">out, 7, ap_memory, data_4, array</column>
<column name="data_4_ce0">out, 1, ap_memory, data_4, array</column>
<column name="data_4_we0">out, 1, ap_memory, data_4, array</column>
<column name="data_4_d0">out, 32, ap_memory, data_4, array</column>
<column name="data_5_address0">out, 7, ap_memory, data_5, array</column>
<column name="data_5_ce0">out, 1, ap_memory, data_5, array</column>
<column name="data_5_we0">out, 1, ap_memory, data_5, array</column>
<column name="data_5_d0">out, 32, ap_memory, data_5, array</column>
<column name="data_6_address0">out, 7, ap_memory, data_6, array</column>
<column name="data_6_ce0">out, 1, ap_memory, data_6, array</column>
<column name="data_6_we0">out, 1, ap_memory, data_6, array</column>
<column name="data_6_d0">out, 32, ap_memory, data_6, array</column>
<column name="data_7_address0">out, 7, ap_memory, data_7, array</column>
<column name="data_7_ce0">out, 1, ap_memory, data_7, array</column>
<column name="data_7_we0">out, 1, ap_memory, data_7, array</column>
<column name="data_7_d0">out, 32, ap_memory, data_7, array</column>
</table>
</item>
</section>
</profile>
