/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 64 128 232 144)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "LD" (rect 5 0 19 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "GND" (rect 128 7 149 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 64 160 232 176)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "CL" (rect 5 0 19 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "GND" (rect 128 7 149 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 64 64 232 80)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "DIN[31..0]" (rect 5 0 56 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "GND" (rect 128 7 149 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 56 96 232 112)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "CLK" (rect 9 0 30 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "GND" (rect 136 7 157 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 0 112 56 128))
)
(pin
	(output)
	(rect 632 64 808 80)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "DOUT[31..0]" (rect 90 0 152 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 328 64 520 192)
	(text "REG16_LD_CL" (rect 5 0 92 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "DIN[15..0]" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "DIN[15..0]" (rect 21 27 82 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 43 44 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "LD" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "LD" (rect 21 59 37 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "CL" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "CL" (rect 21 75 36 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 192 32)
		(output)
		(text "DOUT[15..0]" (rect 0 0 75 19)(font "Intel Clear" (font_size 8)))
		(text "DOUT[15..0]" (rect 96 27 171 46)(font "Intel Clear" (font_size 8)))
		(line (pt 192 32)(pt 176 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 176 112))
	)
)
(symbol
	(rect 328 208 520 336)
	(text "REG16_LD_CL" (rect 5 0 92 19)(font "Intel Clear" (font_size 8)))
	(text "inst1" (rect 8 107 30 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "DIN[15..0]" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "DIN[15..0]" (rect 21 27 82 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 43 44 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "LD" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "LD" (rect 21 59 37 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "CL" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "CL" (rect 21 75 36 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 192 32)
		(output)
		(text "DOUT[15..0]" (rect 0 0 75 19)(font "Intel Clear" (font_size 8)))
		(text "DOUT[15..0]" (rect 96 27 171 46)(font "Intel Clear" (font_size 8)))
		(line (pt 192 32)(pt 176 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 176 112))
	)
)
(connector
	(text "CLK" (rect 280 96 301 108)(font "Arial" ))
	(pt 328 112)
	(pt 272 112)
)
(connector
	(text "LD" (rect 280 112 294 124)(font "Arial" ))
	(pt 328 128)
	(pt 272 128)
)
(connector
	(text "CL" (rect 280 128 294 140)(font "Arial" ))
	(pt 328 144)
	(pt 272 144)
)
(connector
	(text "CLK" (rect 280 240 301 252)(font "Arial" ))
	(pt 328 256)
	(pt 272 256)
)
(connector
	(text "LD" (rect 280 256 294 268)(font "Arial" ))
	(pt 328 272)
	(pt 272 272)
)
(connector
	(text "CL" (rect 280 272 294 284)(font "Arial" ))
	(pt 328 288)
	(pt 272 288)
)
(connector
	(text "DIN[31..16]" (rect 280 80 337 92)(font "Arial" ))
	(pt 328 96)
	(pt 272 96)
	(bus)
)
(connector
	(text "DIN[15..0]" (rect 280 224 331 236)(font "Arial" ))
	(pt 328 240)
	(pt 272 240)
	(bus)
)
(connector
	(text "DOUT[31..16]" (rect 528 80 596 92)(font "Arial" ))
	(pt 520 96)
	(pt 592 96)
	(bus)
)
(connector
	(text "DOUT[15..0]" (rect 528 224 590 236)(font "Arial" ))
	(pt 520 240)
	(pt 592 240)
	(bus)
)
