#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Apr 10 12:24:33 2016
# Process ID: 1068
# Current directory: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5416 K:\MostFrequentlyNeeded___2014\Education2011\2015_2016\SecondSemester\CR\AulasTeoricas\Aula8_11april2016\Projects2016\REPOSITORY\DisplayControl32inputs\DisplayControl32inputs.xpr
# Log file: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/vivado.log
# Journal file: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs'
INFO: [Project 1-313] Project file moved from 'K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/DisplayControl32inputs' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::package_project -root_dir k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new -vendor ua.pt -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new'
ipx::package_project -root_dir k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new -vendor ua.pt -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new'
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/disp.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/disp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/segment_decoder.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/segment_decoder.vhd:1]
[Sun Apr 10 12:32:07 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 807.559 ; gain = 1.563
ipx::unload_core k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new/component.xml
remove_files k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new/component.xml
file delete -force k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new/component.xml
ipx::package_project -root_dir k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new -vendor ua.pt -library user -taxonomy /UserIP
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new'
ipx::unload_core k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new/component.xml
remove_files k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new/component.xml
file delete -force k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/disp.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/disp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/segment_decoder.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/segment_decoder.vhd:1]
[Sun Apr 10 12:35:24 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/disp.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/disp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/segment_decoder.vhd" into library xil_defaultlib [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/segment_decoder.vhd:1]
[Sun Apr 10 12:35:33 2016] Launched synth_1...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.runs/synth_1/runme.log
set_property flow {Vivado Synthesis 2015} [get_runs synth_1]
create_run synth_2 -flow {Vivado Synthesis 2015} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tcsg324-1
current_run [get_runs synth_2]
set_property default_lib work [current_project]
update_compile_order -fileset sim_1
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/disp.vhd" into library work [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/disp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/segment_decoder.vhd" into library work [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new/segment_decoder.vhd:1]
[Sun Apr 10 12:36:09 2016] Launched synth_2...
Run output will be captured here: K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.runs/synth_2/runme.log
ipx::package_project -root_dir k:/mostfrequentlyneeded___2014/education2011/2015_2016/secondsemester/cr/aulasteoricas/aula8_11april2016/projects2016/repository/displaycontrol32inputs/displaycontrol32inputs.srcs/sources_1/imports/new -vendor ua.pt -library user -taxonomy /UserIP
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula8_11april2016/Projects2016/REPOSITORY/DisplayControl32inputs/DisplayControl32inputs.srcs/sources_1/imports/new'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 10 12:38:35 2016...
