@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO230 :"d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v":134:4:134:9|Found up-down counter in view:work.pwm_rgbled(verilog) instance rgbled_flash_r.rvcntnum_tri[31:0]  
@N: FA113 :"d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v":135:8:135:9|Pipelining module un1_rvcntnum_tri[31:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v":134:4:134:9|Pushed in register rvcntnum_tri[31:0].
@N: FA113 :"d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v":135:8:135:9|Pipelining module un1_rvcntnum_tri[31:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v":134:4:134:9|Pushed in register rvcntnum_tri[31:0].
@N: FX271 :"d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v":122:4:122:9|Replicating instance rgbled_flash_r.rvcntnum_saw[0] (in view: work.pwm_rgbled(verilog)) with 4 loads 1 time to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: D:\Project\Verilog\STEP\series_courses\02_PWM\impl_pwm\impl_pwm.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
