{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686738186400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686738186401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 18:23:06 2023 " "Processing started: Wed Jun 14 18:23:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686738186401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686738186401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686738186401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686738186979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regs " "Found entity 1: Regs" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Regs.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Regs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/raysoc.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/raysoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RaySOC " "Found entity 1: RaySOC" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RaySOC.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RaySOC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/rayriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/rayriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 RayRiscv " "Found entity 1: RayRiscv" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcReg " "Found entity 1: PcReg" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/pc_reg.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/pc_reg.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ifetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ifetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ifetch.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ifetch.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/if2id.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/if2id.v" { { "Info" "ISGN_ENTITY_NAME" "1 If2Id " "Found entity 1: If2Id" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/id2ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/id2ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Id2Ex " "Found entity 1: Id2Ex" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 Id " "Found entity 1: Id" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ex " "Found entity 1: Ex" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/diffset.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/diffset.v" { { "Info" "ISGN_ENTITY_NAME" "1 DiffSet " "Found entity 1: DiffSet" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ctrl.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ctrl.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/alu.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv " "Elaborating entity \"riscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686738187229 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ioReg riscv.v(47) " "Verilog HDL Always Construct warning at riscv.v(47): inferring latch(es) for variable \"ioReg\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[0\] riscv.v(47) " "Inferred latch for \"ioReg\[0\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[1\] riscv.v(47) " "Inferred latch for \"ioReg\[1\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[2\] riscv.v(47) " "Inferred latch for \"ioReg\[2\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[3\] riscv.v(47) " "Inferred latch for \"ioReg\[3\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[4\] riscv.v(47) " "Inferred latch for \"ioReg\[4\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[5\] riscv.v(47) " "Inferred latch for \"ioReg\[5\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[6\] riscv.v(47) " "Inferred latch for \"ioReg\[6\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[7\] riscv.v(47) " "Inferred latch for \"ioReg\[7\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[8\] riscv.v(47) " "Inferred latch for \"ioReg\[8\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[9\] riscv.v(47) " "Inferred latch for \"ioReg\[9\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[10\] riscv.v(47) " "Inferred latch for \"ioReg\[10\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[11\] riscv.v(47) " "Inferred latch for \"ioReg\[11\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[12\] riscv.v(47) " "Inferred latch for \"ioReg\[12\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[13\] riscv.v(47) " "Inferred latch for \"ioReg\[13\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[14\] riscv.v(47) " "Inferred latch for \"ioReg\[14\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[15\] riscv.v(47) " "Inferred latch for \"ioReg\[15\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[16\] riscv.v(47) " "Inferred latch for \"ioReg\[16\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[17\] riscv.v(47) " "Inferred latch for \"ioReg\[17\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[18\] riscv.v(47) " "Inferred latch for \"ioReg\[18\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[19\] riscv.v(47) " "Inferred latch for \"ioReg\[19\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[20\] riscv.v(47) " "Inferred latch for \"ioReg\[20\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[21\] riscv.v(47) " "Inferred latch for \"ioReg\[21\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[22\] riscv.v(47) " "Inferred latch for \"ioReg\[22\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[23\] riscv.v(47) " "Inferred latch for \"ioReg\[23\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[24\] riscv.v(47) " "Inferred latch for \"ioReg\[24\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[25\] riscv.v(47) " "Inferred latch for \"ioReg\[25\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[26\] riscv.v(47) " "Inferred latch for \"ioReg\[26\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[27\] riscv.v(47) " "Inferred latch for \"ioReg\[27\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[28\] riscv.v(47) " "Inferred latch for \"ioReg\[28\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[29\] riscv.v(47) " "Inferred latch for \"ioReg\[29\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[30\] riscv.v(47) " "Inferred latch for \"ioReg\[30\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[31\] riscv.v(47) " "Inferred latch for \"ioReg\[31\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RayRiscv RayRiscv:cpu " "Elaborating entity \"RayRiscv\" for hierarchy \"RayRiscv:cpu\"" {  } { { "riscv.v" "cpu" { Text "D:/RayJin/Downloads/CPU/riscv.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl RayRiscv:cpu\|Ctrl:ctrl " "Elaborating entity \"Ctrl\" for hierarchy \"RayRiscv:cpu\|Ctrl:ctrl\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "ctrl" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcReg RayRiscv:cpu\|PcReg:pcreg " "Elaborating entity \"PcReg\" for hierarchy \"RayRiscv:cpu\|PcReg:pcreg\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "pcreg" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch RayRiscv:cpu\|Ifetch:ifetch " "Elaborating entity \"Ifetch\" for hierarchy \"RayRiscv:cpu\|Ifetch:ifetch\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "ifetch" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "If2Id RayRiscv:cpu\|If2Id:if2id " "Elaborating entity \"If2Id\" for hierarchy \"RayRiscv:cpu\|If2Id:if2id\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "if2id" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffSet RayRiscv:cpu\|If2Id:if2id\|DiffSet:diff1 " "Elaborating entity \"DiffSet\" for hierarchy \"RayRiscv:cpu\|If2Id:if2id\|DiffSet:diff1\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v" "diff1" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Id RayRiscv:cpu\|Id:id1 " "Elaborating entity \"Id\" for hierarchy \"RayRiscv:cpu\|Id:id1\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "id1" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Id.v(163) " "Verilog HDL assignment warning at Id.v(163): truncated value with size 32 to match size of target (5)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1Out Id.v(73) " "Verilog HDL Always Construct warning at Id.v(73): inferring latch(es) for variable \"op1Out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2Out Id.v(73) " "Verilog HDL Always Construct warning at Id.v(73): inferring latch(es) for variable \"op2Out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[0\] Id.v(73) " "Inferred latch for \"op2Out\[0\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[1\] Id.v(73) " "Inferred latch for \"op2Out\[1\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[2\] Id.v(73) " "Inferred latch for \"op2Out\[2\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[3\] Id.v(73) " "Inferred latch for \"op2Out\[3\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[4\] Id.v(73) " "Inferred latch for \"op2Out\[4\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[5\] Id.v(73) " "Inferred latch for \"op2Out\[5\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[6\] Id.v(73) " "Inferred latch for \"op2Out\[6\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[7\] Id.v(73) " "Inferred latch for \"op2Out\[7\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[8\] Id.v(73) " "Inferred latch for \"op2Out\[8\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[9\] Id.v(73) " "Inferred latch for \"op2Out\[9\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[10\] Id.v(73) " "Inferred latch for \"op2Out\[10\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[11\] Id.v(73) " "Inferred latch for \"op2Out\[11\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[12\] Id.v(73) " "Inferred latch for \"op2Out\[12\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[13\] Id.v(73) " "Inferred latch for \"op2Out\[13\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[14\] Id.v(73) " "Inferred latch for \"op2Out\[14\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[15\] Id.v(73) " "Inferred latch for \"op2Out\[15\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[16\] Id.v(73) " "Inferred latch for \"op2Out\[16\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[17\] Id.v(73) " "Inferred latch for \"op2Out\[17\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[18\] Id.v(73) " "Inferred latch for \"op2Out\[18\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[19\] Id.v(73) " "Inferred latch for \"op2Out\[19\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[20\] Id.v(73) " "Inferred latch for \"op2Out\[20\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[21\] Id.v(73) " "Inferred latch for \"op2Out\[21\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[22\] Id.v(73) " "Inferred latch for \"op2Out\[22\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[23\] Id.v(73) " "Inferred latch for \"op2Out\[23\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[24\] Id.v(73) " "Inferred latch for \"op2Out\[24\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[25\] Id.v(73) " "Inferred latch for \"op2Out\[25\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[26\] Id.v(73) " "Inferred latch for \"op2Out\[26\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[27\] Id.v(73) " "Inferred latch for \"op2Out\[27\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[28\] Id.v(73) " "Inferred latch for \"op2Out\[28\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[29\] Id.v(73) " "Inferred latch for \"op2Out\[29\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[30\] Id.v(73) " "Inferred latch for \"op2Out\[30\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[31\] Id.v(73) " "Inferred latch for \"op2Out\[31\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[0\] Id.v(73) " "Inferred latch for \"op1Out\[0\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[1\] Id.v(73) " "Inferred latch for \"op1Out\[1\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[2\] Id.v(73) " "Inferred latch for \"op1Out\[2\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[3\] Id.v(73) " "Inferred latch for \"op1Out\[3\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[4\] Id.v(73) " "Inferred latch for \"op1Out\[4\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[5\] Id.v(73) " "Inferred latch for \"op1Out\[5\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[6\] Id.v(73) " "Inferred latch for \"op1Out\[6\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[7\] Id.v(73) " "Inferred latch for \"op1Out\[7\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[8\] Id.v(73) " "Inferred latch for \"op1Out\[8\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[9\] Id.v(73) " "Inferred latch for \"op1Out\[9\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[10\] Id.v(73) " "Inferred latch for \"op1Out\[10\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[11\] Id.v(73) " "Inferred latch for \"op1Out\[11\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[12\] Id.v(73) " "Inferred latch for \"op1Out\[12\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[13\] Id.v(73) " "Inferred latch for \"op1Out\[13\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[14\] Id.v(73) " "Inferred latch for \"op1Out\[14\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[15\] Id.v(73) " "Inferred latch for \"op1Out\[15\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[16\] Id.v(73) " "Inferred latch for \"op1Out\[16\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[17\] Id.v(73) " "Inferred latch for \"op1Out\[17\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[18\] Id.v(73) " "Inferred latch for \"op1Out\[18\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[19\] Id.v(73) " "Inferred latch for \"op1Out\[19\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[20\] Id.v(73) " "Inferred latch for \"op1Out\[20\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[21\] Id.v(73) " "Inferred latch for \"op1Out\[21\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[22\] Id.v(73) " "Inferred latch for \"op1Out\[22\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[23\] Id.v(73) " "Inferred latch for \"op1Out\[23\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[24\] Id.v(73) " "Inferred latch for \"op1Out\[24\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[25\] Id.v(73) " "Inferred latch for \"op1Out\[25\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[26\] Id.v(73) " "Inferred latch for \"op1Out\[26\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[27\] Id.v(73) " "Inferred latch for \"op1Out\[27\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[28\] Id.v(73) " "Inferred latch for \"op1Out\[28\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[29\] Id.v(73) " "Inferred latch for \"op1Out\[29\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[30\] Id.v(73) " "Inferred latch for \"op1Out\[30\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[31\] Id.v(73) " "Inferred latch for \"op1Out\[31\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Id2Ex RayRiscv:cpu\|Id2Ex:id2ex " "Elaborating entity \"Id2Ex\" for hierarchy \"RayRiscv:cpu\|Id2Ex:id2ex\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "id2ex" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffSet RayRiscv:cpu\|Id2Ex:id2ex\|DiffSet:reg_we_ff " "Elaborating entity \"DiffSet\" for hierarchy \"RayRiscv:cpu\|Id2Ex:id2ex\|DiffSet:reg_we_ff\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" "reg_we_ff" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffSet RayRiscv:cpu\|Id2Ex:id2ex\|DiffSet:reg_waddr_ff " "Elaborating entity \"DiffSet\" for hierarchy \"RayRiscv:cpu\|Id2Ex:id2ex\|DiffSet:reg_waddr_ff\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" "reg_waddr_ff" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ex RayRiscv:cpu\|Ex:ex " "Elaborating entity \"Ex\" for hierarchy \"RayRiscv:cpu\|Ex:ex\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "ex" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd ex.v(64) " "Verilog HDL or VHDL warning at ex.v(64): object \"rd\" assigned a value but never read" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uimm ex.v(65) " "Verilog HDL or VHDL warning at ex.v(65): object \"uimm\" assigned a value but never read" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_wdata ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"reg_wdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_imm ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"jump_imm\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_addr_res ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"jump_addr_res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busAddrOut ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"busAddrOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busDataOut ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"busDataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[0\] ex.v(99) " "Inferred latch for \"busDataOut\[0\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[1\] ex.v(99) " "Inferred latch for \"busDataOut\[1\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[2\] ex.v(99) " "Inferred latch for \"busDataOut\[2\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[3\] ex.v(99) " "Inferred latch for \"busDataOut\[3\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[4\] ex.v(99) " "Inferred latch for \"busDataOut\[4\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[5\] ex.v(99) " "Inferred latch for \"busDataOut\[5\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[6\] ex.v(99) " "Inferred latch for \"busDataOut\[6\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[7\] ex.v(99) " "Inferred latch for \"busDataOut\[7\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[8\] ex.v(99) " "Inferred latch for \"busDataOut\[8\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[9\] ex.v(99) " "Inferred latch for \"busDataOut\[9\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[10\] ex.v(99) " "Inferred latch for \"busDataOut\[10\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[11\] ex.v(99) " "Inferred latch for \"busDataOut\[11\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[12\] ex.v(99) " "Inferred latch for \"busDataOut\[12\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[13\] ex.v(99) " "Inferred latch for \"busDataOut\[13\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[14\] ex.v(99) " "Inferred latch for \"busDataOut\[14\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[15\] ex.v(99) " "Inferred latch for \"busDataOut\[15\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[16\] ex.v(99) " "Inferred latch for \"busDataOut\[16\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[17\] ex.v(99) " "Inferred latch for \"busDataOut\[17\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[18\] ex.v(99) " "Inferred latch for \"busDataOut\[18\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[19\] ex.v(99) " "Inferred latch for \"busDataOut\[19\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[20\] ex.v(99) " "Inferred latch for \"busDataOut\[20\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[21\] ex.v(99) " "Inferred latch for \"busDataOut\[21\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[22\] ex.v(99) " "Inferred latch for \"busDataOut\[22\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[23\] ex.v(99) " "Inferred latch for \"busDataOut\[23\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[24\] ex.v(99) " "Inferred latch for \"busDataOut\[24\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[25\] ex.v(99) " "Inferred latch for \"busDataOut\[25\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[26\] ex.v(99) " "Inferred latch for \"busDataOut\[26\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[27\] ex.v(99) " "Inferred latch for \"busDataOut\[27\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[28\] ex.v(99) " "Inferred latch for \"busDataOut\[28\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[29\] ex.v(99) " "Inferred latch for \"busDataOut\[29\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[30\] ex.v(99) " "Inferred latch for \"busDataOut\[30\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[31\] ex.v(99) " "Inferred latch for \"busDataOut\[31\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[0\] ex.v(99) " "Inferred latch for \"busAddrOut\[0\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[1\] ex.v(99) " "Inferred latch for \"busAddrOut\[1\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[2\] ex.v(99) " "Inferred latch for \"busAddrOut\[2\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[3\] ex.v(99) " "Inferred latch for \"busAddrOut\[3\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[4\] ex.v(99) " "Inferred latch for \"busAddrOut\[4\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[5\] ex.v(99) " "Inferred latch for \"busAddrOut\[5\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[6\] ex.v(99) " "Inferred latch for \"busAddrOut\[6\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[7\] ex.v(99) " "Inferred latch for \"busAddrOut\[7\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[8\] ex.v(99) " "Inferred latch for \"busAddrOut\[8\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[9\] ex.v(99) " "Inferred latch for \"busAddrOut\[9\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[10\] ex.v(99) " "Inferred latch for \"busAddrOut\[10\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[11\] ex.v(99) " "Inferred latch for \"busAddrOut\[11\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[12\] ex.v(99) " "Inferred latch for \"busAddrOut\[12\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[13\] ex.v(99) " "Inferred latch for \"busAddrOut\[13\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[14\] ex.v(99) " "Inferred latch for \"busAddrOut\[14\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[15\] ex.v(99) " "Inferred latch for \"busAddrOut\[15\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[16\] ex.v(99) " "Inferred latch for \"busAddrOut\[16\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[17\] ex.v(99) " "Inferred latch for \"busAddrOut\[17\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[18\] ex.v(99) " "Inferred latch for \"busAddrOut\[18\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[19\] ex.v(99) " "Inferred latch for \"busAddrOut\[19\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[20\] ex.v(99) " "Inferred latch for \"busAddrOut\[20\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[21\] ex.v(99) " "Inferred latch for \"busAddrOut\[21\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[22\] ex.v(99) " "Inferred latch for \"busAddrOut\[22\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[23\] ex.v(99) " "Inferred latch for \"busAddrOut\[23\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[24\] ex.v(99) " "Inferred latch for \"busAddrOut\[24\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[25\] ex.v(99) " "Inferred latch for \"busAddrOut\[25\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[26\] ex.v(99) " "Inferred latch for \"busAddrOut\[26\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[27\] ex.v(99) " "Inferred latch for \"busAddrOut\[27\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[28\] ex.v(99) " "Inferred latch for \"busAddrOut\[28\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[29\] ex.v(99) " "Inferred latch for \"busAddrOut\[29\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[30\] ex.v(99) " "Inferred latch for \"busAddrOut\[30\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[31\] ex.v(99) " "Inferred latch for \"busAddrOut\[31\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[0\] ex.v(99) " "Inferred latch for \"reg_wdata\[0\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[1\] ex.v(99) " "Inferred latch for \"reg_wdata\[1\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[2\] ex.v(99) " "Inferred latch for \"reg_wdata\[2\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[3\] ex.v(99) " "Inferred latch for \"reg_wdata\[3\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[4\] ex.v(99) " "Inferred latch for \"reg_wdata\[4\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[5\] ex.v(99) " "Inferred latch for \"reg_wdata\[5\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[6\] ex.v(99) " "Inferred latch for \"reg_wdata\[6\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[7\] ex.v(99) " "Inferred latch for \"reg_wdata\[7\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[8\] ex.v(99) " "Inferred latch for \"reg_wdata\[8\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[9\] ex.v(99) " "Inferred latch for \"reg_wdata\[9\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[10\] ex.v(99) " "Inferred latch for \"reg_wdata\[10\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[11\] ex.v(99) " "Inferred latch for \"reg_wdata\[11\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[12\] ex.v(99) " "Inferred latch for \"reg_wdata\[12\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[13\] ex.v(99) " "Inferred latch for \"reg_wdata\[13\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[14\] ex.v(99) " "Inferred latch for \"reg_wdata\[14\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[15\] ex.v(99) " "Inferred latch for \"reg_wdata\[15\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[16\] ex.v(99) " "Inferred latch for \"reg_wdata\[16\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[17\] ex.v(99) " "Inferred latch for \"reg_wdata\[17\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[18\] ex.v(99) " "Inferred latch for \"reg_wdata\[18\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[19\] ex.v(99) " "Inferred latch for \"reg_wdata\[19\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[20\] ex.v(99) " "Inferred latch for \"reg_wdata\[20\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[21\] ex.v(99) " "Inferred latch for \"reg_wdata\[21\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[22\] ex.v(99) " "Inferred latch for \"reg_wdata\[22\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[23\] ex.v(99) " "Inferred latch for \"reg_wdata\[23\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[24\] ex.v(99) " "Inferred latch for \"reg_wdata\[24\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[25\] ex.v(99) " "Inferred latch for \"reg_wdata\[25\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[26\] ex.v(99) " "Inferred latch for \"reg_wdata\[26\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[27\] ex.v(99) " "Inferred latch for \"reg_wdata\[27\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[28\] ex.v(99) " "Inferred latch for \"reg_wdata\[28\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[29\] ex.v(99) " "Inferred latch for \"reg_wdata\[29\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[30\] ex.v(99) " "Inferred latch for \"reg_wdata\[30\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[31\] ex.v(99) " "Inferred latch for \"reg_wdata\[31\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs RayRiscv:cpu\|Regs:regs " "Elaborating entity \"Regs\" for hierarchy \"RayRiscv:cpu\|Regs:regs\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "regs" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:rom " "Elaborating entity \"Rom\" for hierarchy \"Rom:rom\"" {  } { { "riscv.v" "rom" { Text "D:/RayJin/Downloads/CPU/riscv.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187319 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1058 0 4095 Rom.v(32) " "Verilog HDL warning at Rom.v(32): number of words (1058) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1686738187340 "|riscv|Rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.data_a 0 Rom.v(29) " "Net \"rom_mem.data_a\" at Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1686738187843 "|riscv|Rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.waddr_a 0 Rom.v(29) " "Net \"rom_mem.waddr_a\" at Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1686738187843 "|riscv|Rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.we_a 0 Rom.v(29) " "Net \"rom_mem.we_a\" at Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1686738187844 "|riscv|Rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:ram " "Elaborating entity \"Ram\" for hierarchy \"Ram:ram\"" {  } { { "riscv.v" "ram" { Text "D:/RayJin/Downloads/CPU/riscv.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187871 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram:ram\|_ram " "RAM logic \"Ram:ram\|_ram\" is uninferred due to asynchronous read logic" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v" "_ram" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1686738188617 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1686738188617 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/RayJin/Downloads/CPU/db/riscv.ram0_Rom_15fa0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/RayJin/Downloads/CPU/db/riscv.ram0_Rom_15fa0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1686738188712 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1686738190482 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686738190585 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 14 18:23:10 2023 " "Processing ended: Wed Jun 14 18:23:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686738190585 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686738190585 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686738190585 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686738190585 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 16 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686738191178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686738186400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686738186401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 18:23:06 2023 " "Processing started: Wed Jun 14 18:23:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686738186401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686738186401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686738186401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686738186979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regs " "Found entity 1: Regs" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Regs.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Regs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/raysoc.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/raysoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RaySOC " "Found entity 1: RaySOC" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RaySOC.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RaySOC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/rayriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/rayriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 RayRiscv " "Found entity 1: RayRiscv" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcReg " "Found entity 1: PcReg" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/pc_reg.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/pc_reg.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ifetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ifetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ifetch.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ifetch.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/if2id.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/if2id.v" { { "Info" "ISGN_ENTITY_NAME" "1 If2Id " "Found entity 1: If2Id" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/id2ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/id2ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Id2Ex " "Found entity 1: Id2Ex" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 Id " "Found entity 1: Id" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ex " "Found entity 1: Ex" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/diffset.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/diffset.v" { { "Info" "ISGN_ENTITY_NAME" "1 DiffSet " "Found entity 1: DiffSet" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/DiffSet.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ctrl.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ctrl.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ray/projects/ray_riscv/1.ip/ray_riscv.srcs/sources_1/new/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/alu.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686738187168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686738187168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv " "Elaborating entity \"riscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686738187229 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ioReg riscv.v(47) " "Verilog HDL Always Construct warning at riscv.v(47): inferring latch(es) for variable \"ioReg\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[0\] riscv.v(47) " "Inferred latch for \"ioReg\[0\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[1\] riscv.v(47) " "Inferred latch for \"ioReg\[1\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[2\] riscv.v(47) " "Inferred latch for \"ioReg\[2\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[3\] riscv.v(47) " "Inferred latch for \"ioReg\[3\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[4\] riscv.v(47) " "Inferred latch for \"ioReg\[4\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[5\] riscv.v(47) " "Inferred latch for \"ioReg\[5\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[6\] riscv.v(47) " "Inferred latch for \"ioReg\[6\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[7\] riscv.v(47) " "Inferred latch for \"ioReg\[7\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[8\] riscv.v(47) " "Inferred latch for \"ioReg\[8\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[9\] riscv.v(47) " "Inferred latch for \"ioReg\[9\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[10\] riscv.v(47) " "Inferred latch for \"ioReg\[10\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187236 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[11\] riscv.v(47) " "Inferred latch for \"ioReg\[11\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[12\] riscv.v(47) " "Inferred latch for \"ioReg\[12\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[13\] riscv.v(47) " "Inferred latch for \"ioReg\[13\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[14\] riscv.v(47) " "Inferred latch for \"ioReg\[14\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[15\] riscv.v(47) " "Inferred latch for \"ioReg\[15\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[16\] riscv.v(47) " "Inferred latch for \"ioReg\[16\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[17\] riscv.v(47) " "Inferred latch for \"ioReg\[17\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[18\] riscv.v(47) " "Inferred latch for \"ioReg\[18\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[19\] riscv.v(47) " "Inferred latch for \"ioReg\[19\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[20\] riscv.v(47) " "Inferred latch for \"ioReg\[20\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[21\] riscv.v(47) " "Inferred latch for \"ioReg\[21\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[22\] riscv.v(47) " "Inferred latch for \"ioReg\[22\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[23\] riscv.v(47) " "Inferred latch for \"ioReg\[23\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[24\] riscv.v(47) " "Inferred latch for \"ioReg\[24\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[25\] riscv.v(47) " "Inferred latch for \"ioReg\[25\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[26\] riscv.v(47) " "Inferred latch for \"ioReg\[26\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[27\] riscv.v(47) " "Inferred latch for \"ioReg\[27\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[28\] riscv.v(47) " "Inferred latch for \"ioReg\[28\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[29\] riscv.v(47) " "Inferred latch for \"ioReg\[29\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[30\] riscv.v(47) " "Inferred latch for \"ioReg\[30\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioReg\[31\] riscv.v(47) " "Inferred latch for \"ioReg\[31\]\" at riscv.v(47)" {  } { { "riscv.v" "" { Text "D:/RayJin/Downloads/CPU/riscv.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187237 "|riscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RayRiscv RayRiscv:cpu " "Elaborating entity \"RayRiscv\" for hierarchy \"RayRiscv:cpu\"" {  } { { "riscv.v" "cpu" { Text "D:/RayJin/Downloads/CPU/riscv.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl RayRiscv:cpu\|Ctrl:ctrl " "Elaborating entity \"Ctrl\" for hierarchy \"RayRiscv:cpu\|Ctrl:ctrl\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "ctrl" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcReg RayRiscv:cpu\|PcReg:pcreg " "Elaborating entity \"PcReg\" for hierarchy \"RayRiscv:cpu\|PcReg:pcreg\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "pcreg" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch RayRiscv:cpu\|Ifetch:ifetch " "Elaborating entity \"Ifetch\" for hierarchy \"RayRiscv:cpu\|Ifetch:ifetch\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "ifetch" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "If2Id RayRiscv:cpu\|If2Id:if2id " "Elaborating entity \"If2Id\" for hierarchy \"RayRiscv:cpu\|If2Id:if2id\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "if2id" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffSet RayRiscv:cpu\|If2Id:if2id\|DiffSet:diff1 " "Elaborating entity \"DiffSet\" for hierarchy \"RayRiscv:cpu\|If2Id:if2id\|DiffSet:diff1\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v" "diff1" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/If2Id.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Id RayRiscv:cpu\|Id:id1 " "Elaborating entity \"Id\" for hierarchy \"RayRiscv:cpu\|Id:id1\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "id1" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Id.v(163) " "Verilog HDL assignment warning at Id.v(163): truncated value with size 32 to match size of target (5)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1Out Id.v(73) " "Verilog HDL Always Construct warning at Id.v(73): inferring latch(es) for variable \"op1Out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2Out Id.v(73) " "Verilog HDL Always Construct warning at Id.v(73): inferring latch(es) for variable \"op2Out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[0\] Id.v(73) " "Inferred latch for \"op2Out\[0\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[1\] Id.v(73) " "Inferred latch for \"op2Out\[1\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[2\] Id.v(73) " "Inferred latch for \"op2Out\[2\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[3\] Id.v(73) " "Inferred latch for \"op2Out\[3\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[4\] Id.v(73) " "Inferred latch for \"op2Out\[4\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[5\] Id.v(73) " "Inferred latch for \"op2Out\[5\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[6\] Id.v(73) " "Inferred latch for \"op2Out\[6\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187270 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[7\] Id.v(73) " "Inferred latch for \"op2Out\[7\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[8\] Id.v(73) " "Inferred latch for \"op2Out\[8\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[9\] Id.v(73) " "Inferred latch for \"op2Out\[9\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[10\] Id.v(73) " "Inferred latch for \"op2Out\[10\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[11\] Id.v(73) " "Inferred latch for \"op2Out\[11\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[12\] Id.v(73) " "Inferred latch for \"op2Out\[12\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[13\] Id.v(73) " "Inferred latch for \"op2Out\[13\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[14\] Id.v(73) " "Inferred latch for \"op2Out\[14\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[15\] Id.v(73) " "Inferred latch for \"op2Out\[15\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[16\] Id.v(73) " "Inferred latch for \"op2Out\[16\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[17\] Id.v(73) " "Inferred latch for \"op2Out\[17\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[18\] Id.v(73) " "Inferred latch for \"op2Out\[18\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[19\] Id.v(73) " "Inferred latch for \"op2Out\[19\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[20\] Id.v(73) " "Inferred latch for \"op2Out\[20\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[21\] Id.v(73) " "Inferred latch for \"op2Out\[21\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[22\] Id.v(73) " "Inferred latch for \"op2Out\[22\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[23\] Id.v(73) " "Inferred latch for \"op2Out\[23\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[24\] Id.v(73) " "Inferred latch for \"op2Out\[24\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[25\] Id.v(73) " "Inferred latch for \"op2Out\[25\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[26\] Id.v(73) " "Inferred latch for \"op2Out\[26\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[27\] Id.v(73) " "Inferred latch for \"op2Out\[27\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[28\] Id.v(73) " "Inferred latch for \"op2Out\[28\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[29\] Id.v(73) " "Inferred latch for \"op2Out\[29\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[30\] Id.v(73) " "Inferred latch for \"op2Out\[30\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2Out\[31\] Id.v(73) " "Inferred latch for \"op2Out\[31\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[0\] Id.v(73) " "Inferred latch for \"op1Out\[0\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[1\] Id.v(73) " "Inferred latch for \"op1Out\[1\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[2\] Id.v(73) " "Inferred latch for \"op1Out\[2\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[3\] Id.v(73) " "Inferred latch for \"op1Out\[3\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[4\] Id.v(73) " "Inferred latch for \"op1Out\[4\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187271 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[5\] Id.v(73) " "Inferred latch for \"op1Out\[5\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[6\] Id.v(73) " "Inferred latch for \"op1Out\[6\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[7\] Id.v(73) " "Inferred latch for \"op1Out\[7\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[8\] Id.v(73) " "Inferred latch for \"op1Out\[8\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[9\] Id.v(73) " "Inferred latch for \"op1Out\[9\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[10\] Id.v(73) " "Inferred latch for \"op1Out\[10\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[11\] Id.v(73) " "Inferred latch for \"op1Out\[11\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[12\] Id.v(73) " "Inferred latch for \"op1Out\[12\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[13\] Id.v(73) " "Inferred latch for \"op1Out\[13\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[14\] Id.v(73) " "Inferred latch for \"op1Out\[14\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[15\] Id.v(73) " "Inferred latch for \"op1Out\[15\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[16\] Id.v(73) " "Inferred latch for \"op1Out\[16\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[17\] Id.v(73) " "Inferred latch for \"op1Out\[17\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[18\] Id.v(73) " "Inferred latch for \"op1Out\[18\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[19\] Id.v(73) " "Inferred latch for \"op1Out\[19\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[20\] Id.v(73) " "Inferred latch for \"op1Out\[20\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[21\] Id.v(73) " "Inferred latch for \"op1Out\[21\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[22\] Id.v(73) " "Inferred latch for \"op1Out\[22\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[23\] Id.v(73) " "Inferred latch for \"op1Out\[23\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[24\] Id.v(73) " "Inferred latch for \"op1Out\[24\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[25\] Id.v(73) " "Inferred latch for \"op1Out\[25\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[26\] Id.v(73) " "Inferred latch for \"op1Out\[26\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[27\] Id.v(73) " "Inferred latch for \"op1Out\[27\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[28\] Id.v(73) " "Inferred latch for \"op1Out\[28\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[29\] Id.v(73) " "Inferred latch for \"op1Out\[29\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[30\] Id.v(73) " "Inferred latch for \"op1Out\[30\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1Out\[31\] Id.v(73) " "Inferred latch for \"op1Out\[31\]\" at Id.v(73)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187272 "|riscv|RayRiscv:cpu|Id:id1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Id2Ex RayRiscv:cpu\|Id2Ex:id2ex " "Elaborating entity \"Id2Ex\" for hierarchy \"RayRiscv:cpu\|Id2Ex:id2ex\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "id2ex" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffSet RayRiscv:cpu\|Id2Ex:id2ex\|DiffSet:reg_we_ff " "Elaborating entity \"DiffSet\" for hierarchy \"RayRiscv:cpu\|Id2Ex:id2ex\|DiffSet:reg_we_ff\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" "reg_we_ff" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiffSet RayRiscv:cpu\|Id2Ex:id2ex\|DiffSet:reg_waddr_ff " "Elaborating entity \"DiffSet\" for hierarchy \"RayRiscv:cpu\|Id2Ex:id2ex\|DiffSet:reg_waddr_ff\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" "reg_waddr_ff" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Id2Ex.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ex RayRiscv:cpu\|Ex:ex " "Elaborating entity \"Ex\" for hierarchy \"RayRiscv:cpu\|Ex:ex\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "ex" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd ex.v(64) " "Verilog HDL or VHDL warning at ex.v(64): object \"rd\" assigned a value but never read" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uimm ex.v(65) " "Verilog HDL or VHDL warning at ex.v(65): object \"uimm\" assigned a value but never read" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_wdata ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"reg_wdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_imm ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"jump_imm\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_addr_res ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"jump_addr_res\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busAddrOut ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"busAddrOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busDataOut ex.v(99) " "Verilog HDL Always Construct warning at ex.v(99): inferring latch(es) for variable \"busDataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[0\] ex.v(99) " "Inferred latch for \"busDataOut\[0\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[1\] ex.v(99) " "Inferred latch for \"busDataOut\[1\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[2\] ex.v(99) " "Inferred latch for \"busDataOut\[2\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[3\] ex.v(99) " "Inferred latch for \"busDataOut\[3\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[4\] ex.v(99) " "Inferred latch for \"busDataOut\[4\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[5\] ex.v(99) " "Inferred latch for \"busDataOut\[5\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[6\] ex.v(99) " "Inferred latch for \"busDataOut\[6\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187299 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[7\] ex.v(99) " "Inferred latch for \"busDataOut\[7\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[8\] ex.v(99) " "Inferred latch for \"busDataOut\[8\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[9\] ex.v(99) " "Inferred latch for \"busDataOut\[9\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[10\] ex.v(99) " "Inferred latch for \"busDataOut\[10\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[11\] ex.v(99) " "Inferred latch for \"busDataOut\[11\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[12\] ex.v(99) " "Inferred latch for \"busDataOut\[12\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[13\] ex.v(99) " "Inferred latch for \"busDataOut\[13\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[14\] ex.v(99) " "Inferred latch for \"busDataOut\[14\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[15\] ex.v(99) " "Inferred latch for \"busDataOut\[15\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[16\] ex.v(99) " "Inferred latch for \"busDataOut\[16\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[17\] ex.v(99) " "Inferred latch for \"busDataOut\[17\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[18\] ex.v(99) " "Inferred latch for \"busDataOut\[18\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[19\] ex.v(99) " "Inferred latch for \"busDataOut\[19\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[20\] ex.v(99) " "Inferred latch for \"busDataOut\[20\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[21\] ex.v(99) " "Inferred latch for \"busDataOut\[21\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[22\] ex.v(99) " "Inferred latch for \"busDataOut\[22\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[23\] ex.v(99) " "Inferred latch for \"busDataOut\[23\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[24\] ex.v(99) " "Inferred latch for \"busDataOut\[24\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[25\] ex.v(99) " "Inferred latch for \"busDataOut\[25\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[26\] ex.v(99) " "Inferred latch for \"busDataOut\[26\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[27\] ex.v(99) " "Inferred latch for \"busDataOut\[27\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[28\] ex.v(99) " "Inferred latch for \"busDataOut\[28\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[29\] ex.v(99) " "Inferred latch for \"busDataOut\[29\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[30\] ex.v(99) " "Inferred latch for \"busDataOut\[30\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187300 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busDataOut\[31\] ex.v(99) " "Inferred latch for \"busDataOut\[31\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[0\] ex.v(99) " "Inferred latch for \"busAddrOut\[0\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[1\] ex.v(99) " "Inferred latch for \"busAddrOut\[1\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[2\] ex.v(99) " "Inferred latch for \"busAddrOut\[2\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[3\] ex.v(99) " "Inferred latch for \"busAddrOut\[3\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[4\] ex.v(99) " "Inferred latch for \"busAddrOut\[4\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[5\] ex.v(99) " "Inferred latch for \"busAddrOut\[5\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[6\] ex.v(99) " "Inferred latch for \"busAddrOut\[6\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[7\] ex.v(99) " "Inferred latch for \"busAddrOut\[7\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[8\] ex.v(99) " "Inferred latch for \"busAddrOut\[8\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[9\] ex.v(99) " "Inferred latch for \"busAddrOut\[9\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[10\] ex.v(99) " "Inferred latch for \"busAddrOut\[10\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[11\] ex.v(99) " "Inferred latch for \"busAddrOut\[11\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[12\] ex.v(99) " "Inferred latch for \"busAddrOut\[12\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[13\] ex.v(99) " "Inferred latch for \"busAddrOut\[13\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[14\] ex.v(99) " "Inferred latch for \"busAddrOut\[14\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[15\] ex.v(99) " "Inferred latch for \"busAddrOut\[15\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[16\] ex.v(99) " "Inferred latch for \"busAddrOut\[16\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[17\] ex.v(99) " "Inferred latch for \"busAddrOut\[17\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[18\] ex.v(99) " "Inferred latch for \"busAddrOut\[18\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[19\] ex.v(99) " "Inferred latch for \"busAddrOut\[19\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[20\] ex.v(99) " "Inferred latch for \"busAddrOut\[20\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[21\] ex.v(99) " "Inferred latch for \"busAddrOut\[21\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[22\] ex.v(99) " "Inferred latch for \"busAddrOut\[22\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[23\] ex.v(99) " "Inferred latch for \"busAddrOut\[23\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[24\] ex.v(99) " "Inferred latch for \"busAddrOut\[24\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[25\] ex.v(99) " "Inferred latch for \"busAddrOut\[25\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187301 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[26\] ex.v(99) " "Inferred latch for \"busAddrOut\[26\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[27\] ex.v(99) " "Inferred latch for \"busAddrOut\[27\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[28\] ex.v(99) " "Inferred latch for \"busAddrOut\[28\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[29\] ex.v(99) " "Inferred latch for \"busAddrOut\[29\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[30\] ex.v(99) " "Inferred latch for \"busAddrOut\[30\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busAddrOut\[31\] ex.v(99) " "Inferred latch for \"busAddrOut\[31\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[0\] ex.v(99) " "Inferred latch for \"reg_wdata\[0\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[1\] ex.v(99) " "Inferred latch for \"reg_wdata\[1\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[2\] ex.v(99) " "Inferred latch for \"reg_wdata\[2\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[3\] ex.v(99) " "Inferred latch for \"reg_wdata\[3\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[4\] ex.v(99) " "Inferred latch for \"reg_wdata\[4\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[5\] ex.v(99) " "Inferred latch for \"reg_wdata\[5\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[6\] ex.v(99) " "Inferred latch for \"reg_wdata\[6\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[7\] ex.v(99) " "Inferred latch for \"reg_wdata\[7\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[8\] ex.v(99) " "Inferred latch for \"reg_wdata\[8\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[9\] ex.v(99) " "Inferred latch for \"reg_wdata\[9\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[10\] ex.v(99) " "Inferred latch for \"reg_wdata\[10\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[11\] ex.v(99) " "Inferred latch for \"reg_wdata\[11\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[12\] ex.v(99) " "Inferred latch for \"reg_wdata\[12\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[13\] ex.v(99) " "Inferred latch for \"reg_wdata\[13\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[14\] ex.v(99) " "Inferred latch for \"reg_wdata\[14\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[15\] ex.v(99) " "Inferred latch for \"reg_wdata\[15\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[16\] ex.v(99) " "Inferred latch for \"reg_wdata\[16\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[17\] ex.v(99) " "Inferred latch for \"reg_wdata\[17\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[18\] ex.v(99) " "Inferred latch for \"reg_wdata\[18\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[19\] ex.v(99) " "Inferred latch for \"reg_wdata\[19\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[20\] ex.v(99) " "Inferred latch for \"reg_wdata\[20\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[21\] ex.v(99) " "Inferred latch for \"reg_wdata\[21\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187302 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[22\] ex.v(99) " "Inferred latch for \"reg_wdata\[22\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[23\] ex.v(99) " "Inferred latch for \"reg_wdata\[23\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[24\] ex.v(99) " "Inferred latch for \"reg_wdata\[24\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[25\] ex.v(99) " "Inferred latch for \"reg_wdata\[25\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[26\] ex.v(99) " "Inferred latch for \"reg_wdata\[26\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[27\] ex.v(99) " "Inferred latch for \"reg_wdata\[27\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[28\] ex.v(99) " "Inferred latch for \"reg_wdata\[28\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[29\] ex.v(99) " "Inferred latch for \"reg_wdata\[29\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[30\] ex.v(99) " "Inferred latch for \"reg_wdata\[30\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wdata\[31\] ex.v(99) " "Inferred latch for \"reg_wdata\[31\]\" at ex.v(99)" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ex.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686738187303 "|riscv|RayRiscv:cpu|Ex:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regs RayRiscv:cpu\|Regs:regs " "Elaborating entity \"Regs\" for hierarchy \"RayRiscv:cpu\|Regs:regs\"" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" "regs" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/RayRiscv.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:rom " "Elaborating entity \"Rom\" for hierarchy \"Rom:rom\"" {  } { { "riscv.v" "rom" { Text "D:/RayJin/Downloads/CPU/riscv.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187319 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1058 0 4095 Rom.v(32) " "Verilog HDL warning at Rom.v(32): number of words (1058) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1686738187340 "|riscv|Rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.data_a 0 Rom.v(29) " "Net \"rom_mem.data_a\" at Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1686738187843 "|riscv|Rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.waddr_a 0 Rom.v(29) " "Net \"rom_mem.waddr_a\" at Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1686738187843 "|riscv|Rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.we_a 0 Rom.v(29) " "Net \"rom_mem.we_a\" at Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" "" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1686738187844 "|riscv|Rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:ram " "Elaborating entity \"Ram\" for hierarchy \"Ram:ram\"" {  } { { "riscv.v" "ram" { Text "D:/RayJin/Downloads/CPU/riscv.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686738187871 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram:ram\|_ram " "RAM logic \"Ram:ram\|_ram\" is uninferred due to asynchronous read logic" {  } { { "../../../Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v" "_ram" { Text "D:/Ray/projects/ray_riscv/1.IP/ray_riscv.srcs/sources_1/new/ram.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1686738188617 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1686738188617 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/RayJin/Downloads/CPU/db/riscv.ram0_Rom_15fa0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/RayJin/Downloads/CPU/db/riscv.ram0_Rom_15fa0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1686738188712 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1686738190482 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686738190585 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 14 18:23:10 2023 " "Processing ended: Wed Jun 14 18:23:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686738190585 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686738190585 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686738190585 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686738190585 ""}
