Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 25 09:40:43 2025
| Host         : dvirhersh_comp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: VGA_Clock_gen/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.267        0.000                      0                   64        0.249        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.267        0.000                      0                   64        0.249        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.520%)  route 3.414ns (80.480%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.868     9.552    VGA_Clock_gen/divided_clk
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[1]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y138         FDRE (Setup_fdre_C_R)       -0.429    14.819    VGA_Clock_gen/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.520%)  route 3.414ns (80.480%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.868     9.552    VGA_Clock_gen/divided_clk
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[2]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y138         FDRE (Setup_fdre_C_R)       -0.429    14.819    VGA_Clock_gen/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.520%)  route 3.414ns (80.480%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.868     9.552    VGA_Clock_gen/divided_clk
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[3]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y138         FDRE (Setup_fdre_C_R)       -0.429    14.819    VGA_Clock_gen/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.520%)  route 3.414ns (80.480%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.868     9.552    VGA_Clock_gen/divided_clk
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.008    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[4]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y138         FDRE (Setup_fdre_C_R)       -0.429    14.819    VGA_Clock_gen/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.748%)  route 3.365ns (80.252%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.819     9.503    VGA_Clock_gen/divided_clk
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    15.009    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[5]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    14.820    VGA_Clock_gen/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.748%)  route 3.365ns (80.252%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.819     9.503    VGA_Clock_gen/divided_clk
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    15.009    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[6]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    14.820    VGA_Clock_gen/counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.748%)  route 3.365ns (80.252%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.819     9.503    VGA_Clock_gen/divided_clk
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    15.009    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[7]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    14.820    VGA_Clock_gen/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.748%)  route 3.365ns (80.252%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.819     9.503    VGA_Clock_gen/divided_clk
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    15.009    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[8]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    14.820    VGA_Clock_gen/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.828ns (19.777%)  route 3.359ns (80.223%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.813     9.497    VGA_Clock_gen/divided_clk
    SLICE_X3Y145         FDRE                                         r  VGA_Clock_gen/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  VGA_Clock_gen/counter_value_reg[29]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y145         FDRE (Setup_fdre_C_R)       -0.429    14.822    VGA_Clock_gen/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 VGA_Clock_gen/counter_value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.828ns (19.777%)  route 3.359ns (80.223%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.310    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  VGA_Clock_gen/counter_value_reg[15]/Q
                         net (fo=2, routed)           0.890     6.656    VGA_Clock_gen/counter_value[15]
    SLICE_X2Y141         LUT4 (Prop_lut4_I2_O)        0.124     6.780 f  VGA_Clock_gen/counter_value[31]_i_10/O
                         net (fo=1, routed)           0.836     7.616    VGA_Clock_gen/counter_value[31]_i_10_n_0
    SLICE_X4Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.740 f  VGA_Clock_gen/counter_value[31]_i_6/O
                         net (fo=2, routed)           0.820     8.560    VGA_Clock_gen/counter_value[31]_i_6_n_0
    SLICE_X4Y141         LUT4 (Prop_lut4_I3_O)        0.124     8.684 r  VGA_Clock_gen/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.813     9.497    VGA_Clock_gen/divided_clk
    SLICE_X3Y145         FDRE                                         r  VGA_Clock_gen/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  VGA_Clock_gen/counter_value_reg[30]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y145         FDRE (Setup_fdre_C_R)       -0.429    14.822    VGA_Clock_gen/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  VGA_Clock_gen/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.175     1.855    VGA_Clock_gen/counter_value[0]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.043     1.898 r  VGA_Clock_gen/counter_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    VGA_Clock_gen/counter_value_0[0]
    SLICE_X2Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.133     1.648    VGA_Clock_gen/counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  VGA_Clock_gen/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  VGA_Clock_gen/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.120     1.778    VGA_Clock_gen/counter_value[12]
    SLICE_X3Y140         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  VGA_Clock_gen/counter_value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    VGA_Clock_gen/data0[12]
    SLICE_X3Y140         FDRE                                         r  VGA_Clock_gen/counter_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  VGA_Clock_gen/counter_value_reg[12]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.105     1.621    VGA_Clock_gen/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  VGA_Clock_gen/counter_value_reg[16]/Q
                         net (fo=2, routed)           0.120     1.778    VGA_Clock_gen/counter_value[16]
    SLICE_X3Y141         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  VGA_Clock_gen/counter_value_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    VGA_Clock_gen/data0[16]
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[16]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.105     1.621    VGA_Clock_gen/counter_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  VGA_Clock_gen/counter_value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  VGA_Clock_gen/counter_value_reg[20]/Q
                         net (fo=2, routed)           0.120     1.778    VGA_Clock_gen/counter_value[20]
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  VGA_Clock_gen/counter_value_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    VGA_Clock_gen/data0[20]
    SLICE_X3Y142         FDRE                                         r  VGA_Clock_gen/counter_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y142         FDRE                                         r  VGA_Clock_gen/counter_value_reg[20]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.105     1.621    VGA_Clock_gen/counter_value_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  VGA_Clock_gen/counter_value_reg[4]/Q
                         net (fo=2, routed)           0.120     1.777    VGA_Clock_gen/counter_value[4]
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  VGA_Clock_gen/counter_value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    VGA_Clock_gen/data0[4]
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  VGA_Clock_gen/counter_value_reg[4]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.105     1.620    VGA_Clock_gen/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  VGA_Clock_gen/counter_value_reg[8]/Q
                         net (fo=2, routed)           0.120     1.777    VGA_Clock_gen/counter_value[8]
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  VGA_Clock_gen/counter_value_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    VGA_Clock_gen/data0[8]
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  VGA_Clock_gen/counter_value_reg[8]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.105     1.620    VGA_Clock_gen/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  VGA_Clock_gen/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  VGA_Clock_gen/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.120     1.779    VGA_Clock_gen/counter_value[24]
    SLICE_X3Y143         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  VGA_Clock_gen/counter_value_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    VGA_Clock_gen/data0[24]
    SLICE_X3Y143         FDRE                                         r  VGA_Clock_gen/counter_value_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  VGA_Clock_gen/counter_value_reg[24]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.105     1.622    VGA_Clock_gen/counter_value_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  VGA_Clock_gen/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  VGA_Clock_gen/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.779    VGA_Clock_gen/counter_value[28]
    SLICE_X3Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  VGA_Clock_gen/counter_value_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    VGA_Clock_gen/data0[28]
    SLICE_X3Y144         FDRE                                         r  VGA_Clock_gen/counter_value_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  VGA_Clock_gen/counter_value_reg[28]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.105     1.622    VGA_Clock_gen/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  VGA_Clock_gen/counter_value_reg[13]/Q
                         net (fo=2, routed)           0.114     1.772    VGA_Clock_gen/counter_value[13]
    SLICE_X3Y141         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  VGA_Clock_gen/counter_value_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    VGA_Clock_gen/data0[13]
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y141         FDRE                                         r  VGA_Clock_gen/counter_value_reg[13]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.105     1.621    VGA_Clock_gen/counter_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA_Clock_gen/counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock_gen/counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  VGA_Clock_gen/counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  VGA_Clock_gen/counter_value_reg[9]/Q
                         net (fo=2, routed)           0.115     1.772    VGA_Clock_gen/counter_value[9]
    SLICE_X3Y140         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  VGA_Clock_gen/counter_value_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    VGA_Clock_gen/data0[9]
    SLICE_X3Y140         FDRE                                         r  VGA_Clock_gen/counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    VGA_Clock_gen/clk_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  VGA_Clock_gen/counter_value_reg[9]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.105     1.621    VGA_Clock_gen/counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y138    VGA_Clock_gen/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y140    VGA_Clock_gen/counter_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y140    VGA_Clock_gen/counter_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y140    VGA_Clock_gen/counter_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y142    VGA_Clock_gen/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138    VGA_Clock_gen/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142    VGA_Clock_gen/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142    VGA_Clock_gen/counter_value_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142    VGA_Clock_gen/counter_value_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y138    VGA_Clock_gen/counter_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y142    VGA_Clock_gen/counter_value_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138    VGA_Clock_gen/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138    VGA_Clock_gen/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y140    VGA_Clock_gen/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y140    VGA_Clock_gen/counter_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y140    VGA_Clock_gen/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y140    VGA_Clock_gen/counter_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y140    VGA_Clock_gen/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y140    VGA_Clock_gen/counter_value_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141    VGA_Clock_gen/counter_value_reg[13]/C



