
attach ../modelgen_0.so
attach ../d_vasrc.so
attach ../vams/vccs.so

verilog

vccs dut(0, 2, 1, 0);
resistor #(.r(2./17)) r0(2, 0);
vsource v1(1, 0);

list

print dc v(1, 2)
dc v1 0 2 .5
