INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.sim/sim_1/synth/timing/tb_top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module instructionmemory
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/verif/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
