/* Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3) */

(* top =  1  *)
module uart_axi(s_axi_aclk, s_axi_aresetn, s_axi_awaddr, s_axi_awprot, s_axi_awvalid, s_axi_wdata, s_axi_wstrb, s_axi_wvalid, s_axi_bready, s_axi_araddr, s_axi_arprot, s_axi_arvalid, s_axi_rready, uart_rxd, s_axi_awready, s_axi_wready, s_axi_bresp, s_axi_bvalid, s_axi_arready, s_axi_rdata, s_axi_rresp
, s_axi_rvalid, uart_txd, intr);
  input s_axi_aclk;
  wire s_axi_aclk;
  input s_axi_aresetn;
  wire s_axi_aresetn;
  input [31:0] s_axi_awaddr;
  wire [31:0] s_axi_awaddr;
  input [2:0] s_axi_awprot;
  wire [2:0] s_axi_awprot;
  input s_axi_awvalid;
  wire s_axi_awvalid;
  input [31:0] s_axi_wdata;
  wire [31:0] s_axi_wdata;
  input [3:0] s_axi_wstrb;
  wire [3:0] s_axi_wstrb;
  input s_axi_wvalid;
  wire s_axi_wvalid;
  input s_axi_bready;
  wire s_axi_bready;
  input [31:0] s_axi_araddr;
  wire [31:0] s_axi_araddr;
  input [2:0] s_axi_arprot;
  wire [2:0] s_axi_arprot;
  input s_axi_arvalid;
  wire s_axi_arvalid;
  input s_axi_rready;
  wire s_axi_rready;
  input uart_rxd;
  wire uart_rxd;
  output s_axi_awready;
  wire s_axi_awready;
  output s_axi_wready;
  wire s_axi_wready;
  output [1:0] s_axi_bresp;
  wire [1:0] s_axi_bresp;
  output s_axi_bvalid;
  wire s_axi_bvalid;
  output s_axi_arready;
  wire s_axi_arready;
  output [31:0] s_axi_rdata;
  wire [31:0] s_axi_rdata;
  output [1:0] s_axi_rresp;
  wire [1:0] s_axi_rresp;
  output s_axi_rvalid;
  wire s_axi_rvalid;
  output uart_txd;
  wire uart_txd;
  output intr;
  wire intr;
  (* hdlname = "adapter_inst aclk" *)
  wire \adapter_inst.aclk ;
  (* hdlname = "adapter_inst aresetn" *)
  wire \adapter_inst.aresetn ;
  (* hdlname = "adapter_inst arready_i" *)
  wire \adapter_inst.arready_i ;
  (* hdlname = "adapter_inst awready_i" *)
  wire \adapter_inst.awready_i ;
  (* hdlname = "adapter_inst bvalid_i" *)
  wire \adapter_inst.bvalid_i ;
  (* hdlname = "adapter_inst reg_addr" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [31:0] \adapter_inst.reg_addr ;
  (* hdlname = "adapter_inst reg_be" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \adapter_inst.reg_be ;
  (* hdlname = "adapter_inst reg_rdata" *)
  wire [31:0] \adapter_inst.reg_rdata ;
  (* hdlname = "adapter_inst reg_wdata" *)
  wire [31:0] \adapter_inst.reg_wdata ;
  (* hdlname = "adapter_inst rvalid_i" *)
  wire \adapter_inst.rvalid_i ;
  (* hdlname = "adapter_inst s_axi_araddr" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \adapter_inst.s_axi_araddr ;
  (* hdlname = "adapter_inst s_axi_arprot" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] \adapter_inst.s_axi_arprot ;
  (* hdlname = "adapter_inst s_axi_arready" *)
  wire \adapter_inst.s_axi_arready ;
  (* hdlname = "adapter_inst s_axi_arvalid" *)
  wire \adapter_inst.s_axi_arvalid ;
  (* hdlname = "adapter_inst s_axi_awaddr" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \adapter_inst.s_axi_awaddr ;
  (* hdlname = "adapter_inst s_axi_awprot" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] \adapter_inst.s_axi_awprot ;
  (* hdlname = "adapter_inst s_axi_awready" *)
  wire \adapter_inst.s_axi_awready ;
  (* hdlname = "adapter_inst s_axi_awvalid" *)
  wire \adapter_inst.s_axi_awvalid ;
  (* hdlname = "adapter_inst s_axi_bready" *)
  wire \adapter_inst.s_axi_bready ;
  (* hdlname = "adapter_inst s_axi_bresp" *)
  wire [1:0] \adapter_inst.s_axi_bresp ;
  (* hdlname = "adapter_inst s_axi_bvalid" *)
  wire \adapter_inst.s_axi_bvalid ;
  (* hdlname = "adapter_inst s_axi_rdata" *)
  wire [31:0] \adapter_inst.s_axi_rdata ;
  (* hdlname = "adapter_inst s_axi_rready" *)
  wire \adapter_inst.s_axi_rready ;
  (* hdlname = "adapter_inst s_axi_rresp" *)
  wire [1:0] \adapter_inst.s_axi_rresp ;
  (* hdlname = "adapter_inst s_axi_rvalid" *)
  wire \adapter_inst.s_axi_rvalid ;
  (* hdlname = "adapter_inst s_axi_wdata" *)
  wire [31:0] \adapter_inst.s_axi_wdata ;
  (* hdlname = "adapter_inst s_axi_wready" *)
  wire \adapter_inst.s_axi_wready ;
  (* hdlname = "adapter_inst s_axi_wstrb" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \adapter_inst.s_axi_wstrb ;
  (* hdlname = "adapter_inst s_axi_wvalid" *)
  wire \adapter_inst.s_axi_wvalid ;
  (* hdlname = "adapter_inst wready_i" *)
  wire \adapter_inst.wready_i ;
  wire \adapter_inst:10 ;
  wire \adapter_inst:11 ;
  wire [1:0] \adapter_inst:12 ;
  wire \adapter_inst:13 ;
  wire \adapter_inst:14 ;
  wire [31:0] \adapter_inst:15 ;
  wire [1:0] \adapter_inst:16 ;
  wire \adapter_inst:17 ;
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \adapter_inst:18 ;
  wire [31:0] \adapter_inst:19 ;
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \adapter_inst:22 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:577.20-577.21" *)
  wire [31:0] \core_inst.:324.A ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:579.28-579.29" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 32 33 34 35 36 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [191:0] \core_inst.:324.B ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:591.28-591.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 32 33 34 35 36 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [191:0] \core_inst.:324.B_AND_S ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[0].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[10].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[11].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[12].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[13].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[14].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[15].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[16].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[17].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[18].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[19].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[1].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[20].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[21].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[22].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[23].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[24].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[25].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[26].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[27].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[28].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[29].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[2].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[30].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[31].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[3].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[4].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "0 2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[5].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "0 2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[6].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "0 2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[7].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[8].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] \core_inst.:324.B_OR[9].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22" *)
  wire [31:0] \core_inst.:324.Y ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:579.28-579.29" *)
  (* unused_bits = "4 5 6 7" *)
  wire [7:0] \core_inst.:628.B ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:591.28-591.35" *)
  (* unused_bits = "4 5 6 7" *)
  wire [7:0] \core_inst.:628.B_AND_S ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "1" *)
  wire [1:0] \core_inst.:628.B_OR[0].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "1" *)
  wire [1:0] \core_inst.:628.B_OR[1].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "1" *)
  wire [1:0] \core_inst.:628.B_OR[2].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "1" *)
  wire [1:0] \core_inst.:628.B_OR[3].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22" *)
  wire [3:0] \core_inst.:628.Y ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:586.19-586.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \core_inst.:628.Y_B ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:628.Y_SB_LUT4_O_2_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \core_inst.:628.Y_SB_LUT4_O_2_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \core_inst.:628.Y_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:628.Y_SB_LUT4_O_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \core_inst.:628.Y_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:577.20-577.21" *)
  wire [3:0] \core_inst.:630.A ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:579.28-579.29" *)
  (* unused_bits = "4 5 6 7" *)
  wire [7:0] \core_inst.:630.B ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:591.28-591.35" *)
  (* unused_bits = "4 5 6 7" *)
  wire [7:0] \core_inst.:630.B_AND_S ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "1" *)
  wire [1:0] \core_inst.:630.B_OR[0].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "1" *)
  wire [1:0] \core_inst.:630.B_OR[1].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "1" *)
  wire [1:0] \core_inst.:630.B_OR[2].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "1" *)
  wire [1:0] \core_inst.:630.B_OR[3].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22" *)
  wire [3:0] \core_inst.:630.Y ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:586.19-586.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \core_inst.:630.Y_B ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:630.Y_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:630.Y_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:630.Y_SB_LUT4_O_2_I2 ;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \core_inst.:630.Y_SB_LUT4_O_2_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \core_inst.:630.Y_SB_LUT4_O_3_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \core_inst.:630.Y_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:577.20-577.21" *)
  wire [2:0] \core_inst.:637.A ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:579.28-579.29" *)
  (* unused_bits = "4 6 7 8" *)
  wire [14:0] \core_inst.:637.B ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:591.28-591.35" *)
  (* unused_bits = "0 4 6 7 8 11 12 14" *)
  wire [14:0] \core_inst.:637.B_AND_S ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "0 2 4" *)
  wire [4:0] \core_inst.:637.B_OR[0].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "1 2" *)
  wire [4:0] \core_inst.:637.B_OR[1].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:597.23-597.33" *)
  (* unused_bits = "2 3 4" *)
  wire [4:0] \core_inst.:637.B_OR[2].B_AND_BITS ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:581.22-581.23" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \core_inst.:637.S ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22" *)
  wire [2:0] \core_inst.:637.Y ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:637.Y_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.:637.Y_SB_LUT4_O_I2 ;
  (* hdlname = "core_inst clk" *)
  wire \core_inst.clk ;
  (* hdlname = "core_inst intr" *)
  wire \core_inst.intr ;
  (* hdlname = "core_inst parity_cfg" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \core_inst.parity_cfg ;
  (* hdlname = "core_inst parity_err" *)
  (* unused_bits = "0" *)
  wire \core_inst.parity_err ;
  (* hdlname = "core_inst reg_addr" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [31:0] \core_inst.reg_addr ;
  (* hdlname = "core_inst reg_baud" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \core_inst.reg_baud ;
  (* hdlname = "core_inst reg_be" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \core_inst.reg_be ;
  (* hdlname = "core_inst reg_cr" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \core_inst.reg_cr ;
  (* hdlname = "core_inst reg_imr" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \core_inst.reg_imr ;
  (* hdlname = "core_inst reg_isr" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \core_inst.reg_isr ;
  (* hdlname = "core_inst reg_rdata" *)
  wire [31:0] \core_inst.reg_rdata ;
  (* hdlname = "core_inst reg_sr" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [31:0] \core_inst.reg_sr ;
  (* hdlname = "core_inst reg_wdata" *)
  wire [31:0] \core_inst.reg_wdata ;
  (* hdlname = "core_inst rst_n" *)
  wire \core_inst.rst_n ;
  (* hdlname = "core_inst rx_data" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \core_inst.rx_data ;
  (* hdlname = "core_inst rx_en" *)
  (* unused_bits = "0" *)
  wire \core_inst.rx_en ;
  (* hdlname = "core_inst rx_ready" *)
  (* unused_bits = "0" *)
  wire \core_inst.rx_ready ;
  (* hdlname = "core_inst rx_shifter" *)
  wire [7:0] \core_inst.rx_shifter ;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.rx_shifter_SB_DFFER_Q_E ;
  (* hdlname = "core_inst stop_bits_cfg" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \core_inst.stop_bits_cfg ;
  (* hdlname = "core_inst stop_err" *)
  (* unused_bits = "0" *)
  wire \core_inst.stop_err ;
  (* hdlname = "core_inst tx_busy" *)
  (* unused_bits = "0" *)
  wire \core_inst.tx_busy ;
  (* hdlname = "core_inst tx_done" *)
  (* unused_bits = "0" *)
  wire \core_inst.tx_done ;
  (* hdlname = "core_inst tx_en" *)
  (* unused_bits = "0" *)
  wire \core_inst.tx_en ;
  (* hdlname = "core_inst tx_shift_reg" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [11:0] \core_inst.tx_shift_reg ;
  (* hdlname = "core_inst tx_start" *)
  wire \core_inst.tx_start ;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.tx_start_SB_DFFER_D_E ;
  wire \core_inst.tx_start_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.tx_start_SB_LUT4_I1_I2 ;
  wire \core_inst.tx_start_SB_LUT4_I1_I2_SB_DFFR_Q_D ;
  (* hdlname = "core_inst uart_rxd" *)
  wire \core_inst.uart_rxd ;
  (* hdlname = "core_inst uart_txd" *)
  wire \core_inst.uart_txd ;
  wire \core_inst:49 ;
  wire [31:0] \core_inst:50 ;
  wire \core_inst:51 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] intr_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] intr_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] intr_SB_LUT4_O_I0_SB_LUT4_O_I2;
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] reg_addr;
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] reg_be;
  wire [31:0] reg_rdata;
  wire [31:0] reg_wdata;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_araddr_SB_LUT4_I1_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_araddr_SB_LUT4_I2_O;
  wire s_axi_aresetn_SB_LUT4_I3_O;
  wire s_axi_arready_SB_DFFR_Q_D;
  wire s_axi_arvalid_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3;
  wire s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q;
  wire [1:0] s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_awaddr_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_awaddr_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O;
  wire s_axi_awready_SB_DFFR_Q_D;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_bready_SB_LUT4_I1_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_bready_SB_LUT4_I1_I3;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire s_axi_bready_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_bvalid_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_10_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_11_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_12_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_13_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_14_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [0:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_CARRY_I0_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_I3;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [0:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_LUT4_I3_O;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [0:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [0:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_LUT4_I3_O;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_CARRY_I1_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O;
  wire [15:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_16_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_17_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_18_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_19_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_20_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_21_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_22_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_23_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_24_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_25_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_26_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_27_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_28_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_29_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_30_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_31_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_6_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_7_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_9_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_rready_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rvalid_SB_DFFER_Q_D;
  wire s_axi_wready_SB_DFFR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_wvalid_SB_LUT4_I1_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire uart_rxd_SB_DFFER_D_E;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_rxd_SB_DFFER_D_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_DFFER_D_Q;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_rxd_SB_LUT4_I2_O;
  wire uart_txd_SB_DFFES_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q;
  wire uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I1_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire uart_txd_SB_DFFES_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I2_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3;
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q;
  wire [31:2] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O;
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [0:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* defaultvalue = 1'h1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3;
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \core_inst.:628.Y_SB_LUT4_O  (
    .I0(\core_inst.:628.Y_SB_LUT4_O_I0 [0]),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[0]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_I3 ),
    .O(\core_inst.:628.Y [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \core_inst.:628.Y_SB_LUT4_O_1  (
    .I0(\core_inst.:628.Y_SB_LUT4_O_2_I0 [0]),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[3]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_3_I2 ),
    .O(\core_inst.:628.Y [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \core_inst.:628.Y_SB_LUT4_O_2  (
    .I0(\core_inst.:628.Y_SB_LUT4_O_2_I0 [0]),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[1]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_2_I3 ),
    .O(\core_inst.:628.Y [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \core_inst.:628.Y_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .O(\core_inst.:628.Y_SB_LUT4_O_2_I0 [0])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \core_inst.:628.Y_SB_LUT4_O_2_I3_SB_CARRY_CO  (
    .CI(\core_inst.:628.Y_SB_LUT4_O_3_I2 ),
    .CO(\core_inst.:628.Y_SB_LUT4_O_2_I3 ),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \core_inst.:628.Y_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.:628.Y_SB_LUT4_O_3_I2 ),
    .I3(\core_inst.:628.Y_SB_LUT4_O_2_I0 [0]),
    .O(\core_inst.:628.Y [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:628.Y_SB_LUT4_O_3_I2_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.:628.Y [0]),
    .E(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(\core_inst.:628.Y_SB_LUT4_O_3_I2 ),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2  (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[1]),
    .I2(\core_inst.:628.Y_SB_LUT4_O_3_I2 ),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[3]),
    .O(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3033)
  ) \core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [1]),
    .O(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .O(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0501)
  ) \core_inst.:628.Y_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [3]),
    .O(\core_inst.:628.Y_SB_LUT4_O_I0 [0])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \core_inst.:628.Y_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\core_inst.:628.Y_SB_LUT4_O_2_I3 ),
    .CO(\core_inst.:628.Y_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \core_inst.:630.Y_SB_LUT4_O  (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0]),
    .I1(1'h0),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [2]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_I3 ),
    .O(\core_inst.:630.Y [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \core_inst.:630.Y_SB_LUT4_O_1  (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0]),
    .I1(1'h0),
    .I2(\core_inst.:630.Y_SB_LUT4_O_1_I2 [2]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_3_I1 ),
    .O(\core_inst.:630.Y [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:630.Y_SB_LUT4_O_1_I2_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.:630.Y [1]),
    .E(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E ),
    .Q(\core_inst.:630.Y_SB_LUT4_O_1_I2 [2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \core_inst.:630.Y_SB_LUT4_O_2  (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I0 [0]),
    .I1(1'h0),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I2 [0]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I3 ),
    .O(\core_inst.:630.Y [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2  (
    .I0(\core_inst.tx_start_SB_LUT4_I1_I2 [0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[3]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0 [0]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(uart_rxd_SB_LUT4_I2_O[1]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O [2]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O [3]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E  (
    .C(s_axi_aclk),
    .D(\core_inst.:637.Y [2]),
    .E(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_1  (
    .C(s_axi_aclk),
    .D(\core_inst.:637.Y [1]),
    .E(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_2  (
    .C(s_axi_aclk),
    .D(\core_inst.:637.Y [0]),
    .E(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_LUT4_O  (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[1]),
    .I2(\core_inst.:628.Y_SB_LUT4_O_3_I2 ),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[3]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0042)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [1]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [1]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I2 [0]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [2]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_3_I1 ),
    .I3(\core_inst.:630.Y_SB_LUT4_O_1_I2 [2]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.:630.Y [3]),
    .E(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E ),
    .Q(\core_inst.:630.Y_SB_LUT4_O_2_I2 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E  (
    .C(s_axi_aclk),
    .D(\core_inst.:630.Y [2]),
    .E(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E ),
    .Q(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0400)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(uart_rxd_SB_LUT4_I2_O[2]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_I1 [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I2 [0]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [2]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_I1_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[4]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_I1 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_3_I1 ),
    .I2(\core_inst.:630.Y_SB_LUT4_O_1_I2 [2]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O [2]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb300)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(uart_rxd),
    .I1(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3023)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(uart_rxd),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa2a)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\core_inst.tx_start_SB_LUT4_I1_I2 [0]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf531)
  ) \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\core_inst.:637.Y_SB_LUT4_O_I2 [2]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [3]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [1]),
    .O(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [3])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \core_inst.:630.Y_SB_LUT4_O_2_I3_SB_CARRY_CO  (
    .CI(\core_inst.:630.Y_SB_LUT4_O_I3 ),
    .CO(\core_inst.:630.Y_SB_LUT4_O_2_I3 ),
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) \core_inst.:630.Y_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_3_I1 ),
    .I2(\core_inst.:637.Y_SB_LUT4_O_I2 [2]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0]),
    .O(\core_inst.:630.Y [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:630.Y_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.:630.Y [0]),
    .E(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E ),
    .Q(\core_inst.:630.Y_SB_LUT4_O_3_I1 ),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \core_inst.:630.Y_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\core_inst.:630.Y_SB_LUT4_O_3_I1 ),
    .CO(\core_inst.:630.Y_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdc50)
  ) \core_inst.:637.Y_SB_LUT4_O  (
    .I0(uart_rxd),
    .I1(\core_inst.:637.Y_SB_LUT4_O_I1 [0]),
    .I2(\core_inst.:637.Y_SB_LUT4_O_I2 [2]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0]),
    .O(\core_inst.:637.Y [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4252)
  ) \core_inst.:637.Y_SB_LUT4_O_1  (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .I3(\core_inst.:637.Y_SB_LUT4_O_I1 [0]),
    .O(\core_inst.:637.Y [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1303)
  ) \core_inst.:637.Y_SB_LUT4_O_2  (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .I3(\core_inst.:637.Y_SB_LUT4_O_I1 [0]),
    .O(\core_inst.:637.Y [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.:637.Y_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[7]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(\core_inst.:637.Y_SB_LUT4_O_I1 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \core_inst.:637.Y_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .O(\core_inst.:637.Y_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_shifter_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(uart_rxd),
    .E(\core_inst.rx_shifter_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_shifter [7]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_shifter_SB_DFFER_Q_1  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [7]),
    .E(\core_inst.rx_shifter_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_shifter [6]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_shifter_SB_DFFER_Q_2  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [6]),
    .E(\core_inst.rx_shifter_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_shifter [5]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_shifter_SB_DFFER_Q_3  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [5]),
    .E(\core_inst.rx_shifter_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_shifter [4]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_shifter_SB_DFFER_Q_4  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [4]),
    .E(\core_inst.rx_shifter_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_shifter [3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_shifter_SB_DFFER_Q_5  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [3]),
    .E(\core_inst.rx_shifter_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_shifter [2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_shifter_SB_DFFER_Q_6  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [2]),
    .E(\core_inst.rx_shifter_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_shifter [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_shifter_SB_DFFER_Q_7  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [1]),
    .E(\core_inst.rx_shifter_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_shifter [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \core_inst.rx_shifter_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_start_SB_LUT4_I1_I2 [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .O(\core_inst.rx_shifter_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_DFFER_D  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_start ),
    .E(\core_inst.tx_start_SB_DFFER_D_E ),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \core_inst.tx_start_SB_DFFER_D_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(\core_inst.tx_start_SB_DFFER_D_E )
  );
  (* hdlname = "core_inst :697" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \core_inst.tx_start_SB_DFFR_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_start_SB_DFFR_Q_D ),
    .Q(\core_inst.tx_start ),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[0]),
    .I3(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .O(\core_inst.tx_start_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \core_inst.tx_start_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\core_inst.tx_start ),
    .I2(\core_inst.tx_start_SB_LUT4_I1_I2 [0]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q_E)
  );
  (* hdlname = "core_inst :702" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \core_inst.tx_start_SB_LUT4_I1_I2_SB_DFFR_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_start_SB_LUT4_I1_I2_SB_DFFR_Q_D ),
    .Q(\core_inst.tx_start_SB_LUT4_I1_I2 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \core_inst.tx_start_SB_LUT4_I1_I2_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(\core_inst.tx_start_SB_LUT4_I1_I2_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8880)
  ) \core_inst.tx_start_SB_LUT4_I1_I2_SB_LUT4_I0  (
    .I0(\core_inst.tx_start_SB_LUT4_I1_I2 [0]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .O(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) intr_SB_LUT4_O (
    .I0(intr_SB_LUT4_O_I0[0]),
    .I1(intr_SB_LUT4_O_I0[1]),
    .I2(intr_SB_LUT4_O_I0[2]),
    .I3(intr_SB_LUT4_O_I0[3]),
    .O(intr)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0[1]),
    .I2(intr_SB_LUT4_O_I0_SB_LUT4_O_I2[2]),
    .I3(intr_SB_LUT4_O_I0_SB_LUT4_O_I2[3]),
    .O(intr_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .O(intr_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(intr_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(intr_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(intr_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(intr_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]),
    .O(intr_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) s_axi_araddr_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_araddr[7]),
    .I2(s_axi_araddr[6]),
    .I3(s_axi_araddr[5]),
    .O(s_axi_awaddr_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) s_axi_araddr_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(s_axi_araddr[4]),
    .I2(s_axi_awaddr[4]),
    .I3(s_axi_awready),
    .O(s_axi_awaddr_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) s_axi_araddr_SB_LUT4_I1_2 (
    .I0(1'h0),
    .I1(s_axi_araddr[2]),
    .I2(s_axi_awaddr[2]),
    .I3(s_axi_awready),
    .O(s_axi_araddr_SB_LUT4_I1_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_araddr_SB_LUT4_I1_2_O_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[0]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_araddr_SB_LUT4_I1_2_O[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) s_axi_araddr_SB_LUT4_I1_2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_awaddr_SB_LUT4_I0_O[0]),
    .I2(s_axi_awaddr_SB_LUT4_I0_O[1]),
    .I3(s_axi_awaddr_SB_LUT4_I0_O[2]),
    .O(s_axi_araddr_SB_LUT4_I1_2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) s_axi_araddr_SB_LUT4_I1_3 (
    .I0(1'h0),
    .I1(s_axi_araddr[3]),
    .I2(s_axi_awaddr[3]),
    .I3(s_axi_awready),
    .O(s_axi_awaddr_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) s_axi_araddr_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr[1]),
    .I3(s_axi_araddr[0]),
    .O(s_axi_araddr_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_aresetn_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_aresetn),
    .O(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* hdlname = "adapter_inst :179" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_arready_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_arready_SB_DFFR_Q_D),
    .Q(s_axi_arready),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) s_axi_arvalid_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_arvalid),
    .I2(s_axi_arready),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .O(s_axi_arvalid_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) s_axi_arvalid_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(s_axi_arvalid),
    .I2(s_axi_rvalid),
    .I3(s_axi_arready),
    .O(s_axi_rvalid_SB_DFFER_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_arvalid_SB_LUT4_I1_2 (
    .I0(1'h0),
    .I1(s_axi_arvalid),
    .I2(s_axi_rvalid),
    .I3(s_axi_arready),
    .O(s_axi_arready_SB_DFFR_Q_D)
  );
  (* hdlname = "core_inst :700" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D (
    .C(s_axi_aclk),
    .D(s_axi_arvalid_SB_LUT4_I1_O),
    .Q(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[0]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[0]),
    .I3(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .O(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O)
  );
  (* hdlname = "core_inst :690" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D (
    .C(s_axi_aclk),
    .D(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O),
    .Q(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D[0]),
    .Q(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D (
    .C(s_axi_aclk),
    .D(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D[1]),
    .Q(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [1]),
    .E(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .Q(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_LUT4_I2 (
    .I0(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .O(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q[1]),
    .I1(s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_LUT4_I2_O[2]),
    .I3(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_LUT4_I2_O[3]),
    .O(intr_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .O(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h50fc)
  ) s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O (
    .I0(s_axi_wdata[0]),
    .I1(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[0]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[1]),
    .I3(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .O(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h50fc)
  ) s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O_1 (
    .I0(s_axi_wdata[1]),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q[0]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q[1]),
    .I3(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .O(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O (
    .I0(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I1(s_axi_awaddr_SB_LUT4_I0_O[0]),
    .I2(s_axi_awaddr_SB_LUT4_I0_O[1]),
    .I3(s_axi_awaddr_SB_LUT4_I0_O[2]),
    .O(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[0]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[1]),
    .O(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ef)
  ) s_axi_awaddr_SB_LUT4_I0 (
    .I0(s_axi_awaddr[1]),
    .I1(s_axi_awaddr[0]),
    .I2(s_axi_awready),
    .I3(s_axi_araddr_SB_LUT4_I2_O[3]),
    .O(s_axi_awaddr_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00e4)
  ) s_axi_awaddr_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(s_axi_awready),
    .I1(s_axi_awaddr_SB_LUT4_I1_O[1]),
    .I2(s_axi_awaddr_SB_LUT4_I1_O[2]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O[3]),
    .O(s_axi_awaddr_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) s_axi_awaddr_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_awaddr[7]),
    .I2(s_axi_awaddr[6]),
    .I3(s_axi_awaddr[5]),
    .O(s_axi_awaddr_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he400)
  ) s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1 (
    .I0(s_axi_awready),
    .I1(s_axi_awaddr_SB_LUT4_I1_O[1]),
    .I2(s_axi_awaddr_SB_LUT4_I1_O[2]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O[3]),
    .O(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[0]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[2]),
    .O(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[0]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [0]),
    .E(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .Q(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I1(s_axi_awaddr_SB_LUT4_I0_O[0]),
    .I2(s_axi_awaddr_SB_LUT4_I0_O[1]),
    .I3(s_axi_awaddr_SB_LUT4_I0_O[2]),
    .O(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I2(s_axi_awaddr_SB_LUT4_I0_O[0]),
    .I3(s_axi_awaddr_SB_LUT4_I0_O[1]),
    .O(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I2(s_axi_awaddr_SB_LUT4_I0_O[0]),
    .I3(s_axi_awaddr_SB_LUT4_I0_O[1]),
    .O(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_awaddr_SB_LUT4_I0_O[1]),
    .I3(s_axi_awaddr_SB_LUT4_I0_O[2]),
    .O(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[3])
  );
  (* hdlname = "adapter_inst :176" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_awready_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_awready_SB_DFFR_Q_D),
    .Q(s_axi_awready),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_bready_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_bready),
    .I2(s_axi_bvalid),
    .I3(s_axi_bready_SB_LUT4_I1_I3[2]),
    .O(s_axi_bready_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) s_axi_bready_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(s_axi_bready),
    .I2(s_axi_bvalid),
    .I3(s_axi_bvalid_SB_DFFER_Q_D[2]),
    .O(s_axi_bready_SB_LUT4_I1_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E (
    .C(s_axi_aclk),
    .D(s_axi_bready_SB_LUT4_I1_I3[2]),
    .E(s_axi_bready_SB_LUT4_I1_O),
    .Q(s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[2]),
    .S(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_bvalid_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_bvalid_SB_DFFER_Q_D[2]),
    .E(s_axi_bready_SB_LUT4_I1_1_O),
    .Q(s_axi_bvalid),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) s_axi_rdata_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3]),
    .O(s_axi_rdata[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) s_axi_rdata_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]),
    .O(s_axi_rdata[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) s_axi_rdata_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_10_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_10_I1[2]),
    .O(s_axi_rdata[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_10_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_10_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[10]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[10]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[1]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[10]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) s_axi_rdata_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_11_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_11_I1[2]),
    .O(s_axi_rdata[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_11_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_11_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[11]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[11]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[11]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) s_axi_rdata_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_12_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_12_I1[2]),
    .O(s_axi_rdata[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[3]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_12_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_12_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[12]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[12]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[12]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) s_axi_rdata_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_13_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_13_I1[2]),
    .O(s_axi_rdata[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[2]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_13_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_13_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[13]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[13]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[13]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_14 (
    .I0(s_axi_rdata_SB_LUT4_O_14_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_14_I0[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_14_I0[3]),
    .O(s_axi_rdata[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_14_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[14]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_14_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[1]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_14_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_14_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[14]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[14]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) s_axi_rdata_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1[2]),
    .O(s_axi_rdata[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1[1]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[15]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[15]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[15]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[15]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1[1]),
    .I1(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[15]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_D),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_wdata[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[3]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[2]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .I3(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[3]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [3]),
    .E(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[3]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D),
    .E(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[3]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cc0)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(\core_inst.:637.Y_SB_LUT4_O_I1 [0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2[2]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\core_inst.rx_shifter [4]),
    .I1(\core_inst.rx_shifter [3]),
    .I2(\core_inst.rx_shifter [2]),
    .I3(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\core_inst.rx_shifter [6]),
    .I2(\core_inst.rx_shifter [5]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3 (
    .I0(s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[1]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[1]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_CARRY_I0 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_CARRY_I0_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[2]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_DFFER_Q_D),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_wdata[1]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[1]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(uart_rxd),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0[0]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_2_I0 [0]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h002a)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [3]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E (
    .C(s_axi_aclk),
    .D(\core_inst.:628.Y [3]),
    .E(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_1 (
    .C(s_axi_aclk),
    .D(\core_inst.:628.Y [2]),
    .E(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_2 (
    .C(s_axi_aclk),
    .D(\core_inst.:628.Y [1]),
    .E(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_rxd),
    .I3(\core_inst.:637.Y_SB_LUT4_O_I2 [2]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[2]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q[0]),
    .I1(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q[1]),
    .I2(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .I3(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[1]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_I3),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CI),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_LUT4_I3_O)
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_I0),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_DFFER_Q_D),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_wdata[0]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1 (
    .I0(s_axi_araddr_SB_LUT4_I1_2_O[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0057)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[0]),
    .I1(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[1]),
    .I2(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[2]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]),
    .I1(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]),
    .I2(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[0]),
    .I1(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[2]),
    .I3(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1 (
    .CI(1'h1),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_I0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O)
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_I0),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_DFFER_Q_D),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_wdata[4]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a00)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1 (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_I1 [0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[2]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[4]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[4]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(1'h1),
    .E(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [4]),
    .E(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I2_O[0]),
    .I2(uart_rxd_SB_LUT4_I2_O[1]),
    .I3(uart_rxd_SB_LUT4_I2_O[2]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_CARRY_I0_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[2]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[0]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[3]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[0]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[2]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_CARRY_I0_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O)
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[5]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[4]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .I0(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[1]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[2]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[3]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[0]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[3]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[0]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[3]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[2]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O)
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[11]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[12]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[13]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2[1])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_CARRY_I1_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0110)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_CARRY_I1_CO_SB_LUT4_I3 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[15])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[14]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O[1])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2[1])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2[1])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[10]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_I0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[8]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[7]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1[0])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[6]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1[0])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_I0),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1])
  );
  (* hdlname = "core_inst :701" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O[9]),
    .Q(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_16 (
    .I0(s_axi_rdata_SB_LUT4_O_16_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_16_I0[3]),
    .O(s_axi_rdata[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_16_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[16]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_16_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_16_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[16]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[16]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_17_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_17_I1[2]),
    .O(s_axi_rdata[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_17_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[17]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_17_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_17_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[17]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[17]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_18 (
    .I0(s_axi_rdata_SB_LUT4_O_18_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_18_I0[3]),
    .O(s_axi_rdata[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_18_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[18]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_18_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_18_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[18]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[18]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_19 (
    .I0(s_axi_rdata_SB_LUT4_O_19_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_19_I0[3]),
    .O(s_axi_rdata[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_19_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[19]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_19_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_19_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[19]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[19]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) s_axi_rdata_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_2_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(s_axi_rdata_SB_LUT4_O_2_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_2_I0[3]),
    .O(s_axi_rdata[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_20_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_20_I1[2]),
    .O(s_axi_rdata[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_20_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[20]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_20_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_20_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[20]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[20]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_21 (
    .I0(s_axi_rdata_SB_LUT4_O_21_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_21_I0[3]),
    .O(s_axi_rdata[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_21_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[21]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_21_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_21_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[21]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[21]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_22_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_22_I1[2]),
    .O(s_axi_rdata[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_22_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[22]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_22_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_22_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[22]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[22]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_23 (
    .I0(s_axi_rdata_SB_LUT4_O_23_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_23_I0[3]),
    .O(s_axi_rdata[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_23_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[23]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_23_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_23_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[23]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[23]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_24_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_24_I1[2]),
    .O(s_axi_rdata[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_24_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[24]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_24_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_24_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[24]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[24]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_25 (
    .I0(s_axi_rdata_SB_LUT4_O_25_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_25_I0[3]),
    .O(s_axi_rdata[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_25_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[25]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_25_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_25_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[25]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[25]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_26 (
    .I0(s_axi_rdata_SB_LUT4_O_26_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_26_I0[3]),
    .O(s_axi_rdata[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_26_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[26]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_26_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_26_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[26]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[26]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_27 (
    .I0(s_axi_rdata_SB_LUT4_O_27_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_27_I0[3]),
    .O(s_axi_rdata[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_27_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[27]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_27_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_27_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[27]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[27]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_28 (
    .I0(s_axi_rdata_SB_LUT4_O_28_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_28_I0[3]),
    .O(s_axi_rdata[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[28]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_28_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_28_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[28]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[28]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_29_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_29_I1[2]),
    .O(s_axi_rdata[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_29_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[29]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_29_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_29_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[29]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[29]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[2]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [2]),
    .E(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .Q(s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q[0]),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[2]),
    .I3(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .O(s_axi_rdata_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[2]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) s_axi_rdata_SB_LUT4_O_3 (
    .I0(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]),
    .O(s_axi_rdata[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_30 (
    .I0(s_axi_rdata_SB_LUT4_O_30_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I0[3]),
    .O(s_axi_rdata[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[30]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_30_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_30_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[30]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[30]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_31 (
    .I0(s_axi_rdata_SB_LUT4_O_31_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_31_I0[3]),
    .O(s_axi_rdata[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_31_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[31]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_31_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_31_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[31]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[31]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) s_axi_rdata_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2]),
    .O(s_axi_rdata[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) s_axi_rdata_SB_LUT4_O_5 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I0[3]),
    .O(s_axi_rdata[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[2]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_5_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[0]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .O(s_axi_rdata_SB_LUT4_O_5_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [5]),
    .E(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .Q(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_5_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[5]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[5]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[5]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) s_axi_rdata_SB_LUT4_O_6 (
    .I0(s_axi_rdata_SB_LUT4_O_6_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_6_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_6_I0[3]),
    .O(s_axi_rdata[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_6_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[0]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .O(s_axi_rdata_SB_LUT4_O_6_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [6]),
    .E(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .Q(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_6_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[6]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[6]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[6]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) s_axi_rdata_SB_LUT4_O_7 (
    .I0(s_axi_rdata_SB_LUT4_O_7_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_7_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_7_I0[3]),
    .O(s_axi_rdata[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O (
    .I0(\core_inst.:637.Y_SB_LUT4_O_I1 [0]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_7_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[0]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .O(s_axi_rdata_SB_LUT4_O_7_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [7]),
    .E(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3),
    .Q(s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_7_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[7]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[7]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) s_axi_rdata_SB_LUT4_O_8 (
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[0]),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[3]),
    .O(s_axi_rdata[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) s_axi_rdata_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1[0]),
    .I2(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_9_I1[2]),
    .O(s_axi_rdata[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[9]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[9]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[1]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3[0]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[9]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) s_axi_rready_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rready),
    .I2(s_axi_rvalid),
    .I3(s_axi_rvalid_SB_DFFER_Q_D[2]),
    .O(s_axi_rready_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rvalid_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rvalid_SB_DFFER_Q_D[2]),
    .E(s_axi_rready_SB_LUT4_I1_O),
    .Q(s_axi_rvalid),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* hdlname = "adapter_inst :177" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_wready_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_wready_SB_DFFR_Q_D),
    .Q(s_axi_wready),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) s_axi_wready_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(s_axi_bvalid),
    .I2(s_axi_wready),
    .I3(s_axi_wvalid_SB_LUT4_I1_O[0]),
    .O(s_axi_bvalid_SB_DFFER_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) s_axi_wready_SB_LUT4_I3 (
    .I0(s_axi_wvalid),
    .I1(s_axi_awvalid),
    .I2(s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[2]),
    .I3(s_axi_wready),
    .O(s_axi_wready_SB_DFFR_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff7f)
  ) s_axi_wvalid_SB_LUT4_I0 (
    .I0(s_axi_wvalid),
    .I1(s_axi_awvalid),
    .I2(s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[2]),
    .I3(s_axi_awready),
    .O(s_axi_bready_SB_LUT4_I1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) s_axi_wvalid_SB_LUT4_I0_1 (
    .I0(s_axi_wvalid),
    .I1(s_axi_awvalid),
    .I2(s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[2]),
    .I3(s_axi_awready),
    .O(s_axi_awready_SB_DFFR_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) s_axi_wvalid_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_wvalid),
    .I2(s_axi_awvalid),
    .I3(s_axi_awready),
    .O(s_axi_wvalid_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_wvalid_SB_LUT4_I1_O[0]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E (
    .C(s_axi_aclk),
    .D(s_axi_wdata[14]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[13]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E_2 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[12]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E_3 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[11]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E_4 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[10]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E_5 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[9]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E_6 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[8]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E_7 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[7]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E_8 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[6]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFER_E_9 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[5]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I1_O),
    .Q(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wvalid_SB_LUT4_I1_O[0]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .O(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wvalid_SB_LUT4_I1_O[0]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wvalid_SB_LUT4_I1_O[0]),
    .I3(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .O(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wvalid_SB_LUT4_I1_O[0]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2]),
    .O(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFER_E (
    .C(s_axi_aclk),
    .D(s_axi_wdata[6]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFER_E_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[5]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFER_E_2 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[4]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFER_E_3 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[3]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFER_E_4 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[2]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_DFFER_D (
    .C(s_axi_aclk),
    .D(uart_rxd),
    .E(uart_rxd_SB_DFFER_D_E),
    .Q(uart_rxd_SB_DFFER_D_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) uart_rxd_SB_DFFER_D_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(\core_inst.tx_start_SB_LUT4_I1_I2 [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .I3(uart_rxd_SB_DFFER_D_E_SB_LUT4_O_I3[2]),
    .O(uart_rxd_SB_DFFER_D_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0333)
  ) uart_rxd_SB_DFFER_D_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [1]),
    .O(uart_rxd_SB_DFFER_D_E_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) uart_rxd_SB_DFFER_D_Q_SB_LUT4_I0 (
    .I0(uart_rxd_SB_DFFER_D_Q[0]),
    .I1(\core_inst.rx_shifter [7]),
    .I2(\core_inst.rx_shifter [0]),
    .I3(\core_inst.rx_shifter [1]),
    .O(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_rxd_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_rxd),
    .I3(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [0]),
    .O(uart_rxd_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8808)
  ) uart_rxd_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\core_inst.tx_start_SB_LUT4_I1_I2 [0]),
    .I1(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I2(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I3(\core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .O(uart_rxd_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) uart_rxd_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [0]),
    .I3(\core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [1]),
    .O(uart_rxd_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES uart_txd_SB_DFFES_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D),
    .E(uart_txd_SB_DFFES_Q_E),
    .Q(uart_txd),
    .S(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2[0]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2[0]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[0]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[1]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0[0]),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[0]),
    .I3(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_DFFER_Q_D),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]),
    .I3(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_DFFER_Q_D),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_DFFER_Q_D),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_DFFER_Q_D),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[0]),
    .I3(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I1_O),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(\core_inst.:637.Y_SB_LUT4_O_I1 [0]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I3(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[7]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]),
    .I2(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .O(uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3[1]),
    .O(uart_txd_SB_DFFES_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0c)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(\core_inst.tx_start ),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3[1]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[0]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3[1]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[0]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I2_O_SB_DFFER_E (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0]),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I1),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I1),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[0])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_CARRY_I0 (
    .CI(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I1),
    .CO(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO),
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]),
    .I1(1'h1)
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI (
    .CI(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO),
    .CO(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3),
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1]),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1]),
    .I2(1'h1),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I1),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd77d)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I2(1'h1),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8228)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I2(1'h1),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h09f9)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_I1 [0]),
    .I1(\core_inst.:637.Y_SB_LUT4_O_I1 [0]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I1),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe0e)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(\core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_I1 [0]),
    .I1(\core_inst.:637.Y_SB_LUT4_O_I1 [0]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I2_O),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* hdlname = "core_inst :689" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[2]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[2]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q[1]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[11]),
    .I3(s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[10]),
    .I3(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[29]),
    .I3(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[28]),
    .I3(s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[27]),
    .I3(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[26]),
    .I3(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[25]),
    .I3(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[24]),
    .I3(s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[23]),
    .I3(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[22]),
    .I3(s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[21]),
    .I3(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[20]),
    .I3(s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[9]),
    .I3(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[19]),
    .I3(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[18]),
    .I3(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[17]),
    .I3(s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[16]),
    .I3(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[15]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[14]),
    .I3(s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[13]),
    .I3(s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[12]),
    .I3(s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[8]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[8]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_1_O),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[8]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_2_O),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0 (
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3[0]),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3[1]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3]),
    .I3(s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[8]),
    .E(s_axi_wvalid_SB_LUT4_I1_O_SB_LUT4_I2_3_O),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[3]),
    .I2(s_axi_araddr_SB_LUT4_I1_2_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_2_O[3]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[7]),
    .I3(s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[6]),
    .I3(s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[5]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[4]),
    .I3(s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[31]),
    .I3(s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[30]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0[0]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(\core_inst.tx_start ),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O)
  );
  (* hdlname = "core_inst :706" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\core_inst.tx_start_SB_LUT4_I1_I2 [0]),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I1(1'h0),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO (
    .CI(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .CO(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3),
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I1(1'h0),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I1(1'h0),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q),
    .I3(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1),
    .O(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1),
    .CO(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .E(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  assign { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3:2], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] } = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO, 1'h1, uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q };
  assign { \core_inst.:637.Y_SB_LUT4_O_I2 [3], \core_inst.:637.Y_SB_LUT4_O_I2 [1:0] } = { \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0], \core_inst.:637.Y_SB_LUT4_O_I1 [0], uart_rxd };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_18_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_2_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_19_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign s_axi_rdata_SB_LUT4_O_20_I1_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_7_I0[2] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign s_axi_rdata_SB_LUT4_O_20_I1[1] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2];
  assign s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3:2] = s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3:2];
  assign s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_I1 [3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3 };
  assign s_axi_rdata_SB_LUT4_O_21_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_rdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[2] };
  assign s_axi_rdata_SB_LUT4_O_22_I1[1] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2];
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_CARRY_I0_CO, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_23_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_24_I1_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2:1] = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_24_I1[1] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2];
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2:1] = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_I3, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_25_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1[2:1] = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_26_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1[2:1] = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q[3:2] = s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3:2];
  assign s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[2] };
  assign s_axi_rdata_SB_LUT4_O_27_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_araddr_SB_LUT4_I1_2_O[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3;
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1[2:1] = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_28_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_28_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1[2:1] = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1[2:1] = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_29_I1[1] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2];
  assign uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2:0] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q, \core_inst.:637.Y_SB_LUT4_O_I1 [0], \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_I1 [0] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1[2:1] = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_30_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_rdata_SB_LUT4_O_9_I1[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign s_axi_rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[2] };
  assign s_axi_rdata_SB_LUT4_O_31_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[1] };
  assign s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[2] };
  assign uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1:0] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[1], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I1 };
  assign s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3[1];
  assign uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1:0] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q, \core_inst.tx_start  };
  assign s_axi_rdata_SB_LUT4_O_10_I1[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign intr_SB_LUT4_O_I0_SB_LUT4_O_I2[1:0] = s_axi_rdata_SB_LUT4_O_30_I0_SB_LUT4_O_I0[1:0];
  assign s_axi_rdata_SB_LUT4_O_2_I0[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1[0] };
  assign s_axi_araddr_SB_LUT4_I2_O[2:0] = { s_axi_awready, s_axi_awaddr[0], s_axi_awaddr[1] };
  assign s_axi_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[1] = s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2];
  assign s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q_SB_LUT4_I2_O[1:0] = { s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q[1] };
  assign s_axi_rdata_SB_LUT4_O_11_I1[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_CARRY_I1_I0, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1_SB_LUT4_O_I3, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[3] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_2_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1_SB_LUT4_O_I3, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1_SB_LUT4_O_I3, 2'h0 };
  assign uart_rxd_SB_DFFER_D_Q[3:1] = { \core_inst.rx_shifter [1:0], \core_inst.rx_shifter [7] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1:0] = { \core_inst.rx_shifter [5], \core_inst.rx_shifter [6] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_D_SB_LUT4_O_I2[0] = \core_inst.:637.Y_SB_LUT4_O_I1 [0];
  assign s_axi_rdata_SB_LUT4_O_12_I1[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_I3, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_5_I0[2] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[2] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1:0] = s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I0[1:0];
  assign s_axi_awaddr_SB_LUT4_I1_O[0] = s_axi_awready;
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[2:0] = { uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[0], uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[0], uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0[0] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3, 2'h0 };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2:0] = { uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[0], uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0], s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0] };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1:0] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q, \core_inst.:637.Y_SB_LUT4_O_I1 [0] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_13_I1[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3_SB_CARRY_CO_CI, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_I3, 2'h0 };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2 };
  assign uart_rxd_SB_DFFER_D_E_SB_LUT4_O_I3[1:0] = { \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2], \core_inst.tx_start_SB_LUT4_I1_I2 [0] };
  assign { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[3], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] } = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1, 1'h0, uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q };
  assign \core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [1:0] = { \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [2], \core_inst.tx_start_SB_LUT4_I1_I2 [0] };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2[1] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[1] = s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2];
  assign { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] } = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3, 1'h0, uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q };
  assign s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O [1:0] = { \core_inst.:630.Y_SB_LUT4_O_1_I2 [2], \core_inst.:630.Y_SB_LUT4_O_3_I1  };
  assign s_axi_wvalid_SB_LUT4_I1_O[1] = s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3];
  assign { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[3:2], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I2[0] } = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I1, 2'h2 };
  assign \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [1:0] = { \core_inst.:628.Y_SB_LUT4_O_3_I2_SB_LUT4_I2_O [0], uart_rxd };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[2] };
  assign { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3:2], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] } = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3, 1'h1, uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q };
  assign \core_inst.tx_start_SB_LUT4_I1_I2 [2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2] };
  assign \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2] = uart_rxd_SB_LUT4_I2_O[2];
  assign s_axi_rdata_SB_LUT4_O_14_I0[2] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2];
  assign uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 };
  assign { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3], uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] } = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3, 1'h0, uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q };
  assign uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3[0] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign s_axi_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O[1:0] = { \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q [3], \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1] };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2[1] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign \core_inst.:630.Y_SB_LUT4_O_2_I0 [3:1] = { \core_inst.:630.Y_SB_LUT4_O_2_I3 , \core_inst.:630.Y_SB_LUT4_O_2_I2 [0], 1'h0 };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I0[3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1[1] };
  assign \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_O_I3 [0] = \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0];
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign \core_inst.:630.Y_SB_LUT4_O_2_I0_SB_LUT4_I2_O [1:0] = { \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2], uart_rxd_SB_LUT4_I2_O[1] };
  assign s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_DFFR_D_Q[3:2] = { s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3], s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2] };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I1[2] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign \core_inst.:630.Y_SB_LUT4_O_2_I2 [3:1] = { \core_inst.:630.Y_SB_LUT4_O_1_I2 [2], \core_inst.:630.Y_SB_LUT4_O_3_I1 , \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [2] };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I3[2] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I2[2] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign { \core_inst.:630.Y_SB_LUT4_O_1_I2 [3], \core_inst.:630.Y_SB_LUT4_O_1_I2 [1:0] } = { \core_inst.:630.Y_SB_LUT4_O_3_I1 , 1'h0, \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [0] };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_O_I1[2] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign s_axi_rdata_SB_LUT4_O_6_I0[2] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2[2] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign { \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [3], \core_inst.:630.Y_SB_LUT4_O_2_I2_SB_DFFER_Q_E_SB_DFFER_E_Q [1] } = { \core_inst.:630.Y_SB_LUT4_O_I3 , 1'h0 };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign s_axi_rdata_SB_LUT4_O_15_I1[1] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1];
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3:2] = { s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3], s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2] };
  assign s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign \core_inst.:628.Y_SB_LUT4_O_I0 [3:1] = { \core_inst.:628.Y_SB_LUT4_O_I3 , s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[0], 1'h0 };
  assign \core_inst.:628.Y_SB_LUT4_O_2_I0 [3:1] = { \core_inst.:628.Y_SB_LUT4_O_3_I2 , s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[3], 1'h0 };
  assign uart_txd_SB_DFFES_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I0[2] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFR_D_Q;
  assign s_axi_rdata_SB_LUT4_O_16_I0[2:1] = { uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I1_O[1] };
  assign s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFER_E_Q[2] = \core_inst.:628.Y_SB_LUT4_O_3_I2 ;
  assign s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[2:1] = { s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_I3, s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[0] };
  assign \core_inst.:637.Y_SB_LUT4_O_I1 [3:1] = { s_axi_araddr_SB_LUT4_I1_2_O[3:2], s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[0] };
  assign { s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[3], s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[1:0] } = { s_axi_awready, s_axi_awvalid, s_axi_wvalid };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[3], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[1] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO };
  assign s_axi_bready_SB_LUT4_I1_I3[1:0] = { s_axi_bvalid, s_axi_bready };
  assign s_axi_rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign s_axi_bvalid_SB_DFFER_Q_D[1:0] = { s_axi_bvalid, s_axi_bready };
  assign s_axi_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1[3] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3;
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_17_I1[1] = uart_txd_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFR_D_Q_SB_LUT4_I3_O_SB_LUT4_O_3_I3_SB_LUT4_I0_O[2];
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3:2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 };
  assign s_axi_rvalid_SB_DFFER_Q_D[1:0] = { s_axi_rvalid, s_axi_rready };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign s_axi_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[1] = s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2];
  assign s_axi_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1[0] = s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1[1];
  assign s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I0[3:2] = { s_axi_awaddr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_DFFR_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2[2], s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2[0] } = { s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO, s_axi_rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0_O[0] };
  assign \adapter_inst.aclk  = s_axi_aclk;
  assign \adapter_inst.aresetn  = s_axi_aresetn;
  assign \adapter_inst.arready_i  = s_axi_arready;
  assign \adapter_inst.awready_i  = s_axi_awready;
  assign \adapter_inst.bvalid_i  = s_axi_bvalid;
  assign \adapter_inst.reg_addr [31:8] = 24'hxxxxxx;
  assign \adapter_inst.reg_be  = s_axi_wstrb;
  assign \adapter_inst.reg_rdata  = s_axi_rdata;
  assign \adapter_inst.reg_wdata  = s_axi_wdata;
  assign \adapter_inst.rvalid_i  = s_axi_rvalid;
  assign \adapter_inst.s_axi_araddr  = s_axi_araddr;
  assign \adapter_inst.s_axi_arprot  = s_axi_arprot;
  assign \adapter_inst.s_axi_arready  = s_axi_arready;
  assign \adapter_inst.s_axi_arvalid  = s_axi_arvalid;
  assign \adapter_inst.s_axi_awaddr  = s_axi_awaddr;
  assign \adapter_inst.s_axi_awprot  = s_axi_awprot;
  assign \adapter_inst.s_axi_awready  = s_axi_awready;
  assign \adapter_inst.s_axi_awvalid  = s_axi_awvalid;
  assign \adapter_inst.s_axi_bready  = s_axi_bready;
  assign \adapter_inst.s_axi_bresp  = 2'h0;
  assign \adapter_inst.s_axi_bvalid  = s_axi_bvalid;
  assign \adapter_inst.s_axi_rdata  = s_axi_rdata;
  assign \adapter_inst.s_axi_rready  = s_axi_rready;
  assign \adapter_inst.s_axi_rresp  = 2'h0;
  assign \adapter_inst.s_axi_rvalid  = s_axi_rvalid;
  assign \adapter_inst.s_axi_wdata  = s_axi_wdata;
  assign \adapter_inst.s_axi_wready  = s_axi_wready;
  assign \adapter_inst.s_axi_wstrb  = s_axi_wstrb;
  assign \adapter_inst.s_axi_wvalid  = s_axi_wvalid;
  assign \adapter_inst.wready_i  = s_axi_wready;
  assign \adapter_inst:10  = s_axi_awready;
  assign \adapter_inst:11  = s_axi_wready;
  assign \adapter_inst:12  = 2'h0;
  assign \adapter_inst:13  = s_axi_bvalid;
  assign \adapter_inst:14  = s_axi_arready;
  assign \adapter_inst:15  = s_axi_rdata;
  assign \adapter_inst:16  = 2'h0;
  assign \adapter_inst:17  = s_axi_rvalid;
  assign \adapter_inst:18  = \adapter_inst.reg_addr [7:0];
  assign \adapter_inst:19  = s_axi_wdata;
  assign \adapter_inst:22  = s_axi_wstrb;
  assign \core_inst.:324.A  = 32'd3735928559;
  assign { \core_inst.:324.B [127:112], \core_inst.:324.B [63:37], \core_inst.:324.B [31:8] } = 67'h00000000000000000;
  assign { \core_inst.:324.B_AND_S [127:112], \core_inst.:324.B_AND_S [63:37], \core_inst.:324.B_AND_S [31:8] } = 67'h00000000000000000;
  assign \core_inst.:324.B_OR[0].B_AND_BITS  = { \core_inst.:324.B_AND_S [160], \core_inst.:324.B_AND_S [128], \core_inst.:324.B_AND_S [96], \core_inst.:324.B_AND_S [64], \core_inst.:324.B_AND_S [32], \core_inst.:324.B_AND_S [0] };
  assign \core_inst.:324.B_OR[10].B_AND_BITS  = { \core_inst.:324.B_AND_S [170], \core_inst.:324.B_AND_S [138], \core_inst.:324.B_AND_S [106], \core_inst.:324.B_AND_S [74], 2'h0 };
  assign \core_inst.:324.B_OR[11].B_AND_BITS  = { \core_inst.:324.B_AND_S [171], \core_inst.:324.B_AND_S [139], \core_inst.:324.B_AND_S [107], \core_inst.:324.B_AND_S [75], 2'h0 };
  assign \core_inst.:324.B_OR[12].B_AND_BITS  = { \core_inst.:324.B_AND_S [172], \core_inst.:324.B_AND_S [140], \core_inst.:324.B_AND_S [108], \core_inst.:324.B_AND_S [76], 2'h0 };
  assign \core_inst.:324.B_OR[13].B_AND_BITS  = { \core_inst.:324.B_AND_S [173], \core_inst.:324.B_AND_S [141], \core_inst.:324.B_AND_S [109], \core_inst.:324.B_AND_S [77], 2'h0 };
  assign \core_inst.:324.B_OR[14].B_AND_BITS  = { \core_inst.:324.B_AND_S [174], \core_inst.:324.B_AND_S [142], \core_inst.:324.B_AND_S [110], \core_inst.:324.B_AND_S [78], 2'h0 };
  assign \core_inst.:324.B_OR[15].B_AND_BITS  = { \core_inst.:324.B_AND_S [175], \core_inst.:324.B_AND_S [143], \core_inst.:324.B_AND_S [111], \core_inst.:324.B_AND_S [79], 2'h0 };
  assign \core_inst.:324.B_OR[16].B_AND_BITS  = { \core_inst.:324.B_AND_S [176], \core_inst.:324.B_AND_S [144], 1'h0, \core_inst.:324.B_AND_S [80], 2'h0 };
  assign \core_inst.:324.B_OR[17].B_AND_BITS  = { \core_inst.:324.B_AND_S [177], \core_inst.:324.B_AND_S [145], 1'h0, \core_inst.:324.B_AND_S [81], 2'h0 };
  assign \core_inst.:324.B_OR[18].B_AND_BITS  = { \core_inst.:324.B_AND_S [178], \core_inst.:324.B_AND_S [146], 1'h0, \core_inst.:324.B_AND_S [82], 2'h0 };
  assign \core_inst.:324.B_OR[19].B_AND_BITS  = { \core_inst.:324.B_AND_S [179], \core_inst.:324.B_AND_S [147], 1'h0, \core_inst.:324.B_AND_S [83], 2'h0 };
  assign \core_inst.:324.B_OR[1].B_AND_BITS  = { \core_inst.:324.B_AND_S [161], \core_inst.:324.B_AND_S [129], \core_inst.:324.B_AND_S [97], \core_inst.:324.B_AND_S [65], \core_inst.:324.B_AND_S [33], \core_inst.:324.B_AND_S [1] };
  assign \core_inst.:324.B_OR[20].B_AND_BITS  = { \core_inst.:324.B_AND_S [180], \core_inst.:324.B_AND_S [148], 1'h0, \core_inst.:324.B_AND_S [84], 2'h0 };
  assign \core_inst.:324.B_OR[21].B_AND_BITS  = { \core_inst.:324.B_AND_S [181], \core_inst.:324.B_AND_S [149], 1'h0, \core_inst.:324.B_AND_S [85], 2'h0 };
  assign \core_inst.:324.B_OR[22].B_AND_BITS  = { \core_inst.:324.B_AND_S [182], \core_inst.:324.B_AND_S [150], 1'h0, \core_inst.:324.B_AND_S [86], 2'h0 };
  assign \core_inst.:324.B_OR[23].B_AND_BITS  = { \core_inst.:324.B_AND_S [183], \core_inst.:324.B_AND_S [151], 1'h0, \core_inst.:324.B_AND_S [87], 2'h0 };
  assign \core_inst.:324.B_OR[24].B_AND_BITS  = { \core_inst.:324.B_AND_S [184], \core_inst.:324.B_AND_S [152], 1'h0, \core_inst.:324.B_AND_S [88], 2'h0 };
  assign \core_inst.:324.B_OR[25].B_AND_BITS  = { \core_inst.:324.B_AND_S [185], \core_inst.:324.B_AND_S [153], 1'h0, \core_inst.:324.B_AND_S [89], 2'h0 };
  assign \core_inst.:324.B_OR[26].B_AND_BITS  = { \core_inst.:324.B_AND_S [186], \core_inst.:324.B_AND_S [154], 1'h0, \core_inst.:324.B_AND_S [90], 2'h0 };
  assign \core_inst.:324.B_OR[27].B_AND_BITS  = { \core_inst.:324.B_AND_S [187], \core_inst.:324.B_AND_S [155], 1'h0, \core_inst.:324.B_AND_S [91], 2'h0 };
  assign \core_inst.:324.B_OR[28].B_AND_BITS  = { \core_inst.:324.B_AND_S [188], \core_inst.:324.B_AND_S [156], 1'h0, \core_inst.:324.B_AND_S [92], 2'h0 };
  assign \core_inst.:324.B_OR[29].B_AND_BITS  = { \core_inst.:324.B_AND_S [189], \core_inst.:324.B_AND_S [157], 1'h0, \core_inst.:324.B_AND_S [93], 2'h0 };
  assign \core_inst.:324.B_OR[2].B_AND_BITS  = { \core_inst.:324.B_AND_S [162], \core_inst.:324.B_AND_S [130], \core_inst.:324.B_AND_S [98], \core_inst.:324.B_AND_S [66], \core_inst.:324.B_AND_S [34], \core_inst.:324.B_AND_S [2] };
  assign \core_inst.:324.B_OR[30].B_AND_BITS  = { \core_inst.:324.B_AND_S [190], \core_inst.:324.B_AND_S [158], 1'h0, \core_inst.:324.B_AND_S [94], 2'h0 };
  assign \core_inst.:324.B_OR[31].B_AND_BITS  = { \core_inst.:324.B_AND_S [191], \core_inst.:324.B_AND_S [159], 1'h0, \core_inst.:324.B_AND_S [95], 2'h0 };
  assign \core_inst.:324.B_OR[3].B_AND_BITS  = { \core_inst.:324.B_AND_S [163], \core_inst.:324.B_AND_S [131], \core_inst.:324.B_AND_S [99], \core_inst.:324.B_AND_S [67], \core_inst.:324.B_AND_S [35], \core_inst.:324.B_AND_S [3] };
  assign \core_inst.:324.B_OR[4].B_AND_BITS  = { \core_inst.:324.B_AND_S [164], \core_inst.:324.B_AND_S [132], \core_inst.:324.B_AND_S [100], \core_inst.:324.B_AND_S [68], \core_inst.:324.B_AND_S [36], \core_inst.:324.B_AND_S [4] };
  assign \core_inst.:324.B_OR[5].B_AND_BITS  = { \core_inst.:324.B_AND_S [165], \core_inst.:324.B_AND_S [133], \core_inst.:324.B_AND_S [101], \core_inst.:324.B_AND_S [69], 1'h0, \core_inst.:324.B_AND_S [5] };
  assign \core_inst.:324.B_OR[6].B_AND_BITS  = { \core_inst.:324.B_AND_S [166], \core_inst.:324.B_AND_S [134], \core_inst.:324.B_AND_S [102], \core_inst.:324.B_AND_S [70], 1'h0, \core_inst.:324.B_AND_S [6] };
  assign \core_inst.:324.B_OR[7].B_AND_BITS  = { \core_inst.:324.B_AND_S [167], \core_inst.:324.B_AND_S [135], \core_inst.:324.B_AND_S [103], \core_inst.:324.B_AND_S [71], 1'h0, \core_inst.:324.B_AND_S [7] };
  assign \core_inst.:324.B_OR[8].B_AND_BITS  = { \core_inst.:324.B_AND_S [168], \core_inst.:324.B_AND_S [136], \core_inst.:324.B_AND_S [104], \core_inst.:324.B_AND_S [72], 2'h0 };
  assign \core_inst.:324.B_OR[9].B_AND_BITS  = { \core_inst.:324.B_AND_S [169], \core_inst.:324.B_AND_S [137], \core_inst.:324.B_AND_S [105], \core_inst.:324.B_AND_S [73], 2'h0 };
  assign \core_inst.:324.Y  = s_axi_rdata;
  assign \core_inst.:628.B [3:0] = 4'h0;
  assign \core_inst.:628.B_AND_S [3:0] = 4'h0;
  assign \core_inst.:628.B_OR[0].B_AND_BITS  = { \core_inst.:628.B_AND_S [4], 1'h0 };
  assign \core_inst.:628.B_OR[1].B_AND_BITS  = { \core_inst.:628.B_AND_S [5], 1'h0 };
  assign \core_inst.:628.B_OR[2].B_AND_BITS  = { \core_inst.:628.B_AND_S [6], 1'h0 };
  assign \core_inst.:628.B_OR[3].B_AND_BITS  = { \core_inst.:628.B_AND_S [7], 1'h0 };
  assign \core_inst.:628.Y_B  = \core_inst.:628.B_AND_S [7:4];
  assign \core_inst.:630.A  = 4'h1;
  assign \core_inst.:630.B [3:0] = 4'h0;
  assign \core_inst.:630.B_AND_S [3:0] = 4'h0;
  assign \core_inst.:630.B_OR[0].B_AND_BITS  = { \core_inst.:630.B_AND_S [4], 1'h0 };
  assign \core_inst.:630.B_OR[1].B_AND_BITS  = { \core_inst.:630.B_AND_S [5], 1'h0 };
  assign \core_inst.:630.B_OR[2].B_AND_BITS  = { \core_inst.:630.B_AND_S [6], 1'h0 };
  assign \core_inst.:630.B_OR[3].B_AND_BITS  = { \core_inst.:630.B_AND_S [7], 1'h0 };
  assign \core_inst.:630.Y_B  = \core_inst.:630.B_AND_S [7:4];
  assign \core_inst.:637.A  = 3'h0;
  assign { \core_inst.:637.B [14:9], \core_inst.:637.B [7:5], \core_inst.:637.B [3:0] } = { 6'h2c, \core_inst.:324.B [71], \core_inst.:324.B [71], 5'h01 };
  assign { \core_inst.:637.B_AND_S [13:12], \core_inst.:637.B_AND_S [10:9], \core_inst.:637.B_AND_S [6:5], \core_inst.:637.B_AND_S [3:1] } = { 1'h0, \core_inst.:637.B_AND_S [14], 2'h0, \core_inst.:637.B_AND_S [7], 4'h0 };
  assign \core_inst.:637.B_OR[0].B_AND_BITS [4:1] = { \core_inst.:637.B_AND_S [14], 1'h0, \core_inst.:637.B_AND_S [7], 1'h0 };
  assign \core_inst.:637.B_OR[1].B_AND_BITS  = { 2'h0, \core_inst.:637.B_AND_S [7], \core_inst.:637.B_AND_S [4], 1'h0 };
  assign \core_inst.:637.B_OR[2].B_AND_BITS  = { \core_inst.:637.B_AND_S [14], \core_inst.:637.B_AND_S [11], \core_inst.:637.B_AND_S [8], 2'h0 };
  assign \core_inst.:637.S [4:3] = { \core_inst.:637.B_AND_S [14], \core_inst.:637.B_AND_S [11] };
  assign \core_inst.clk  = s_axi_aclk;
  assign \core_inst.intr  = intr;
  assign \core_inst.parity_cfg  = \core_inst.:324.B [71:70];
  assign \core_inst.parity_err  = \core_inst.:324.B [35];
  assign \core_inst.reg_addr  = { 24'hxxxxxx, \adapter_inst.reg_addr [7:0] };
  assign \core_inst.reg_baud  = \core_inst.:324.B [111:96];
  assign \core_inst.reg_be  = s_axi_wstrb;
  assign \core_inst.reg_cr  = \core_inst.:324.B [95:64];
  assign \core_inst.reg_imr  = \core_inst.:324.B [191:160];
  assign \core_inst.reg_isr  = \core_inst.:324.B [159:128];
  assign \core_inst.reg_rdata  = s_axi_rdata;
  assign \core_inst.reg_sr  = { 27'h0000000, \core_inst.:324.B [36:32] };
  assign \core_inst.reg_wdata  = s_axi_wdata;
  assign \core_inst.rst_n  = s_axi_aresetn;
  assign \core_inst.rx_data  = \core_inst.:324.B [7:0];
  assign \core_inst.rx_en  = \core_inst.:324.B [65];
  assign \core_inst.rx_ready  = \core_inst.:324.B [32];
  assign \core_inst.stop_bits_cfg  = \core_inst.:324.B [69:68];
  assign \core_inst.stop_err  = \core_inst.:324.B [36];
  assign \core_inst.tx_busy  = \core_inst.:324.B [33];
  assign \core_inst.tx_done  = \core_inst.:324.B [34];
  assign \core_inst.tx_en  = \core_inst.:324.B [64];
  assign \core_inst.tx_shift_reg [11:10] = 2'h3;
  assign \core_inst.uart_rxd  = uart_rxd;
  assign \core_inst.uart_txd  = uart_txd;
  assign \core_inst:49  = uart_txd;
  assign \core_inst:50  = s_axi_rdata;
  assign \core_inst:51  = intr;
  assign reg_addr = \adapter_inst.reg_addr [7:0];
  assign reg_be = s_axi_wstrb;
  assign reg_rdata = s_axi_rdata;
  assign reg_wdata = s_axi_wdata;
  assign s_axi_bresp = 2'h0;
  assign s_axi_rresp = 2'h0;
endmodule
