Creating net with name:  left_5_a2f_bit19 
Creating net with name:  left_5_a2f_bit20 
Creating net with name:  left_5_a2f_bit21 
Creating net with name:  left_5_a2f_bit22 
Creating net with name:  left_5_a2f_bit23 
Creating net with name:  left_6_a2f_bit0 
Creating net with name:  left_6_a2f_bit1 
Creating net with name:  left_6_a2f_bit2 
Creating net with name:  left_6_a2f_bit3 
Creating net with name:  left_6_a2f_bit4 
Creating net with name:  left_6_a2f_bit5 
Creating net with name:  left_6_a2f_bit6 
Creating net with name:  left_6_a2f_bit7 
Creating net with name:  left_6_a2f_bit8 
Creating net with name:  left_6_a2f_bit9 
Creating net with name:  left_6_a2f_bit10 
Creating net with name:  left_6_a2f_bit11 
Creating net with name:  left_6_a2f_bit12 
Creating net with name:  left_6_a2f_bit13 
Creating net with name:  left_6_a2f_bit14 
Creating net with name:  left_6_a2f_bit15 
Creating net with name:  left_6_a2f_bit16 
Creating net with name:  left_6_a2f_bit17 
Creating net with name:  left_6_a2f_bit18 
Creating net with name:  left_6_a2f_bit19 
Creating net with name:  left_6_a2f_bit20 
Creating net with name:  left_6_a2f_bit21 
Creating net with name:  left_6_a2f_bit22 
Creating net with name:  left_6_a2f_bit23 
Creating net with name:  left_7_a2f_bit0 
Creating net with name:  left_7_a2f_bit1 
Creating net with name:  left_7_a2f_bit2 
Creating net with name:  left_7_a2f_bit3 
Creating net with name:  left_7_a2f_bit4 
Creating net with name:  left_7_a2f_bit5 
Creating net with name:  left_7_a2f_bit6 
Creating net with name:  left_7_a2f_bit7 
Creating net with name:  left_7_a2f_bit8 
Creating net with name:  left_7_a2f_bit9 
Creating net with name:  left_7_a2f_bit10 
Creating net with name:  left_7_a2f_bit11 
Creating net with name:  left_7_a2f_bit12 
Creating net with name:  left_7_a2f_bit13 
Creating net with name:  left_7_a2f_bit14 
Creating net with name:  left_7_a2f_bit15 
Creating net with name:  left_7_a2f_bit16 
Creating net with name:  left_7_a2f_bit17 
Creating net with name:  left_7_a2f_bit18 
Creating net with name:  left_7_a2f_bit19 
Creating net with name:  left_7_a2f_bit20 
Creating net with name:  left_7_a2f_bit21 
Creating net with name:  left_7_a2f_bit22 
Creating net with name:  left_7_a2f_bit23 
Creating net with name:  left_8_a2f_bit0 
Creating net with name:  left_8_a2f_bit1 
Creating net with name:  left_8_a2f_bit2 
Creating net with name:  left_8_a2f_bit3 
Creating net with name:  left_8_a2f_bit4 
Creating net with name:  left_8_a2f_bit5 
Creating net with name:  left_8_a2f_bit6 
Creating net with name:  left_8_a2f_bit7 
Creating net with name:  left_8_a2f_bit8 
Creating net with name:  left_8_a2f_bit9 
Creating net with name:  left_8_a2f_bit10 
Creating net with name:  left_8_a2f_bit11 
Creating net with name:  left_8_a2f_bit12 
Creating net with name:  left_8_a2f_bit13 
Creating net with name:  left_8_a2f_bit14 
Creating net with name:  left_8_a2f_bit15 
Creating net with name:  left_8_a2f_bit16 
Creating net with name:  left_8_a2f_bit17 
Creating net with name:  left_8_a2f_bit18 
Creating net with name:  left_8_a2f_bit19 
Creating net with name:  left_8_a2f_bit20 
Creating net with name:  left_8_a2f_bit21 
Creating net with name:  left_8_a2f_bit22 
Creating net with name:  left_8_a2f_bit23 
INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/primitive_example_design_13/run_1/synth_1_1/synthesis/config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/configuration/Virgo/config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Unit Test: 0
INFO: BIT: Warning: Skip pin assignment legality check
INFO: BIT: Skip $iopadmap$primitive_example_design_13.CHANNEL_BOND_SYNC_OUT [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.OE_OUT [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.channel_bond_sync_in [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.clk_in [I_BUF] because the location is not set
INFO: BIT: Skip $auto$clkbufmap.cc:265:execute$731 [CLK_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.data_out [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.i1 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.i1_1 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.i1_2 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.i1_3 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.i2 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.i2_1 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.i2_2 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.i2_3 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.load_word [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.pll_clk [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$primitive_example_design_13.reset [I_BUF] because the location is not set
INFO: BIT: Design primitive_example_design_13 bitstream is generated
