name: DMA2D
description: DMA2D
groupName: DMA2D
registers:
  - name: DMA2D_CR
    displayName: DMA2D_CR
    description: DMA2D control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: START
        description: "Start This bit can be used to launch the\n              DMA2D
          according to the parameters loaded in the\n              various configuration
          registers. This bit is\n              automatically reset by the following
          events: ** At\n              the end of the transfer ** When the data transfer
          is\n              aborted by the user application by setting the ABORT\n\
          \              bit in DMA2D_CR ** When a data transfer error occurs\n  \
          \            ** When the data transfer has not started due to a\n      \
          \        configuration error or another transfer operation\n           \
          \   already ongoing (automatic CLUT\n              loading)."
        bitOffset: 0
        bitWidth: 1
      - name: SUSP
        description: "Suspend This bit can be used to suspend\n              the current
          transfer. This bit is set and reset by\n              software. It is automatically
          reset by hardware when\n              the START bit is reset."
        bitOffset: 1
        bitWidth: 1
      - name: ABORT
        description: "Abort This bit can be used to abort the\n              current
          transfer. This bit is set by software and is\n              automatically
          reset by hardware when the START bit is\n              reset."
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt enable This bit\n              is set
          and cleared by software."
        bitOffset: 8
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt enable This\n              bit is
          set and cleared by software."
        bitOffset: 9
        bitWidth: 1
      - name: TWIE
        description: "Transfer watermark interrupt enable This\n              bit
          is set and cleared by software."
        bitOffset: 10
        bitWidth: 1
      - name: CAEIE
        description: "CLUT access error interrupt enable This\n              bit is
          set and cleared by software."
        bitOffset: 11
        bitWidth: 1
      - name: CTCIE
        description: "CLUT transfer complete interrupt enable\n              This
          bit is set and cleared by\n              software."
        bitOffset: 12
        bitWidth: 1
      - name: CEIE
        description: "Configuration Error Interrupt Enable\n              This bit
          is set and cleared by\n              software."
        bitOffset: 13
        bitWidth: 1
      - name: MODE
        description: "DMA2D mode This bit is set and cleared\n              by software.
          It cannot be modified while a transfer\n              is ongoing."
        bitOffset: 16
        bitWidth: 2
  - name: DMA2D_ISR
    displayName: DMA2D_ISR
    description: "DMA2D Interrupt Status\n          Register"
    addressOffset: 4
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TEIF
        description: "Transfer error interrupt flag This bit\n              is set
          when an error occurs during a DMA transfer\n              (data transfer
          or automatic CLUT\n              loading)."
        bitOffset: 0
        bitWidth: 1
      - name: TCIF
        description: "Transfer complete interrupt flag This\n              bit is
          set when a DMA2D transfer operation is\n              complete (data transfer
          only)."
        bitOffset: 1
        bitWidth: 1
      - name: TWIF
        description: "Transfer watermark interrupt flag This\n              bit is
          set when the last pixel of the watermarked\n              line has been
          transferred."
        bitOffset: 2
        bitWidth: 1
      - name: CAEIF
        description: "CLUT access error interrupt flag This\n              bit is
          set when the CPU accesses the CLUT while the\n              CLUT is being
          automatically copied from a system\n              memory to the internal
          DMA2D."
        bitOffset: 3
        bitWidth: 1
      - name: CTCIF
        description: "CLUT transfer complete interrupt flag\n              This bit
          is set when the CLUT copy from a system\n              memory area to the
          internal DMA2D memory is\n              complete."
        bitOffset: 4
        bitWidth: 1
      - name: CEIF
        description: "Configuration error interrupt flag This\n              bit is
          set when the START bit of DMA2D_CR,\n              DMA2DFGPFCCR or DMA2D_BGPFCCR
          is set and a wrong\n              configuration has been programmed."
        bitOffset: 5
        bitWidth: 1
  - name: DMA2D_IFCR
    displayName: DMA2D_IFCR
    description: "DMA2D interrupt flag clear\n          register"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CTEIF
        description: "Clear Transfer error interrupt flag\n              Programming
          this bit to 1 clears the TEIF flag in the\n              DMA2D_ISR register"
        bitOffset: 0
        bitWidth: 1
      - name: CTCIF
        description: "Clear transfer complete interrupt flag\n              Programming
          this bit to 1 clears the TCIF flag in the\n              DMA2D_ISR register"
        bitOffset: 1
        bitWidth: 1
      - name: CTWIF
        description: "Clear transfer watermark interrupt flag\n              Programming
          this bit to 1 clears the TWIF flag in the\n              DMA2D_ISR register"
        bitOffset: 2
        bitWidth: 1
      - name: CAECIF
        description: "Clear CLUT access error interrupt flag\n              Programming
          this bit to 1 clears the CAEIF flag in\n              the DMA2D_ISR register"
        bitOffset: 3
        bitWidth: 1
      - name: CCTCIF
        description: "Clear CLUT transfer complete interrupt\n              flag Programming
          this bit to 1 clears the CTCIF flag\n              in the DMA2D_ISR register"
        bitOffset: 4
        bitWidth: 1
      - name: CCEIF
        description: "Clear configuration error interrupt flag\n              Programming
          this bit to 1 clears the CEIF flag in the\n              DMA2D_ISR register"
        bitOffset: 5
        bitWidth: 1
  - name: DMA2D_FGMAR
    displayName: DMA2D_FGMAR
    description: "DMA2D foreground memory address\n          register"
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Address of the data used\n              for the
          foreground image. This register can only be\n              written when
          data transfers are disabled. Once the\n              data transfer has started,
          this register is\n              read-only. The address alignment must match
          the image\n              format selected e.g. a 32-bit per pixel format
          must\n              be 32-bit aligned, a 16-bit per pixel format must be\n\
          \              16-bit aligned and a 4-bit per pixel format must be\n   \
          \           8-bit aligned."
        bitOffset: 0
        bitWidth: 32
  - name: DMA2D_FGOR
    displayName: DMA2D_FGOR
    description: "DMA2D foreground offset\n          register"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LO
        description: "Line offset Line offset used for the\n              foreground
          expressed in pixel. This value is used to\n              generate the address.
          It is added at the end of each\n              line to determine the starting
          address of the next\n              line. These bits can only be written
          when data\n              transfers are disabled. Once a data transfer has\n\
          \              started, they become read-only. If the image format\n   \
          \           is 4-bit per pixel, the line offset must be\n              even."
        bitOffset: 0
        bitWidth: 14
  - name: DMA2D_BGMAR
    displayName: DMA2D_BGMAR
    description: "DMA2D background memory address\n          register"
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Address of the data used\n              for the
          background image. This register can only be\n              written when
          data transfers are disabled. Once a data\n              transfer has started,
          this register is read-only. The\n              address alignment must match
          the image format\n              selected e.g. a 32-bit per pixel format
          must be\n              32-bit aligned, a 16-bit per pixel format must be\n\
          \              16-bit aligned and a 4-bit per pixel format must be\n   \
          \           8-bit aligned."
        bitOffset: 0
        bitWidth: 32
  - name: DMA2D_BGOR
    displayName: DMA2D_BGOR
    description: "DMA2D background offset\n          register"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LO
        description: "Line offset Line offset used for the\n              background
          image (expressed in pixel). This value is\n              used for the address
          generation. It is added at the\n              end of each line to determine
          the starting address of\n              the next line. These bits can only
          be written when\n              data transfers are disabled. Once data transfer
          has\n              started, they become read-only. If the image format\n\
          \              is 4-bit per pixel, the line offset must be\n           \
          \   even."
        bitOffset: 0
        bitWidth: 14
  - name: DMA2D_FGPFCCR
    displayName: DMA2D_FGPFCCR
    description: "DMA2D foreground PFC control\n          register"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CM
        description: "Color mode These bits defines the color\n              format
          of the foreground image. They can only be\n              written when data
          transfers are disabled. Once the\n              transfer has started, they
          are read-only. others:\n              meaningless"
        bitOffset: 0
        bitWidth: 4
      - name: CCM
        description: "CLUT color mode This bit defines the\n              color format
          of the CLUT. It can only be written when\n              the transfer is
          disabled. Once the CLUT transfer has\n              started, this bit is
          read-only."
        bitOffset: 4
        bitWidth: 1
      - name: START
        description: "Start This bit can be set to start the\n              automatic
          loading of the CLUT. It is automatically\n              reset: ** at the
          end of the transfer ** when the\n              transfer is aborted by the
          user application by\n              setting the ABORT bit in DMA2D_CR **
          when a transfer\n              error occurs ** when the transfer has not
          started due\n              to a configuration error or another transfer\n\
          \              operation already ongoing (data transfer or automatic\n \
          \             background CLUT transfer)."
        bitOffset: 5
        bitWidth: 1
      - name: CS
        description: "CLUT size These bits define the size of\n              the CLUT
          used for the foreground image. Once the CLUT\n              transfer has
          started, this field is read-only. The\n              number of CLUT entries
          is equal to CS[7:0] +\n              1."
        bitOffset: 8
        bitWidth: 8
      - name: AM
        description: "Alpha mode These bits select the alpha\n              channel
          value to be used for the foreground image.\n              They can only
          be written data the transfer are\n              disabled. Once the transfer
          has started, they become\n              read-only. other configurations
          are\n              meaningless"
        bitOffset: 16
        bitWidth: 2
      - name: CSS
        description: "Chroma Sub-Sampling These bits define\n              the chroma
          sub-sampling mode for YCbCr color mode.\n              Once the transfer
          has started, these bits are\n              read-only. others: meaningless"
        bitOffset: 18
        bitWidth: 2
      - name: AI
        description: "Alpha Inverted This bit inverts the\n              alpha value.
          Once the transfer has started, this bit\n              is read-only."
        bitOffset: 20
        bitWidth: 1
      - name: RBS
        description: "Red Blue Swap This bit allows to swap\n              the R &amp;
          B to support BGR or ABGR color\n              formats. Once the transfer
          has started, this bit is\n              read-only."
        bitOffset: 21
        bitWidth: 1
      - name: ALPHA
        description: "Alpha value These bits define a fixed\n              alpha channel
          value which can replace the original\n              alpha value or be multiplied
          by the original alpha\n              value according to the alpha mode selected
          through\n              the AM[1:0] bits. These bits can only be written
          when\n              data transfers are disabled. Once a transfer has\n \
          \             started, they become read-only."
        bitOffset: 24
        bitWidth: 8
  - name: DMA2D_FGCOLR
    displayName: DMA2D_FGCOLR
    description: "DMA2D foreground color\n          register"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BLUE
        description: "Blue Value These bits defines the blue\n              value
          for the A4 or A8 mode of the foreground image.\n              They can only
          be written when data transfers are\n              disabled. Once the transfer
          has started, They are\n              read-only."
        bitOffset: 0
        bitWidth: 8
      - name: GREEN
        description: "Green Value These bits defines the green\n              value
          for the A4 or A8 mode of the foreground image.\n              They can only
          be written when data transfers are\n              disabled. Once the transfer
          has started, They are\n              read-only."
        bitOffset: 8
        bitWidth: 8
      - name: RED
        description: "Red Value These bits defines the red\n              value for
          the A4 or A8 mode of the foreground image.\n              They can only
          be written when data transfers are\n              disabled. Once the transfer
          has started, they are\n              read-only."
        bitOffset: 16
        bitWidth: 8
  - name: DMA2D_BGPFCCR
    displayName: DMA2D_BGPFCCR
    description: "DMA2D background PFC control\n          register"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CM
        description: "Color mode These bits define the color\n              format
          of the foreground image. These bits can only\n              be written when
          data transfers are disabled. Once the\n              transfer has started,
          they are read-only. others:\n              meaningless"
        bitOffset: 0
        bitWidth: 4
      - name: CCM
        description: "CLUT Color mode These bits define the\n              color format
          of the CLUT. This register can only be\n              written when the transfer
          is disabled. Once the CLUT\n              transfer has started, this bit
          is\n              read-only."
        bitOffset: 4
        bitWidth: 1
      - name: START
        description: "Start This bit is set to start the\n              automatic
          loading of the CLUT. This bit is\n              automatically reset: **
          at the end of the transfer **\n              when the transfer is aborted
          by the user application\n              by setting the ABORT bit in the DMA2D_CR
          ** when a\n              transfer error occurs ** when the transfer has
          not\n              started due to a configuration error or another\n   \
          \           transfer operation already on going (data transfer or\n    \
          \          automatic BackGround CLUT transfer)."
        bitOffset: 5
        bitWidth: 1
      - name: CS
        description: "CLUT size These bits define the size of\n              the CLUT
          used for the BG. Once the CLUT transfer has\n              started, this
          field is read-only. The number of CLUT\n              entries is equal to
          CS[7:0] + 1."
        bitOffset: 8
        bitWidth: 8
      - name: AM
        description: "Alpha mode These bits define which alpha\n              channel
          value to be used for the background image.\n              These bits can
          only be written when data transfers\n              are disabled. Once the
          transfer has started, they are\n              read-only. others: meaningless"
        bitOffset: 16
        bitWidth: 2
      - name: AI
        description: "Alpha Inverted This bit inverts the\n              alpha value.
          Once the transfer has started, this bit\n              is read-only."
        bitOffset: 20
        bitWidth: 1
      - name: RBS
        description: "Red Blue Swap This bit allows to swap\n              the R &amp;
          B to support BGR or ABGR color\n              formats. Once the transfer
          has started, this bit is\n              read-only."
        bitOffset: 21
        bitWidth: 1
      - name: ALPHA
        description: "Alpha value These bits define a fixed\n              alpha channel
          value which can replace the original\n              alpha value or be multiplied
          with the original alpha\n              value according to the alpha mode
          selected with bits\n              AM[1: 0]. These bits can only be written
          when data\n              transfers are disabled. Once the transfer has\n\
          \              started, they are read-only."
        bitOffset: 24
        bitWidth: 8
  - name: DMA2D_BGCOLR
    displayName: DMA2D_BGCOLR
    description: "DMA2D background color\n          register"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BLUE
        description: "Blue Value These bits define the blue\n              value for
          the A4 or A8 mode of the background. These\n              bits can only
          be written when data transfers are\n              disabled. Once the transfer
          has started, they are\n              read-only."
        bitOffset: 0
        bitWidth: 8
      - name: GREEN
        description: "Green Value These bits define the green\n              value
          for the A4 or A8 mode of the background. These\n              bits can only
          be written when data transfers are\n              disabled. Once the transfer
          has started, they are\n              read-only."
        bitOffset: 8
        bitWidth: 8
      - name: RED
        description: "Red Value These bits define the red\n              value for
          the A4 or A8 mode of the background. These\n              bits can only
          be written when data transfers are\n              disabled. Once the transfer
          has started, they are\n              read-only."
        bitOffset: 16
        bitWidth: 8
  - name: DMA2D_FGCMAR
    displayName: DMA2D_FGCMAR
    description: "DMA2D foreground CLUT memory address\n          register"
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory Address Address of the data used\n              for the
          CLUT address dedicated to the foreground\n              image. This register
          can only be written when no\n              transfer is ongoing. Once the
          CLUT transfer has\n              started, this register is read-only. If
          the\n              foreground CLUT format is 32-bit, the address must be\n\
          \              32-bit aligned."
        bitOffset: 0
        bitWidth: 32
  - name: DMA2D_BGCMAR
    displayName: DMA2D_BGCMAR
    description: "DMA2D background CLUT memory address\n          register"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Address of the data used\n              for the
          CLUT address dedicated to the background\n              image. This register
          can only be written when no\n              transfer is on going. Once the
          CLUT transfer has\n              started, this register is read-only. If
          the\n              background CLUT format is 32-bit, the address must be\n\
          \              32-bit aligned."
        bitOffset: 0
        bitWidth: 32
  - name: DMA2D_OPFCCR
    displayName: DMA2D_OPFCCR
    description: "DMA2D output PFC control\n          register"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CM
        description: "Color mode These bits define the color\n              format
          of the output image. These bits can only be\n              written when
          data transfers are disabled. Once the\n              transfer has started,
          they are read-only. others:\n              meaningless"
        bitOffset: 0
        bitWidth: 3
      - name: AI
        description: "Alpha Inverted This bit inverts the\n              alpha value.
          Once the transfer has started, this bit\n              is read-only."
        bitOffset: 20
        bitWidth: 1
      - name: RBS
        description: "Red Blue Swap This bit allows to swap\n              the R &amp;
          B to support BGR or ABGR color\n              formats. Once the transfer
          has started, this bit is\n              read-only."
        bitOffset: 21
        bitWidth: 1
  - name: DMA2D_OCOLR
    displayName: DMA2D_OCOLR
    description: DMA2D output color register
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BLUE
        description: "Blue Value These bits define the blue\n              value of
          the output image. These bits can only be\n              written when data
          transfers are disabled. Once the\n              transfer has started, they
          are\n              read-only."
        bitOffset: 0
        bitWidth: 8
      - name: GREEN
        description: "Green Value These bits define the green\n              value
          of the output image. These bits can only be\n              written when
          data transfers are disabled. Once the\n              transfer has started,
          they are\n              read-only."
        bitOffset: 8
        bitWidth: 8
      - name: RED
        description: "Red Value These bits define the red\n              value of
          the output image. These bits can only be\n              written when data
          transfers are disabled. Once the\n              transfer has started, they
          are\n              read-only."
        bitOffset: 16
        bitWidth: 8
      - name: ALPHA
        description: "Alpha Channel Value These bits define\n              the alpha
          channel of the output color. These bits can\n              only be written
          when data transfers are disabled.\n              Once the transfer has started,
          they are\n              read-only."
        bitOffset: 24
        bitWidth: 8
  - name: DMA2D_OMAR
    displayName: DMA2D_OMAR
    description: "DMA2D output memory address\n          register"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory Address Address of the data used\n              for the
          output FIFO. These bits can only be written\n              when data transfers
          are disabled. Once the transfer\n              has started, they are read-only.
          The address\n              alignment must match the image format selected
          e.g. a\n              32-bit per pixel format must be 32-bit aligned and
          a\n              16-bit per pixel format must be 16-bit\n              aligned."
        bitOffset: 0
        bitWidth: 32
  - name: DMA2D_OOR
    displayName: DMA2D_OOR
    description: DMA2D output offset register
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LO
        description: "Line Offset Line offset used for the\n              output (expressed
          in pixels). This value is used for\n              the address generation.
          It is added at the end of\n              each line to determine the starting
          address of the\n              next line. These bits can only be written
          when data\n              transfers are disabled. Once the transfer has\n\
          \              started, they are read-only."
        bitOffset: 0
        bitWidth: 14
  - name: DMA2D_NLR
    displayName: DMA2D_NLR
    description: DMA2D number of line register
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NL
        description: "Number of lines Number of lines of the\n              area to
          be transferred. These bits can only be\n              written when data
          transfers are disabled. Once the\n              transfer has started, they
          are\n              read-only."
        bitOffset: 0
        bitWidth: 16
      - name: PL
        description: "Pixel per lines Number of pixels per\n              lines of
          the area to be transferred. These bits can\n              only be written
          when data transfers are disabled.\n              Once the transfer has started,
          they are read-only. If\n              any of the input image format is 4-bit
          per pixel,\n              pixel per lines must be even."
        bitOffset: 16
        bitWidth: 14
  - name: DMA2D_LWR
    displayName: DMA2D_LWR
    description: DMA2D line watermark register
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LW
        description: "Line watermark These bits allow to\n              configure
          the line watermark for interrupt\n              generation. An interrupt
          is raised when the last\n              pixel of the watermarked line has
          been transferred.\n              These bits can only be written when data
          transfers\n              are disabled. Once the transfer has started, they
          are\n              read-only."
        bitOffset: 0
        bitWidth: 16
  - name: DMA2D_AMTCR
    displayName: DMA2D_AMTCR
    description: "DMA2D AXI master timer configuration\n          register"
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: "Enable Enables the dead time\n              functionality."
        bitOffset: 0
        bitWidth: 1
      - name: DT
        description: "Dead Time Dead time value in the AXI\n              clock cycle
          inserted between two consecutive accesses\n              on the AXI master
          port. These bits represent the\n              minimum guaranteed number
          of cycles between two\n              consecutive AXI accesses."
        bitOffset: 8
        bitWidth: 8
addressBlocks:
  - offset: 0
    size: 3072
    usage: registers
